//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_35
.address_size 64

	// .globl	gvdbDelinkLeafBricks
.const .align 4 .f32 NOHIT = 0f501502F9;
.const .align 4 .b8 BLACK[4];
.const .align 16 .b8 scn[416];
.global .align 4 .b8 cdebug[1024];
.global .align 4 .b8 cxform[64];
.global .align 4 .b8 deep_depth[12];
.global .align 4 .f32 _ZZ11getTricubicP7VDBInfoh6float3S1_E3MID = 0f3F800000;
.global .align 4 .f32 _ZZ11getTricubicP7VDBInfoh6float3S1_E2HI = 0f40000000;
.global .align 4 .b8 dRadixSum[196608];
.global .align 4 .b8 dRadixBlockSum[64];
// _ZZ10gvdbOpGrowE12sharedVoxels has been demoted
// _ZZ9gvdbOpCutE12sharedVoxels has been demoted
// _ZZ12gvdbOpSmoothE12sharedVoxels has been demoted
// _ZZ15gvdbOpClrExpandE12sharedVoxels has been demoted
// _ZZ13gvdbOpExpandCE12sharedVoxels has been demoted
// _ZZ11gvdbOpNoiseE12sharedVoxels has been demoted
// _ZZ9prefixSumE10scan_array has been demoted
// _ZZ16gvdbRadixPrescanE10scan_array has been demoted
// _ZZ16gvdbRadixShuffleE6offset has been demoted
.extern .shared .align 4 .b8 sRadixSum[];
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry gvdbDelinkLeafBricks(
	.param .u64 gvdbDelinkLeafBricks_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<79>;
	.reg .b64 	%rd<68>;


	ld.param.u64 	%rd18, [gvdbDelinkLeafBricks_param_0];
	cvta.to.global.u64 	%rd1, %rd18;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	add.s64 	%rd2, %rd1, 320;
	ld.global.u32 	%r17, [%rd1+320];
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB0_12;

	ld.global.u64 	%rd19, [%rd2+120];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.u64 	%rd3, [%rd2+40];
	cvt.u32.u64	%r18, %rd3;
	mul.lo.s32 	%r19, %r18, %r1;
	cvt.s64.s32	%rd21, %r19;
	add.s64 	%rd22, %rd21, %rd20;
	add.s64 	%rd4, %rd22, 1;
	ld.global.u8 	%rs2, [%rd22+1];
	setp.ne.s16	%p2, %rs2, 0;
	@%p2 bra 	BB0_12;

	ld.global.u64 	%rd23, [%rd4+39];
	setp.eq.s64	%p3, %rd23, -1;
	@%p3 bra 	BB0_12;

	ld.global.u32 	%r2, [%rd4+3];
	ld.global.u32 	%r3, [%rd4+7];
	ld.global.u32 	%r4, [%rd4+11];
	ld.global.u32 	%r21, [%rd2+352];
	mul.wide.s32 	%rd24, %r21, 8;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.u64 	%rd26, [%rd25+440];
	cvta.to.global.u64 	%rd67, %rd26;
	ld.global.u8 	%rs3, [%rd67+1];
	setp.eq.s16	%p4, %rs3, 0;
	mov.u32 	%r78, 0;
	@%p4 bra 	BB0_11;

	ld.global.u8 	%rs1, [%rd67];
	setp.eq.s16	%p5, %rs1, 1;
	@%p5 bra 	BB0_11;

	mov.u32 	%r78, -1;
	setp.lt.u16	%p6, %rs1, 2;
	@%p6 bra 	BB0_11;

	cvt.u64.u16	%rd27, %rs1;
	neg.s64 	%rd66, %rd27;
	add.s64 	%rd8, %rd1, 200;
	add.s64 	%rd9, %rd1, 40;
	add.s64 	%rd10, %rd1, 432;
	cvt.u32.u16	%r76, %rs1;

BB0_7:
	shl.b64 	%rd28, %rd66, 2;
	sub.s64 	%rd13, %rd9, %rd28;
	add.s64 	%rd14, %rd67, 4;
	add.s32 	%r10, %r76, -1;
	mov.u32 	%r78, -1;
	ld.global.u64 	%rd15, [%rd67+48];
	setp.eq.s64	%p7, %rd15, 4294967295;
	@%p7 bra 	BB0_9;

	mul.lo.s64 	%rd29, %rd66, -3;
	shl.b64 	%rd30, %rd29, 2;
	add.s64 	%rd31, %rd8, %rd30;
	ld.global.u32 	%r25, [%rd31];
	ld.global.u32 	%r26, [%rd31+4];
	ld.global.u32 	%r27, [%rd31+8];
	ld.global.u32 	%r28, [%rd14];
	ld.global.u32 	%r29, [%rd14+4];
	ld.global.u32 	%r30, [%rd14+8];
	ld.global.u32 	%r31, [%rd13];
	shr.u64 	%rd32, %rd15, 5;
	shr.u64 	%rd33, %rd15, 16;
	cvt.u32.u64	%r32, %rd33;
	and.b64  	%rd34, %rd32, 2040;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd36, [%rd35+520];
	cvta.to.global.u64 	%rd37, %rd36;
	shr.u64 	%rd38, %rd15, 6;
	and.b64  	%rd39, %rd38, 1020;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r33, [%rd40+400];
	mul.lo.s32 	%r34, %r33, %r32;
	cvt.s64.s32	%rd41, %r34;
	add.s64 	%rd42, %rd37, %rd41;
	sub.s32 	%r35, %r4, %r30;
	mul.lo.s32 	%r36, %r35, %r31;
	div.s32 	%r37, %r36, %r27;
	sub.s32 	%r38, %r3, %r29;
	mul.lo.s32 	%r39, %r38, %r31;
	div.s32 	%r40, %r39, %r26;
	mad.lo.s32 	%r41, %r37, %r31, %r40;
	sub.s32 	%r42, %r2, %r28;
	mul.lo.s32 	%r43, %r42, %r31;
	div.s32 	%r44, %r43, %r25;
	mad.lo.s32 	%r45, %r41, %r31, %r44;
	mul.wide.s32 	%rd43, %r45, 8;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.u64 	%rd45, [%rd44];
	shr.u64 	%rd46, %rd45, 16;
	cvt.u32.u64	%r78, %rd46;

BB0_9:
	setp.eq.s32	%p8, %r76, 2;
	@%p8 bra 	BB0_11;

	shl.b64 	%rd47, %rd66, 3;
	sub.s64 	%rd48, %rd10, %rd47;
	ld.global.u64 	%rd49, [%rd48];
	cvta.to.global.u64 	%rd50, %rd49;
	ld.global.u32 	%r47, [%rd13+316];
	mul.lo.s32 	%r48, %r47, %r78;
	cvt.s64.s32	%rd51, %r48;
	add.s64 	%rd67, %rd50, %rd51;
	add.s64 	%rd66, %rd66, 1;
	setp.gt.s32	%p9, %r10, 1;
	mov.u32 	%r78, -1;
	mov.u32 	%r76, %r10;
	@%p9 bra 	BB0_7;

BB0_11:
	ld.global.u64 	%rd52, [%rd2+128];
	cvta.to.global.u64 	%rd53, %rd52;
	shr.u64 	%rd54, %rd3, 32;
	cvt.u32.u64	%r49, %rd54;
	mul.lo.s32 	%r50, %r49, %r78;
	cvt.s64.s32	%rd55, %r50;
	ld.global.u32 	%r51, [%rd2+-108];
	ld.global.v2.u32 	{%r52, %r53}, [%rd2+-104];
	add.s64 	%rd56, %rd55, %rd53;
	ld.global.u32 	%r56, [%rd56+4];
	ld.global.v2.u32 	{%r57, %r58}, [%rd56+8];
	sub.s32 	%r61, %r2, %r56;
	sub.s32 	%r62, %r3, %r57;
	sub.s32 	%r63, %r4, %r58;
	ld.global.u32 	%r64, [%rd2+-276];
	mul.lo.s32 	%r65, %r61, %r64;
	mul.lo.s32 	%r66, %r62, %r64;
	mul.lo.s32 	%r67, %r63, %r64;
	div.s32 	%r68, %r65, %r51;
	div.s32 	%r69, %r66, %r52;
	div.s32 	%r70, %r67, %r53;
	mad.lo.s32 	%r71, %r70, %r64, %r69;
	mad.lo.s32 	%r72, %r71, %r64, %r68;
	mov.u64 	%rd57, -1;
	st.global.u64 	[%rd4+39], %rd57;
	ld.global.u64 	%rd58, [%rd56+48];
	shr.u64 	%rd59, %rd58, 16;
	cvt.u32.u64	%r73, %rd59;
	ld.global.u64 	%rd60, [%rd2+208];
	cvta.to.global.u64 	%rd61, %rd60;
	ld.global.u32 	%r74, [%rd2+84];
	mul.lo.s32 	%r75, %r73, %r74;
	cvt.s64.s32	%rd62, %r75;
	add.s64 	%rd63, %rd61, %rd62;
	mul.wide.s32 	%rd64, %r72, 8;
	add.s64 	%rd65, %rd63, %rd64;
	st.global.u64 	[%rd65], %rd57;

BB0_12:
	ret;
}

	// .globl	gvdbDelinkBricks
.visible .entry gvdbDelinkBricks(
	.param .u64 gvdbDelinkBricks_param_0,
	.param .u32 gvdbDelinkBricks_param_1
)
{
	.reg .pred 	%p<12>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<82>;


	ld.param.u64 	%rd21, [gvdbDelinkBricks_param_0];
	ld.param.u32 	%r21, [gvdbDelinkBricks_param_1];
	cvta.to.global.u64 	%rd1, %rd21;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r22, %r23, %r24;
	cvt.s64.s32	%rd2, %r21;
	mul.wide.s32 	%rd22, %r21, 4;
	add.s64 	%rd23, %rd1, %rd22;
	add.s64 	%rd3, %rd23, 320;
	ld.global.u32 	%r25, [%rd23+320];
	setp.ge.s32	%p1, %r1, %r25;
	@%p1 bra 	BB1_17;

	shl.b64 	%rd24, %rd2, 3;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd4, %rd25, 440;
	ld.global.u64 	%rd26, [%rd25+440];
	cvta.to.global.u64 	%rd27, %rd26;
	ld.global.u32 	%r26, [%rd3+40];
	mul.lo.s32 	%r27, %r26, %r1;
	cvt.s64.s32	%rd28, %r27;
	add.s64 	%rd6, %rd27, %rd28;
	ld.global.u64 	%rd29, [%rd6+40];
	setp.eq.s64	%p2, %rd29, -1;
	@%p2 bra 	BB1_16;

	ld.global.u32 	%r28, [%rd3+-280];
	mul.lo.s32 	%r29, %r28, %r28;
	mul.lo.s32 	%r2, %r29, %r28;
	setp.lt.s32	%p3, %r2, 1;
	@%p3 bra 	BB1_7;

	ld.global.u64 	%rd30, [%rd4+80];
	cvta.to.global.u64 	%rd31, %rd30;
	ld.global.u32 	%r31, [%rd3+80];
	mul.lo.s32 	%r32, %r31, %r1;
	cvt.s64.s32	%rd32, %r32;
	add.s64 	%rd7, %rd31, %rd32;
	mov.u32 	%r91, 0;

BB1_4:
	mul.wide.s32 	%rd33, %r91, 8;
	add.s64 	%rd34, %rd7, %rd33;
	ld.global.u64 	%rd35, [%rd34];
	setp.eq.s64	%p4, %rd35, -1;
	add.s32 	%r91, %r91, 1;
	@%p4 bra 	BB1_6;
	bra.uni 	BB1_5;

BB1_6:
	setp.lt.s32	%p5, %r91, %r2;
	@%p5 bra 	BB1_4;

BB1_7:
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd6+1], %rs3;
	add.s32 	%r5, %r21, 1;
	ld.global.u32 	%r6, [%rd6+4];
	ld.global.u32 	%r7, [%rd6+8];
	ld.global.u32 	%r8, [%rd6+12];
	ld.global.u32 	%r34, [%rd1+672];
	mul.wide.s32 	%rd36, %r34, 8;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd38, [%rd37+440];
	cvta.to.global.u64 	%rd81, %rd38;
	ld.global.u8 	%rs4, [%rd81+1];
	setp.eq.s16	%p6, %rs4, 0;
	mov.u32 	%r95, 0;
	@%p6 bra 	BB1_15;

	ld.global.u8 	%rs1, [%rd81];
	cvt.u32.u16	%r36, %rs1;
	and.b32  	%r93, %r36, 255;
	setp.eq.s32	%p7, %r93, %r5;
	@%p7 bra 	BB1_15;

	mov.u32 	%r95, -1;
	setp.le.s32	%p8, %r93, %r5;
	@%p8 bra 	BB1_15;

	cvt.u64.u16	%rd39, %rs1;
	and.b64  	%rd40, %rd39, 255;
	neg.s64 	%rd80, %rd40;
	add.s64 	%rd11, %rd1, 200;
	add.s64 	%rd12, %rd1, 40;
	add.s64 	%rd13, %rd1, 432;
	and.b32  	%r39, %r36, 255;
	add.s32 	%r40, %r39, -2;
	sub.s32 	%r92, %r40, %r21;

BB1_11:
	shl.b64 	%rd41, %rd80, 2;
	sub.s64 	%rd16, %rd12, %rd41;
	add.s64 	%rd17, %rd81, 4;
	add.s32 	%r93, %r93, -1;
	mov.u32 	%r95, -1;
	ld.global.u64 	%rd18, [%rd81+48];
	setp.eq.s64	%p9, %rd18, 4294967295;
	@%p9 bra 	BB1_13;

	mul.lo.s64 	%rd42, %rd80, -3;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd11, %rd43;
	ld.global.u32 	%r42, [%rd44];
	ld.global.u32 	%r43, [%rd44+4];
	ld.global.u32 	%r44, [%rd44+8];
	ld.global.u32 	%r45, [%rd17];
	ld.global.u32 	%r46, [%rd17+4];
	ld.global.u32 	%r47, [%rd17+8];
	ld.global.u32 	%r48, [%rd16];
	shr.u64 	%rd45, %rd18, 5;
	shr.u64 	%rd46, %rd18, 16;
	cvt.u32.u64	%r49, %rd46;
	and.b64  	%rd47, %rd45, 2040;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd49, [%rd48+520];
	cvta.to.global.u64 	%rd50, %rd49;
	shr.u64 	%rd51, %rd18, 6;
	and.b64  	%rd52, %rd51, 1020;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.u32 	%r50, [%rd53+400];
	mul.lo.s32 	%r51, %r50, %r49;
	cvt.s64.s32	%rd54, %r51;
	add.s64 	%rd55, %rd50, %rd54;
	sub.s32 	%r52, %r8, %r47;
	mul.lo.s32 	%r53, %r52, %r48;
	div.s32 	%r54, %r53, %r44;
	sub.s32 	%r55, %r7, %r46;
	mul.lo.s32 	%r56, %r55, %r48;
	div.s32 	%r57, %r56, %r43;
	mad.lo.s32 	%r58, %r54, %r48, %r57;
	sub.s32 	%r59, %r6, %r45;
	mul.lo.s32 	%r60, %r59, %r48;
	div.s32 	%r61, %r60, %r42;
	mad.lo.s32 	%r62, %r58, %r48, %r61;
	mul.wide.s32 	%rd56, %r62, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.u64 	%rd58, [%rd57];
	shr.u64 	%rd59, %rd58, 16;
	cvt.u32.u64	%r95, %rd59;

BB1_13:
	setp.eq.s32	%p10, %r92, 0;
	@%p10 bra 	BB1_15;

	shl.b64 	%rd60, %rd80, 3;
	sub.s64 	%rd61, %rd13, %rd60;
	ld.global.u64 	%rd62, [%rd61];
	cvta.to.global.u64 	%rd63, %rd62;
	ld.global.u32 	%r64, [%rd16+316];
	mul.lo.s32 	%r65, %r64, %r95;
	cvt.s64.s32	%rd64, %r65;
	add.s64 	%rd81, %rd63, %rd64;
	add.s64 	%rd80, %rd80, 1;
	add.s32 	%r92, %r92, -1;
	mov.u32 	%r95, -1;
	setp.gt.s32	%p11, %r93, %r5;
	@%p11 bra 	BB1_11;

BB1_15:
	ld.global.u64 	%rd65, [%rd4+8];
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r66, [%rd3+44];
	mul.lo.s32 	%r67, %r66, %r95;
	cvt.s64.s32	%rd67, %r67;
	mul.wide.s32 	%rd68, %r5, 12;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r68, [%rd69+200];
	ld.global.u32 	%r69, [%rd69+204];
	ld.global.u32 	%r70, [%rd69+208];
	add.s64 	%rd70, %rd67, %rd66;
	ld.global.u32 	%r71, [%rd70+4];
	ld.global.v2.u32 	{%r72, %r73}, [%rd70+8];
	sub.s32 	%r76, %r6, %r71;
	sub.s32 	%r77, %r7, %r72;
	sub.s32 	%r78, %r8, %r73;
	ld.global.u32 	%r79, [%rd3+-276];
	mul.lo.s32 	%r80, %r76, %r79;
	mul.lo.s32 	%r81, %r77, %r79;
	mul.lo.s32 	%r82, %r78, %r79;
	div.s32 	%r83, %r80, %r68;
	div.s32 	%r84, %r81, %r69;
	div.s32 	%r85, %r82, %r70;
	mad.lo.s32 	%r86, %r85, %r79, %r84;
	mad.lo.s32 	%r87, %r86, %r79, %r83;
	mov.u64 	%rd71, -1;
	st.global.u64 	[%rd6+40], %rd71;
	ld.global.u64 	%rd72, [%rd70+48];
	shr.u64 	%rd73, %rd72, 16;
	cvt.u32.u64	%r88, %rd73;
	ld.global.u64 	%rd74, [%rd4+88];
	cvta.to.global.u64 	%rd75, %rd74;
	ld.global.u32 	%r89, [%rd3+84];
	mul.lo.s32 	%r90, %r88, %r89;
	cvt.s64.s32	%rd76, %r90;
	add.s64 	%rd77, %rd75, %rd76;
	mul.wide.s32 	%rd78, %r87, 8;
	add.s64 	%rd79, %rd77, %rd78;
	st.global.u64 	[%rd79], %rd71;
	bra.uni 	BB1_17;

BB1_16:
	mov.u16 	%rs5, 0;
	st.global.u8 	[%rd6+1], %rs5;
	bra.uni 	BB1_17;

BB1_5:
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd6+1], %rs2;

BB1_17:
	ret;
}

	// .globl	gvdbLinkBricks
.visible .entry gvdbLinkBricks(
	.param .u64 gvdbLinkBricks_param_0,
	.param .u32 gvdbLinkBricks_param_1
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<89>;


	ld.param.u64 	%rd23, [gvdbLinkBricks_param_0];
	ld.param.u32 	%r18, [gvdbLinkBricks_param_1];
	cvta.to.global.u64 	%rd1, %rd23;
	mov.u32 	%r19, %ntid.x;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r1, %r19, %r20, %r21;
	cvt.s64.s32	%rd2, %r18;
	mul.wide.s32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd3, %rd25, 320;
	ld.global.u32 	%r22, [%rd25+320];
	setp.ge.s32	%p1, %r1, %r22;
	@%p1 bra 	BB2_15;

	shl.b64 	%rd26, %rd2, 3;
	add.s64 	%rd27, %rd1, %rd26;
	add.s64 	%rd4, %rd27, 440;
	ld.global.u64 	%rd28, [%rd27+440];
	cvta.to.global.u64 	%rd29, %rd28;
	ld.global.u32 	%r23, [%rd3+40];
	mul.lo.s32 	%r24, %r23, %r1;
	cvt.s64.s32	%rd30, %r24;
	add.s64 	%rd31, %rd30, %rd29;
	add.s64 	%rd5, %rd31, 1;
	ld.global.u8 	%rs2, [%rd31+1];
	setp.eq.s16	%p2, %rs2, 0;
	@%p2 bra 	BB2_15;

	add.s32 	%r2, %r18, 1;
	ld.global.u32 	%r3, [%rd5+3];
	ld.global.u32 	%r4, [%rd5+7];
	ld.global.u32 	%r5, [%rd5+11];
	ld.global.u32 	%r25, [%rd1+672];
	mul.wide.s32 	%rd33, %r25, 8;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.u64 	%rd35, [%rd34+440];
	cvta.to.global.u64 	%rd87, %rd35;
	ld.global.u8 	%rs3, [%rd87+1];
	setp.eq.s16	%p3, %rs3, 0;
	mov.u64 	%rd88, 0;
	@%p3 bra 	BB2_11;

	ld.global.u8 	%rs1, [%rd87];
	cvt.u32.u16	%r26, %rs1;
	and.b32  	%r76, %r26, 255;
	setp.eq.s32	%p4, %r76, %r2;
	@%p4 bra 	BB2_11;

	mov.u64 	%rd88, 4294967295;
	setp.le.s32	%p5, %r76, %r2;
	@%p5 bra 	BB2_11;

	cvt.u64.u16	%rd38, %rs1;
	and.b64  	%rd39, %rd38, 255;
	neg.s64 	%rd86, %rd39;
	add.s64 	%rd9, %rd1, 200;
	add.s64 	%rd10, %rd1, 40;
	add.s64 	%rd11, %rd1, 432;
	and.b32  	%r28, %r26, 255;
	add.s32 	%r29, %r28, -2;
	sub.s32 	%r75, %r29, %r18;

BB2_6:
	shl.b64 	%rd40, %rd86, 2;
	sub.s64 	%rd14, %rd10, %rd40;
	add.s64 	%rd15, %rd87, 4;
	add.s32 	%r76, %r76, -1;
	mov.u32 	%r77, -1;
	ld.global.u64 	%rd16, [%rd87+48];
	setp.eq.s64	%p6, %rd16, 4294967295;
	@%p6 bra 	BB2_8;

	mul.lo.s64 	%rd41, %rd86, -3;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd9, %rd42;
	ld.global.u32 	%r31, [%rd43];
	ld.global.u32 	%r32, [%rd43+4];
	ld.global.u32 	%r33, [%rd43+8];
	ld.global.u32 	%r34, [%rd15];
	ld.global.u32 	%r35, [%rd15+4];
	ld.global.u32 	%r36, [%rd15+8];
	ld.global.u32 	%r37, [%rd14];
	shr.u64 	%rd44, %rd16, 5;
	shr.u64 	%rd45, %rd16, 16;
	cvt.u32.u64	%r38, %rd45;
	and.b64  	%rd46, %rd44, 2040;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.u64 	%rd48, [%rd47+520];
	cvta.to.global.u64 	%rd49, %rd48;
	shr.u64 	%rd50, %rd16, 6;
	and.b64  	%rd51, %rd50, 1020;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u32 	%r39, [%rd52+400];
	mul.lo.s32 	%r40, %r39, %r38;
	cvt.s64.s32	%rd53, %r40;
	add.s64 	%rd54, %rd49, %rd53;
	sub.s32 	%r41, %r5, %r36;
	mul.lo.s32 	%r42, %r41, %r37;
	div.s32 	%r43, %r42, %r33;
	sub.s32 	%r44, %r4, %r35;
	mul.lo.s32 	%r45, %r44, %r37;
	div.s32 	%r46, %r45, %r32;
	mad.lo.s32 	%r47, %r43, %r37, %r46;
	sub.s32 	%r48, %r3, %r34;
	mul.lo.s32 	%r49, %r48, %r37;
	div.s32 	%r50, %r49, %r31;
	mad.lo.s32 	%r51, %r47, %r37, %r50;
	mul.wide.s32 	%rd55, %r51, 8;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.u64 	%rd57, [%rd56];
	shr.u64 	%rd58, %rd57, 16;
	cvt.u32.u64	%r77, %rd58;

BB2_8:
	setp.eq.s32	%p7, %r75, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd60, %rd86, 3;
	sub.s64 	%rd61, %rd11, %rd60;
	ld.global.u64 	%rd62, [%rd61];
	cvta.to.global.u64 	%rd63, %rd62;
	ld.global.u32 	%r52, [%rd14+316];
	mul.lo.s32 	%r53, %r52, %r77;
	cvt.s64.s32	%rd64, %r53;
	add.s64 	%rd87, %rd63, %rd64;
	add.s64 	%rd86, %rd86, 1;
	add.s32 	%r75, %r75, -1;
	setp.gt.s32	%p8, %r76, %r2;
	@%p8 bra 	BB2_6;
	bra.uni 	BB2_11;

BB2_10:
	cvt.s64.s32	%rd88, %r77;

BB2_11:
	setp.eq.s64	%p9, %rd88, 4294967295;
	@%p9 bra 	BB2_15;

	cvt.u32.u64	%r54, %rd88;
	ld.global.u64 	%rd65, [%rd4+8];
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r55, [%rd3+44];
	mul.lo.s32 	%r56, %r55, %r54;
	cvt.s64.s32	%rd67, %r56;
	mul.wide.s32 	%rd68, %r2, 12;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r57, [%rd69+200];
	ld.global.u32 	%r58, [%rd69+204];
	ld.global.u32 	%r59, [%rd69+208];
	add.s64 	%rd70, %rd67, %rd66;
	add.s64 	%rd21, %rd70, 4;
	ld.global.u32 	%r60, [%rd70+4];
	ld.global.u32 	%r61, [%rd70+8];
	ld.global.u32 	%r62, [%rd70+12];
	sub.s32 	%r63, %r3, %r60;
	sub.s32 	%r64, %r4, %r61;
	sub.s32 	%r65, %r5, %r62;
	ld.global.u32 	%r66, [%rd3+-276];
	mul.lo.s32 	%r67, %r63, %r66;
	mul.lo.s32 	%r68, %r64, %r66;
	mul.lo.s32 	%r69, %r65, %r66;
	div.s32 	%r70, %r67, %r57;
	div.s32 	%r71, %r68, %r58;
	div.s32 	%r72, %r69, %r59;
	mad.lo.s32 	%r73, %r72, %r66, %r71;
	mad.lo.s32 	%r17, %r73, %r66, %r70;
	setp.gt.s32	%p10, %r70, %r66;
	setp.lt.s32	%p11, %r70, 0;
	or.pred  	%p12, %p10, %p11;
	setp.gt.s32	%p13, %r71, %r66;
	or.pred  	%p14, %p12, %p13;
	setp.lt.s32	%p15, %r71, 0;
	or.pred  	%p16, %p14, %p15;
	setp.gt.s32	%p17, %r72, %r66;
	or.pred  	%p18, %p16, %p17;
	setp.lt.s32	%p19, %r72, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB2_15;

	shl.b64 	%rd71, %rd88, 16;
	shl.b32 	%r74, %r2, 8;
	cvt.s64.s32	%rd72, %r74;
	or.b64  	%rd73, %rd71, %rd72;
	st.global.u64 	[%rd5+39], %rd73;
	ld.global.u64 	%rd74, [%rd21+44];
	shr.u64 	%rd22, %rd74, 16;
	ld.global.s32 	%rd75, [%rd3+4];
	setp.ge.u64	%p21, %rd22, %rd75;
	@%p21 bra 	BB2_15;

	ld.global.u64 	%rd76, [%rd4+88];
	cvta.to.global.u64 	%rd77, %rd76;
	ld.global.s32 	%rd78, [%rd3+84];
	mul.lo.s64 	%rd79, %rd78, %rd22;
	add.s64 	%rd80, %rd77, %rd79;
	mul.wide.s32 	%rd81, %r1, 65536;
	shl.b64 	%rd82, %rd2, 8;
	or.b64  	%rd83, %rd81, %rd82;
	mul.wide.s32 	%rd84, %r17, 8;
	add.s64 	%rd85, %rd80, %rd84;
	st.global.u64 	[%rd85], %rd83;

BB2_15:
	ret;
}

	// .globl	gvdbSplitPos
.visible .entry gvdbSplitPos(
	.param .u32 gvdbSplitPos_param_0,
	.param .align 4 .b8 gvdbSplitPos_param_1[12],
	.param .u64 gvdbSplitPos_param_2,
	.param .u32 gvdbSplitPos_param_3,
	.param .u32 gvdbSplitPos_param_4,
	.param .u64 gvdbSplitPos_param_5,
	.param .u64 gvdbSplitPos_param_6,
	.param .u64 gvdbSplitPos_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<15>;


	ld.param.u32 	%r4, [gvdbSplitPos_param_0];
	ld.param.f32 	%f3, [gvdbSplitPos_param_1+8];
	ld.param.f32 	%f2, [gvdbSplitPos_param_1+4];
	ld.param.f32 	%f1, [gvdbSplitPos_param_1];
	ld.param.u64 	%rd1, [gvdbSplitPos_param_2];
	ld.param.u32 	%r2, [gvdbSplitPos_param_3];
	ld.param.u32 	%r3, [gvdbSplitPos_param_4];
	ld.param.u64 	%rd2, [gvdbSplitPos_param_5];
	ld.param.u64 	%rd3, [gvdbSplitPos_param_6];
	ld.param.u64 	%rd4, [gvdbSplitPos_param_7];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB3_2;

	cvta.to.global.u64 	%rd5, %rd1;
	mad.lo.s32 	%r8, %r1, %r3, %r2;
	cvt.s64.s32	%rd6, %r8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	%f4, [%rd7];
	ld.global.f32 	%f5, [%rd7+4];
	ld.global.f32 	%f6, [%rd7+8];
	add.f32 	%f7, %f1, %f4;
	add.f32 	%f8, %f2, %f5;
	add.f32 	%f9, %f3, %f6;
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10], %f7;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd9;
	st.global.f32 	[%rd12], %f8;
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd14, %rd13, %rd9;
	st.global.f32 	[%rd14], %f9;

BB3_2:
	ret;
}

	// .globl	gvdbMarkLeafNode
.visible .entry gvdbMarkLeafNode(
	.param .u64 gvdbMarkLeafNode_param_0,
	.param .u32 gvdbMarkLeafNode_param_1,
	.param .u64 gvdbMarkLeafNode_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [gvdbMarkLeafNode_param_0];
	ld.param.u32 	%r2, [gvdbMarkLeafNode_param_1];
	ld.param.u64 	%rd2, [gvdbMarkLeafNode_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB4_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	ld.global.u64 	%rd5, [%rd4+440];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.global.u32 	%r6, [%rd4+360];
	mul.lo.s32 	%r7, %r6, %r1;
	cvt.s64.s32	%rd7, %r7;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.u32 	%r8, [%rd9];
	add.s64 	%rd10, %rd7, %rd6;
	st.global.u8 	[%rd10+1], %r8;

BB4_2:
	ret;
}

	// .globl	RadixSum
.visible .entry RadixSum(
	.param .u64 RadixSum_param_0,
	.param .u32 RadixSum_param_1,
	.param .u32 RadixSum_param_2,
	.param .u32 RadixSum_param_3
)
{
	.reg .pred 	%p<71>;
	.reg .b32 	%r<87>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd5, [RadixSum_param_0];
	ld.param.u32 	%r23, [RadixSum_param_1];
	ld.param.u32 	%r24, [RadixSum_param_2];
	ld.param.u32 	%r25, [RadixSum_param_3];
	mov.u32 	%r1, %tid.x;
	setp.gt.u32	%p17, %r1, 1023;
	@%p17 bra 	BB5_3;

	shl.b32 	%r26, %r1, 2;
	mov.u32 	%r27, sRadixSum;
	add.s32 	%r81, %r27, %r26;
	mov.u32 	%r82, %r1;

BB5_2:
	mov.u32 	%r28, 0;
	st.shared.u32 	[%r81], %r28;
	add.s32 	%r81, %r81, 256;
	add.s32 	%r82, %r82, 64;
	setp.lt.u32	%p18, %r82, 1024;
	@%p18 bra 	BB5_2;

BB5_3:
	and.b32  	%r7, %r1, 15;
	mov.u32 	%r29, %ctaid.x;
	shl.b32 	%r30, %r29, 2;
	shr.u32 	%r8, %r1, 4;
	add.s32 	%r31, %r30, %r8;
	mul.wide.u32 	%rd6, %r24, -1431655765;
	shr.u64 	%rd7, %rd6, 39;
	cvt.u32.u64	%r32, %rd7;
	mul.lo.s32 	%r33, %r31, %r32;
	add.s32 	%r9, %r33, %r32;
	add.s32 	%r83, %r33, %r7;
	bar.sync 	0;
	setp.ge.u32	%p19, %r83, %r9;
	@%p19 bra 	BB5_40;

	cvt.u64.u32	%rd1, %r25;
	cvta.to.global.u64 	%rd2, %rd5;

BB5_5:
	mov.u64 	%rd17, 0;
	setp.ge.u32	%p20, %r83, %r23;
	@%p20 bra 	BB5_7;

	mul.wide.u32 	%rd9, %r83, 8;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u64 	%rd17, [%rd10];

BB5_7:
	cvt.u32.u64	%r34, %rd1;
	shr.s64 	%rd11, %rd17, %r34;
	and.b64  	%rd12, %rd11, 255;
	shl.b64 	%rd13, %rd12, 2;
	cvt.u32.u64	%r35, %rd13;
	add.s32 	%r36, %r35, %r8;
	setp.ne.s32	%p21, %r7, 0;
	shl.b32 	%r37, %r36, 2;
	mov.u32 	%r38, sRadixSum;
	add.s32 	%r12, %r38, %r37;
	or.pred  	%p23, %p21, %p20;
	@%p23 bra 	BB5_9;

	ld.shared.u32 	%r39, [%r12];
	add.s32 	%r40, %r39, 1;
	st.shared.u32 	[%r12], %r40;

BB5_9:
	setp.lt.u32	%p1, %r83, %r23;
	bar.sync 	0;
	setp.ne.s32	%p24, %r7, 1;
	not.pred 	%p25, %p1;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB5_11;

	ld.shared.u32 	%r41, [%r12];
	add.s32 	%r42, %r41, 1;
	st.shared.u32 	[%r12], %r42;

BB5_11:
	bar.sync 	0;
	setp.ne.s32	%p27, %r7, 2;
	or.pred  	%p29, %p27, %p25;
	@%p29 bra 	BB5_13;

	ld.shared.u32 	%r43, [%r12];
	add.s32 	%r44, %r43, 1;
	st.shared.u32 	[%r12], %r44;

BB5_13:
	bar.sync 	0;
	setp.ne.s32	%p30, %r7, 3;
	or.pred  	%p32, %p30, %p25;
	@%p32 bra 	BB5_15;

	ld.shared.u32 	%r45, [%r12];
	add.s32 	%r46, %r45, 1;
	st.shared.u32 	[%r12], %r46;

BB5_15:
	bar.sync 	0;
	setp.ne.s32	%p33, %r7, 4;
	or.pred  	%p35, %p33, %p25;
	@%p35 bra 	BB5_17;

	ld.shared.u32 	%r47, [%r12];
	add.s32 	%r48, %r47, 1;
	st.shared.u32 	[%r12], %r48;

BB5_17:
	bar.sync 	0;
	setp.ne.s32	%p36, %r7, 5;
	or.pred  	%p38, %p36, %p25;
	@%p38 bra 	BB5_19;

	ld.shared.u32 	%r49, [%r12];
	add.s32 	%r50, %r49, 1;
	st.shared.u32 	[%r12], %r50;

BB5_19:
	bar.sync 	0;
	setp.ne.s32	%p39, %r7, 6;
	or.pred  	%p41, %p39, %p25;
	@%p41 bra 	BB5_21;

	ld.shared.u32 	%r51, [%r12];
	add.s32 	%r52, %r51, 1;
	st.shared.u32 	[%r12], %r52;

BB5_21:
	bar.sync 	0;
	setp.ne.s32	%p42, %r7, 7;
	or.pred  	%p44, %p42, %p25;
	@%p44 bra 	BB5_23;

	ld.shared.u32 	%r53, [%r12];
	add.s32 	%r54, %r53, 1;
	st.shared.u32 	[%r12], %r54;

BB5_23:
	bar.sync 	0;
	setp.ne.s32	%p45, %r7, 8;
	or.pred  	%p47, %p45, %p25;
	@%p47 bra 	BB5_25;

	ld.shared.u32 	%r55, [%r12];
	add.s32 	%r56, %r55, 1;
	st.shared.u32 	[%r12], %r56;

BB5_25:
	bar.sync 	0;
	setp.ne.s32	%p48, %r7, 9;
	or.pred  	%p50, %p48, %p25;
	@%p50 bra 	BB5_27;

	ld.shared.u32 	%r57, [%r12];
	add.s32 	%r58, %r57, 1;
	st.shared.u32 	[%r12], %r58;

BB5_27:
	bar.sync 	0;
	setp.ne.s32	%p51, %r7, 10;
	or.pred  	%p53, %p51, %p25;
	@%p53 bra 	BB5_29;

	ld.shared.u32 	%r59, [%r12];
	add.s32 	%r60, %r59, 1;
	st.shared.u32 	[%r12], %r60;

BB5_29:
	bar.sync 	0;
	setp.ne.s32	%p54, %r7, 11;
	or.pred  	%p56, %p54, %p25;
	@%p56 bra 	BB5_31;

	ld.shared.u32 	%r61, [%r12];
	add.s32 	%r62, %r61, 1;
	st.shared.u32 	[%r12], %r62;

BB5_31:
	bar.sync 	0;
	setp.ne.s32	%p57, %r7, 12;
	or.pred  	%p59, %p57, %p25;
	@%p59 bra 	BB5_33;

	ld.shared.u32 	%r63, [%r12];
	add.s32 	%r64, %r63, 1;
	st.shared.u32 	[%r12], %r64;

BB5_33:
	bar.sync 	0;
	setp.ne.s32	%p60, %r7, 13;
	or.pred  	%p62, %p60, %p25;
	@%p62 bra 	BB5_35;

	ld.shared.u32 	%r65, [%r12];
	add.s32 	%r66, %r65, 1;
	st.shared.u32 	[%r12], %r66;

BB5_35:
	bar.sync 	0;
	setp.ne.s32	%p63, %r7, 14;
	or.pred  	%p65, %p63, %p25;
	@%p65 bra 	BB5_37;

	ld.shared.u32 	%r67, [%r12];
	add.s32 	%r68, %r67, 1;
	st.shared.u32 	[%r12], %r68;

BB5_37:
	bar.sync 	0;
	setp.ne.s32	%p66, %r7, 15;
	or.pred  	%p68, %p66, %p25;
	@%p68 bra 	BB5_39;

	ld.shared.u32 	%r69, [%r12];
	add.s32 	%r70, %r69, 1;
	st.shared.u32 	[%r12], %r70;

BB5_39:
	bar.sync 	0;
	add.s32 	%r83, %r83, 16;
	setp.lt.u32	%p69, %r83, %r9;
	@%p69 bra 	BB5_5;

BB5_40:
	mov.u32 	%r71, %tid.x;
	setp.lt.u32	%p16, %r71, 1024;
	bar.sync 	0;
	bar.sync 	0;
	@!%p16 bra 	BB5_43;
	bra.uni 	BB5_41;

BB5_41:
	shr.u32 	%r86, %r71, 2;
	and.b32  	%r73, %r71, 3;
	mad.lo.s32 	%r74, %r86, 4, %r73;
	shl.b32 	%r75, %r74, 2;
	mov.u32 	%r76, sRadixSum;
	add.s32 	%r85, %r76, %r75;
	mad.lo.s32 	%r79, %r86, 192, %r30;
	add.s32 	%r84, %r79, %r73;

BB5_42:
	ld.shared.u32 	%r80, [%r85];
	mul.wide.u32 	%rd14, %r84, 4;
	mov.u64 	%rd15, dRadixSum;
	add.s64 	%rd16, %rd15, %rd14;
	st.global.u32 	[%rd16], %r80;
	add.s32 	%r85, %r85, 256;
	add.s32 	%r84, %r84, 3072;
	add.s32 	%r86, %r86, 16;
	setp.lt.u32	%p70, %r86, 256;
	@%p70 bra 	BB5_42;

BB5_43:
	ret;
}

	// .globl	RadixPrefixSum
.visible .entry RadixPrefixSum(

)
{
	.reg .pred 	%p<35>;
	.reg .b32 	%r<411>;
	.reg .b64 	%rd<49>;


	mov.u32 	%r113, %ctaid.x;
	shl.b32 	%r114, %r113, 4;
	mov.u32 	%r115, %tid.x;
	mul.wide.u32 	%rd1, %r115, -1431655765;
	shr.u64 	%rd2, %rd1, 39;
	cvt.u32.u64	%r116, %rd2;
	mul.lo.s32 	%r117, %r116, 192;
	sub.s32 	%r1, %r115, %r117;
	add.s32 	%r2, %r116, %r114;
	mad.lo.s32 	%r3, %r2, 192, %r1;
	mad.lo.s32 	%r118, %r113, 3072, 3072;
	setp.ge.u32	%p1, %r3, %r118;
	@%p1 bra 	BB6_10;

	add.s32 	%r119, %r1, 3071;
	add.s32 	%r121, %r1, %r115;
	sub.s32 	%r122, %r119, %r121;
	mul.wide.u32 	%rd3, %r122, -1431655765;
	shr.u64 	%rd4, %rd3, 39;
	cvt.u32.u64	%r123, %rd4;
	add.s32 	%r4, %r123, 1;
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p2, %r5, 0;
	shr.u32 	%r124, %r115, 4;
	and.b32  	%r125, %r115, 15;
	mad.lo.s32 	%r377, %r124, 17, %r125;
	mov.u32 	%r379, %r3;
	@%p2 bra 	BB6_7;

	setp.eq.s32	%p3, %r5, 1;
	mad.lo.s32 	%r375, %r124, 17, %r125;
	mov.u32 	%r374, %r3;
	@%p3 bra 	BB6_6;

	setp.eq.s32	%p4, %r5, 2;
	mad.lo.s32 	%r373, %r124, 17, %r125;
	mov.u32 	%r372, %r3;
	@%p4 bra 	BB6_5;

	mul.wide.u32 	%rd5, %r3, 4;
	mov.u64 	%rd6, dRadixSum;
	add.s64 	%rd7, %rd6, %rd5;
	ld.global.u32 	%r132, [%rd7];
	mad.lo.s32 	%r136, %r124, 17, %r125;
	shl.b32 	%r137, %r136, 2;
	mov.u32 	%r138, sRadixSum;
	add.s32 	%r139, %r138, %r137;
	st.shared.u32 	[%r139], %r132;
	add.s32 	%r373, %r136, 204;
	add.s32 	%r372, %r3, 192;

BB6_5:
	mul.wide.u32 	%rd8, %r372, 4;
	mov.u64 	%rd9, dRadixSum;
	add.s64 	%rd10, %rd9, %rd8;
	ld.global.u32 	%r140, [%rd10];
	shl.b32 	%r141, %r373, 2;
	mov.u32 	%r142, sRadixSum;
	add.s32 	%r143, %r142, %r141;
	st.shared.u32 	[%r143], %r140;
	add.s32 	%r375, %r373, 204;
	add.s32 	%r374, %r372, 192;

BB6_6:
	mul.wide.u32 	%rd11, %r374, 4;
	mov.u64 	%rd12, dRadixSum;
	add.s64 	%rd13, %rd12, %rd11;
	ld.global.u32 	%r144, [%rd13];
	shl.b32 	%r145, %r375, 2;
	mov.u32 	%r146, sRadixSum;
	add.s32 	%r147, %r146, %r145;
	st.shared.u32 	[%r147], %r144;
	add.s32 	%r377, %r375, 204;
	add.s32 	%r379, %r374, 192;

BB6_7:
	setp.lt.u32	%p5, %r4, 4;
	@%p5 bra 	BB6_10;

	shl.b32 	%r148, %r377, 2;
	mov.u32 	%r149, sRadixSum;
	add.s32 	%r378, %r149, %r148;

BB6_9:
	mul.wide.u32 	%rd14, %r379, 4;
	mov.u64 	%rd15, dRadixSum;
	add.s64 	%rd16, %rd15, %rd14;
	ld.global.u32 	%r151, [%rd16];
	st.shared.u32 	[%r378], %r151;
	add.s32 	%r152, %r379, 192;
	mul.wide.u32 	%rd17, %r152, 4;
	add.s64 	%rd18, %rd15, %rd17;
	ld.global.u32 	%r153, [%rd18];
	st.shared.u32 	[%r378+816], %r153;
	add.s32 	%r154, %r379, 384;
	mul.wide.u32 	%rd19, %r154, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.u32 	%r155, [%rd20];
	st.shared.u32 	[%r378+1632], %r155;
	add.s32 	%r156, %r379, 576;
	mul.wide.u32 	%rd21, %r156, 4;
	add.s64 	%rd22, %rd15, %rd21;
	ld.global.u32 	%r157, [%rd22];
	st.shared.u32 	[%r378+2448], %r157;
	add.s32 	%r378, %r378, 3264;
	add.s32 	%r379, %r379, 768;
	setp.lt.u32	%p6, %r379, %r118;
	@%p6 bra 	BB6_9;

BB6_10:
	bar.sync 	0;
	mul.lo.s32 	%r402, %r115, 17;
	setp.gt.u32	%p7, %r402, -17;
	@%p7 bra 	BB6_20;

	add.s32 	%r161, %r402, 1;
	add.s32 	%r162, %r402, 16;
	max.u32 	%r163, %r162, %r161;
	sub.s32 	%r29, %r163, %r402;
	and.b32  	%r164, %r29, 3;
	setp.eq.s32	%p8, %r164, 0;
	mov.u32 	%r388, 0;
	mov.u32 	%r387, %r402;
	@%p8 bra 	BB6_17;

	setp.eq.s32	%p9, %r164, 1;
	mul.lo.s32 	%r382, %r115, 17;
	mov.u32 	%r383, 0;
	@%p9 bra 	BB6_16;

	setp.eq.s32	%p10, %r164, 2;
	mul.lo.s32 	%r380, %r115, 17;
	mov.u32 	%r381, 0;
	@%p10 bra 	BB6_15;

	mul.lo.s32 	%r172, %r115, 17;
	shl.b32 	%r173, %r172, 2;
	mov.u32 	%r174, sRadixSum;
	add.s32 	%r175, %r174, %r173;
	ld.shared.u32 	%r381, [%r175];
	add.s32 	%r380, %r172, 1;

BB6_15:
	shl.b32 	%r176, %r380, 2;
	mov.u32 	%r177, sRadixSum;
	add.s32 	%r178, %r177, %r176;
	ld.shared.u32 	%r179, [%r178];
	add.s32 	%r383, %r179, %r381;
	st.shared.u32 	[%r178], %r383;
	add.s32 	%r382, %r380, 1;

BB6_16:
	shl.b32 	%r180, %r382, 2;
	mov.u32 	%r181, sRadixSum;
	add.s32 	%r182, %r181, %r180;
	ld.shared.u32 	%r183, [%r182];
	add.s32 	%r388, %r183, %r383;
	st.shared.u32 	[%r182], %r388;
	add.s32 	%r387, %r382, 1;

BB6_17:
	setp.lt.u32	%p11, %r29, 4;
	@%p11 bra 	BB6_20;

	shl.b32 	%r184, %r387, 2;
	mov.u32 	%r185, sRadixSum;
	add.s32 	%r386, %r185, %r184;
	mad.lo.s32 	%r45, %r115, 17, 16;

BB6_19:
	ld.shared.u32 	%r187, [%r386];
	add.s32 	%r188, %r187, %r388;
	ld.shared.u32 	%r189, [%r386+4];
	ld.shared.u32 	%r190, [%r386+8];
	ld.shared.u32 	%r191, [%r386+12];
	st.shared.u32 	[%r386], %r188;
	add.s32 	%r192, %r189, %r188;
	st.shared.u32 	[%r386+4], %r192;
	add.s32 	%r193, %r190, %r192;
	st.shared.u32 	[%r386+8], %r193;
	add.s32 	%r388, %r191, %r193;
	st.shared.u32 	[%r386+12], %r388;
	add.s32 	%r386, %r386, 16;
	add.s32 	%r387, %r387, 4;
	setp.lt.u32	%p12, %r387, %r45;
	@%p12 bra 	BB6_19;

BB6_20:
	bar.sync 	0;
	shl.b32 	%r195, %r402, 2;
	mov.u32 	%r196, sRadixSum;
	add.s32 	%r53, %r196, %r195;
	ld.shared.u32 	%r197, [%r53+60];
	st.shared.u32 	[%r53+64], %r197;
	bar.sync 	0;
	add.s32 	%r54, %r402, -1;
	mov.u32 	%r389, 0;
	setp.lt.s32	%p13, %r54, 1;
	@%p13 bra 	BB6_22;

	mul.lo.s32 	%r200, %r115, 17;
	shl.b32 	%r201, %r200, 2;
	add.s32 	%r203, %r196, %r201;
	ld.shared.u32 	%r389, [%r203+-4];

BB6_22:
	bar.sync 	0;
	ld.shared.u32 	%r204, [%r53+64];
	add.s32 	%r205, %r204, %r389;
	st.shared.u32 	[%r53+64], %r205;
	bar.sync 	0;
	mad.lo.s32 	%r208, %r115, 17, -18;
	mov.u32 	%r390, 0;
	setp.lt.s32	%p14, %r208, 1;
	@%p14 bra 	BB6_24;

	mul.lo.s32 	%r210, %r115, 17;
	shl.b32 	%r211, %r210, 2;
	add.s32 	%r213, %r196, %r211;
	ld.shared.u32 	%r390, [%r213+-72];

BB6_24:
	bar.sync 	0;
	ld.shared.u32 	%r214, [%r53+64];
	add.s32 	%r215, %r214, %r390;
	st.shared.u32 	[%r53+64], %r215;
	bar.sync 	0;
	mad.lo.s32 	%r218, %r115, 17, -52;
	mov.u32 	%r391, 0;
	setp.lt.s32	%p15, %r218, 1;
	@%p15 bra 	BB6_26;

	mul.lo.s32 	%r220, %r115, 17;
	shl.b32 	%r221, %r220, 2;
	add.s32 	%r223, %r196, %r221;
	ld.shared.u32 	%r391, [%r223+-208];

BB6_26:
	bar.sync 	0;
	ld.shared.u32 	%r224, [%r53+64];
	add.s32 	%r225, %r224, %r391;
	st.shared.u32 	[%r53+64], %r225;
	bar.sync 	0;
	mad.lo.s32 	%r228, %r115, 17, -120;
	mov.u32 	%r392, 0;
	setp.lt.s32	%p16, %r228, 1;
	@%p16 bra 	BB6_28;

	mul.lo.s32 	%r230, %r115, 17;
	shl.b32 	%r231, %r230, 2;
	add.s32 	%r233, %r196, %r231;
	ld.shared.u32 	%r392, [%r233+-480];

BB6_28:
	bar.sync 	0;
	ld.shared.u32 	%r234, [%r53+64];
	add.s32 	%r235, %r234, %r392;
	st.shared.u32 	[%r53+64], %r235;
	bar.sync 	0;
	mad.lo.s32 	%r238, %r115, 17, -256;
	mov.u32 	%r393, 0;
	setp.lt.s32	%p17, %r238, 1;
	@%p17 bra 	BB6_30;

	mul.lo.s32 	%r240, %r115, 17;
	shl.b32 	%r241, %r240, 2;
	add.s32 	%r243, %r196, %r241;
	ld.shared.u32 	%r393, [%r243+-1024];

BB6_30:
	bar.sync 	0;
	ld.shared.u32 	%r244, [%r53+64];
	add.s32 	%r245, %r244, %r393;
	st.shared.u32 	[%r53+64], %r245;
	bar.sync 	0;
	mad.lo.s32 	%r248, %r115, 17, -528;
	mov.u32 	%r394, 0;
	setp.lt.s32	%p18, %r248, 1;
	@%p18 bra 	BB6_32;

	mul.lo.s32 	%r250, %r115, 17;
	shl.b32 	%r251, %r250, 2;
	add.s32 	%r253, %r196, %r251;
	ld.shared.u32 	%r394, [%r253+-2112];

BB6_32:
	bar.sync 	0;
	ld.shared.u32 	%r254, [%r53+64];
	add.s32 	%r255, %r254, %r394;
	st.shared.u32 	[%r53+64], %r255;
	bar.sync 	0;
	mad.lo.s32 	%r258, %r115, 17, -1072;
	mov.u32 	%r395, 0;
	setp.lt.s32	%p19, %r258, 1;
	@%p19 bra 	BB6_34;

	mul.lo.s32 	%r260, %r115, 17;
	shl.b32 	%r261, %r260, 2;
	add.s32 	%r263, %r196, %r261;
	ld.shared.u32 	%r395, [%r263+-4288];

BB6_34:
	bar.sync 	0;
	ld.shared.u32 	%r264, [%r53+64];
	add.s32 	%r265, %r264, %r395;
	st.shared.u32 	[%r53+64], %r265;
	bar.sync 	0;
	mad.lo.s32 	%r268, %r115, 17, -2160;
	mov.u32 	%r396, 0;
	setp.lt.s32	%p20, %r268, 1;
	@%p20 bra 	BB6_36;

	mul.lo.s32 	%r270, %r115, 17;
	shl.b32 	%r271, %r270, 2;
	add.s32 	%r273, %r196, %r271;
	ld.shared.u32 	%r396, [%r273+-8640];

BB6_36:
	bar.sync 	0;
	ld.shared.u32 	%r274, [%r53+64];
	add.s32 	%r275, %r274, %r396;
	st.shared.u32 	[%r53+64], %r275;
	bar.sync 	0;
	bar.sync 	0;
	mov.u32 	%r397, 0;
	@%p13 bra 	BB6_38;

	mul.lo.s32 	%r278, %r115, 17;
	shl.b32 	%r279, %r278, 2;
	add.s32 	%r281, %r196, %r279;
	ld.shared.u32 	%r397, [%r281+-4];

BB6_38:
	@%p7 bra 	BB6_48;

	add.s32 	%r285, %r402, 1;
	add.s32 	%r286, %r402, 16;
	max.u32 	%r287, %r286, %r285;
	sub.s32 	%r74, %r287, %r402;
	and.b32  	%r288, %r74, 3;
	setp.eq.s32	%p23, %r288, 0;
	@%p23 bra 	BB6_45;

	setp.eq.s32	%p24, %r288, 1;
	mul.lo.s32 	%r399, %r115, 17;
	@%p24 bra 	BB6_44;

	setp.eq.s32	%p25, %r288, 2;
	mul.lo.s32 	%r398, %r115, 17;
	@%p25 bra 	BB6_43;

	mul.lo.s32 	%r294, %r115, 17;
	shl.b32 	%r295, %r294, 2;
	add.s32 	%r297, %r196, %r295;
	ld.shared.u32 	%r298, [%r297];
	add.s32 	%r299, %r298, %r397;
	st.shared.u32 	[%r297], %r299;
	add.s32 	%r398, %r294, 1;

BB6_43:
	shl.b32 	%r300, %r398, 2;
	add.s32 	%r302, %r196, %r300;
	ld.shared.u32 	%r303, [%r302];
	add.s32 	%r304, %r303, %r397;
	st.shared.u32 	[%r302], %r304;
	add.s32 	%r399, %r398, 1;

BB6_44:
	shl.b32 	%r305, %r399, 2;
	add.s32 	%r307, %r196, %r305;
	ld.shared.u32 	%r308, [%r307];
	add.s32 	%r309, %r308, %r397;
	st.shared.u32 	[%r307], %r309;
	add.s32 	%r402, %r399, 1;

BB6_45:
	setp.lt.u32	%p26, %r74, 4;
	@%p26 bra 	BB6_48;

	shl.b32 	%r310, %r402, 2;
	add.s32 	%r401, %r196, %r310;
	mad.lo.s32 	%r84, %r115, 17, 16;

BB6_47:
	ld.shared.u32 	%r313, [%r401];
	add.s32 	%r314, %r313, %r397;
	ld.shared.u32 	%r315, [%r401+4];
	ld.shared.u32 	%r316, [%r401+8];
	ld.shared.u32 	%r317, [%r401+12];
	st.shared.u32 	[%r401], %r314;
	add.s32 	%r318, %r315, %r397;
	st.shared.u32 	[%r401+4], %r318;
	add.s32 	%r319, %r316, %r397;
	st.shared.u32 	[%r401+8], %r319;
	add.s32 	%r320, %r317, %r397;
	st.shared.u32 	[%r401+12], %r320;
	add.s32 	%r401, %r401, 16;
	add.s32 	%r402, %r402, 4;
	setp.lt.u32	%p27, %r402, %r84;
	@%p27 bra 	BB6_47;

BB6_48:
	bar.sync 	0;
	add.s32 	%r322, %r113, 1;
	shl.b32 	%r323, %r322, 4;
	and.b32  	%r324, %r323, 268435440;
	mul.lo.s32 	%r89, %r324, 192;
	add.s32 	%r90, %r3, 1;
	setp.ge.u32	%p28, %r90, %r89;
	@%p28 bra 	BB6_58;

	add.s32 	%r327, %r114, 16;
	and.b32  	%r328, %r327, 268435440;
	mad.lo.s32 	%r329, %r328, 192, -2;
	sub.s32 	%r330, %r329, %r1;
	mad.lo.s32 	%r331, %r2, -192, %r330;
	mul.wide.u32 	%rd23, %r331, -1431655765;
	shr.u64 	%rd24, %rd23, 39;
	cvt.u32.u64	%r332, %rd24;
	add.s32 	%r91, %r332, 1;
	and.b32  	%r92, %r91, 3;
	setp.eq.s32	%p29, %r92, 0;
	shr.u32 	%r334, %r115, 4;
	and.b32  	%r335, %r115, 15;
	mad.lo.s32 	%r408, %r334, 17, %r335;
	@%p29 bra 	BB6_55;

	setp.eq.s32	%p30, %r92, 1;
	mad.lo.s32 	%r406, %r334, 17, %r335;
	@%p30 bra 	BB6_54;

	setp.eq.s32	%p31, %r92, 2;
	mad.lo.s32 	%r404, %r334, 17, %r335;
	@%p31 bra 	BB6_53;

	mad.lo.s32 	%r345, %r334, 17, %r335;
	shl.b32 	%r346, %r345, 2;
	add.s32 	%r348, %r196, %r346;
	ld.shared.u32 	%r349, [%r348];
	mul.wide.u32 	%rd25, %r90, 4;
	mov.u64 	%rd26, dRadixSum;
	add.s64 	%rd27, %rd26, %rd25;
	st.global.u32 	[%rd27], %r349;
	add.s32 	%r90, %r3, 193;
	add.s32 	%r404, %r345, 204;

BB6_53:
	shl.b32 	%r350, %r404, 2;
	add.s32 	%r352, %r196, %r350;
	ld.shared.u32 	%r353, [%r352];
	mul.wide.u32 	%rd28, %r90, 4;
	mov.u64 	%rd29, dRadixSum;
	add.s64 	%rd30, %rd29, %rd28;
	st.global.u32 	[%rd30], %r353;
	add.s32 	%r90, %r90, 192;
	add.s32 	%r406, %r404, 204;

BB6_54:
	shl.b32 	%r354, %r406, 2;
	add.s32 	%r356, %r196, %r354;
	ld.shared.u32 	%r357, [%r356];
	mul.wide.u32 	%rd31, %r90, 4;
	mov.u64 	%rd32, dRadixSum;
	add.s64 	%rd33, %rd32, %rd31;
	st.global.u32 	[%rd33], %r357;
	add.s32 	%r90, %r90, 192;
	add.s32 	%r408, %r406, 204;

BB6_55:
	setp.lt.u32	%p32, %r91, 4;
	@%p32 bra 	BB6_58;

	shl.b32 	%r358, %r408, 2;
	add.s32 	%r409, %r196, %r358;

BB6_57:
	ld.shared.u32 	%r360, [%r409];
	mul.wide.u32 	%rd34, %r90, 4;
	mov.u64 	%rd35, dRadixSum;
	add.s64 	%rd36, %rd35, %rd34;
	ld.shared.u32 	%r361, [%r409+816];
	ld.shared.u32 	%r362, [%r409+1632];
	ld.shared.u32 	%r363, [%r409+2448];
	st.global.u32 	[%rd36], %r360;
	add.s32 	%r364, %r90, 192;
	mul.wide.u32 	%rd37, %r364, 4;
	add.s64 	%rd38, %rd35, %rd37;
	st.global.u32 	[%rd38], %r361;
	add.s32 	%r365, %r90, 384;
	mul.wide.u32 	%rd39, %r365, 4;
	add.s64 	%rd40, %rd35, %rd39;
	st.global.u32 	[%rd40], %r362;
	add.s32 	%r366, %r90, 576;
	mul.wide.u32 	%rd41, %r366, 4;
	add.s64 	%rd42, %rd35, %rd41;
	st.global.u32 	[%rd42], %r363;
	add.s32 	%r409, %r409, 3264;
	add.s32 	%r90, %r90, 768;
	setp.lt.u32	%p33, %r90, %r89;
	@%p33 bra 	BB6_57;

BB6_58:
	setp.ne.s32	%p34, %r115, 0;
	@%p34 bra 	BB6_60;

	ld.shared.u32 	%r368, [sRadixSum+13052];
	mul.wide.u32 	%rd43, %r113, 4;
	mov.u64 	%rd44, dRadixBlockSum;
	add.s64 	%rd45, %rd44, %rd43;
	st.global.u32 	[%rd45], %r368;
	mul.lo.s32 	%r370, %r113, 3072;
	mul.wide.u32 	%rd46, %r370, 4;
	mov.u64 	%rd47, dRadixSum;
	add.s64 	%rd48, %rd47, %rd46;
	mov.u32 	%r371, 0;
	st.global.u32 	[%rd48], %r371;

BB6_60:
	ret;
}

	// .globl	RadixAddOffsetsAndShuffle
.visible .entry RadixAddOffsetsAndShuffle(
	.param .u64 RadixAddOffsetsAndShuffle_param_0,
	.param .u64 RadixAddOffsetsAndShuffle_param_1,
	.param .u32 RadixAddOffsetsAndShuffle_param_2,
	.param .u32 RadixAddOffsetsAndShuffle_param_3,
	.param .u32 RadixAddOffsetsAndShuffle_param_4
)
{
	.reg .pred 	%p<94>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd11, [RadixAddOffsetsAndShuffle_param_0];
	ld.param.u64 	%rd12, [RadixAddOffsetsAndShuffle_param_1];
	ld.param.u32 	%r44, [RadixAddOffsetsAndShuffle_param_2];
	ld.param.u32 	%r45, [RadixAddOffsetsAndShuffle_param_3];
	ld.param.u32 	%r46, [RadixAddOffsetsAndShuffle_param_4];
	cvta.to.global.u64 	%rd1, %rd12;
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p19, %r1, 0;
	@%p19 bra 	BB7_2;

	mov.u32 	%r47, 0;
	st.shared.u32 	[sRadixSum+4096], %r47;

BB7_2:
	shl.b32 	%r48, %r1, 2;
	mov.u32 	%r49, sRadixSum;
	add.s32 	%r2, %r49, %r48;
	setp.gt.u32	%p20, %r1, 14;
	@%p20 bra 	BB7_4;

	mul.wide.u32 	%rd13, %r1, 4;
	mov.u64 	%rd14, dRadixBlockSum;
	add.s64 	%rd15, %rd14, %rd13;
	ld.global.u32 	%r50, [%rd15];
	st.shared.u32 	[%r2+4100], %r50;

BB7_4:
	bar.sync 	0;
	add.s32 	%r52, %r1, -1;
	setp.lt.s32	%p21, %r52, 0;
	setp.gt.s32	%p22, %r1, 15;
	mov.u32 	%r197, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB7_6;

	ld.shared.u32 	%r197, [%r2+4092];

BB7_6:
	bar.sync 	0;
	@%p22 bra 	BB7_8;

	ld.shared.u32 	%r53, [%r2+4096];
	add.s32 	%r54, %r53, %r197;
	st.shared.u32 	[%r2+4096], %r54;

BB7_8:
	setp.lt.s32	%p1, %r1, 16;
	bar.sync 	0;
	add.s32 	%r56, %r1, -2;
	setp.lt.s32	%p25, %r56, 0;
	not.pred 	%p26, %p1;
	mov.u32 	%r198, 0;
	or.pred  	%p27, %p26, %p25;
	@%p27 bra 	BB7_10;

	ld.shared.u32 	%r198, [%r2+4088];

BB7_10:
	bar.sync 	0;
	@%p22 bra 	BB7_12;

	ld.shared.u32 	%r57, [%r2+4096];
	add.s32 	%r58, %r57, %r198;
	st.shared.u32 	[%r2+4096], %r58;

BB7_12:
	bar.sync 	0;
	add.s32 	%r60, %r1, -4;
	setp.lt.s32	%p29, %r60, 0;
	mov.u32 	%r199, 0;
	or.pred  	%p31, %p26, %p29;
	@%p31 bra 	BB7_14;

	ld.shared.u32 	%r199, [%r2+4080];

BB7_14:
	bar.sync 	0;
	@%p22 bra 	BB7_16;

	ld.shared.u32 	%r61, [%r2+4096];
	add.s32 	%r62, %r61, %r199;
	st.shared.u32 	[%r2+4096], %r62;

BB7_16:
	bar.sync 	0;
	add.s32 	%r64, %r1, -8;
	setp.lt.s32	%p33, %r64, 0;
	mov.u32 	%r200, 0;
	or.pred  	%p35, %p26, %p33;
	@%p35 bra 	BB7_18;

	ld.shared.u32 	%r200, [%r2+4064];

BB7_18:
	bar.sync 	0;
	@%p22 bra 	BB7_20;

	ld.shared.u32 	%r65, [%r2+4096];
	add.s32 	%r66, %r65, %r200;
	st.shared.u32 	[%r2+4096], %r66;

BB7_20:
	bar.sync 	0;
	shr.u32 	%r67, %r1, 2;
	shl.b32 	%r68, %r67, 2;
	and.b32  	%r11, %r1, 3;
	add.s32 	%r12, %r68, %r11;
	mad.lo.s32 	%r69, %r67, 192, %r11;
	mov.u32 	%r13, %ctaid.x;
	shl.b32 	%r14, %r13, 2;
	add.s32 	%r15, %r69, %r14;
	setp.gt.s32	%p37, %r12, 1023;
	@%p37 bra 	BB7_30;

	xor.b32  	%r70, %r11, 1023;
	and.b32  	%r71, %r1, -4;
	sub.s32 	%r72, %r70, %r71;
	shr.u32 	%r73, %r72, 6;
	add.s32 	%r16, %r73, 1;
	and.b32  	%r17, %r16, 3;
	setp.eq.s32	%p38, %r17, 0;
	@%p38 bra 	BB7_27;

	setp.eq.s32	%p39, %r17, 1;
	@%p39 bra 	BB7_26;

	setp.eq.s32	%p40, %r17, 2;
	@%p40 bra 	BB7_25;

	mul.wide.s32 	%rd16, %r15, 4;
	mov.u64 	%rd17, dRadixSum;
	add.s64 	%rd18, %rd17, %rd16;
	mul.hi.s32 	%r74, %r15, 715827883;
	shr.u32 	%r75, %r74, 31;
	shr.s32 	%r76, %r74, 9;
	add.s32 	%r77, %r76, %r75;
	shl.b32 	%r78, %r77, 2;
	add.s32 	%r80, %r78, %r49;
	ld.shared.u32 	%r81, [%r80+4096];
	ld.global.u32 	%r82, [%rd18];
	add.s32 	%r83, %r81, %r82;
	shl.b32 	%r84, %r12, 2;
	add.s32 	%r85, %r49, %r84;
	st.shared.u32 	[%r85], %r83;
	add.s32 	%r12, %r12, 64;
	add.s32 	%r15, %r15, 3072;

BB7_25:
	mul.wide.s32 	%rd19, %r15, 4;
	mov.u64 	%rd20, dRadixSum;
	add.s64 	%rd21, %rd20, %rd19;
	mul.hi.s32 	%r86, %r15, 715827883;
	shr.u32 	%r87, %r86, 31;
	shr.s32 	%r88, %r86, 9;
	add.s32 	%r89, %r88, %r87;
	shl.b32 	%r90, %r89, 2;
	add.s32 	%r92, %r90, %r49;
	ld.shared.u32 	%r93, [%r92+4096];
	ld.global.u32 	%r94, [%rd21];
	add.s32 	%r95, %r93, %r94;
	shl.b32 	%r96, %r12, 2;
	add.s32 	%r97, %r49, %r96;
	st.shared.u32 	[%r97], %r95;
	add.s32 	%r12, %r12, 64;
	add.s32 	%r15, %r15, 3072;

BB7_26:
	mul.wide.s32 	%rd22, %r15, 4;
	mov.u64 	%rd23, dRadixSum;
	add.s64 	%rd24, %rd23, %rd22;
	mul.hi.s32 	%r98, %r15, 715827883;
	shr.u32 	%r99, %r98, 31;
	shr.s32 	%r100, %r98, 9;
	add.s32 	%r101, %r100, %r99;
	shl.b32 	%r102, %r101, 2;
	add.s32 	%r104, %r102, %r49;
	ld.shared.u32 	%r105, [%r104+4096];
	ld.global.u32 	%r106, [%rd24];
	add.s32 	%r107, %r105, %r106;
	shl.b32 	%r108, %r12, 2;
	add.s32 	%r109, %r49, %r108;
	st.shared.u32 	[%r109], %r107;
	add.s32 	%r12, %r12, 64;
	add.s32 	%r15, %r15, 3072;

BB7_27:
	setp.lt.u32	%p41, %r16, 4;
	@%p41 bra 	BB7_30;

	mul.wide.s32 	%rd25, %r15, 4;
	mov.u64 	%rd26, dRadixSum;
	add.s64 	%rd69, %rd26, %rd25;
	shl.b32 	%r110, %r12, 2;
	add.s32 	%r207, %r49, %r110;

BB7_29:
	mul.hi.s32 	%r112, %r15, 715827883;
	shr.u32 	%r113, %r112, 31;
	shr.s32 	%r114, %r112, 9;
	add.s32 	%r115, %r114, %r113;
	shl.b32 	%r116, %r115, 2;
	add.s32 	%r118, %r116, %r49;
	ld.shared.u32 	%r119, [%r118+4096];
	ld.global.u32 	%r120, [%rd69];
	add.s32 	%r121, %r119, %r120;
	ld.global.u32 	%r122, [%rd69+12288];
	ld.global.u32 	%r123, [%rd69+24576];
	ld.global.u32 	%r124, [%rd69+36864];
	st.shared.u32 	[%r207], %r121;
	add.s32 	%r125, %r15, 3072;
	mul.hi.s32 	%r126, %r125, 715827883;
	shr.u32 	%r127, %r126, 31;
	shr.s32 	%r128, %r126, 9;
	add.s32 	%r129, %r128, %r127;
	shl.b32 	%r130, %r129, 2;
	add.s32 	%r131, %r130, %r49;
	ld.shared.u32 	%r132, [%r131+4096];
	add.s32 	%r133, %r132, %r122;
	st.shared.u32 	[%r207+256], %r133;
	add.s32 	%r134, %r15, 6144;
	mul.hi.s32 	%r135, %r134, 715827883;
	shr.u32 	%r136, %r135, 31;
	shr.s32 	%r137, %r135, 9;
	add.s32 	%r138, %r137, %r136;
	shl.b32 	%r139, %r138, 2;
	add.s32 	%r140, %r139, %r49;
	ld.shared.u32 	%r141, [%r140+4096];
	add.s32 	%r142, %r141, %r123;
	st.shared.u32 	[%r207+512], %r142;
	add.s32 	%r143, %r15, 9216;
	mul.hi.s32 	%r144, %r143, 715827883;
	shr.u32 	%r145, %r144, 31;
	shr.s32 	%r146, %r144, 9;
	add.s32 	%r147, %r146, %r145;
	shl.b32 	%r148, %r147, 2;
	add.s32 	%r149, %r148, %r49;
	ld.shared.u32 	%r150, [%r149+4096];
	add.s32 	%r151, %r150, %r124;
	st.shared.u32 	[%r207+768], %r151;
	add.s64 	%rd69, %rd69, 49152;
	add.s32 	%r207, %r207, 1024;
	add.s32 	%r12, %r12, 256;
	setp.lt.s32	%p42, %r12, 1024;
	add.s32 	%r15, %r15, 12288;
	@%p42 bra 	BB7_29;

BB7_30:
	bar.sync 	0;
	shr.u32 	%r37, %r1, 4;
	add.s32 	%r152, %r14, %r37;
	mul.wide.u32 	%rd27, %r45, -1431655765;
	shr.u64 	%rd28, %rd27, 39;
	cvt.u32.u64	%r153, %rd28;
	mul.lo.s32 	%r154, %r153, %r152;
	add.s32 	%r38, %r154, %r153;
	and.b32  	%r39, %r1, 15;
	add.s32 	%r210, %r154, %r39;
	bar.sync 	0;
	setp.ge.u32	%p43, %r210, %r38;
	@%p43 bra 	BB7_67;

	cvt.u64.u32	%rd5, %r46;
	mad.lo.s32 	%r156, %r13, 4, %r37;
	mad.lo.s32 	%r159, %r153, %r156, %r39;
	cvta.to.global.u64 	%rd31, %rd11;
	mul.wide.s32 	%rd32, %r159, 8;
	add.s64 	%rd70, %rd31, %rd32;

BB7_32:
	mov.u64 	%rd71, 0;
	setp.ge.u32	%p44, %r210, %r44;
	@%p44 bra 	BB7_34;

	ld.global.u64 	%rd71, [%rd70];

BB7_34:
	cvt.u32.u64	%r160, %rd5;
	shr.s64 	%rd34, %rd71, %r160;
	and.b64  	%rd35, %rd34, 255;
	shl.b64 	%rd36, %rd35, 2;
	cvt.u32.u64	%r161, %rd36;
	add.s32 	%r162, %r161, %r37;
	setp.ne.s32	%p45, %r39, 0;
	shl.b32 	%r163, %r162, 2;
	add.s32 	%r42, %r49, %r163;
	or.pred  	%p47, %p45, %p44;
	@%p47 bra 	BB7_36;

	ld.shared.u32 	%r165, [%r42];
	add.s32 	%r166, %r165, 1;
	st.shared.u32 	[%r42], %r166;
	mul.wide.u32 	%rd37, %r165, 8;
	add.s64 	%rd38, %rd1, %rd37;
	st.global.u64 	[%rd38], %rd71;

BB7_36:
	setp.lt.u32	%p4, %r210, %r44;
	bar.sync 	0;
	setp.ne.s32	%p48, %r39, 1;
	not.pred 	%p49, %p4;
	or.pred  	%p50, %p48, %p49;
	@%p50 bra 	BB7_38;

	ld.shared.u32 	%r167, [%r42];
	add.s32 	%r168, %r167, 1;
	st.shared.u32 	[%r42], %r168;
	mul.wide.u32 	%rd39, %r167, 8;
	add.s64 	%rd40, %rd1, %rd39;
	st.global.u64 	[%rd40], %rd71;

BB7_38:
	bar.sync 	0;
	setp.ne.s32	%p51, %r39, 2;
	or.pred  	%p53, %p51, %p49;
	@%p53 bra 	BB7_40;

	ld.shared.u32 	%r169, [%r42];
	add.s32 	%r170, %r169, 1;
	st.shared.u32 	[%r42], %r170;
	mul.wide.u32 	%rd41, %r169, 8;
	add.s64 	%rd42, %rd1, %rd41;
	st.global.u64 	[%rd42], %rd71;

BB7_40:
	bar.sync 	0;
	setp.ne.s32	%p54, %r39, 3;
	or.pred  	%p56, %p54, %p49;
	@%p56 bra 	BB7_42;

	ld.shared.u32 	%r171, [%r42];
	add.s32 	%r172, %r171, 1;
	st.shared.u32 	[%r42], %r172;
	mul.wide.u32 	%rd43, %r171, 8;
	add.s64 	%rd44, %rd1, %rd43;
	st.global.u64 	[%rd44], %rd71;

BB7_42:
	bar.sync 	0;
	setp.ne.s32	%p57, %r39, 4;
	or.pred  	%p59, %p57, %p49;
	@%p59 bra 	BB7_44;

	ld.shared.u32 	%r173, [%r42];
	add.s32 	%r174, %r173, 1;
	st.shared.u32 	[%r42], %r174;
	mul.wide.u32 	%rd45, %r173, 8;
	add.s64 	%rd46, %rd1, %rd45;
	st.global.u64 	[%rd46], %rd71;

BB7_44:
	bar.sync 	0;
	setp.ne.s32	%p60, %r39, 5;
	or.pred  	%p62, %p60, %p49;
	@%p62 bra 	BB7_46;

	ld.shared.u32 	%r175, [%r42];
	add.s32 	%r176, %r175, 1;
	st.shared.u32 	[%r42], %r176;
	mul.wide.u32 	%rd47, %r175, 8;
	add.s64 	%rd48, %rd1, %rd47;
	st.global.u64 	[%rd48], %rd71;

BB7_46:
	bar.sync 	0;
	setp.ne.s32	%p63, %r39, 6;
	or.pred  	%p65, %p63, %p49;
	@%p65 bra 	BB7_48;

	ld.shared.u32 	%r177, [%r42];
	add.s32 	%r178, %r177, 1;
	st.shared.u32 	[%r42], %r178;
	mul.wide.u32 	%rd49, %r177, 8;
	add.s64 	%rd50, %rd1, %rd49;
	st.global.u64 	[%rd50], %rd71;

BB7_48:
	bar.sync 	0;
	setp.ne.s32	%p66, %r39, 7;
	or.pred  	%p68, %p66, %p49;
	@%p68 bra 	BB7_50;

	ld.shared.u32 	%r179, [%r42];
	add.s32 	%r180, %r179, 1;
	st.shared.u32 	[%r42], %r180;
	mul.wide.u32 	%rd51, %r179, 8;
	add.s64 	%rd52, %rd1, %rd51;
	st.global.u64 	[%rd52], %rd71;

BB7_50:
	bar.sync 	0;
	setp.ne.s32	%p69, %r39, 8;
	or.pred  	%p71, %p69, %p49;
	@%p71 bra 	BB7_52;

	ld.shared.u32 	%r181, [%r42];
	add.s32 	%r182, %r181, 1;
	st.shared.u32 	[%r42], %r182;
	mul.wide.u32 	%rd53, %r181, 8;
	add.s64 	%rd54, %rd1, %rd53;
	st.global.u64 	[%rd54], %rd71;

BB7_52:
	bar.sync 	0;
	setp.ne.s32	%p72, %r39, 9;
	or.pred  	%p74, %p72, %p49;
	@%p74 bra 	BB7_54;

	ld.shared.u32 	%r183, [%r42];
	add.s32 	%r184, %r183, 1;
	st.shared.u32 	[%r42], %r184;
	mul.wide.u32 	%rd55, %r183, 8;
	add.s64 	%rd56, %rd1, %rd55;
	st.global.u64 	[%rd56], %rd71;

BB7_54:
	bar.sync 	0;
	setp.ne.s32	%p75, %r39, 10;
	or.pred  	%p77, %p75, %p49;
	@%p77 bra 	BB7_56;

	ld.shared.u32 	%r185, [%r42];
	add.s32 	%r186, %r185, 1;
	st.shared.u32 	[%r42], %r186;
	mul.wide.u32 	%rd57, %r185, 8;
	add.s64 	%rd58, %rd1, %rd57;
	st.global.u64 	[%rd58], %rd71;

BB7_56:
	bar.sync 	0;
	setp.ne.s32	%p78, %r39, 11;
	or.pred  	%p80, %p78, %p49;
	@%p80 bra 	BB7_58;

	ld.shared.u32 	%r187, [%r42];
	add.s32 	%r188, %r187, 1;
	st.shared.u32 	[%r42], %r188;
	mul.wide.u32 	%rd59, %r187, 8;
	add.s64 	%rd60, %rd1, %rd59;
	st.global.u64 	[%rd60], %rd71;

BB7_58:
	bar.sync 	0;
	setp.ne.s32	%p81, %r39, 12;
	or.pred  	%p83, %p81, %p49;
	@%p83 bra 	BB7_60;

	ld.shared.u32 	%r189, [%r42];
	add.s32 	%r190, %r189, 1;
	st.shared.u32 	[%r42], %r190;
	mul.wide.u32 	%rd61, %r189, 8;
	add.s64 	%rd62, %rd1, %rd61;
	st.global.u64 	[%rd62], %rd71;

BB7_60:
	bar.sync 	0;
	setp.ne.s32	%p84, %r39, 13;
	or.pred  	%p86, %p84, %p49;
	@%p86 bra 	BB7_62;

	ld.shared.u32 	%r191, [%r42];
	add.s32 	%r192, %r191, 1;
	st.shared.u32 	[%r42], %r192;
	mul.wide.u32 	%rd63, %r191, 8;
	add.s64 	%rd64, %rd1, %rd63;
	st.global.u64 	[%rd64], %rd71;

BB7_62:
	bar.sync 	0;
	setp.ne.s32	%p87, %r39, 14;
	or.pred  	%p89, %p87, %p49;
	@%p89 bra 	BB7_64;

	ld.shared.u32 	%r193, [%r42];
	add.s32 	%r194, %r193, 1;
	st.shared.u32 	[%r42], %r194;
	mul.wide.u32 	%rd65, %r193, 8;
	add.s64 	%rd66, %rd1, %rd65;
	st.global.u64 	[%rd66], %rd71;

BB7_64:
	bar.sync 	0;
	setp.ne.s32	%p90, %r39, 15;
	or.pred  	%p92, %p90, %p49;
	@%p92 bra 	BB7_66;

	ld.shared.u32 	%r195, [%r42];
	add.s32 	%r196, %r195, 1;
	st.shared.u32 	[%r42], %r196;
	mul.wide.u32 	%rd67, %r195, 8;
	add.s64 	%rd68, %rd1, %rd67;
	st.global.u64 	[%rd68], %rd71;

BB7_66:
	bar.sync 	0;
	add.s64 	%rd70, %rd70, 128;
	add.s32 	%r210, %r210, 16;
	setp.lt.u32	%p93, %r210, %r38;
	@%p93 bra 	BB7_32;

BB7_67:
	bar.sync 	0;
	ret;
}

	// .globl	gvdbUpdateApronFacesF
.visible .entry gvdbUpdateApronFacesF(
	.param .u64 gvdbUpdateApronFacesF_param_0,
	.param .u8 gvdbUpdateApronFacesF_param_1,
	.param .u32 gvdbUpdateApronFacesF_param_2,
	.param .u32 gvdbUpdateApronFacesF_param_3,
	.param .u32 gvdbUpdateApronFacesF_param_4,
	.param .u64 gvdbUpdateApronFacesF_param_5
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd5, [gvdbUpdateApronFacesF_param_0];
	ld.param.u32 	%r14, [gvdbUpdateApronFacesF_param_2];
	ld.param.u32 	%r13, [gvdbUpdateApronFacesF_param_4];
	ld.param.u64 	%rd4, [gvdbUpdateApronFacesF_param_5];
	ld.param.u8 	%rs1, [gvdbUpdateApronFacesF_param_1];
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r1, %ctaid.x;
	setp.gt.s32	%p1, %r1, %r14;
	@%p1 bra 	BB8_10;

	mov.u32 	%r2, %tid.x;
	mov.u32 	%r15, %ntid.y;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r80, %r15, %r16, %r17;
	mov.u32 	%r18, %ntid.z;
	mov.u32 	%r19, %ctaid.z;
	mov.u32 	%r20, %tid.z;
	mad.lo.s32 	%r81, %r18, %r19, %r20;
	setp.ge.u32	%p2, %r81, %r13;
	setp.ge.u32	%p3, %r80, %r13;
	or.pred  	%p4, %p2, %p3;
	setp.gt.s32	%p5, %r2, 2;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB8_10;

	mov.u32 	%r78, 0;
	mov.u32 	%r76, 1;
	setp.eq.s32	%p7, %r2, 2;
	@%p7 bra 	BB8_6;
	bra.uni 	BB8_3;

BB8_6:
	mov.u32 	%r76, 0;
	mov.u32 	%r78, 1;
	mov.u32 	%r77, %r76;
	mov.u32 	%r79, %r80;
	mov.u32 	%r80, %r81;
	mov.u32 	%r81, %r76;
	bra.uni 	BB8_7;

BB8_3:
	setp.ne.s32	%p8, %r2, 1;
	@%p8 bra 	BB8_4;

	mov.u32 	%r76, 0;
	mov.u32 	%r77, 1;
	mov.u32 	%r78, %r76;
	mov.u32 	%r79, %r80;
	mov.u32 	%r80, %r76;
	bra.uni 	BB8_7;

BB8_4:
	mov.u32 	%r77, %r2;
	mov.u32 	%r79, %r78;

BB8_7:
	ld.global.u32 	%r11, [%rd1+360];
	mul.lo.s32 	%r32, %r11, %r1;
	cvt.s64.s32	%rd2, %r32;
	ld.global.u64 	%rd3, [%rd1+440];
	add.s64 	%rd6, %rd3, %rd2;
	setp.eq.s64	%p9, %rd6, 0;
	@%p9 bra 	BB8_10;

	cvta.to.global.u64 	%rd7, %rd4;
	mad.lo.s32 	%r33, %r1, 6, %r2;
	mul.wide.s32 	%rd8, %r33, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r12, [%rd9];
	setp.eq.s32	%p10, %r12, -1;
	@%p10 bra 	BB8_10;

	add.s32 	%r34, %r13, -1;
	cvta.to.global.u64 	%rd10, %rd3;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.v4.u32 	{%r35, %r36, %r37, %r38}, [%rd11+16];
	add.s32 	%r40, %r35, %r79;
	add.s32 	%r42, %r36, %r80;
	add.s32 	%r44, %r37, %r81;
	mul.lo.s32 	%r45, %r11, %r12;
	cvt.s64.s32	%rd12, %r45;
	add.s64 	%rd13, %rd12, %rd10;
	ld.global.v4.u32 	{%r46, %r47, %r48, %r49}, [%rd13+16];
	mad.lo.s32 	%r53, %r77, %r34, %r80;
	add.s32 	%r54, %r53, %r47;
	neg.s32 	%r55, %r78;
	and.b32  	%r56, %r34, %r55;
	add.s32 	%r57, %r81, %r56;
	add.s32 	%r58, %r57, %r48;
	cvt.u32.u16	%r59, %rs1;
	mul.wide.u32 	%rd14, %r59, 8;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u64 	%rd16, [%rd15+968];
	shl.b32 	%r60, %r40, 2;
	suld.b.3d.b32.trap {%r61}, [%rd16, {%r60, %r42, %r44, %r44}];
	neg.s32 	%r62, %r76;
	and.b32  	%r63, %r34, %r62;
	add.s32 	%r64, %r79, %r63;
	add.s32 	%r65, %r64, %r46;
	ld.global.u64 	%rd17, [%rd15+968];
	shl.b32 	%r66, %r65, 2;
	suld.b.3d.b32.trap {%r67}, [%rd17, {%r66, %r54, %r58, %r58}];
	ld.global.u64 	%rd18, [%rd15+968];
	add.s32 	%r68, %r65, %r76;
	shl.b32 	%r69, %r68, 2;
	add.s32 	%r70, %r54, %r77;
	add.s32 	%r71, %r58, %r78;
	sust.b.3d.b32.trap 	[%rd18, {%r69, %r70, %r71, %r71}], {%r61};
	ld.global.u64 	%rd19, [%rd15+968];
	sub.s32 	%r72, %r40, %r76;
	shl.b32 	%r73, %r72, 2;
	sub.s32 	%r74, %r44, %r78;
	sub.s32 	%r75, %r42, %r77;
	sust.b.3d.b32.trap 	[%rd19, {%r73, %r75, %r74, %r74}], {%r67};

BB8_10:
	ret;
}

	// .globl	gvdbUpdateApronF
.visible .entry gvdbUpdateApronF(
	.param .u64 gvdbUpdateApronF_param_0,
	.param .u8 gvdbUpdateApronF_param_1,
	.param .u32 gvdbUpdateApronF_param_2,
	.param .u32 gvdbUpdateApronF_param_3,
	.param .u32 gvdbUpdateApronF_param_4,
	.param .f32 gvdbUpdateApronF_param_5,
	.param .u32 gvdbUpdateApronF_param_6
)
{
	.reg .pred 	%p<41>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<67>;
	.reg .b32 	%r<121>;
	.reg .b64 	%rd<91>;


	ld.param.u64 	%rd33, [gvdbUpdateApronF_param_0];
	ld.param.u32 	%r25, [gvdbUpdateApronF_param_2];
	ld.param.u32 	%r23, [gvdbUpdateApronF_param_3];
	ld.param.f32 	%f66, [gvdbUpdateApronF_param_5];
	ld.param.u32 	%r24, [gvdbUpdateApronF_param_6];
	ld.param.u8 	%rs1, [gvdbUpdateApronF_param_1];
	cvta.to.global.u64 	%rd1, %rd33;
	mov.u32 	%r1, %ctaid.x;
	setp.gt.s32	%p2, %r1, %r25;
	@%p2 bra 	BB9_35;

	mov.u32 	%r2, %tid.x;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %ctaid.y;
	mov.u32 	%r28, %tid.y;
	mad.lo.s32 	%r3, %r26, %r27, %r28;
	mov.u32 	%r29, %ntid.z;
	mov.u32 	%r30, %ctaid.z;
	mov.u32 	%r31, %tid.z;
	mad.lo.s32 	%r117, %r29, %r30, %r31;
	setp.ge.u32	%p3, %r117, %r23;
	setp.ge.u32	%p4, %r3, %r23;
	or.pred  	%p5, %p3, %p4;
	setp.gt.s32	%p6, %r2, 5;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB9_35;

	mov.u32 	%r115, 0;
	setp.gt.s32	%p8, %r2, 2;
	@%p8 bra 	BB9_6;

	setp.eq.s32	%p12, %r2, 1;
	@%p12 bra 	BB9_13;
	bra.uni 	BB9_4;

BB9_13:
	mov.u32 	%r116, 0;
	mov.u32 	%r115, %r3;
	bra.uni 	BB9_15;

BB9_6:
	setp.eq.s32	%p9, %r2, 3;
	@%p9 bra 	BB9_11;

	setp.eq.s32	%p10, %r2, 5;
	@%p10 bra 	BB9_14;
	bra.uni 	BB9_8;

BB9_14:
	add.s32 	%r7, %r23, -1;
	mov.u32 	%r115, %r3;
	mov.u32 	%r116, %r117;
	mov.u32 	%r117, %r7;
	bra.uni 	BB9_15;

BB9_4:
	setp.eq.s32	%p13, %r2, 2;
	@%p13 bra 	BB9_12;
	bra.uni 	BB9_5;

BB9_12:
	mov.u32 	%r33, 0;
	mov.u32 	%r115, %r3;
	mov.u32 	%r116, %r117;
	mov.u32 	%r117, %r33;
	bra.uni 	BB9_15;

BB9_11:
	add.s32 	%r115, %r23, -1;
	mov.u32 	%r116, %r3;
	bra.uni 	BB9_15;

BB9_8:
	setp.ne.s32	%p11, %r2, 4;
	@%p11 bra 	BB9_9;

	add.s32 	%r116, %r23, -1;
	mov.u32 	%r115, %r3;
	bra.uni 	BB9_15;

BB9_5:
	mov.u32 	%r116, %r3;
	bra.uni 	BB9_15;

BB9_9:
	mov.u32 	%r116, %r3;

BB9_15:
	add.s64 	%rd2, %rd1, 440;
	ld.global.u32 	%r35, [%rd1+360];
	mul.lo.s32 	%r36, %r35, %r1;
	cvt.s64.s32	%rd3, %r36;
	ld.global.u64 	%rd4, [%rd1+440];
	add.s64 	%rd34, %rd4, %rd3;
	setp.eq.s64	%p14, %rd34, 0;
	@%p14 bra 	BB9_35;

	cvta.to.global.u64 	%rd35, %rd4;
	add.s64 	%rd36, %rd3, %rd35;
	ld.global.v4.u32 	{%r37, %r38, %r39, %r40}, [%rd36+16];
	sub.s32 	%r44, %r115, %r24;
	add.s32 	%r11, %r44, %r37;
	sub.s32 	%r45, %r116, %r24;
	add.s32 	%r12, %r45, %r38;
	sub.s32 	%r46, %r117, %r24;
	add.s32 	%r13, %r46, %r39;
	ld.global.u32 	%r14, [%rd2+196];
	div.u32 	%r47, %r11, %r14;
	div.u32 	%r48, %r12, %r14;
	div.u32 	%r49, %r13, %r14;
	ld.global.v2.u32 	{%r50, %r51}, [%rd2+168];
	mad.lo.s32 	%r54, %r51, %r49, %r48;
	mad.lo.s32 	%r55, %r54, %r50, %r47;
	ld.global.u64 	%rd37, [%rd2+160];
	cvta.to.global.u64 	%rd38, %rd37;
	mul.wide.s32 	%rd39, %r55, 16;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd5, %rd40, 12;
	ld.global.u32 	%r56, [%rd40+12];
	setp.eq.s32	%p16, %r56, -1;
	mov.pred 	%p40, -1;
	@%p16 bra 	BB9_18;

	rem.u32 	%r57, %r11, %r14;
	ld.global.u32 	%r58, [%rd2+192];
	sub.s32 	%r59, %r57, %r58;
	rem.u32 	%r60, %r12, %r14;
	sub.s32 	%r61, %r60, %r58;
	rem.u32 	%r62, %r13, %r14;
	sub.s32 	%r63, %r62, %r58;
	ld.global.v4.u32 	{%r64, %r65, %r66, %r67}, [%rd5+-12];
	cvt.rn.f32.s32	%f26, %r64;
	cvt.rn.f32.s32	%f27, %r65;
	cvt.rn.f32.s32	%f28, %r66;
	cvt.rn.f32.s32	%f29, %r59;
	cvt.rn.f32.s32	%f30, %r61;
	cvt.rn.f32.s32	%f31, %r63;
	add.f32 	%f32, %f29, %f26;
	add.f32 	%f33, %f30, %f27;
	add.f32 	%f34, %f31, %f28;
	add.f32 	%f57, %f32, 0f3F000000;
	add.f32 	%f58, %f33, 0f3F000000;
	add.f32 	%f59, %f34, 0f3F000000;
	mov.pred 	%p40, 0;

BB9_18:
	@%p40 bra 	BB9_35;

	ld.global.u32 	%r118, [%rd2+232];
	mul.wide.s32 	%rd41, %r118, 8;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.u64 	%rd89, [%rd42+440];
	cvta.to.global.u64 	%rd87, %rd89;
	setp.lt.s32	%p18, %r118, 1;
	setp.eq.s64	%p19, %rd89, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB9_29;

	add.s64 	%rd86, %rd87, 8;
	add.s64 	%rd85, %rd87, 4;
	add.s64 	%rd84, %rd87, 12;

BB9_21:
	ld.global.u32 	%r71, [%rd86];
	cvt.rn.f32.s32	%f7, %r71;
	ld.global.u32 	%r72, [%rd85];
	cvt.rn.f32.s32	%f8, %r72;
	ld.global.u32 	%r73, [%rd84];
	cvt.rn.f32.s32	%f9, %r73;
	cvt.s64.s32	%rd16, %r118;
	mul.wide.s32 	%rd45, %r118, 12;
	add.s64 	%rd46, %rd1, %rd45;
	add.s64 	%rd17, %rd46, 200;
	ld.global.u32 	%r74, [%rd46+200];
	cvt.rn.f32.s32	%f35, %r74;
	ld.global.u32 	%r75, [%rd46+204];
	cvt.rn.f32.s32	%f36, %r75;
	ld.global.u32 	%r76, [%rd46+208];
	cvt.rn.f32.s32	%f37, %r76;
	add.f32 	%f38, %f8, %f35;
	add.f32 	%f39, %f7, %f36;
	add.f32 	%f40, %f9, %f37;
	setp.lt.f32	%p21, %f57, %f8;
	setp.lt.f32	%p22, %f58, %f7;
	or.pred  	%p23, %p21, %p22;
	setp.lt.f32	%p24, %f59, %f9;
	or.pred  	%p25, %p23, %p24;
	setp.ge.f32	%p26, %f57, %f38;
	or.pred  	%p27, %p25, %p26;
	setp.ge.f32	%p28, %f58, %f39;
	or.pred  	%p29, %p27, %p28;
	setp.ge.f32	%p30, %f59, %f40;
	or.pred  	%p31, %p29, %p30;
	mov.u64 	%rd88, 0;
	@%p31 bra 	BB9_22;

	cvt.u32.u64	%r78, %rd16;
	ld.global.f32 	%f41, [%rd17+-120];
	sub.f32 	%f42, %f57, %f8;
	div.rn.f32 	%f43, %f42, %f41;
	ld.global.f32 	%f44, [%rd17+-116];
	sub.f32 	%f45, %f58, %f7;
	div.rn.f32 	%f46, %f45, %f44;
	ld.global.f32 	%f47, [%rd17+-112];
	sub.f32 	%f48, %f59, %f9;
	div.rn.f32 	%f49, %f48, %f47;
	cvt.rzi.s32.f32	%r79, %f43;
	cvt.rzi.s32.f32	%r80, %f46;
	cvt.rzi.s32.f32	%r81, %f49;
	shl.b64 	%rd47, %rd16, 2;
	add.s64 	%rd18, %rd1, %rd47;
	ld.global.u32 	%r82, [%rd18];
	shl.b32 	%r83, %r81, %r82;
	add.s32 	%r84, %r83, %r80;
	shl.b32 	%r85, %r84, %r82;
	add.s32 	%r17, %r85, %r79;
	add.s32 	%r118, %r78, -1;
	mov.u32 	%r119, -1;
	ld.global.u64 	%rd19, [%rd87+48];
	setp.eq.s64	%p32, %rd19, 4294967295;
	shr.u64 	%rd48, %rd19, 5;
	and.b64  	%rd49, %rd48, 2040;
	add.s64 	%rd50, %rd1, %rd49;
	add.s64 	%rd20, %rd50, 520;
	shr.u64 	%rd51, %rd19, 6;
	and.b64  	%rd52, %rd51, 1020;
	add.s64 	%rd53, %rd1, %rd52;
	add.s64 	%rd21, %rd53, 400;
	@%p32 bra 	BB9_25;

	shr.u64 	%rd54, %rd19, 16;
	cvt.u32.u64	%r86, %rd54;
	ld.global.u64 	%rd55, [%rd20];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.u32 	%r87, [%rd21];
	mul.lo.s32 	%r88, %r87, %r86;
	cvt.s64.s32	%rd57, %r88;
	add.s64 	%rd58, %rd56, %rd57;
	mul.wide.s32 	%rd59, %r17, 8;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.u64 	%rd61, [%rd60];
	shr.u64 	%rd62, %rd61, 16;
	cvt.u32.u64	%r119, %rd62;

BB9_25:
	setp.eq.s32	%p33, %r119, -1;
	mov.u64 	%rd89, %rd88;
	@%p33 bra 	BB9_30;

	mov.u32 	%r120, -1;
	@%p32 bra 	BB9_28;

	shr.u64 	%rd65, %rd19, 16;
	cvt.u32.u64	%r90, %rd65;
	ld.global.u64 	%rd66, [%rd20];
	cvta.to.global.u64 	%rd67, %rd66;
	ld.global.u32 	%r91, [%rd21];
	mul.lo.s32 	%r92, %r91, %r90;
	cvt.s64.s32	%rd68, %r92;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.s32 	%rd70, %r17, 8;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.u64 	%rd72, [%rd71];
	shr.u64 	%rd73, %rd72, 16;
	cvt.u32.u64	%r120, %rd73;

BB9_28:
	mul.wide.s32 	%rd74, %r118, 8;
	add.s64 	%rd75, %rd1, %rd74;
	ld.global.u64 	%rd76, [%rd75+440];
	cvta.to.global.u64 	%rd77, %rd76;
	ld.global.u32 	%r93, [%rd18+356];
	mul.lo.s32 	%r94, %r93, %r120;
	cvt.s64.s32	%rd78, %r94;
	add.s64 	%rd87, %rd77, %rd78;
	add.s64 	%rd89, %rd76, %rd78;
	add.s64 	%rd85, %rd87, 4;
	add.s64 	%rd86, %rd87, 8;
	add.s64 	%rd84, %rd87, 12;
	setp.ne.s64	%p35, %rd89, 0;
	setp.gt.s32	%p36, %r118, 0;
	and.pred  	%p37, %p36, %p35;
	@%p37 bra 	BB9_21;

BB9_29:
	mov.u64 	%rd88, %rd87;
	bra.uni 	BB9_30;

BB9_22:
	mov.u64 	%rd89, %rd88;

BB9_30:
	setp.eq.s64	%p38, %rd89, 0;
	mov.u64 	%rd90, 0;
	@%p38 bra 	BB9_32;

	ld.global.u32 	%r95, [%rd88+4];
	cvt.rn.f32.s32	%f62, %r95;
	ld.global.v2.u32 	{%r96, %r97}, [%rd88+8];
	cvt.rn.f32.s32	%f61, %r96;
	cvt.rn.f32.s32	%f60, %r97;
	ld.global.v4.u32 	{%r100, %r101, %r102, %r103}, [%rd88+16];
	cvt.rn.f32.s32	%f63, %r100;
	cvt.rn.f32.s32	%f64, %r101;
	cvt.rn.f32.s32	%f65, %r102;
	mov.u64 	%rd90, %rd89;

BB9_32:
	cvt.u32.u16	%r107, %rs1;
	mul.wide.u32 	%rd80, %r107, 8;
	add.s64 	%rd81, %rd1, %rd80;
	add.s64 	%rd32, %rd81, 968;
	setp.eq.s64	%p39, %rd90, 0;
	@%p39 bra 	BB9_34;

	sub.f32 	%f51, %f57, %f62;
	add.f32 	%f52, %f63, %f51;
	sub.f32 	%f53, %f58, %f61;
	add.f32 	%f54, %f53, %f64;
	sub.f32 	%f55, %f59, %f60;
	add.f32 	%f56, %f55, %f65;
	ld.global.u64 	%rd82, [%rd32];
	cvt.rzi.u32.f32	%r108, %f52;
	shl.b32 	%r109, %r108, 2;
	cvt.rzi.u32.f32	%r110, %f54;
	cvt.rzi.u32.f32	%r111, %f56;
	suld.b.3d.b32.trap {%r112}, [%rd82, {%r109, %r110, %r111, %r111}];
	mov.b32 	 %f66, %r112;

BB9_34:
	ld.global.u64 	%rd83, [%rd32];
	mov.b32 	 %r113, %f66;
	shl.b32 	%r114, %r11, 2;
	sust.b.3d.b32.trap 	[%rd83, {%r114, %r12, %r13, %r13}], {%r113};

BB9_35:
	ret;
}

	// .globl	gvdbUpdateApronF4
.visible .entry gvdbUpdateApronF4(
	.param .u64 gvdbUpdateApronF4_param_0,
	.param .u8 gvdbUpdateApronF4_param_1,
	.param .u32 gvdbUpdateApronF4_param_2,
	.param .u32 gvdbUpdateApronF4_param_3,
	.param .u32 gvdbUpdateApronF4_param_4,
	.param .f32 gvdbUpdateApronF4_param_5,
	.param .u32 gvdbUpdateApronF4_param_6
)
{
	.reg .pred 	%p<41>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<127>;
	.reg .b64 	%rd<91>;


	ld.param.u64 	%rd33, [gvdbUpdateApronF4_param_0];
	ld.param.u32 	%r25, [gvdbUpdateApronF4_param_2];
	ld.param.u32 	%r23, [gvdbUpdateApronF4_param_3];
	ld.param.f32 	%f72, [gvdbUpdateApronF4_param_5];
	ld.param.u32 	%r24, [gvdbUpdateApronF4_param_6];
	ld.param.u8 	%rs1, [gvdbUpdateApronF4_param_1];
	cvta.to.global.u64 	%rd1, %rd33;
	mov.u32 	%r1, %ctaid.x;
	setp.gt.s32	%p2, %r1, %r25;
	@%p2 bra 	BB10_35;

	mov.u32 	%r2, %tid.x;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %ctaid.y;
	mov.u32 	%r28, %tid.y;
	mad.lo.s32 	%r3, %r26, %r27, %r28;
	mov.u32 	%r29, %ntid.z;
	mov.u32 	%r30, %ctaid.z;
	mov.u32 	%r31, %tid.z;
	mad.lo.s32 	%r123, %r29, %r30, %r31;
	setp.ge.u32	%p3, %r123, %r23;
	setp.ge.u32	%p4, %r3, %r23;
	or.pred  	%p5, %p3, %p4;
	setp.gt.s32	%p6, %r2, 5;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB10_35;

	mov.u32 	%r121, 0;
	setp.gt.s32	%p8, %r2, 2;
	@%p8 bra 	BB10_6;

	setp.eq.s32	%p12, %r2, 1;
	@%p12 bra 	BB10_13;
	bra.uni 	BB10_4;

BB10_13:
	mov.u32 	%r122, 0;
	mov.u32 	%r121, %r3;
	bra.uni 	BB10_15;

BB10_6:
	setp.eq.s32	%p9, %r2, 3;
	@%p9 bra 	BB10_11;

	setp.eq.s32	%p10, %r2, 5;
	@%p10 bra 	BB10_14;
	bra.uni 	BB10_8;

BB10_14:
	add.s32 	%r7, %r23, -1;
	mov.u32 	%r121, %r3;
	mov.u32 	%r122, %r123;
	mov.u32 	%r123, %r7;
	bra.uni 	BB10_15;

BB10_4:
	setp.eq.s32	%p13, %r2, 2;
	@%p13 bra 	BB10_12;
	bra.uni 	BB10_5;

BB10_12:
	mov.u32 	%r33, 0;
	mov.u32 	%r121, %r3;
	mov.u32 	%r122, %r123;
	mov.u32 	%r123, %r33;
	bra.uni 	BB10_15;

BB10_11:
	add.s32 	%r121, %r23, -1;
	mov.u32 	%r122, %r3;
	bra.uni 	BB10_15;

BB10_8:
	setp.ne.s32	%p11, %r2, 4;
	@%p11 bra 	BB10_9;

	add.s32 	%r122, %r23, -1;
	mov.u32 	%r121, %r3;
	bra.uni 	BB10_15;

BB10_5:
	mov.u32 	%r122, %r3;
	bra.uni 	BB10_15;

BB10_9:
	mov.u32 	%r122, %r3;

BB10_15:
	add.s64 	%rd2, %rd1, 440;
	ld.global.u32 	%r35, [%rd1+360];
	mul.lo.s32 	%r36, %r35, %r1;
	cvt.s64.s32	%rd3, %r36;
	ld.global.u64 	%rd4, [%rd1+440];
	add.s64 	%rd34, %rd4, %rd3;
	setp.eq.s64	%p14, %rd34, 0;
	@%p14 bra 	BB10_35;

	cvta.to.global.u64 	%rd35, %rd4;
	add.s64 	%rd36, %rd3, %rd35;
	ld.global.v4.u32 	{%r37, %r38, %r39, %r40}, [%rd36+16];
	sub.s32 	%r44, %r121, %r24;
	add.s32 	%r11, %r44, %r37;
	sub.s32 	%r45, %r122, %r24;
	add.s32 	%r12, %r45, %r38;
	sub.s32 	%r46, %r123, %r24;
	add.s32 	%r13, %r46, %r39;
	ld.global.u32 	%r14, [%rd2+196];
	div.u32 	%r47, %r11, %r14;
	div.u32 	%r48, %r12, %r14;
	div.u32 	%r49, %r13, %r14;
	ld.global.v2.u32 	{%r50, %r51}, [%rd2+168];
	mad.lo.s32 	%r54, %r51, %r49, %r48;
	mad.lo.s32 	%r55, %r54, %r50, %r47;
	ld.global.u64 	%rd37, [%rd2+160];
	cvta.to.global.u64 	%rd38, %rd37;
	mul.wide.s32 	%rd39, %r55, 16;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd5, %rd40, 12;
	ld.global.u32 	%r56, [%rd40+12];
	setp.eq.s32	%p16, %r56, -1;
	mov.pred 	%p40, -1;
	@%p16 bra 	BB10_18;

	rem.u32 	%r57, %r11, %r14;
	ld.global.u32 	%r58, [%rd2+192];
	sub.s32 	%r59, %r57, %r58;
	rem.u32 	%r60, %r12, %r14;
	sub.s32 	%r61, %r60, %r58;
	rem.u32 	%r62, %r13, %r14;
	sub.s32 	%r63, %r62, %r58;
	ld.global.v4.u32 	{%r64, %r65, %r66, %r67}, [%rd5+-12];
	cvt.rn.f32.s32	%f32, %r64;
	cvt.rn.f32.s32	%f33, %r65;
	cvt.rn.f32.s32	%f34, %r66;
	cvt.rn.f32.s32	%f35, %r59;
	cvt.rn.f32.s32	%f36, %r61;
	cvt.rn.f32.s32	%f37, %r63;
	add.f32 	%f38, %f35, %f32;
	add.f32 	%f39, %f36, %f33;
	add.f32 	%f40, %f37, %f34;
	add.f32 	%f63, %f38, 0f3F000000;
	add.f32 	%f64, %f39, 0f3F000000;
	add.f32 	%f65, %f40, 0f3F000000;
	mov.pred 	%p40, 0;

BB10_18:
	@%p40 bra 	BB10_35;

	ld.global.u32 	%r124, [%rd2+232];
	mul.wide.s32 	%rd41, %r124, 8;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.u64 	%rd89, [%rd42+440];
	cvta.to.global.u64 	%rd87, %rd89;
	setp.lt.s32	%p18, %r124, 1;
	setp.eq.s64	%p19, %rd89, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB10_29;

	add.s64 	%rd86, %rd87, 8;
	add.s64 	%rd85, %rd87, 4;
	add.s64 	%rd84, %rd87, 12;

BB10_21:
	ld.global.u32 	%r71, [%rd86];
	cvt.rn.f32.s32	%f7, %r71;
	ld.global.u32 	%r72, [%rd85];
	cvt.rn.f32.s32	%f8, %r72;
	ld.global.u32 	%r73, [%rd84];
	cvt.rn.f32.s32	%f9, %r73;
	cvt.s64.s32	%rd16, %r124;
	mul.wide.s32 	%rd45, %r124, 12;
	add.s64 	%rd46, %rd1, %rd45;
	add.s64 	%rd17, %rd46, 200;
	ld.global.u32 	%r74, [%rd46+200];
	cvt.rn.f32.s32	%f41, %r74;
	ld.global.u32 	%r75, [%rd46+204];
	cvt.rn.f32.s32	%f42, %r75;
	ld.global.u32 	%r76, [%rd46+208];
	cvt.rn.f32.s32	%f43, %r76;
	add.f32 	%f44, %f8, %f41;
	add.f32 	%f45, %f7, %f42;
	add.f32 	%f46, %f9, %f43;
	setp.lt.f32	%p21, %f63, %f8;
	setp.lt.f32	%p22, %f64, %f7;
	or.pred  	%p23, %p21, %p22;
	setp.lt.f32	%p24, %f65, %f9;
	or.pred  	%p25, %p23, %p24;
	setp.ge.f32	%p26, %f63, %f44;
	or.pred  	%p27, %p25, %p26;
	setp.ge.f32	%p28, %f64, %f45;
	or.pred  	%p29, %p27, %p28;
	setp.ge.f32	%p30, %f65, %f46;
	or.pred  	%p31, %p29, %p30;
	mov.u64 	%rd88, 0;
	@%p31 bra 	BB10_22;

	cvt.u32.u64	%r78, %rd16;
	ld.global.f32 	%f47, [%rd17+-120];
	sub.f32 	%f48, %f63, %f8;
	div.rn.f32 	%f49, %f48, %f47;
	ld.global.f32 	%f50, [%rd17+-116];
	sub.f32 	%f51, %f64, %f7;
	div.rn.f32 	%f52, %f51, %f50;
	ld.global.f32 	%f53, [%rd17+-112];
	sub.f32 	%f54, %f65, %f9;
	div.rn.f32 	%f55, %f54, %f53;
	cvt.rzi.s32.f32	%r79, %f49;
	cvt.rzi.s32.f32	%r80, %f52;
	cvt.rzi.s32.f32	%r81, %f55;
	shl.b64 	%rd47, %rd16, 2;
	add.s64 	%rd18, %rd1, %rd47;
	ld.global.u32 	%r82, [%rd18];
	shl.b32 	%r83, %r81, %r82;
	add.s32 	%r84, %r83, %r80;
	shl.b32 	%r85, %r84, %r82;
	add.s32 	%r17, %r85, %r79;
	add.s32 	%r124, %r78, -1;
	mov.u32 	%r125, -1;
	ld.global.u64 	%rd19, [%rd87+48];
	setp.eq.s64	%p32, %rd19, 4294967295;
	shr.u64 	%rd48, %rd19, 5;
	and.b64  	%rd49, %rd48, 2040;
	add.s64 	%rd50, %rd1, %rd49;
	add.s64 	%rd20, %rd50, 520;
	shr.u64 	%rd51, %rd19, 6;
	and.b64  	%rd52, %rd51, 1020;
	add.s64 	%rd53, %rd1, %rd52;
	add.s64 	%rd21, %rd53, 400;
	@%p32 bra 	BB10_25;

	shr.u64 	%rd54, %rd19, 16;
	cvt.u32.u64	%r86, %rd54;
	ld.global.u64 	%rd55, [%rd20];
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.u32 	%r87, [%rd21];
	mul.lo.s32 	%r88, %r87, %r86;
	cvt.s64.s32	%rd57, %r88;
	add.s64 	%rd58, %rd56, %rd57;
	mul.wide.s32 	%rd59, %r17, 8;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.u64 	%rd61, [%rd60];
	shr.u64 	%rd62, %rd61, 16;
	cvt.u32.u64	%r125, %rd62;

BB10_25:
	setp.eq.s32	%p33, %r125, -1;
	mov.u64 	%rd89, %rd88;
	@%p33 bra 	BB10_30;

	mov.u32 	%r126, -1;
	@%p32 bra 	BB10_28;

	shr.u64 	%rd65, %rd19, 16;
	cvt.u32.u64	%r90, %rd65;
	ld.global.u64 	%rd66, [%rd20];
	cvta.to.global.u64 	%rd67, %rd66;
	ld.global.u32 	%r91, [%rd21];
	mul.lo.s32 	%r92, %r91, %r90;
	cvt.s64.s32	%rd68, %r92;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.s32 	%rd70, %r17, 8;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.u64 	%rd72, [%rd71];
	shr.u64 	%rd73, %rd72, 16;
	cvt.u32.u64	%r126, %rd73;

BB10_28:
	mul.wide.s32 	%rd74, %r124, 8;
	add.s64 	%rd75, %rd1, %rd74;
	ld.global.u64 	%rd76, [%rd75+440];
	cvta.to.global.u64 	%rd77, %rd76;
	ld.global.u32 	%r93, [%rd18+356];
	mul.lo.s32 	%r94, %r93, %r126;
	cvt.s64.s32	%rd78, %r94;
	add.s64 	%rd87, %rd77, %rd78;
	add.s64 	%rd89, %rd76, %rd78;
	add.s64 	%rd85, %rd87, 4;
	add.s64 	%rd86, %rd87, 8;
	add.s64 	%rd84, %rd87, 12;
	setp.ne.s64	%p35, %rd89, 0;
	setp.gt.s32	%p36, %r124, 0;
	and.pred  	%p37, %p36, %p35;
	@%p37 bra 	BB10_21;

BB10_29:
	mov.u64 	%rd88, %rd87;
	bra.uni 	BB10_30;

BB10_22:
	mov.u64 	%rd89, %rd88;

BB10_30:
	setp.eq.s64	%p38, %rd89, 0;
	mov.u64 	%rd90, 0;
	@%p38 bra 	BB10_32;

	ld.global.u32 	%r95, [%rd88+4];
	cvt.rn.f32.s32	%f68, %r95;
	ld.global.v2.u32 	{%r96, %r97}, [%rd88+8];
	cvt.rn.f32.s32	%f67, %r96;
	cvt.rn.f32.s32	%f66, %r97;
	ld.global.v4.u32 	{%r100, %r101, %r102, %r103}, [%rd88+16];
	cvt.rn.f32.s32	%f69, %r100;
	cvt.rn.f32.s32	%f70, %r101;
	cvt.rn.f32.s32	%f71, %r102;
	mov.u64 	%rd90, %rd89;

BB10_32:
	cvt.u32.u16	%r107, %rs1;
	mul.wide.u32 	%rd80, %r107, 8;
	add.s64 	%rd81, %rd1, %rd80;
	add.s64 	%rd32, %rd81, 968;
	setp.eq.s64	%p39, %rd90, 0;
	mov.f32 	%f73, %f72;
	mov.f32 	%f74, %f72;
	mov.f32 	%f75, %f72;
	@%p39 bra 	BB10_34;

	sub.f32 	%f57, %f63, %f68;
	add.f32 	%f58, %f69, %f57;
	sub.f32 	%f59, %f64, %f67;
	add.f32 	%f60, %f59, %f70;
	sub.f32 	%f61, %f65, %f66;
	add.f32 	%f62, %f61, %f71;
	ld.global.u64 	%rd82, [%rd32];
	cvt.rzi.u32.f32	%r108, %f58;
	shl.b32 	%r109, %r108, 4;
	cvt.rzi.u32.f32	%r110, %f60;
	cvt.rzi.u32.f32	%r111, %f62;
	suld.b.3d.v4.b32.trap {%r112, %r113, %r114, %r115}, [%rd82, {%r109, %r110, %r111, %r111}];
	mov.b32 	 %f72, %r112;
	mov.b32 	 %f73, %r113;
	mov.b32 	 %f74, %r114;
	mov.b32 	 %f75, %r115;

BB10_34:
	ld.global.u64 	%rd83, [%rd32];
	mov.b32 	 %r116, %f75;
	mov.b32 	 %r117, %f74;
	mov.b32 	 %r118, %f73;
	mov.b32 	 %r119, %f72;
	shl.b32 	%r120, %r11, 4;
	sust.b.3d.v4.b32.trap 	[%rd83, {%r120, %r12, %r13, %r13}], {%r119, %r118, %r117, %r116};

BB10_35:
	ret;
}

	// .globl	gvdbUpdateApronC
.visible .entry gvdbUpdateApronC(
	.param .u64 gvdbUpdateApronC_param_0,
	.param .u8 gvdbUpdateApronC_param_1,
	.param .u32 gvdbUpdateApronC_param_2,
	.param .u32 gvdbUpdateApronC_param_3,
	.param .u32 gvdbUpdateApronC_param_4,
	.param .f32 gvdbUpdateApronC_param_5,
	.param .u32 gvdbUpdateApronC_param_6
)
{
	.reg .pred 	%p<41>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<64>;
	.reg .b32 	%r<118>;
	.reg .b64 	%rd<95>;


	ld.param.u64 	%rd33, [gvdbUpdateApronC_param_0];
	ld.param.u32 	%r26, [gvdbUpdateApronC_param_2];
	ld.param.u32 	%r24, [gvdbUpdateApronC_param_3];
	ld.param.f32 	%f22, [gvdbUpdateApronC_param_5];
	ld.param.u32 	%r25, [gvdbUpdateApronC_param_6];
	ld.param.u8 	%rs4, [gvdbUpdateApronC_param_1];
	cvta.to.global.u64 	%rd1, %rd33;
	mov.u32 	%r1, %ctaid.x;
	setp.gt.s32	%p2, %r1, %r26;
	@%p2 bra 	BB11_35;

	mov.u32 	%r2, %tid.x;
	mov.u32 	%r27, %ntid.y;
	mov.u32 	%r28, %ctaid.y;
	mov.u32 	%r29, %tid.y;
	mad.lo.s32 	%r3, %r27, %r28, %r29;
	mov.u32 	%r30, %ntid.z;
	mov.u32 	%r31, %ctaid.z;
	mov.u32 	%r32, %tid.z;
	mad.lo.s32 	%r114, %r30, %r31, %r32;
	setp.ge.u32	%p3, %r114, %r24;
	setp.ge.u32	%p4, %r3, %r24;
	or.pred  	%p5, %p3, %p4;
	setp.gt.s32	%p6, %r2, 5;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB11_35;

	cvt.rzi.u32.f32	%r5, %f22;
	mov.u32 	%r112, 0;
	setp.gt.s32	%p8, %r2, 2;
	@%p8 bra 	BB11_6;

	setp.eq.s32	%p12, %r2, 1;
	@%p12 bra 	BB11_13;
	bra.uni 	BB11_4;

BB11_13:
	mov.u32 	%r113, 0;
	mov.u32 	%r112, %r3;
	bra.uni 	BB11_15;

BB11_6:
	setp.eq.s32	%p9, %r2, 3;
	@%p9 bra 	BB11_11;

	setp.eq.s32	%p10, %r2, 5;
	@%p10 bra 	BB11_14;
	bra.uni 	BB11_8;

BB11_14:
	add.s32 	%r8, %r24, -1;
	mov.u32 	%r112, %r3;
	mov.u32 	%r113, %r114;
	mov.u32 	%r114, %r8;
	bra.uni 	BB11_15;

BB11_4:
	setp.eq.s32	%p13, %r2, 2;
	@%p13 bra 	BB11_12;
	bra.uni 	BB11_5;

BB11_12:
	mov.u32 	%r34, 0;
	mov.u32 	%r112, %r3;
	mov.u32 	%r113, %r114;
	mov.u32 	%r114, %r34;
	bra.uni 	BB11_15;

BB11_11:
	add.s32 	%r112, %r24, -1;
	mov.u32 	%r113, %r3;
	bra.uni 	BB11_15;

BB11_8:
	setp.ne.s32	%p11, %r2, 4;
	@%p11 bra 	BB11_9;

	add.s32 	%r113, %r24, -1;
	mov.u32 	%r112, %r3;
	bra.uni 	BB11_15;

BB11_5:
	mov.u32 	%r113, %r3;
	bra.uni 	BB11_15;

BB11_9:
	mov.u32 	%r113, %r3;

BB11_15:
	add.s64 	%rd2, %rd1, 440;
	ld.global.u32 	%r36, [%rd1+360];
	mul.lo.s32 	%r37, %r36, %r1;
	cvt.s64.s32	%rd3, %r37;
	ld.global.u64 	%rd4, [%rd1+440];
	add.s64 	%rd34, %rd4, %rd3;
	setp.eq.s64	%p14, %rd34, 0;
	@%p14 bra 	BB11_35;

	cvta.to.global.u64 	%rd35, %rd4;
	add.s64 	%rd36, %rd3, %rd35;
	ld.global.v4.u32 	{%r38, %r39, %r40, %r41}, [%rd36+16];
	sub.s32 	%r45, %r112, %r25;
	add.s32 	%r12, %r45, %r38;
	sub.s32 	%r46, %r113, %r25;
	add.s32 	%r13, %r46, %r39;
	sub.s32 	%r47, %r114, %r25;
	add.s32 	%r14, %r47, %r40;
	ld.global.u32 	%r15, [%rd2+196];
	div.u32 	%r48, %r12, %r15;
	div.u32 	%r49, %r13, %r15;
	div.u32 	%r50, %r14, %r15;
	ld.global.v2.u32 	{%r51, %r52}, [%rd2+168];
	mad.lo.s32 	%r55, %r52, %r50, %r49;
	mad.lo.s32 	%r56, %r55, %r51, %r48;
	ld.global.u64 	%rd37, [%rd2+160];
	cvta.to.global.u64 	%rd38, %rd37;
	mul.wide.s32 	%rd39, %r56, 16;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd5, %rd40, 12;
	ld.global.u32 	%r57, [%rd40+12];
	setp.eq.s32	%p16, %r57, -1;
	mov.pred 	%p40, -1;
	@%p16 bra 	BB11_18;

	rem.u32 	%r58, %r12, %r15;
	ld.global.u32 	%r59, [%rd2+192];
	sub.s32 	%r60, %r58, %r59;
	rem.u32 	%r61, %r13, %r15;
	sub.s32 	%r62, %r61, %r59;
	rem.u32 	%r63, %r14, %r15;
	sub.s32 	%r64, %r63, %r59;
	ld.global.v4.u32 	{%r65, %r66, %r67, %r68}, [%rd5+-12];
	cvt.rn.f32.s32	%f24, %r65;
	cvt.rn.f32.s32	%f25, %r66;
	cvt.rn.f32.s32	%f26, %r67;
	cvt.rn.f32.s32	%f27, %r60;
	cvt.rn.f32.s32	%f28, %r62;
	cvt.rn.f32.s32	%f29, %r64;
	add.f32 	%f30, %f27, %f24;
	add.f32 	%f31, %f28, %f25;
	add.f32 	%f32, %f29, %f26;
	add.f32 	%f55, %f30, 0f3F000000;
	add.f32 	%f56, %f31, 0f3F000000;
	add.f32 	%f57, %f32, 0f3F000000;
	mov.pred 	%p40, 0;

BB11_18:
	@%p40 bra 	BB11_35;

	ld.global.u32 	%r115, [%rd2+232];
	mul.wide.s32 	%rd41, %r115, 8;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.u64 	%rd93, [%rd42+440];
	cvta.to.global.u64 	%rd91, %rd93;
	setp.lt.s32	%p18, %r115, 1;
	setp.eq.s64	%p19, %rd93, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB11_29;

	add.s64 	%rd90, %rd91, 8;
	add.s64 	%rd89, %rd91, 4;
	add.s64 	%rd88, %rd91, 12;

BB11_21:
	ld.global.u32 	%r72, [%rd90];
	cvt.rn.f32.s32	%f7, %r72;
	ld.global.u32 	%r73, [%rd89];
	cvt.rn.f32.s32	%f8, %r73;
	ld.global.u32 	%r74, [%rd88];
	cvt.rn.f32.s32	%f9, %r74;
	cvt.s64.s32	%rd16, %r115;
	mul.wide.s32 	%rd46, %r115, 12;
	add.s64 	%rd47, %rd1, %rd46;
	add.s64 	%rd17, %rd47, 200;
	ld.global.u32 	%r75, [%rd47+200];
	cvt.rn.f32.s32	%f33, %r75;
	ld.global.u32 	%r76, [%rd47+204];
	cvt.rn.f32.s32	%f34, %r76;
	ld.global.u32 	%r77, [%rd47+208];
	cvt.rn.f32.s32	%f35, %r77;
	add.f32 	%f36, %f8, %f33;
	add.f32 	%f37, %f7, %f34;
	add.f32 	%f38, %f9, %f35;
	setp.lt.f32	%p21, %f55, %f8;
	setp.lt.f32	%p22, %f56, %f7;
	or.pred  	%p23, %p21, %p22;
	setp.lt.f32	%p24, %f57, %f9;
	or.pred  	%p25, %p23, %p24;
	setp.ge.f32	%p26, %f55, %f36;
	or.pred  	%p27, %p25, %p26;
	setp.ge.f32	%p28, %f56, %f37;
	or.pred  	%p29, %p27, %p28;
	setp.ge.f32	%p30, %f57, %f38;
	or.pred  	%p31, %p29, %p30;
	mov.u64 	%rd92, 0;
	@%p31 bra 	BB11_22;

	cvt.u32.u64	%r79, %rd16;
	ld.global.f32 	%f39, [%rd17+-120];
	sub.f32 	%f40, %f55, %f8;
	div.rn.f32 	%f41, %f40, %f39;
	ld.global.f32 	%f42, [%rd17+-116];
	sub.f32 	%f43, %f56, %f7;
	div.rn.f32 	%f44, %f43, %f42;
	ld.global.f32 	%f45, [%rd17+-112];
	sub.f32 	%f46, %f57, %f9;
	div.rn.f32 	%f47, %f46, %f45;
	cvt.rzi.s32.f32	%r80, %f41;
	cvt.rzi.s32.f32	%r81, %f44;
	cvt.rzi.s32.f32	%r82, %f47;
	shl.b64 	%rd49, %rd16, 2;
	add.s64 	%rd18, %rd1, %rd49;
	ld.global.u32 	%r83, [%rd18];
	shl.b32 	%r84, %r82, %r83;
	add.s32 	%r85, %r84, %r81;
	shl.b32 	%r86, %r85, %r83;
	add.s32 	%r18, %r86, %r80;
	add.s32 	%r115, %r79, -1;
	mov.u32 	%r116, -1;
	ld.global.u64 	%rd19, [%rd91+48];
	setp.eq.s64	%p32, %rd19, 4294967295;
	shr.u64 	%rd50, %rd19, 5;
	and.b64  	%rd51, %rd50, 2040;
	add.s64 	%rd52, %rd1, %rd51;
	add.s64 	%rd20, %rd52, 520;
	shr.u64 	%rd53, %rd19, 6;
	and.b64  	%rd54, %rd53, 1020;
	add.s64 	%rd55, %rd1, %rd54;
	add.s64 	%rd21, %rd55, 400;
	@%p32 bra 	BB11_25;

	shr.u64 	%rd56, %rd19, 16;
	cvt.u32.u64	%r87, %rd56;
	ld.global.u64 	%rd57, [%rd20];
	cvta.to.global.u64 	%rd58, %rd57;
	ld.global.u32 	%r88, [%rd21];
	mul.lo.s32 	%r89, %r88, %r87;
	cvt.s64.s32	%rd59, %r89;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.s32 	%rd61, %r18, 8;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.u64 	%rd63, [%rd62];
	shr.u64 	%rd64, %rd63, 16;
	cvt.u32.u64	%r116, %rd64;

BB11_25:
	setp.eq.s32	%p33, %r116, -1;
	mov.u64 	%rd93, %rd92;
	@%p33 bra 	BB11_30;

	mov.u32 	%r117, -1;
	@%p32 bra 	BB11_28;

	shr.u64 	%rd67, %rd19, 16;
	cvt.u32.u64	%r91, %rd67;
	ld.global.u64 	%rd68, [%rd20];
	cvta.to.global.u64 	%rd69, %rd68;
	ld.global.u32 	%r92, [%rd21];
	mul.lo.s32 	%r93, %r92, %r91;
	cvt.s64.s32	%rd70, %r93;
	add.s64 	%rd71, %rd69, %rd70;
	mul.wide.s32 	%rd72, %r18, 8;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.u64 	%rd74, [%rd73];
	shr.u64 	%rd75, %rd74, 16;
	cvt.u32.u64	%r117, %rd75;

BB11_28:
	mul.wide.s32 	%rd77, %r115, 8;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u64 	%rd79, [%rd78+440];
	cvta.to.global.u64 	%rd80, %rd79;
	ld.global.u32 	%r94, [%rd18+356];
	mul.lo.s32 	%r95, %r94, %r117;
	cvt.s64.s32	%rd81, %r95;
	add.s64 	%rd91, %rd80, %rd81;
	add.s64 	%rd93, %rd79, %rd81;
	add.s64 	%rd89, %rd91, 4;
	add.s64 	%rd90, %rd91, 8;
	add.s64 	%rd88, %rd91, 12;
	setp.ne.s64	%p35, %rd93, 0;
	setp.gt.s32	%p36, %r115, 0;
	and.pred  	%p37, %p36, %p35;
	@%p37 bra 	BB11_21;

BB11_29:
	mov.u64 	%rd92, %rd91;
	bra.uni 	BB11_30;

BB11_22:
	mov.u64 	%rd93, %rd92;

BB11_30:
	setp.eq.s64	%p38, %rd93, 0;
	mov.u64 	%rd94, 0;
	@%p38 bra 	BB11_32;

	ld.global.u32 	%r96, [%rd92+4];
	cvt.rn.f32.s32	%f60, %r96;
	ld.global.v2.u32 	{%r97, %r98}, [%rd92+8];
	cvt.rn.f32.s32	%f59, %r97;
	cvt.rn.f32.s32	%f58, %r98;
	ld.global.v4.u32 	{%r101, %r102, %r103, %r104}, [%rd92+16];
	cvt.rn.f32.s32	%f61, %r101;
	cvt.rn.f32.s32	%f62, %r102;
	cvt.rn.f32.s32	%f63, %r103;
	mov.u64 	%rd94, %rd93;

BB11_32:
	cvt.u32.u16	%r108, %rs4;
	mul.wide.u32 	%rd84, %r108, 8;
	add.s64 	%rd85, %rd1, %rd84;
	add.s64 	%rd32, %rd85, 968;
	setp.eq.s64	%p39, %rd94, 0;
	cvt.u16.u32	%rs6, %r5;
	@%p39 bra 	BB11_34;

	sub.f32 	%f49, %f55, %f60;
	add.f32 	%f50, %f61, %f49;
	sub.f32 	%f51, %f56, %f59;
	add.f32 	%f52, %f51, %f62;
	sub.f32 	%f53, %f57, %f58;
	add.f32 	%f54, %f53, %f63;
	ld.global.u64 	%rd86, [%rd32];
	cvt.rzi.u32.f32	%r109, %f50;
	cvt.rzi.u32.f32	%r110, %f52;
	cvt.rzi.u32.f32	%r111, %f54;
	suld.b.3d.b8.trap {%rs6}, [%rd86, {%r109, %r110, %r111, %r111}];

BB11_34:
	ld.global.u64 	%rd87, [%rd32];
	and.b16  	%rs5, %rs6, 255;
	sust.b.3d.b8.trap 	[%rd87, {%r12, %r13, %r14, %r14}], {%rs5};

BB11_35:
	ret;
}

	// .globl	gvdbUpdateApronC4
.visible .entry gvdbUpdateApronC4(
	.param .u64 gvdbUpdateApronC4_param_0,
	.param .u8 gvdbUpdateApronC4_param_1,
	.param .u32 gvdbUpdateApronC4_param_2,
	.param .u32 gvdbUpdateApronC4_param_3,
	.param .u32 gvdbUpdateApronC4_param_4,
	.param .f32 gvdbUpdateApronC4_param_5,
	.param .u32 gvdbUpdateApronC4_param_6
)
{
	.reg .pred 	%p<41>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<64>;
	.reg .b32 	%r<120>;
	.reg .b64 	%rd<95>;


	ld.param.u64 	%rd33, [gvdbUpdateApronC4_param_0];
	ld.param.u32 	%r26, [gvdbUpdateApronC4_param_2];
	ld.param.u32 	%r24, [gvdbUpdateApronC4_param_3];
	ld.param.f32 	%f22, [gvdbUpdateApronC4_param_5];
	ld.param.u32 	%r25, [gvdbUpdateApronC4_param_6];
	ld.param.u8 	%rs10, [gvdbUpdateApronC4_param_1];
	cvta.to.global.u64 	%rd1, %rd33;
	mov.u32 	%r1, %ctaid.x;
	setp.gt.s32	%p2, %r1, %r26;
	@%p2 bra 	BB12_35;

	mov.u32 	%r2, %tid.x;
	mov.u32 	%r27, %ntid.y;
	mov.u32 	%r28, %ctaid.y;
	mov.u32 	%r29, %tid.y;
	mad.lo.s32 	%r3, %r27, %r28, %r29;
	mov.u32 	%r30, %ntid.z;
	mov.u32 	%r31, %ctaid.z;
	mov.u32 	%r32, %tid.z;
	mad.lo.s32 	%r116, %r30, %r31, %r32;
	setp.ge.u32	%p3, %r116, %r24;
	setp.ge.u32	%p4, %r3, %r24;
	or.pred  	%p5, %p3, %p4;
	setp.gt.s32	%p6, %r2, 5;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB12_35;

	cvt.rzi.u32.f32	%r5, %f22;
	mov.u32 	%r114, 0;
	setp.gt.s32	%p8, %r2, 2;
	@%p8 bra 	BB12_6;

	setp.eq.s32	%p12, %r2, 1;
	@%p12 bra 	BB12_13;
	bra.uni 	BB12_4;

BB12_13:
	mov.u32 	%r115, 0;
	mov.u32 	%r114, %r3;
	bra.uni 	BB12_15;

BB12_6:
	setp.eq.s32	%p9, %r2, 3;
	@%p9 bra 	BB12_11;

	setp.eq.s32	%p10, %r2, 5;
	@%p10 bra 	BB12_14;
	bra.uni 	BB12_8;

BB12_14:
	add.s32 	%r8, %r24, -1;
	mov.u32 	%r114, %r3;
	mov.u32 	%r115, %r116;
	mov.u32 	%r116, %r8;
	bra.uni 	BB12_15;

BB12_4:
	setp.eq.s32	%p13, %r2, 2;
	@%p13 bra 	BB12_12;
	bra.uni 	BB12_5;

BB12_12:
	mov.u32 	%r34, 0;
	mov.u32 	%r114, %r3;
	mov.u32 	%r115, %r116;
	mov.u32 	%r116, %r34;
	bra.uni 	BB12_15;

BB12_11:
	add.s32 	%r114, %r24, -1;
	mov.u32 	%r115, %r3;
	bra.uni 	BB12_15;

BB12_8:
	setp.ne.s32	%p11, %r2, 4;
	@%p11 bra 	BB12_9;

	add.s32 	%r115, %r24, -1;
	mov.u32 	%r114, %r3;
	bra.uni 	BB12_15;

BB12_5:
	mov.u32 	%r115, %r3;
	bra.uni 	BB12_15;

BB12_9:
	mov.u32 	%r115, %r3;

BB12_15:
	add.s64 	%rd2, %rd1, 440;
	ld.global.u32 	%r36, [%rd1+360];
	mul.lo.s32 	%r37, %r36, %r1;
	cvt.s64.s32	%rd3, %r37;
	ld.global.u64 	%rd4, [%rd1+440];
	add.s64 	%rd34, %rd4, %rd3;
	setp.eq.s64	%p14, %rd34, 0;
	@%p14 bra 	BB12_35;

	cvta.to.global.u64 	%rd35, %rd4;
	add.s64 	%rd36, %rd3, %rd35;
	ld.global.v4.u32 	{%r38, %r39, %r40, %r41}, [%rd36+16];
	sub.s32 	%r45, %r114, %r25;
	add.s32 	%r12, %r45, %r38;
	sub.s32 	%r46, %r115, %r25;
	add.s32 	%r13, %r46, %r39;
	sub.s32 	%r47, %r116, %r25;
	add.s32 	%r14, %r47, %r40;
	ld.global.u32 	%r15, [%rd2+196];
	div.u32 	%r48, %r12, %r15;
	div.u32 	%r49, %r13, %r15;
	div.u32 	%r50, %r14, %r15;
	ld.global.v2.u32 	{%r51, %r52}, [%rd2+168];
	mad.lo.s32 	%r55, %r52, %r50, %r49;
	mad.lo.s32 	%r56, %r55, %r51, %r48;
	ld.global.u64 	%rd37, [%rd2+160];
	cvta.to.global.u64 	%rd38, %rd37;
	mul.wide.s32 	%rd39, %r56, 16;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd5, %rd40, 12;
	ld.global.u32 	%r57, [%rd40+12];
	setp.eq.s32	%p16, %r57, -1;
	mov.pred 	%p40, -1;
	@%p16 bra 	BB12_18;

	rem.u32 	%r58, %r12, %r15;
	ld.global.u32 	%r59, [%rd2+192];
	sub.s32 	%r60, %r58, %r59;
	rem.u32 	%r61, %r13, %r15;
	sub.s32 	%r62, %r61, %r59;
	rem.u32 	%r63, %r14, %r15;
	sub.s32 	%r64, %r63, %r59;
	ld.global.v4.u32 	{%r65, %r66, %r67, %r68}, [%rd5+-12];
	cvt.rn.f32.s32	%f24, %r65;
	cvt.rn.f32.s32	%f25, %r66;
	cvt.rn.f32.s32	%f26, %r67;
	cvt.rn.f32.s32	%f27, %r60;
	cvt.rn.f32.s32	%f28, %r62;
	cvt.rn.f32.s32	%f29, %r64;
	add.f32 	%f30, %f27, %f24;
	add.f32 	%f31, %f28, %f25;
	add.f32 	%f32, %f29, %f26;
	add.f32 	%f55, %f30, 0f3F000000;
	add.f32 	%f56, %f31, 0f3F000000;
	add.f32 	%f57, %f32, 0f3F000000;
	mov.pred 	%p40, 0;

BB12_18:
	@%p40 bra 	BB12_35;

	ld.global.u32 	%r117, [%rd2+232];
	mul.wide.s32 	%rd41, %r117, 8;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.u64 	%rd93, [%rd42+440];
	cvta.to.global.u64 	%rd91, %rd93;
	setp.lt.s32	%p18, %r117, 1;
	setp.eq.s64	%p19, %rd93, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB12_29;

	add.s64 	%rd90, %rd91, 8;
	add.s64 	%rd89, %rd91, 4;
	add.s64 	%rd88, %rd91, 12;

BB12_21:
	ld.global.u32 	%r72, [%rd90];
	cvt.rn.f32.s32	%f7, %r72;
	ld.global.u32 	%r73, [%rd89];
	cvt.rn.f32.s32	%f8, %r73;
	ld.global.u32 	%r74, [%rd88];
	cvt.rn.f32.s32	%f9, %r74;
	cvt.s64.s32	%rd16, %r117;
	mul.wide.s32 	%rd46, %r117, 12;
	add.s64 	%rd47, %rd1, %rd46;
	add.s64 	%rd17, %rd47, 200;
	ld.global.u32 	%r75, [%rd47+200];
	cvt.rn.f32.s32	%f33, %r75;
	ld.global.u32 	%r76, [%rd47+204];
	cvt.rn.f32.s32	%f34, %r76;
	ld.global.u32 	%r77, [%rd47+208];
	cvt.rn.f32.s32	%f35, %r77;
	add.f32 	%f36, %f8, %f33;
	add.f32 	%f37, %f7, %f34;
	add.f32 	%f38, %f9, %f35;
	setp.lt.f32	%p21, %f55, %f8;
	setp.lt.f32	%p22, %f56, %f7;
	or.pred  	%p23, %p21, %p22;
	setp.lt.f32	%p24, %f57, %f9;
	or.pred  	%p25, %p23, %p24;
	setp.ge.f32	%p26, %f55, %f36;
	or.pred  	%p27, %p25, %p26;
	setp.ge.f32	%p28, %f56, %f37;
	or.pred  	%p29, %p27, %p28;
	setp.ge.f32	%p30, %f57, %f38;
	or.pred  	%p31, %p29, %p30;
	mov.u64 	%rd92, 0;
	@%p31 bra 	BB12_22;

	cvt.u32.u64	%r79, %rd16;
	ld.global.f32 	%f39, [%rd17+-120];
	sub.f32 	%f40, %f55, %f8;
	div.rn.f32 	%f41, %f40, %f39;
	ld.global.f32 	%f42, [%rd17+-116];
	sub.f32 	%f43, %f56, %f7;
	div.rn.f32 	%f44, %f43, %f42;
	ld.global.f32 	%f45, [%rd17+-112];
	sub.f32 	%f46, %f57, %f9;
	div.rn.f32 	%f47, %f46, %f45;
	cvt.rzi.s32.f32	%r80, %f41;
	cvt.rzi.s32.f32	%r81, %f44;
	cvt.rzi.s32.f32	%r82, %f47;
	shl.b64 	%rd49, %rd16, 2;
	add.s64 	%rd18, %rd1, %rd49;
	ld.global.u32 	%r83, [%rd18];
	shl.b32 	%r84, %r82, %r83;
	add.s32 	%r85, %r84, %r81;
	shl.b32 	%r86, %r85, %r83;
	add.s32 	%r18, %r86, %r80;
	add.s32 	%r117, %r79, -1;
	mov.u32 	%r118, -1;
	ld.global.u64 	%rd19, [%rd91+48];
	setp.eq.s64	%p32, %rd19, 4294967295;
	shr.u64 	%rd50, %rd19, 5;
	and.b64  	%rd51, %rd50, 2040;
	add.s64 	%rd52, %rd1, %rd51;
	add.s64 	%rd20, %rd52, 520;
	shr.u64 	%rd53, %rd19, 6;
	and.b64  	%rd54, %rd53, 1020;
	add.s64 	%rd55, %rd1, %rd54;
	add.s64 	%rd21, %rd55, 400;
	@%p32 bra 	BB12_25;

	shr.u64 	%rd56, %rd19, 16;
	cvt.u32.u64	%r87, %rd56;
	ld.global.u64 	%rd57, [%rd20];
	cvta.to.global.u64 	%rd58, %rd57;
	ld.global.u32 	%r88, [%rd21];
	mul.lo.s32 	%r89, %r88, %r87;
	cvt.s64.s32	%rd59, %r89;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.s32 	%rd61, %r18, 8;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.u64 	%rd63, [%rd62];
	shr.u64 	%rd64, %rd63, 16;
	cvt.u32.u64	%r118, %rd64;

BB12_25:
	setp.eq.s32	%p33, %r118, -1;
	mov.u64 	%rd93, %rd92;
	@%p33 bra 	BB12_30;

	mov.u32 	%r119, -1;
	@%p32 bra 	BB12_28;

	shr.u64 	%rd67, %rd19, 16;
	cvt.u32.u64	%r91, %rd67;
	ld.global.u64 	%rd68, [%rd20];
	cvta.to.global.u64 	%rd69, %rd68;
	ld.global.u32 	%r92, [%rd21];
	mul.lo.s32 	%r93, %r92, %r91;
	cvt.s64.s32	%rd70, %r93;
	add.s64 	%rd71, %rd69, %rd70;
	mul.wide.s32 	%rd72, %r18, 8;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.u64 	%rd74, [%rd73];
	shr.u64 	%rd75, %rd74, 16;
	cvt.u32.u64	%r119, %rd75;

BB12_28:
	mul.wide.s32 	%rd77, %r117, 8;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u64 	%rd79, [%rd78+440];
	cvta.to.global.u64 	%rd80, %rd79;
	ld.global.u32 	%r94, [%rd18+356];
	mul.lo.s32 	%r95, %r94, %r119;
	cvt.s64.s32	%rd81, %r95;
	add.s64 	%rd91, %rd80, %rd81;
	add.s64 	%rd93, %rd79, %rd81;
	add.s64 	%rd89, %rd91, 4;
	add.s64 	%rd90, %rd91, 8;
	add.s64 	%rd88, %rd91, 12;
	setp.ne.s64	%p35, %rd93, 0;
	setp.gt.s32	%p36, %r117, 0;
	and.pred  	%p37, %p36, %p35;
	@%p37 bra 	BB12_21;

BB12_29:
	mov.u64 	%rd92, %rd91;
	bra.uni 	BB12_30;

BB12_22:
	mov.u64 	%rd93, %rd92;

BB12_30:
	setp.eq.s64	%p38, %rd93, 0;
	mov.u64 	%rd94, 0;
	@%p38 bra 	BB12_32;

	ld.global.u32 	%r96, [%rd92+4];
	cvt.rn.f32.s32	%f60, %r96;
	ld.global.v2.u32 	{%r97, %r98}, [%rd92+8];
	cvt.rn.f32.s32	%f59, %r97;
	cvt.rn.f32.s32	%f58, %r98;
	ld.global.v4.u32 	{%r101, %r102, %r103, %r104}, [%rd92+16];
	cvt.rn.f32.s32	%f61, %r101;
	cvt.rn.f32.s32	%f62, %r102;
	cvt.rn.f32.s32	%f63, %r103;
	mov.u64 	%rd94, %rd93;

BB12_32:
	cvt.u16.u32	%rs15, %r5;
	cvt.u32.u16	%r108, %rs10;
	mul.wide.u32 	%rd84, %r108, 8;
	add.s64 	%rd85, %rd1, %rd84;
	add.s64 	%rd32, %rd85, 968;
	setp.eq.s64	%p39, %rd94, 0;
	mov.u16 	%rs16, %rs15;
	mov.u16 	%rs17, %rs15;
	mov.u16 	%rs18, %rs15;
	@%p39 bra 	BB12_34;

	sub.f32 	%f49, %f55, %f60;
	add.f32 	%f50, %f61, %f49;
	sub.f32 	%f51, %f56, %f59;
	add.f32 	%f52, %f51, %f62;
	sub.f32 	%f53, %f57, %f58;
	add.f32 	%f54, %f53, %f63;
	ld.global.u64 	%rd86, [%rd32];
	cvt.rzi.u32.f32	%r109, %f50;
	shl.b32 	%r110, %r109, 2;
	cvt.rzi.u32.f32	%r111, %f52;
	cvt.rzi.u32.f32	%r112, %f54;
	suld.b.3d.v4.b8.trap {%rs15, %rs16, %rs17, %rs18}, [%rd86, {%r110, %r111, %r112, %r112}];

BB12_34:
	ld.global.u64 	%rd87, [%rd32];
	and.b16  	%rs11, %rs18, 255;
	and.b16  	%rs12, %rs17, 255;
	and.b16  	%rs13, %rs16, 255;
	and.b16  	%rs14, %rs15, 255;
	shl.b32 	%r113, %r12, 2;
	sust.b.3d.v4.b8.trap 	[%rd87, {%r113, %r13, %r14, %r14}], {%rs14, %rs13, %rs12, %rs11};

BB12_35:
	ret;
}

	// .globl	gvdbOpGrow
.visible .entry gvdbOpGrow(
	.param .u64 gvdbOpGrow_param_0,
	.param .align 4 .b8 gvdbOpGrow_param_1[12],
	.param .u8 gvdbOpGrow_param_2,
	.param .f32 gvdbOpGrow_param_3,
	.param .f32 gvdbOpGrow_param_4,
	.param .f32 gvdbOpGrow_param_5
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<68>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<14>;
	// demoted variable
	.shared .align 4 .b8 _ZZ10gvdbOpGrowE12sharedVoxels[4000];

	ld.param.u64 	%rd3, [gvdbOpGrow_param_0];
	ld.param.u32 	%r14, [gvdbOpGrow_param_1+8];
	ld.param.u32 	%r13, [gvdbOpGrow_param_1+4];
	ld.param.u32 	%r12, [gvdbOpGrow_param_1];
	ld.param.f32 	%f4, [gvdbOpGrow_param_3];
	ld.param.u8 	%rs1, [gvdbOpGrow_param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	ld.global.v2.u32 	{%r15, %r16}, [%rd1+632];
	mov.u32 	%r19, %tid.x;
	add.s32 	%r1, %r19, %r15;
	mov.u32 	%r20, %tid.y;
	add.s32 	%r2, %r20, %r15;
	mov.u32 	%r21, %tid.z;
	add.s32 	%r3, %r21, %r15;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.z;
	mov.u32 	%r27, %ctaid.z;
	mad.lo.s32 	%r28, %r22, %r23, %r19;
	mad.lo.s32 	%r29, %r24, %r25, %r20;
	mad.lo.s32 	%r30, %r26, %r27, %r21;
	shl.b32 	%r31, %r15, 1;
	sub.s32 	%r32, %r16, %r31;
	div.u32 	%r33, %r28, %r32;
	div.u32 	%r34, %r29, %r32;
	div.u32 	%r35, %r30, %r32;
	add.s32 	%r36, %r28, %r15;
	mad.lo.s32 	%r4, %r31, %r33, %r36;
	add.s32 	%r37, %r29, %r15;
	mad.lo.s32 	%r5, %r31, %r34, %r37;
	add.s32 	%r38, %r30, %r15;
	mad.lo.s32 	%r6, %r31, %r35, %r38;
	mov.pred 	%p15, -1;
	setp.ge.u32	%p4, %r4, %r12;
	@%p4 bra 	BB13_2;

	setp.ge.u32	%p15, %r5, %r13;

BB13_2:
	setp.ge.u32	%p5, %r6, %r14;
	or.pred  	%p6, %p15, %p5;
	@%p6 bra 	BB13_18;

	cvt.u32.u16	%r39, %rs1;
	mul.wide.u32 	%rd4, %r39, 8;
	add.s64 	%rd5, %rd1, %rd4;
	add.s64 	%rd2, %rd5, 968;
	ld.global.u64 	%rd6, [%rd5+968];
	shl.b32 	%r7, %r4, 2;
	suld.b.3d.b32.trap {%r40}, [%rd6, {%r7, %r5, %r6, %r6}];
	mov.u32 	%r41, _ZZ10gvdbOpGrowE12sharedVoxels;
	mad.lo.s32 	%r42, %r1, 400, %r41;
	mul.lo.s32 	%r43, %r2, 40;
	add.s32 	%r44, %r42, %r43;
	shl.b32 	%r45, %r3, 2;
	add.s32 	%r8, %r44, %r45;
	st.shared.u32 	[%r8], %r40;
	add.s32 	%r46, %r41, %r43;
	add.s32 	%r9, %r46, %r45;
	setp.eq.s32	%p7, %r1, 1;
	@%p7 bra 	BB13_6;
	bra.uni 	BB13_4;

BB13_6:
	ld.global.u64 	%rd8, [%rd2];
	add.s32 	%r50, %r4, 1073741823;
	shl.b32 	%r51, %r50, 2;
	suld.b.3d.b32.trap {%r52}, [%rd8, {%r51, %r5, %r6, %r6}];
	st.shared.u32 	[%r9], %r52;
	bra.uni 	BB13_7;

BB13_4:
	setp.ne.s32	%p8, %r1, 8;
	@%p8 bra 	BB13_7;

	ld.global.u64 	%rd7, [%rd2];
	add.s32 	%r47, %r4, 1;
	shl.b32 	%r48, %r47, 2;
	suld.b.3d.b32.trap {%r49}, [%rd7, {%r48, %r5, %r6, %r6}];
	st.shared.u32 	[%r9+3600], %r49;

BB13_7:
	setp.eq.s32	%p9, %r2, 1;
	add.s32 	%r10, %r42, %r45;
	@%p9 bra 	BB13_10;
	bra.uni 	BB13_8;

BB13_10:
	ld.global.u64 	%rd10, [%rd2];
	add.s32 	%r58, %r5, -1;
	suld.b.3d.b32.trap {%r59}, [%rd10, {%r7, %r58, %r6, %r6}];
	st.shared.u32 	[%r10], %r59;
	bra.uni 	BB13_11;

BB13_8:
	setp.ne.s32	%p10, %r2, 8;
	@%p10 bra 	BB13_11;

	ld.global.u64 	%rd9, [%rd2];
	add.s32 	%r56, %r5, 1;
	suld.b.3d.b32.trap {%r57}, [%rd9, {%r7, %r56, %r6, %r6}];
	st.shared.u32 	[%r10+360], %r57;

BB13_11:
	setp.eq.s32	%p11, %r3, 1;
	mad.lo.s32 	%r11, %r2, 40, %r42;
	@%p11 bra 	BB13_14;
	bra.uni 	BB13_12;

BB13_14:
	ld.global.u64 	%rd12, [%rd2];
	add.s32 	%r64, %r6, -1;
	suld.b.3d.b32.trap {%r65}, [%rd12, {%r7, %r5, %r64, %r64}];
	st.shared.u32 	[%r11], %r65;
	bra.uni 	BB13_15;

BB13_12:
	setp.ne.s32	%p12, %r3, 8;
	@%p12 bra 	BB13_15;

	ld.global.u64 	%rd11, [%rd2];
	add.s32 	%r62, %r6, 1;
	suld.b.3d.b32.trap {%r63}, [%rd11, {%r7, %r5, %r62, %r62}];
	st.shared.u32 	[%r11+36], %r63;

BB13_15:
	bar.sync 	0;
	ld.shared.f32 	%f5, [%r8];
	setp.eq.f32	%p13, %f5, 0f00000000;
	@%p13 bra 	BB13_17;

	cvt.f64.f32	%fd1, %f4;
	cvt.f64.f32	%fd2, %f5;
	fma.rn.f64 	%fd3, %fd1, 0d4024000000000000, %fd2;
	cvt.rn.f32.f64	%f5, %fd3;

BB13_17:
	cvt.f64.f32	%fd4, %f5;
	setp.lt.f64	%p14, %fd4, 0d3F847AE147AE147B;
	ld.global.u64 	%rd13, [%rd2];
	mov.b32 	 %r66, %f5;
	selp.b32	%r67, 0, %r66, %p14;
	sust.b.3d.b32.trap 	[%rd13, {%r7, %r5, %r6, %r6}], {%r67};

BB13_18:
	ret;
}

	// .globl	gvdbOpCut
.visible .entry gvdbOpCut(
	.param .u64 gvdbOpCut_param_0,
	.param .align 4 .b8 gvdbOpCut_param_1[12],
	.param .u8 gvdbOpCut_param_2,
	.param .f32 gvdbOpCut_param_3,
	.param .f32 gvdbOpCut_param_4,
	.param .f32 gvdbOpCut_param_5
)
{
	.reg .pred 	%p<24>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<20>;
	// demoted variable
	.shared .align 4 .b8 _ZZ9gvdbOpCutE12sharedVoxels[4000];

	ld.param.u64 	%rd5, [gvdbOpCut_param_0];
	ld.param.u32 	%r15, [gvdbOpCut_param_1+8];
	ld.param.u32 	%r14, [gvdbOpCut_param_1+4];
	ld.param.u32 	%r13, [gvdbOpCut_param_1];
	ld.param.u8 	%rs1, [gvdbOpCut_param_2];
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd1, 632;
	ld.global.v2.u32 	{%r16, %r17}, [%rd1+632];
	mov.u32 	%r20, %tid.x;
	add.s32 	%r1, %r20, %r16;
	mov.u32 	%r21, %tid.y;
	add.s32 	%r2, %r21, %r16;
	mov.u32 	%r22, %tid.z;
	add.s32 	%r3, %r22, %r16;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %ntid.z;
	mov.u32 	%r28, %ctaid.z;
	mad.lo.s32 	%r29, %r23, %r24, %r20;
	mad.lo.s32 	%r30, %r25, %r26, %r21;
	mad.lo.s32 	%r31, %r27, %r28, %r22;
	shl.b32 	%r32, %r16, 1;
	sub.s32 	%r33, %r17, %r32;
	div.u32 	%r34, %r29, %r33;
	div.u32 	%r35, %r30, %r33;
	div.u32 	%r36, %r31, %r33;
	add.s32 	%r37, %r29, %r16;
	mad.lo.s32 	%r4, %r32, %r34, %r37;
	add.s32 	%r38, %r30, %r16;
	mad.lo.s32 	%r5, %r32, %r35, %r38;
	add.s32 	%r39, %r31, %r16;
	mad.lo.s32 	%r6, %r32, %r36, %r39;
	mov.pred 	%p22, -1;
	setp.ge.u32	%p5, %r4, %r13;
	@%p5 bra 	BB14_2;

	setp.ge.u32	%p22, %r5, %r14;

BB14_2:
	setp.ge.u32	%p6, %r6, %r15;
	or.pred  	%p7, %p22, %p6;
	@%p7 bra 	BB14_20;

	cvt.u32.u16	%r40, %rs1;
	mul.wide.u32 	%rd6, %r40, 8;
	add.s64 	%rd7, %rd1, %rd6;
	add.s64 	%rd3, %rd7, 968;
	ld.global.u64 	%rd8, [%rd7+968];
	shl.b32 	%r7, %r4, 2;
	suld.b.3d.b32.trap {%r41}, [%rd8, {%r7, %r5, %r6, %r6}];
	mov.u32 	%r42, _ZZ9gvdbOpCutE12sharedVoxels;
	mad.lo.s32 	%r43, %r1, 400, %r42;
	mul.lo.s32 	%r44, %r2, 40;
	add.s32 	%r45, %r43, %r44;
	shl.b32 	%r46, %r3, 2;
	add.s32 	%r8, %r45, %r46;
	st.shared.u32 	[%r8], %r41;
	add.s32 	%r47, %r42, %r44;
	add.s32 	%r9, %r47, %r46;
	setp.eq.s32	%p8, %r1, 1;
	@%p8 bra 	BB14_6;
	bra.uni 	BB14_4;

BB14_6:
	ld.global.u64 	%rd10, [%rd3];
	add.s32 	%r51, %r4, 1073741823;
	shl.b32 	%r52, %r51, 2;
	suld.b.3d.b32.trap {%r53}, [%rd10, {%r52, %r5, %r6, %r6}];
	st.shared.u32 	[%r9], %r53;
	bra.uni 	BB14_7;

BB14_4:
	setp.ne.s32	%p9, %r1, 8;
	@%p9 bra 	BB14_7;

	ld.global.u64 	%rd9, [%rd3];
	add.s32 	%r48, %r4, 1;
	shl.b32 	%r49, %r48, 2;
	suld.b.3d.b32.trap {%r50}, [%rd9, {%r49, %r5, %r6, %r6}];
	st.shared.u32 	[%r9+3600], %r50;

BB14_7:
	setp.eq.s32	%p10, %r2, 1;
	add.s32 	%r10, %r43, %r46;
	@%p10 bra 	BB14_10;
	bra.uni 	BB14_8;

BB14_10:
	ld.global.u64 	%rd12, [%rd3];
	add.s32 	%r59, %r5, -1;
	suld.b.3d.b32.trap {%r60}, [%rd12, {%r7, %r59, %r6, %r6}];
	st.shared.u32 	[%r10], %r60;
	bra.uni 	BB14_11;

BB14_8:
	setp.ne.s32	%p11, %r2, 8;
	@%p11 bra 	BB14_11;

	ld.global.u64 	%rd11, [%rd3];
	add.s32 	%r57, %r5, 1;
	suld.b.3d.b32.trap {%r58}, [%rd11, {%r7, %r57, %r6, %r6}];
	st.shared.u32 	[%r10+360], %r58;

BB14_11:
	setp.eq.s32	%p12, %r3, 1;
	mad.lo.s32 	%r11, %r2, 40, %r43;
	@%p12 bra 	BB14_14;
	bra.uni 	BB14_12;

BB14_14:
	ld.global.u64 	%rd14, [%rd3];
	add.s32 	%r65, %r6, -1;
	suld.b.3d.b32.trap {%r66}, [%rd14, {%r7, %r5, %r65, %r65}];
	st.shared.u32 	[%r11], %r66;
	bra.uni 	BB14_15;

BB14_12:
	setp.ne.s32	%p13, %r3, 8;
	@%p13 bra 	BB14_15;

	ld.global.u64 	%rd13, [%rd3];
	add.s32 	%r63, %r6, 1;
	suld.b.3d.b32.trap {%r64}, [%rd13, {%r7, %r5, %r63, %r63}];
	st.shared.u32 	[%r11+36], %r64;

BB14_15:
	bar.sync 	0;
	ld.global.u32 	%r12, [%rd2+4];
	div.u32 	%r67, %r4, %r12;
	div.u32 	%r68, %r5, %r12;
	div.u32 	%r69, %r6, %r12;
	ld.global.v2.u32 	{%r70, %r71}, [%rd2+-24];
	mad.lo.s32 	%r74, %r71, %r69, %r68;
	mad.lo.s32 	%r75, %r74, %r70, %r67;
	ld.global.u64 	%rd15, [%rd2+-32];
	cvta.to.global.u64 	%rd16, %rd15;
	mul.wide.s32 	%rd17, %r75, 16;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd4, %rd18, 12;
	ld.global.u32 	%r76, [%rd18+12];
	setp.eq.s32	%p15, %r76, -1;
	mov.pred 	%p23, -1;
	@%p15 bra 	BB14_17;

	rem.u32 	%r77, %r4, %r12;
	ld.global.u32 	%r78, [%rd2];
	sub.s32 	%r79, %r77, %r78;
	ld.global.u32 	%r80, [%rd4+-12];
	cvt.rn.f32.s32	%f4, %r80;
	cvt.rn.f32.s32	%f5, %r79;
	add.f32 	%f6, %f5, %f4;
	add.f32 	%f8, %f6, 0f3F000000;
	mov.pred 	%p23, 0;

BB14_17:
	@%p23 bra 	BB14_20;

	ld.shared.f32 	%f7, [%r8];
	setp.leu.f32	%p17, %f7, 0f00000000;
	setp.geu.f32	%p18, %f8, 0f42480000;
	or.pred  	%p19, %p18, %p17;
	setp.geu.f32	%p20, %f7, 0f40000000;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	BB14_20;

	ld.global.u64 	%rd19, [%rd3];
	mov.u32 	%r81, 1017370378;
	sust.b.3d.b32.trap 	[%rd19, {%r7, %r5, %r6, %r6}], {%r81};

BB14_20:
	ret;
}

	// .globl	gvdbReduction
.visible .entry gvdbReduction(
	.param .u64 gvdbReduction_param_0,
	.param .align 4 .b8 gvdbReduction_param_1[12],
	.param .u8 gvdbReduction_param_2,
	.param .align 4 .b8 gvdbReduction_param_3[12],
	.param .u64 gvdbReduction_param_4
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [gvdbReduction_param_0];
	ld.param.u32 	%r19, [gvdbReduction_param_1+4];
	ld.param.u32 	%r20, [gvdbReduction_param_1];
	ld.param.u32 	%r18, [gvdbReduction_param_3+8];
	ld.param.u32 	%r16, [gvdbReduction_param_3];
	ld.param.u64 	%rd3, [gvdbReduction_param_4];
	ld.param.u8 	%rs1, [gvdbReduction_param_2];
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %ntid.y;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r25, %tid.x;
	mad.lo.s32 	%r1, %r21, %r22, %r25;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r2, %r23, %r24, %r26;
	cvta.to.global.u64 	%rd1, %rd4;
	ld.global.v2.u32 	{%r27, %r28}, [%rd1+632];
	shl.b32 	%r30, %r27, 1;
	sub.s32 	%r3, %r28, %r30;
	div.u32 	%r31, %r1, %r3;
	div.u32 	%r32, %r2, %r3;
	rem.u32 	%r33, %r1, %r3;
	rem.u32 	%r34, %r2, %r3;
	mad.lo.s32 	%r35, %r28, %r31, %r33;
	add.s32 	%r5, %r35, 1;
	mad.lo.s32 	%r36, %r28, %r32, %r34;
	add.s32 	%r6, %r36, 1;
	setp.ge.u32	%p1, %r5, %r20;
	setp.ge.u32	%p2, %r6, %r19;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB15_11;

	mov.f32 	%f28, 0f00000000;
	setp.lt.s32	%p4, %r18, 1;
	@%p4 bra 	BB15_10;

	cvt.u32.u16	%r41, %rs1;
	mul.wide.u32 	%rd5, %r41, 8;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.u64 	%rd2, [%rd6+968];
	shl.b32 	%r8, %r5, 2;
	and.b32  	%r40, %r18, 3;
	mov.f32 	%f28, 0f00000000;
	mov.u32 	%r80, 0;
	setp.eq.s32	%p5, %r40, 0;
	@%p5 bra 	BB15_8;

	setp.eq.s32	%p6, %r40, 1;
	@%p6 bra 	BB15_7;

	setp.eq.s32	%p7, %r40, 2;
	@%p7 bra 	BB15_6;

	mov.u32 	%r80, 1;
	suld.b.3d.b32.trap {%r43}, [%rd2, {%r8, %r6, %r80, %r80}];
	mov.b32 	 %f14, %r43;
	add.f32 	%f28, %f14, 0f00000000;

BB15_6:
	div.s32 	%r44, %r80, %r3;
	rem.s32 	%r45, %r80, %r3;
	mad.lo.s32 	%r46, %r28, %r44, %r45;
	add.s32 	%r47, %r46, 1;
	suld.b.3d.b32.trap {%r48}, [%rd2, {%r8, %r6, %r47, %r47}];
	mov.b32 	 %f15, %r48;
	add.f32 	%f28, %f28, %f15;
	add.s32 	%r80, %r80, 1;

BB15_7:
	div.s32 	%r49, %r80, %r3;
	rem.s32 	%r50, %r80, %r3;
	mad.lo.s32 	%r51, %r28, %r49, %r50;
	add.s32 	%r52, %r51, 1;
	suld.b.3d.b32.trap {%r53}, [%rd2, {%r8, %r6, %r52, %r52}];
	mov.b32 	 %f16, %r53;
	add.f32 	%f28, %f28, %f16;
	add.s32 	%r80, %r80, 1;

BB15_8:
	setp.lt.u32	%p8, %r18, 4;
	@%p8 bra 	BB15_10;

BB15_9:
	div.s32 	%r54, %r80, %r3;
	rem.s32 	%r55, %r80, %r3;
	mad.lo.s32 	%r56, %r28, %r54, %r55;
	add.s32 	%r57, %r56, 1;
	suld.b.3d.b32.trap {%r58}, [%rd2, {%r8, %r6, %r57, %r57}];
	mov.b32 	 %f17, %r58;
	add.f32 	%f18, %f28, %f17;
	add.s32 	%r59, %r80, 1;
	div.s32 	%r60, %r59, %r3;
	rem.s32 	%r61, %r59, %r3;
	mad.lo.s32 	%r62, %r28, %r60, %r61;
	add.s32 	%r63, %r62, 1;
	suld.b.3d.b32.trap {%r64}, [%rd2, {%r8, %r6, %r63, %r63}];
	mov.b32 	 %f19, %r64;
	add.f32 	%f20, %f18, %f19;
	add.s32 	%r65, %r80, 2;
	div.s32 	%r66, %r65, %r3;
	rem.s32 	%r67, %r65, %r3;
	mad.lo.s32 	%r68, %r28, %r66, %r67;
	add.s32 	%r69, %r68, 1;
	suld.b.3d.b32.trap {%r70}, [%rd2, {%r8, %r6, %r69, %r69}];
	mov.b32 	 %f21, %r70;
	add.f32 	%f22, %f20, %f21;
	add.s32 	%r71, %r80, 3;
	div.s32 	%r72, %r71, %r3;
	rem.s32 	%r73, %r71, %r3;
	mad.lo.s32 	%r74, %r28, %r72, %r73;
	add.s32 	%r75, %r74, 1;
	suld.b.3d.b32.trap {%r76}, [%rd2, {%r8, %r6, %r75, %r75}];
	mov.b32 	 %f23, %r76;
	add.f32 	%f28, %f22, %f23;
	add.s32 	%r80, %r80, 4;
	setp.lt.s32	%p9, %r80, %r18;
	@%p9 bra 	BB15_9;

BB15_10:
	mad.lo.s32 	%r77, %r2, %r16, %r1;
	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.u32 	%rd8, %r77, 4;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f28;

BB15_11:
	ret;
}

	// .globl	gvdbResample
.visible .entry gvdbResample(
	.param .u64 gvdbResample_param_0,
	.param .align 4 .b8 gvdbResample_param_1[12],
	.param .u8 gvdbResample_param_2,
	.param .align 4 .b8 gvdbResample_param_3[12],
	.param .u64 gvdbResample_param_4,
	.param .u64 gvdbResample_param_5,
	.param .align 4 .b8 gvdbResample_param_6[12],
	.param .align 4 .b8 gvdbResample_param_7[12]
)
{
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<105>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd3, [gvdbResample_param_0];
	ld.param.u32 	%r9, [gvdbResample_param_1+8];
	ld.param.u32 	%r8, [gvdbResample_param_1+4];
	ld.param.u32 	%r7, [gvdbResample_param_1];
	ld.param.u32 	%r12, [gvdbResample_param_3+8];
	ld.param.u32 	%r11, [gvdbResample_param_3+4];
	ld.param.u32 	%r10, [gvdbResample_param_3];
	ld.param.u64 	%rd4, [gvdbResample_param_4];
	ld.param.u64 	%rd5, [gvdbResample_param_5];
	ld.param.f32 	%f8, [gvdbResample_param_6+4];
	ld.param.f32 	%f7, [gvdbResample_param_6];
	ld.param.f32 	%f11, [gvdbResample_param_7+4];
	ld.param.f32 	%f10, [gvdbResample_param_7];
	ld.param.u8 	%rs1, [gvdbResample_param_2];
	mov.u32 	%r13, %tid.x;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %ctaid.x;
	mad.lo.s32 	%r16, %r14, %r15, %r13;
	add.s32 	%r17, %r16, 1;
	mov.pred 	%p18, -1;
	setp.ge.u32	%p5, %r17, %r7;
	@%p5 bra 	BB16_2;

	mov.u32 	%r18, %tid.y;
	mov.u32 	%r19, %ctaid.y;
	mov.u32 	%r20, %ntid.y;
	mad.lo.s32 	%r21, %r20, %r19, %r18;
	add.s32 	%r22, %r21, 1;
	setp.ge.u32	%p18, %r22, %r8;

BB16_2:
	mov.u32 	%r23, %tid.z;
	mov.u32 	%r24, %ctaid.z;
	mov.u32 	%r25, %ntid.z;
	mad.lo.s32 	%r26, %r25, %r24, %r23;
	add.s32 	%r27, %r26, 1;
	setp.ge.u32	%p6, %r27, %r9;
	or.pred  	%p7, %p18, %p6;
	@%p7 bra 	BB16_8;

	cvta.to.global.u64 	%rd6, %rd3;
	add.s64 	%rd1, %rd6, 636;
	ld.global.u32 	%r1, [%rd6+636];
	div.u32 	%r33, %r17, %r1;
	mov.u32 	%r34, %tid.y;
	mov.u32 	%r35, %ctaid.y;
	mov.u32 	%r36, %ntid.y;
	mad.lo.s32 	%r37, %r36, %r35, %r34;
	add.s32 	%r38, %r37, 1;
	div.u32 	%r39, %r38, %r1;
	div.u32 	%r45, %r27, %r1;
	ld.global.v2.u32 	{%r46, %r47}, [%rd6+608];
	mad.lo.s32 	%r50, %r47, %r45, %r39;
	mad.lo.s32 	%r51, %r50, %r46, %r33;
	ld.global.u64 	%rd7, [%rd6+600];
	cvta.to.global.u64 	%rd8, %rd7;
	mul.wide.s32 	%rd9, %r51, 16;
	add.s64 	%rd10, %rd8, %rd9;
	add.s64 	%rd2, %rd10, 12;
	ld.global.u32 	%r52, [%rd10+12];
	setp.eq.s32	%p9, %r52, -1;
	mov.pred 	%p19, -1;
	mov.f32 	%f59, 0f7FC00000;
	mov.f32 	%f60, %f59;
	mov.f32 	%f61, %f59;
	@%p9 bra 	BB16_5;

	rem.u32 	%r58, %r17, %r1;
	rem.u32 	%r64, %r38, %r1;
	rem.u32 	%r70, %r27, %r1;
	ld.global.u32 	%r71, [%rd1+-4];
	sub.s32 	%r72, %r58, %r71;
	sub.s32 	%r73, %r64, %r71;
	sub.s32 	%r74, %r70, %r71;
	ld.global.v4.u32 	{%r75, %r76, %r77, %r78}, [%rd2+-12];
	cvt.rn.f32.s32	%f16, %r75;
	cvt.rn.f32.s32	%f17, %r76;
	cvt.rn.f32.s32	%f18, %r77;
	cvt.rn.f32.s32	%f19, %r72;
	cvt.rn.f32.s32	%f20, %r73;
	cvt.rn.f32.s32	%f21, %r74;
	add.f32 	%f22, %f19, %f16;
	add.f32 	%f23, %f20, %f17;
	add.f32 	%f24, %f21, %f18;
	add.f32 	%f25, %f22, 0f3F000000;
	add.f32 	%f26, %f23, 0f3F000000;
	add.f32 	%f27, %f24, 0f3F000000;
	add.f32 	%f59, %f25, 0fBF000000;
	add.f32 	%f60, %f26, 0fBF000000;
	add.f32 	%f61, %f27, 0fBF000000;
	mov.pred 	%p19, 0;

BB16_5:
	@%p19 bra 	BB16_8;

	cvta.to.global.u64 	%rd11, %rd5;
	ld.global.f32 	%f28, [%rd11];
	ld.global.f32 	%f29, [%rd11+16];
	mul.f32 	%f30, %f60, %f29;
	fma.rn.f32 	%f31, %f59, %f28, %f30;
	ld.global.f32 	%f32, [%rd11+32];
	fma.rn.f32 	%f33, %f61, %f32, %f31;
	ld.global.f32 	%f34, [%rd11+48];
	add.f32 	%f35, %f34, %f33;
	cvt.rzi.s32.f32	%r4, %f35;
	ld.global.f32 	%f36, [%rd11+4];
	ld.global.f32 	%f37, [%rd11+20];
	mul.f32 	%f38, %f60, %f37;
	fma.rn.f32 	%f39, %f59, %f36, %f38;
	ld.global.f32 	%f40, [%rd11+36];
	fma.rn.f32 	%f41, %f61, %f40, %f39;
	ld.global.f32 	%f42, [%rd11+52];
	add.f32 	%f43, %f42, %f41;
	cvt.rzi.s32.f32	%r5, %f43;
	ld.global.f32 	%f44, [%rd11+8];
	ld.global.f32 	%f45, [%rd11+24];
	mul.f32 	%f46, %f60, %f45;
	fma.rn.f32 	%f47, %f59, %f44, %f46;
	ld.global.f32 	%f48, [%rd11+40];
	fma.rn.f32 	%f49, %f61, %f48, %f47;
	ld.global.f32 	%f50, [%rd11+56];
	add.f32 	%f51, %f50, %f49;
	cvt.rzi.s32.f32	%r6, %f51;
	or.b32  	%r82, %r5, %r4;
	or.b32  	%r83, %r82, %r6;
	setp.lt.s32	%p11, %r83, 0;
	setp.ge.s32	%p12, %r4, %r10;
	or.pred  	%p13, %p11, %p12;
	setp.ge.s32	%p14, %r5, %r11;
	or.pred  	%p15, %p13, %p14;
	setp.ge.s32	%p16, %r6, %r12;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	BB16_8;

	mad.lo.s32 	%r84, %r6, %r11, %r5;
	mad.lo.s32 	%r85, %r84, %r10, %r4;
	cvta.to.global.u64 	%rd12, %rd4;
	mul.wide.s32 	%rd13, %r85, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.f32 	%f52, [%rd14];
	sub.f32 	%f53, %f52, %f7;
	sub.f32 	%f54, %f11, %f10;
	mul.f32 	%f55, %f54, %f53;
	sub.f32 	%f56, %f8, %f7;
	div.rn.f32 	%f57, %f55, %f56;
	add.f32 	%f58, %f10, %f57;
	cvt.u32.u16	%r86, %rs1;
	mul.wide.u32 	%rd16, %r86, 8;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.u64 	%rd18, [%rd17+968];
	shl.b32 	%r92, %r17, 2;
	mov.b32 	 %r93, %f58;
	add.s32 	%r104, %r37, 1;
	sust.b.3d.b32.trap 	[%rd18, {%r92, %r104, %r27, %r27}], {%r93};

BB16_8:
	ret;
}

	// .globl	gvdbDownsample
.visible .entry gvdbDownsample(
	.param .align 4 .b8 gvdbDownsample_param_0[12],
	.param .u64 gvdbDownsample_param_1,
	.param .align 4 .b8 gvdbDownsample_param_2[12],
	.param .align 4 .b8 gvdbDownsample_param_3[12],
	.param .u64 gvdbDownsample_param_4,
	.param .u64 gvdbDownsample_param_5,
	.param .align 4 .b8 gvdbDownsample_param_6[12],
	.param .align 4 .b8 gvdbDownsample_param_7[12]
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<141>;
	.reg .b32 	%r<90>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r34, [gvdbDownsample_param_0+8];
	ld.param.u32 	%r33, [gvdbDownsample_param_0+4];
	ld.param.u32 	%r32, [gvdbDownsample_param_0];
	ld.param.u64 	%rd7, [gvdbDownsample_param_1];
	ld.param.u32 	%r6, [gvdbDownsample_param_2+8];
	ld.param.u32 	%r5, [gvdbDownsample_param_2];
	ld.param.u32 	%r4, [gvdbDownsample_param_2+4];
	ld.param.f32 	%f21, [gvdbDownsample_param_3+8];
	ld.param.f32 	%f20, [gvdbDownsample_param_3+4];
	ld.param.f32 	%f19, [gvdbDownsample_param_3];
	ld.param.u64 	%rd5, [gvdbDownsample_param_4];
	ld.param.u64 	%rd6, [gvdbDownsample_param_5];
	ld.param.f32 	%f23, [gvdbDownsample_param_6+4];
	ld.param.f32 	%f1, [gvdbDownsample_param_6];
	ld.param.f32 	%f26, [gvdbDownsample_param_7+4];
	ld.param.f32 	%f2, [gvdbDownsample_param_7];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r35, %ntid.x;
	mov.u32 	%r36, %ctaid.x;
	mov.u32 	%r37, %ntid.y;
	mov.u32 	%r38, %ctaid.y;
	mov.u32 	%r39, %ntid.z;
	mov.u32 	%r40, %ctaid.z;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r1, %r35, %r36, %r41;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r2, %r37, %r38, %r42;
	mov.u32 	%r43, %tid.z;
	mad.lo.s32 	%r3, %r39, %r40, %r43;
	setp.ge.u32	%p1, %r2, %r4;
	setp.ge.u32	%p2, %r1, %r5;
	or.pred  	%p3, %p1, %p2;
	setp.ge.u32	%p4, %r3, %r6;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB17_21;

	cvta.to.global.u64 	%rd8, %rd6;
	cvt.rn.f32.u32	%f29, %r1;
	mul.f32 	%f30, %f19, %f29;
	cvt.rn.f32.u32	%f31, %r2;
	mul.f32 	%f32, %f20, %f31;
	cvt.rn.f32.u32	%f33, %r3;
	mul.f32 	%f34, %f21, %f33;
	add.s32 	%r44, %r5, 1;
	cvt.rn.f32.s32	%f35, %r44;
	add.s32 	%r45, %r4, 1;
	cvt.rn.f32.s32	%f36, %r45;
	add.s32 	%r46, %r6, 1;
	cvt.rn.f32.s32	%f37, %r46;
	div.rn.f32 	%f38, %f30, %f35;
	div.rn.f32 	%f39, %f32, %f36;
	div.rn.f32 	%f40, %f34, %f37;
	add.s32 	%r47, %r1, 1;
	cvt.rn.f32.u32	%f41, %r47;
	add.s32 	%r48, %r2, 1;
	cvt.rn.f32.u32	%f42, %r48;
	add.s32 	%r49, %r3, 1;
	cvt.rn.f32.u32	%f43, %r49;
	mul.f32 	%f44, %f19, %f41;
	mul.f32 	%f45, %f20, %f42;
	mul.f32 	%f46, %f21, %f43;
	div.rn.f32 	%f47, %f44, %f35;
	div.rn.f32 	%f48, %f45, %f36;
	div.rn.f32 	%f49, %f46, %f37;
	add.f32 	%f50, %f47, 0fBF800000;
	add.f32 	%f51, %f48, 0fBF800000;
	add.f32 	%f52, %f49, 0fBF800000;
	ld.global.f32 	%f53, [%rd8];
	ld.global.f32 	%f54, [%rd8+16];
	mul.f32 	%f55, %f39, %f54;
	fma.rn.f32 	%f56, %f38, %f53, %f55;
	ld.global.f32 	%f57, [%rd8+32];
	fma.rn.f32 	%f58, %f40, %f57, %f56;
	ld.global.f32 	%f59, [%rd8+48];
	add.f32 	%f60, %f59, %f58;
	cvt.rzi.s32.f32	%r50, %f60;
	ld.global.f32 	%f61, [%rd8+4];
	ld.global.f32 	%f62, [%rd8+20];
	mul.f32 	%f63, %f39, %f62;
	fma.rn.f32 	%f64, %f38, %f61, %f63;
	ld.global.f32 	%f65, [%rd8+36];
	fma.rn.f32 	%f66, %f40, %f65, %f64;
	ld.global.f32 	%f67, [%rd8+52];
	add.f32 	%f68, %f67, %f66;
	cvt.rzi.s32.f32	%r51, %f68;
	ld.global.f32 	%f69, [%rd8+8];
	ld.global.f32 	%f70, [%rd8+24];
	mul.f32 	%f71, %f39, %f70;
	fma.rn.f32 	%f72, %f38, %f69, %f71;
	ld.global.f32 	%f73, [%rd8+40];
	fma.rn.f32 	%f74, %f40, %f73, %f72;
	ld.global.f32 	%f75, [%rd8+56];
	add.f32 	%f76, %f75, %f74;
	cvt.rzi.s32.f32	%r52, %f76;
	mul.f32 	%f77, %f51, %f54;
	fma.rn.f32 	%f78, %f50, %f53, %f77;
	fma.rn.f32 	%f79, %f52, %f57, %f78;
	add.f32 	%f80, %f59, %f79;
	cvt.rzi.s32.f32	%r53, %f80;
	mul.f32 	%f81, %f51, %f62;
	fma.rn.f32 	%f82, %f50, %f61, %f81;
	fma.rn.f32 	%f83, %f52, %f65, %f82;
	add.f32 	%f84, %f67, %f83;
	cvt.rzi.s32.f32	%r54, %f84;
	mul.f32 	%f85, %f51, %f70;
	fma.rn.f32 	%f86, %f50, %f69, %f85;
	fma.rn.f32 	%f87, %f52, %f73, %f86;
	add.f32 	%f88, %f75, %f87;
	cvt.rzi.s32.f32	%r55, %f88;
	setp.lt.s32	%p6, %r50, 0;
	add.s32 	%r56, %r32, -1;
	min.s32 	%r57, %r56, %r50;
	selp.b32	%r9, 0, %r57, %p6;
	setp.lt.s32	%p7, %r51, 0;
	add.s32 	%r58, %r33, -1;
	min.s32 	%r59, %r58, %r51;
	selp.b32	%r10, 0, %r59, %p7;
	setp.lt.s32	%p8, %r52, 0;
	add.s32 	%r60, %r34, -1;
	min.s32 	%r61, %r60, %r52;
	selp.b32	%r11, 0, %r61, %p8;
	setp.lt.s32	%p9, %r53, %r9;
	min.s32 	%r62, %r56, %r53;
	selp.b32	%r12, %r9, %r62, %p9;
	setp.lt.s32	%p10, %r54, %r10;
	min.s32 	%r63, %r58, %r54;
	selp.b32	%r13, %r10, %r63, %p10;
	setp.lt.s32	%p11, %r55, %r11;
	min.s32 	%r64, %r60, %r55;
	selp.b32	%r14, %r11, %r64, %p11;
	setp.gt.s32	%p12, %r11, %r14;
	mov.f32 	%f138, 0f00000000;
	@%p12 bra 	BB17_20;

	sub.f32 	%f3, %f26, %f2;
	sub.f32 	%f4, %f23, %f1;
	max.s32 	%r65, %r9, %r12;
	add.s32 	%r66, %r65, 1;
	sub.s32 	%r15, %r66, %r9;
	and.b32  	%r16, %r15, 3;
	add.s32 	%r17, %r9, 1;
	mov.f32 	%f138, 0f00000000;
	mov.u32 	%r84, %r11;

BB17_3:
	setp.gt.s32	%p13, %r10, %r13;
	@%p13 bra 	BB17_19;

	mul.lo.s32 	%r19, %r84, %r33;
	mov.u32 	%r85, %r10;

BB17_5:
	mov.u32 	%r20, %r85;
	setp.gt.s32	%p14, %r9, %r12;
	@%p14 bra 	BB17_18;

	setp.eq.s32	%p15, %r16, 0;
	add.s32 	%r67, %r20, %r19;
	mul.lo.s32 	%r21, %r67, %r32;
	mov.f32 	%f90, 0f00000000;
	@%p15 bra 	BB17_7;
	bra.uni 	BB17_8;

BB17_7:
	mov.u32 	%r88, %r9;
	mov.f32 	%f135, %f138;
	mov.f32 	%f138, %f90;
	bra.uni 	BB17_15;

BB17_8:
	setp.eq.s32	%p16, %r16, 1;
	@%p16 bra 	BB17_9;
	bra.uni 	BB17_10;

BB17_9:
	mov.u32 	%r87, %r9;
	bra.uni 	BB17_14;

BB17_10:
	setp.eq.s32	%p17, %r16, 2;
	@%p17 bra 	BB17_11;
	bra.uni 	BB17_12;

BB17_11:
	mov.u32 	%r86, %r9;
	bra.uni 	BB17_13;

BB17_12:
	add.s32 	%r68, %r9, %r21;
	mul.wide.s32 	%rd9, %r68, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.f32 	%f91, [%rd10];
	sub.f32 	%f92, %f91, %f1;
	mul.f32 	%f93, %f3, %f92;
	div.rn.f32 	%f94, %f93, %f4;
	add.f32 	%f95, %f2, %f94;
	add.f32 	%f138, %f138, %f95;
	mov.u32 	%r86, %r17;

BB17_13:
	add.s32 	%r69, %r86, %r21;
	mul.wide.s32 	%rd11, %r69, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.f32 	%f96, [%rd12];
	sub.f32 	%f97, %f96, %f1;
	mul.f32 	%f98, %f3, %f97;
	div.rn.f32 	%f99, %f98, %f4;
	add.f32 	%f100, %f2, %f99;
	add.f32 	%f138, %f138, %f100;
	add.s32 	%r87, %r86, 1;

BB17_14:
	add.s32 	%r70, %r87, %r21;
	mul.wide.s32 	%rd13, %r70, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.f32 	%f101, [%rd14];
	sub.f32 	%f102, %f101, %f1;
	mul.f32 	%f103, %f3, %f102;
	div.rn.f32 	%f104, %f103, %f4;
	add.f32 	%f105, %f2, %f104;
	add.f32 	%f135, %f138, %f105;
	add.s32 	%r88, %r87, 1;
	mov.f32 	%f138, %f135;

BB17_15:
	setp.lt.u32	%p18, %r15, 4;
	@%p18 bra 	BB17_18;

	add.s32 	%r89, %r88, -1;
	add.s32 	%r71, %r19, %r20;
	mad.lo.s32 	%r72, %r32, %r71, %r88;
	mul.wide.s32 	%rd15, %r72, 4;
	add.s64 	%rd19, %rd1, %rd15;
	mov.f32 	%f138, %f135;

BB17_17:
	ld.global.f32 	%f106, [%rd19];
	sub.f32 	%f107, %f106, %f1;
	mul.f32 	%f108, %f3, %f107;
	div.rn.f32 	%f109, %f108, %f4;
	add.f32 	%f110, %f2, %f109;
	add.f32 	%f111, %f138, %f110;
	ld.global.f32 	%f112, [%rd19+4];
	sub.f32 	%f113, %f112, %f1;
	mul.f32 	%f114, %f3, %f113;
	div.rn.f32 	%f115, %f114, %f4;
	add.f32 	%f116, %f2, %f115;
	add.f32 	%f117, %f111, %f116;
	ld.global.f32 	%f118, [%rd19+8];
	sub.f32 	%f119, %f118, %f1;
	mul.f32 	%f120, %f3, %f119;
	div.rn.f32 	%f121, %f120, %f4;
	add.f32 	%f122, %f2, %f121;
	add.f32 	%f123, %f117, %f122;
	ld.global.f32 	%f124, [%rd19+12];
	sub.f32 	%f125, %f124, %f1;
	mul.f32 	%f126, %f3, %f125;
	div.rn.f32 	%f127, %f126, %f4;
	add.f32 	%f128, %f2, %f127;
	add.f32 	%f138, %f123, %f128;
	add.s64 	%rd19, %rd19, 16;
	add.s32 	%r89, %r89, 4;
	setp.lt.s32	%p19, %r89, %r12;
	@%p19 bra 	BB17_17;

BB17_18:
	add.s32 	%r85, %r20, 1;
	setp.lt.s32	%p20, %r20, %r13;
	@%p20 bra 	BB17_5;

BB17_19:
	add.s32 	%r31, %r84, 1;
	setp.lt.s32	%p21, %r84, %r14;
	mov.u32 	%r84, %r31;
	@%p21 bra 	BB17_3;

BB17_20:
	mov.u32 	%r73, 1;
	sub.s32 	%r74, %r73, %r9;
	add.s32 	%r75, %r74, %r12;
	sub.s32 	%r76, %r73, %r10;
	add.s32 	%r77, %r76, %r13;
	mul.lo.s32 	%r78, %r77, %r75;
	sub.s32 	%r79, %r73, %r11;
	add.s32 	%r80, %r79, %r14;
	mul.lo.s32 	%r81, %r78, %r80;
	cvt.rn.f32.s32	%f129, %r81;
	div.rn.f32 	%f130, %f138, %f129;
	mad.lo.s32 	%r82, %r3, %r4, %r2;
	mad.lo.s32 	%r83, %r82, %r5, %r1;
	cvta.to.global.u64 	%rd16, %rd5;
	mul.wide.u32 	%rd17, %r83, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.global.f32 	[%rd18], %f130;

BB17_21:
	ret;
}

	// .globl	gvdbOpFillF
.visible .entry gvdbOpFillF(
	.param .u64 gvdbOpFillF_param_0,
	.param .align 4 .b8 gvdbOpFillF_param_1[12],
	.param .u8 gvdbOpFillF_param_2,
	.param .f32 gvdbOpFillF_param_3,
	.param .f32 gvdbOpFillF_param_4,
	.param .f32 gvdbOpFillF_param_5
)
{
	.local .align 4 .b8 	__local_depot18[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<48>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<149>;
	.reg .b32 	%r<325>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<49>;


	mov.u64 	%SPL, __local_depot18;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd19, [gvdbOpFillF_param_0];
	ld.param.u32 	%r110, [gvdbOpFillF_param_1+8];
	ld.param.u32 	%r109, [gvdbOpFillF_param_1+4];
	ld.param.u32 	%r108, [gvdbOpFillF_param_1];
	ld.param.f32 	%f56, [gvdbOpFillF_param_3];
	ld.param.f32 	%f57, [gvdbOpFillF_param_5];
	ld.param.u8 	%rs1, [gvdbOpFillF_param_2];
	mov.u32 	%r111, %tid.x;
	mov.u32 	%r112, %ntid.x;
	mov.u32 	%r113, %ctaid.x;
	mad.lo.s32 	%r114, %r112, %r113, %r111;
	mov.u32 	%r115, %tid.y;
	mov.u32 	%r116, %ntid.y;
	mov.u32 	%r117, %ctaid.y;
	mad.lo.s32 	%r118, %r116, %r117, %r115;
	mov.u32 	%r119, %tid.z;
	mov.u32 	%r120, %ntid.z;
	mov.u32 	%r121, %ctaid.z;
	mad.lo.s32 	%r122, %r120, %r121, %r119;
	add.s32 	%r1, %r114, 1;
	add.s32 	%r2, %r118, 1;
	add.s32 	%r3, %r122, 1;
	mov.pred 	%p47, -1;
	setp.ge.u32	%p4, %r1, %r108;
	@%p4 bra 	BB18_2;

	setp.ge.u32	%p47, %r2, %r109;

BB18_2:
	setp.ge.u32	%p5, %r3, %r110;
	or.pred  	%p6, %p47, %p5;
	@%p6 bra 	BB18_75;

	setp.lt.f32	%p7, %f57, 0f00000000;
	@%p7 bra 	BB18_5;
	bra.uni 	BB18_4;

BB18_5:
	mul.lo.s32 	%r126, %r1, 12;
	cvt.rn.f64.u32	%fd1, %r126;
	div.rn.f64 	%fd2, %fd1, 0d40578FDB4CC25072;
	cvt.rn.f32.f64	%f131, %fd2;
	abs.f32 	%f58, %f131;
	setp.neu.f32	%p8, %f58, 0f7F800000;
	@%p8 bra 	BB18_7;

	mov.f32 	%f59, 0f00000000;
	mul.rn.f32 	%f131, %f131, %f59;

BB18_7:
	mul.f32 	%f60, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r304, %f60;
	cvt.rn.f32.s32	%f61, %r304;
	neg.f32 	%f62, %f61;
	mov.f32 	%f63, 0f3FC90FDA;
	fma.rn.f32 	%f64, %f62, %f63, %f131;
	mov.f32 	%f65, 0f33A22168;
	fma.rn.f32 	%f66, %f62, %f65, %f64;
	mov.f32 	%f67, 0f27C234C5;
	fma.rn.f32 	%f132, %f62, %f67, %f66;
	abs.f32 	%f68, %f131;
	setp.leu.f32	%p9, %f68, 0f47CE4780;
	@%p9 bra 	BB18_18;

	mov.b32 	 %r5, %f131;
	shl.b32 	%r129, %r5, 8;
	or.b32  	%r6, %r129, -2147483648;
	add.u64 	%rd25, %SP, 0;
	add.u64 	%rd44, %SPL, 0;
	mov.u32 	%r296, 0;
	mov.u64 	%rd43, __cudart_i2opi_f;
	mov.u32 	%r295, -6;

BB18_9:
	.pragma "nounroll";
	ld.const.u32 	%r132, [%rd43];
	// inline asm
	{
	mad.lo.cc.u32   %r130, %r132, %r6, %r296;
	madc.hi.u32     %r296, %r132, %r6,  0;
	}
	// inline asm
	st.local.u32 	[%rd44], %r130;
	add.s64 	%rd44, %rd44, 4;
	add.s64 	%rd43, %rd43, 4;
	add.s32 	%r295, %r295, 1;
	setp.ne.s32	%p10, %r295, 0;
	@%p10 bra 	BB18_9;

	bfe.u32 	%r135, %r5, 23, 8;
	add.s32 	%r136, %r135, -128;
	shr.u32 	%r137, %r136, 5;
	and.b32  	%r11, %r5, -2147483648;
	cvta.to.local.u64 	%rd27, %rd25;
	st.local.u32 	[%rd27+24], %r296;
	bfe.u32 	%r12, %r5, 23, 5;
	mov.u32 	%r138, 6;
	sub.s32 	%r139, %r138, %r137;
	mul.wide.s32 	%rd28, %r139, 4;
	add.s64 	%rd6, %rd27, %rd28;
	ld.local.u32 	%r297, [%rd6];
	ld.local.u32 	%r298, [%rd6+-4];
	setp.eq.s32	%p11, %r12, 0;
	@%p11 bra 	BB18_12;

	mov.u32 	%r140, 32;
	sub.s32 	%r141, %r140, %r12;
	shr.u32 	%r142, %r298, %r141;
	shl.b32 	%r143, %r297, %r12;
	add.s32 	%r297, %r142, %r143;
	ld.local.u32 	%r144, [%rd6+-8];
	shr.u32 	%r145, %r144, %r141;
	shl.b32 	%r146, %r298, %r12;
	add.s32 	%r298, %r145, %r146;

BB18_12:
	shr.u32 	%r147, %r298, 30;
	shl.b32 	%r148, %r297, 2;
	add.s32 	%r299, %r147, %r148;
	shl.b32 	%r20, %r298, 2;
	shr.u32 	%r149, %r299, 31;
	shr.u32 	%r150, %r297, 30;
	add.s32 	%r21, %r149, %r150;
	setp.eq.s32	%p12, %r149, 0;
	@%p12 bra 	BB18_13;

	not.b32 	%r151, %r299;
	neg.s32 	%r301, %r20;
	setp.eq.s32	%p13, %r20, 0;
	selp.u32	%r152, 1, 0, %p13;
	add.s32 	%r299, %r152, %r151;
	xor.b32  	%r300, %r11, -2147483648;
	bra.uni 	BB18_15;

BB18_4:
	cvta.to.global.u64 	%rd20, %rd19;
	cvt.u32.u16	%r123, %rs1;
	mul.wide.u32 	%rd21, %r123, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.u64 	%rd23, [%rd22+968];
	mov.b32 	 %r124, %f56;
	shl.b32 	%r125, %r1, 2;
	add.s32 	%r293, %r118, 1;
	sust.b.3d.b32.trap 	[%rd23, {%r125, %r293, %r3, %r3}], {%r124};
	bra.uni 	BB18_75;

BB18_13:
	mov.u32 	%r300, %r11;
	mov.u32 	%r301, %r20;

BB18_15:
	clz.b32 	%r303, %r299;
	setp.eq.s32	%p14, %r303, 0;
	shl.b32 	%r153, %r299, %r303;
	mov.u32 	%r154, 32;
	sub.s32 	%r155, %r154, %r303;
	shr.u32 	%r156, %r301, %r155;
	add.s32 	%r157, %r156, %r153;
	selp.b32	%r29, %r299, %r157, %p14;
	mov.u32 	%r158, -921707870;
	mul.hi.u32 	%r302, %r29, %r158;
	setp.eq.s32	%p15, %r11, 0;
	neg.s32 	%r159, %r21;
	selp.b32	%r304, %r21, %r159, %p15;
	setp.lt.s32	%p16, %r302, 1;
	@%p16 bra 	BB18_17;

	mul.lo.s32 	%r160, %r29, -921707870;
	shr.u32 	%r161, %r160, 31;
	shl.b32 	%r162, %r302, 1;
	add.s32 	%r302, %r161, %r162;
	add.s32 	%r303, %r303, 1;

BB18_17:
	mov.u32 	%r163, 126;
	sub.s32 	%r164, %r163, %r303;
	shl.b32 	%r165, %r164, 23;
	add.s32 	%r166, %r302, 1;
	shr.u32 	%r167, %r166, 7;
	add.s32 	%r168, %r167, 1;
	shr.u32 	%r169, %r168, 1;
	add.s32 	%r170, %r169, %r165;
	or.b32  	%r171, %r170, %r300;
	mov.b32 	 %f132, %r171;

BB18_18:
	mul.rn.f32 	%f7, %f132, %f132;
	and.b32  	%r37, %r304, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB18_20;

	mov.f32 	%f69, 0fBAB6061A;
	mov.f32 	%f70, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f70, %f7, %f69;
	bra.uni 	BB18_21;

BB18_20:
	mov.f32 	%f71, 0f3C08839E;
	mov.f32 	%f72, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f72, %f7, %f71;

BB18_21:
	@%p17 bra 	BB18_23;

	mov.f32 	%f73, 0f3D2AAAA5;
	fma.rn.f32 	%f74, %f133, %f7, %f73;
	mov.f32 	%f75, 0fBF000000;
	fma.rn.f32 	%f134, %f74, %f7, %f75;
	bra.uni 	BB18_24;

BB18_23:
	mov.f32 	%f76, 0fBE2AAAA3;
	fma.rn.f32 	%f77, %f133, %f7, %f76;
	mov.f32 	%f78, 0f00000000;
	fma.rn.f32 	%f134, %f77, %f7, %f78;

BB18_24:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p17 bra 	BB18_26;

	mov.f32 	%f79, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f7, %f79;

BB18_26:
	and.b32  	%r172, %r304, 2;
	setp.eq.s32	%p20, %r172, 0;
	@%p20 bra 	BB18_28;

	mov.f32 	%f80, 0f00000000;
	mov.f32 	%f81, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f81, %f80;

BB18_28:
	mad.lo.s32 	%r177, %r118, 12, 12;
	cvt.rn.f64.u32	%fd3, %r177;
	div.rn.f64 	%fd4, %fd3, 0d40578FDB4CC25072;
	cvt.rn.f32.f64	%f137, %fd4;
	abs.f32 	%f82, %f137;
	setp.neu.f32	%p21, %f82, 0f7F800000;
	@%p21 bra 	BB18_30;

	mov.f32 	%f83, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f83;

BB18_30:
	mul.f32 	%f84, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r314, %f84;
	cvt.rn.f32.s32	%f85, %r314;
	neg.f32 	%f86, %f85;
	fma.rn.f32 	%f88, %f86, %f63, %f137;
	fma.rn.f32 	%f90, %f86, %f65, %f88;
	fma.rn.f32 	%f138, %f86, %f67, %f90;
	abs.f32 	%f92, %f137;
	setp.leu.f32	%p22, %f92, 0f47CE4780;
	@%p22 bra 	BB18_41;

	mov.b32 	 %r39, %f137;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r180, %r39, 8;
	or.b32  	%r41, %r180, -2147483648;
	add.u64 	%rd30, %SP, 0;
	add.u64 	%rd46, %SPL, 0;
	mov.u32 	%r306, 0;
	mov.u64 	%rd45, __cudart_i2opi_f;
	mov.u32 	%r305, -6;

BB18_32:
	.pragma "nounroll";
	ld.const.u32 	%r183, [%rd45];
	// inline asm
	{
	mad.lo.cc.u32   %r181, %r183, %r41, %r306;
	madc.hi.u32     %r306, %r183, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd46], %r181;
	add.s64 	%rd46, %rd46, 4;
	add.s64 	%rd45, %rd45, 4;
	add.s32 	%r305, %r305, 1;
	setp.ne.s32	%p23, %r305, 0;
	@%p23 bra 	BB18_32;

	and.b32  	%r186, %r40, 255;
	add.s32 	%r187, %r186, -128;
	shr.u32 	%r188, %r187, 5;
	and.b32  	%r46, %r39, -2147483648;
	cvta.to.local.u64 	%rd32, %rd30;
	st.local.u32 	[%rd32+24], %r306;
	mov.u32 	%r189, 6;
	sub.s32 	%r190, %r189, %r188;
	mul.wide.s32 	%rd33, %r190, 4;
	add.s64 	%rd12, %rd32, %rd33;
	ld.local.u32 	%r307, [%rd12];
	ld.local.u32 	%r308, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB18_35;

	mov.u32 	%r191, 32;
	sub.s32 	%r192, %r191, %r49;
	shr.u32 	%r193, %r308, %r192;
	shl.b32 	%r194, %r307, %r49;
	add.s32 	%r307, %r193, %r194;
	ld.local.u32 	%r195, [%rd12+-8];
	shr.u32 	%r196, %r195, %r192;
	shl.b32 	%r197, %r308, %r49;
	add.s32 	%r308, %r196, %r197;

BB18_35:
	shr.u32 	%r198, %r308, 30;
	shl.b32 	%r199, %r307, 2;
	add.s32 	%r309, %r198, %r199;
	shl.b32 	%r55, %r308, 2;
	shr.u32 	%r200, %r309, 31;
	shr.u32 	%r201, %r307, 30;
	add.s32 	%r56, %r200, %r201;
	setp.eq.s32	%p25, %r200, 0;
	@%p25 bra 	BB18_36;

	not.b32 	%r202, %r309;
	neg.s32 	%r311, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r203, 1, 0, %p26;
	add.s32 	%r309, %r203, %r202;
	xor.b32  	%r310, %r46, -2147483648;
	bra.uni 	BB18_38;

BB18_36:
	mov.u32 	%r310, %r46;
	mov.u32 	%r311, %r55;

BB18_38:
	clz.b32 	%r313, %r309;
	setp.eq.s32	%p27, %r313, 0;
	shl.b32 	%r204, %r309, %r313;
	mov.u32 	%r205, 32;
	sub.s32 	%r206, %r205, %r313;
	shr.u32 	%r207, %r311, %r206;
	add.s32 	%r208, %r207, %r204;
	selp.b32	%r64, %r309, %r208, %p27;
	mov.u32 	%r209, -921707870;
	mul.hi.u32 	%r312, %r64, %r209;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r210, %r56;
	selp.b32	%r314, %r56, %r210, %p28;
	setp.lt.s32	%p29, %r312, 1;
	@%p29 bra 	BB18_40;

	mul.lo.s32 	%r211, %r64, -921707870;
	shr.u32 	%r212, %r211, 31;
	shl.b32 	%r213, %r312, 1;
	add.s32 	%r312, %r212, %r213;
	add.s32 	%r313, %r313, 1;

BB18_40:
	mov.u32 	%r214, 126;
	sub.s32 	%r215, %r214, %r313;
	shl.b32 	%r216, %r215, 23;
	add.s32 	%r217, %r312, 1;
	shr.u32 	%r218, %r217, 7;
	add.s32 	%r219, %r218, 1;
	shr.u32 	%r220, %r219, 1;
	add.s32 	%r221, %r220, %r216;
	or.b32  	%r222, %r221, %r310;
	mov.b32 	 %f138, %r222;

BB18_41:
	mul.rn.f32 	%f25, %f138, %f138;
	and.b32  	%r72, %r314, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB18_43;

	mov.f32 	%f93, 0fBAB6061A;
	mov.f32 	%f94, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f94, %f25, %f93;
	bra.uni 	BB18_44;

BB18_43:
	mov.f32 	%f95, 0f3C08839E;
	mov.f32 	%f96, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f96, %f25, %f95;

BB18_44:
	@%p30 bra 	BB18_46;

	mov.f32 	%f97, 0f3D2AAAA5;
	fma.rn.f32 	%f98, %f139, %f25, %f97;
	mov.f32 	%f99, 0fBF000000;
	fma.rn.f32 	%f140, %f98, %f25, %f99;
	bra.uni 	BB18_47;

BB18_46:
	mov.f32 	%f100, 0fBE2AAAA3;
	fma.rn.f32 	%f101, %f139, %f25, %f100;
	mov.f32 	%f102, 0f00000000;
	fma.rn.f32 	%f140, %f101, %f25, %f102;

BB18_47:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p30 bra 	BB18_49;

	mov.f32 	%f103, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f25, %f103;

BB18_49:
	and.b32  	%r223, %r314, 2;
	setp.eq.s32	%p33, %r223, 0;
	@%p33 bra 	BB18_51;

	mov.f32 	%f104, 0f00000000;
	mov.f32 	%f105, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f105, %f104;

BB18_51:
	add.f32 	%f37, %f135, %f141;
	mad.lo.s32 	%r228, %r122, 12, 12;
	cvt.rn.f64.u32	%fd5, %r228;
	div.rn.f64 	%fd6, %fd5, 0d40578FDB4CC25072;
	cvt.rn.f32.f64	%f143, %fd6;
	abs.f32 	%f106, %f143;
	setp.neu.f32	%p34, %f106, 0f7F800000;
	@%p34 bra 	BB18_53;

	mov.f32 	%f107, 0f00000000;
	mul.rn.f32 	%f143, %f143, %f107;

BB18_53:
	mul.f32 	%f108, %f143, 0f3F22F983;
	cvt.rni.s32.f32	%r324, %f108;
	cvt.rn.f32.s32	%f109, %r324;
	neg.f32 	%f110, %f109;
	fma.rn.f32 	%f112, %f110, %f63, %f143;
	fma.rn.f32 	%f114, %f110, %f65, %f112;
	fma.rn.f32 	%f144, %f110, %f67, %f114;
	abs.f32 	%f116, %f143;
	setp.leu.f32	%p35, %f116, 0f47CE4780;
	@%p35 bra 	BB18_64;

	mov.b32 	 %r74, %f143;
	shr.u32 	%r75, %r74, 23;
	shl.b32 	%r231, %r74, 8;
	or.b32  	%r76, %r231, -2147483648;
	add.u64 	%rd35, %SP, 0;
	add.u64 	%rd48, %SPL, 0;
	mov.u32 	%r316, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r315, -6;

BB18_55:
	.pragma "nounroll";
	ld.const.u32 	%r234, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r232, %r234, %r76, %r316;
	madc.hi.u32     %r316, %r234, %r76,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r232;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r315, %r315, 1;
	setp.ne.s32	%p36, %r315, 0;
	@%p36 bra 	BB18_55;

	and.b32  	%r237, %r75, 255;
	add.s32 	%r238, %r237, -128;
	shr.u32 	%r239, %r238, 5;
	and.b32  	%r81, %r74, -2147483648;
	cvta.to.local.u64 	%rd37, %rd35;
	st.local.u32 	[%rd37+24], %r316;
	mov.u32 	%r240, 6;
	sub.s32 	%r241, %r240, %r239;
	mul.wide.s32 	%rd38, %r241, 4;
	add.s64 	%rd18, %rd37, %rd38;
	ld.local.u32 	%r317, [%rd18];
	ld.local.u32 	%r318, [%rd18+-4];
	and.b32  	%r84, %r75, 31;
	setp.eq.s32	%p37, %r84, 0;
	@%p37 bra 	BB18_58;

	mov.u32 	%r242, 32;
	sub.s32 	%r243, %r242, %r84;
	shr.u32 	%r244, %r318, %r243;
	shl.b32 	%r245, %r317, %r84;
	add.s32 	%r317, %r244, %r245;
	ld.local.u32 	%r246, [%rd18+-8];
	shr.u32 	%r247, %r246, %r243;
	shl.b32 	%r248, %r318, %r84;
	add.s32 	%r318, %r247, %r248;

BB18_58:
	shr.u32 	%r249, %r318, 30;
	shl.b32 	%r250, %r317, 2;
	add.s32 	%r319, %r249, %r250;
	shl.b32 	%r90, %r318, 2;
	shr.u32 	%r251, %r319, 31;
	shr.u32 	%r252, %r317, 30;
	add.s32 	%r91, %r251, %r252;
	setp.eq.s32	%p38, %r251, 0;
	@%p38 bra 	BB18_59;

	not.b32 	%r253, %r319;
	neg.s32 	%r321, %r90;
	setp.eq.s32	%p39, %r90, 0;
	selp.u32	%r254, 1, 0, %p39;
	add.s32 	%r319, %r254, %r253;
	xor.b32  	%r320, %r81, -2147483648;
	bra.uni 	BB18_61;

BB18_59:
	mov.u32 	%r320, %r81;
	mov.u32 	%r321, %r90;

BB18_61:
	clz.b32 	%r323, %r319;
	setp.eq.s32	%p40, %r323, 0;
	shl.b32 	%r255, %r319, %r323;
	mov.u32 	%r256, 32;
	sub.s32 	%r257, %r256, %r323;
	shr.u32 	%r258, %r321, %r257;
	add.s32 	%r259, %r258, %r255;
	selp.b32	%r99, %r319, %r259, %p40;
	mov.u32 	%r260, -921707870;
	mul.hi.u32 	%r322, %r99, %r260;
	setp.eq.s32	%p41, %r81, 0;
	neg.s32 	%r261, %r91;
	selp.b32	%r324, %r91, %r261, %p41;
	setp.lt.s32	%p42, %r322, 1;
	@%p42 bra 	BB18_63;

	mul.lo.s32 	%r262, %r99, -921707870;
	shr.u32 	%r263, %r262, 31;
	shl.b32 	%r264, %r322, 1;
	add.s32 	%r322, %r263, %r264;
	add.s32 	%r323, %r323, 1;

BB18_63:
	mov.u32 	%r265, 126;
	sub.s32 	%r266, %r265, %r323;
	shl.b32 	%r267, %r266, 23;
	add.s32 	%r268, %r322, 1;
	shr.u32 	%r269, %r268, 7;
	add.s32 	%r270, %r269, 1;
	shr.u32 	%r271, %r270, 1;
	add.s32 	%r272, %r271, %r267;
	or.b32  	%r273, %r272, %r320;
	mov.b32 	 %f144, %r273;

BB18_64:
	mul.rn.f32 	%f44, %f144, %f144;
	and.b32  	%r107, %r324, 1;
	setp.eq.s32	%p43, %r107, 0;
	@%p43 bra 	BB18_66;

	mov.f32 	%f117, 0fBAB6061A;
	mov.f32 	%f118, 0f37CCF5CE;
	fma.rn.f32 	%f145, %f118, %f44, %f117;
	bra.uni 	BB18_67;

BB18_66:
	mov.f32 	%f119, 0f3C08839E;
	mov.f32 	%f120, 0fB94CA1F9;
	fma.rn.f32 	%f145, %f120, %f44, %f119;

BB18_67:
	@%p43 bra 	BB18_69;

	mov.f32 	%f121, 0f3D2AAAA5;
	fma.rn.f32 	%f122, %f145, %f44, %f121;
	mov.f32 	%f123, 0fBF000000;
	fma.rn.f32 	%f146, %f122, %f44, %f123;
	bra.uni 	BB18_70;

BB18_69:
	mov.f32 	%f124, 0fBE2AAAA3;
	fma.rn.f32 	%f125, %f145, %f44, %f124;
	mov.f32 	%f126, 0f00000000;
	fma.rn.f32 	%f146, %f125, %f44, %f126;

BB18_70:
	fma.rn.f32 	%f147, %f146, %f144, %f144;
	@%p43 bra 	BB18_72;

	mov.f32 	%f127, 0f3F800000;
	fma.rn.f32 	%f147, %f146, %f44, %f127;

BB18_72:
	and.b32  	%r274, %r324, 2;
	setp.eq.s32	%p46, %r274, 0;
	@%p46 bra 	BB18_74;

	mov.f32 	%f128, 0f00000000;
	mov.f32 	%f129, 0fBF800000;
	fma.rn.f32 	%f147, %f147, %f129, %f128;

BB18_74:
	cvta.to.global.u64 	%rd39, %rd19;
	cvt.u32.u16	%r275, %rs1;
	mul.wide.u32 	%rd40, %r275, 8;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.u64 	%rd42, [%rd41+968];
	shl.b32 	%r281, %r1, 2;
	add.f32 	%f130, %f37, %f147;
	mov.b32 	 %r282, %f130;
	add.s32 	%r294, %r118, 1;
	sust.b.3d.b32.trap 	[%rd42, {%r281, %r294, %r3, %r3}], {%r282};

BB18_75:
	ret;
}

	// .globl	gvdbOpFillC4
.visible .entry gvdbOpFillC4(
	.param .u64 gvdbOpFillC4_param_0,
	.param .align 4 .b8 gvdbOpFillC4_param_1[12],
	.param .u8 gvdbOpFillC4_param_2,
	.param .f32 gvdbOpFillC4_param_3,
	.param .f32 gvdbOpFillC4_param_4,
	.param .f32 gvdbOpFillC4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gvdbOpFillC4_param_0];
	ld.param.u32 	%r6, [gvdbOpFillC4_param_1+8];
	ld.param.u32 	%r5, [gvdbOpFillC4_param_1+4];
	ld.param.u32 	%r4, [gvdbOpFillC4_param_1];
	ld.param.f32 	%f1, [gvdbOpFillC4_param_3];
	ld.param.f32 	%f2, [gvdbOpFillC4_param_4];
	ld.param.f32 	%f3, [gvdbOpFillC4_param_5];
	ld.param.u8 	%rs1, [gvdbOpFillC4_param_2];
	mov.u32 	%r7, %tid.x;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r7;
	mov.u32 	%r11, %tid.y;
	mov.u32 	%r12, %ntid.y;
	mov.u32 	%r13, %ctaid.y;
	mad.lo.s32 	%r14, %r12, %r13, %r11;
	mov.u32 	%r15, %tid.z;
	mov.u32 	%r16, %ntid.z;
	mov.u32 	%r17, %ctaid.z;
	mad.lo.s32 	%r18, %r16, %r17, %r15;
	add.s32 	%r1, %r10, 1;
	add.s32 	%r2, %r14, 1;
	add.s32 	%r3, %r18, 1;
	mov.pred 	%p7, -1;
	setp.ge.u32	%p4, %r1, %r4;
	@%p4 bra 	BB19_2;

	setp.ge.u32	%p7, %r2, %r5;

BB19_2:
	setp.ge.u32	%p5, %r3, %r6;
	or.pred  	%p6, %p7, %p5;
	@%p6 bra 	BB19_4;

	mov.f32 	%f4, 0f437F0000;
	cvt.rzi.u32.f32	%r19, %f4;
	shl.b32 	%r20, %r19, 24;
	mul.f32 	%f5, %f3, 0f437F0000;
	cvt.rzi.u32.f32	%r21, %f5;
	shl.b32 	%r22, %r21, 16;
	or.b32  	%r23, %r22, %r20;
	mul.f32 	%f6, %f2, 0f437F0000;
	cvt.rzi.u32.f32	%r24, %f6;
	shl.b32 	%r25, %r24, 8;
	or.b32  	%r26, %r23, %r25;
	mul.f32 	%f7, %f1, 0f437F0000;
	cvt.rzi.u32.f32	%r27, %f7;
	or.b32  	%r28, %r26, %r27;
	cvta.to.global.u64 	%rd2, %rd1;
	cvt.u32.u16	%r29, %rs1;
	mul.wide.u32 	%rd3, %r29, 8;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u64 	%rd5, [%rd4+968];
	shl.b32 	%r30, %r1, 2;
	add.s32 	%r31, %r14, 1;
	sust.b.3d.b32.trap 	[%rd5, {%r30, %r31, %r3, %r3}], {%r28};

BB19_4:
	ret;
}

	// .globl	gvdbOpFillC
.visible .entry gvdbOpFillC(
	.param .u64 gvdbOpFillC_param_0,
	.param .align 4 .b8 gvdbOpFillC_param_1[12],
	.param .u8 gvdbOpFillC_param_2,
	.param .f32 gvdbOpFillC_param_3,
	.param .f32 gvdbOpFillC_param_4,
	.param .f32 gvdbOpFillC_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gvdbOpFillC_param_0];
	ld.param.u32 	%r6, [gvdbOpFillC_param_1+8];
	ld.param.u32 	%r5, [gvdbOpFillC_param_1+4];
	ld.param.u32 	%r4, [gvdbOpFillC_param_1];
	ld.param.f32 	%f1, [gvdbOpFillC_param_3];
	ld.param.u8 	%rs1, [gvdbOpFillC_param_2];
	mov.u32 	%r7, %tid.x;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ctaid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r7;
	mov.u32 	%r11, %tid.y;
	mov.u32 	%r12, %ntid.y;
	mov.u32 	%r13, %ctaid.y;
	mad.lo.s32 	%r14, %r12, %r13, %r11;
	mov.u32 	%r15, %tid.z;
	mov.u32 	%r16, %ntid.z;
	mov.u32 	%r17, %ctaid.z;
	mad.lo.s32 	%r18, %r16, %r17, %r15;
	add.s32 	%r1, %r10, 1;
	add.s32 	%r2, %r14, 1;
	add.s32 	%r3, %r18, 1;
	mov.pred 	%p7, -1;
	setp.ge.u32	%p4, %r1, %r4;
	@%p4 bra 	BB20_2;

	setp.ge.u32	%p7, %r2, %r5;

BB20_2:
	setp.ge.u32	%p5, %r3, %r6;
	or.pred  	%p6, %p7, %p5;
	@%p6 bra 	BB20_4;

	cvt.rzi.u32.f32	%r19, %f1;
	cvt.u16.u32	%rs2, %r19;
	cvta.to.global.u64 	%rd2, %rd1;
	cvt.u32.u16	%r20, %rs1;
	mul.wide.u32 	%rd3, %r20, 8;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u64 	%rd5, [%rd4+968];
	and.b16  	%rs3, %rs2, 255;
	add.s32 	%r21, %r10, 1;
	sust.b.3d.b8.trap 	[%rd5, {%r21, %r2, %r3, %r3}], {%rs3};

BB20_4:
	ret;
}

	// .globl	gvdbOpSmooth
.visible .entry gvdbOpSmooth(
	.param .u64 gvdbOpSmooth_param_0,
	.param .align 4 .b8 gvdbOpSmooth_param_1[12],
	.param .u8 gvdbOpSmooth_param_2,
	.param .f32 gvdbOpSmooth_param_3,
	.param .f32 gvdbOpSmooth_param_4,
	.param .f32 gvdbOpSmooth_param_5
)
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<67>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<14>;
	// demoted variable
	.shared .align 4 .b8 _ZZ12gvdbOpSmoothE12sharedVoxels[4000];

	ld.param.u64 	%rd3, [gvdbOpSmooth_param_0];
	ld.param.u32 	%r14, [gvdbOpSmooth_param_1+8];
	ld.param.u32 	%r13, [gvdbOpSmooth_param_1+4];
	ld.param.u32 	%r12, [gvdbOpSmooth_param_1];
	ld.param.f32 	%f1, [gvdbOpSmooth_param_3];
	ld.param.f32 	%f2, [gvdbOpSmooth_param_4];
	ld.param.u8 	%rs1, [gvdbOpSmooth_param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	ld.global.v2.u32 	{%r15, %r16}, [%rd1+632];
	mov.u32 	%r19, %tid.x;
	add.s32 	%r1, %r19, %r15;
	mov.u32 	%r20, %tid.y;
	add.s32 	%r2, %r20, %r15;
	mov.u32 	%r21, %tid.z;
	add.s32 	%r3, %r21, %r15;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.z;
	mov.u32 	%r27, %ctaid.z;
	mad.lo.s32 	%r28, %r22, %r23, %r19;
	mad.lo.s32 	%r29, %r24, %r25, %r20;
	mad.lo.s32 	%r30, %r26, %r27, %r21;
	shl.b32 	%r31, %r15, 1;
	sub.s32 	%r32, %r16, %r31;
	div.u32 	%r33, %r28, %r32;
	div.u32 	%r34, %r29, %r32;
	div.u32 	%r35, %r30, %r32;
	add.s32 	%r36, %r28, %r15;
	mad.lo.s32 	%r4, %r31, %r33, %r36;
	add.s32 	%r37, %r29, %r15;
	mad.lo.s32 	%r5, %r31, %r34, %r37;
	add.s32 	%r38, %r30, %r15;
	mad.lo.s32 	%r6, %r31, %r35, %r38;
	mov.pred 	%p13, -1;
	setp.ge.u32	%p4, %r4, %r12;
	@%p4 bra 	BB21_2;

	setp.ge.u32	%p13, %r5, %r13;

BB21_2:
	setp.ge.u32	%p5, %r6, %r14;
	or.pred  	%p6, %p13, %p5;
	@%p6 bra 	BB21_16;

	cvt.u32.u16	%r39, %rs1;
	mul.wide.u32 	%rd4, %r39, 8;
	add.s64 	%rd5, %rd1, %rd4;
	add.s64 	%rd2, %rd5, 968;
	ld.global.u64 	%rd6, [%rd5+968];
	shl.b32 	%r7, %r4, 2;
	suld.b.3d.b32.trap {%r40}, [%rd6, {%r7, %r5, %r6, %r6}];
	mov.u32 	%r41, _ZZ12gvdbOpSmoothE12sharedVoxels;
	mad.lo.s32 	%r42, %r1, 400, %r41;
	mul.lo.s32 	%r43, %r2, 40;
	add.s32 	%r44, %r42, %r43;
	shl.b32 	%r45, %r3, 2;
	add.s32 	%r8, %r44, %r45;
	st.shared.u32 	[%r8], %r40;
	add.s32 	%r46, %r41, %r43;
	add.s32 	%r9, %r46, %r45;
	setp.eq.s32	%p7, %r1, 1;
	@%p7 bra 	BB21_6;
	bra.uni 	BB21_4;

BB21_6:
	ld.global.u64 	%rd8, [%rd2];
	add.s32 	%r50, %r4, 1073741823;
	shl.b32 	%r51, %r50, 2;
	suld.b.3d.b32.trap {%r52}, [%rd8, {%r51, %r5, %r6, %r6}];
	st.shared.u32 	[%r9], %r52;
	bra.uni 	BB21_7;

BB21_4:
	setp.ne.s32	%p8, %r1, 8;
	@%p8 bra 	BB21_7;

	ld.global.u64 	%rd7, [%rd2];
	add.s32 	%r47, %r4, 1;
	shl.b32 	%r48, %r47, 2;
	suld.b.3d.b32.trap {%r49}, [%rd7, {%r48, %r5, %r6, %r6}];
	st.shared.u32 	[%r9+3600], %r49;

BB21_7:
	setp.eq.s32	%p9, %r2, 1;
	add.s32 	%r10, %r42, %r45;
	@%p9 bra 	BB21_10;
	bra.uni 	BB21_8;

BB21_10:
	ld.global.u64 	%rd10, [%rd2];
	add.s32 	%r58, %r5, -1;
	suld.b.3d.b32.trap {%r59}, [%rd10, {%r7, %r58, %r6, %r6}];
	st.shared.u32 	[%r10], %r59;
	bra.uni 	BB21_11;

BB21_8:
	setp.ne.s32	%p10, %r2, 8;
	@%p10 bra 	BB21_11;

	ld.global.u64 	%rd9, [%rd2];
	add.s32 	%r56, %r5, 1;
	suld.b.3d.b32.trap {%r57}, [%rd9, {%r7, %r56, %r6, %r6}];
	st.shared.u32 	[%r10+360], %r57;

BB21_11:
	setp.eq.s32	%p11, %r3, 1;
	mad.lo.s32 	%r11, %r2, 40, %r42;
	@%p11 bra 	BB21_14;
	bra.uni 	BB21_12;

BB21_14:
	ld.global.u64 	%rd12, [%rd2];
	add.s32 	%r64, %r6, -1;
	suld.b.3d.b32.trap {%r65}, [%rd12, {%r7, %r5, %r64, %r64}];
	st.shared.u32 	[%r11], %r65;
	bra.uni 	BB21_15;

BB21_12:
	setp.ne.s32	%p12, %r3, 8;
	@%p12 bra 	BB21_15;

	ld.global.u64 	%rd11, [%rd2];
	add.s32 	%r62, %r6, 1;
	suld.b.3d.b32.trap {%r63}, [%rd11, {%r7, %r5, %r62, %r62}];
	st.shared.u32 	[%r11+36], %r63;

BB21_15:
	bar.sync 	0;
	ld.shared.f32 	%f3, [%r8];
	ld.shared.f32 	%f4, [%r8+-400];
	fma.rn.f32 	%f5, %f3, %f1, %f4;
	ld.shared.f32 	%f6, [%r8+400];
	add.f32 	%f7, %f5, %f6;
	ld.shared.f32 	%f8, [%r8+-40];
	add.f32 	%f9, %f7, %f8;
	ld.shared.f32 	%f10, [%r8+40];
	add.f32 	%f11, %f9, %f10;
	ld.shared.f32 	%f12, [%r8+-4];
	add.f32 	%f13, %f11, %f12;
	ld.shared.f32 	%f14, [%r8+4];
	add.f32 	%f15, %f13, %f14;
	cvt.f64.f32	%fd1, %f15;
	cvt.f64.f32	%fd2, %f1;
	add.f64 	%fd3, %fd2, 0d4018000000000000;
	div.rn.f64 	%fd4, %fd1, %fd3;
	cvt.f64.f32	%fd5, %f2;
	add.f64 	%fd6, %fd5, %fd4;
	cvt.rn.f32.f64	%f16, %fd6;
	ld.global.u64 	%rd13, [%rd2];
	mov.b32 	 %r66, %f16;
	sust.b.3d.b32.trap 	[%rd13, {%r7, %r5, %r6, %r6}], {%r66};

BB21_16:
	ret;
}

	// .globl	gvdbOpClrExpand
.visible .entry gvdbOpClrExpand(
	.param .u64 gvdbOpClrExpand_param_0,
	.param .align 4 .b8 gvdbOpClrExpand_param_1[12],
	.param .u8 gvdbOpClrExpand_param_2,
	.param .f32 gvdbOpClrExpand_param_3,
	.param .f32 gvdbOpClrExpand_param_4,
	.param .f32 gvdbOpClrExpand_param_5
)
{
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<65>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<159>;
	.reg .b64 	%rd<35>;
	// demoted variable
	.shared .align 4 .b8 _ZZ15gvdbOpClrExpandE12sharedVoxels[4000];

	ld.param.u64 	%rd1, [gvdbOpClrExpand_param_0];
	ld.param.u32 	%r22, [gvdbOpClrExpand_param_1+8];
	ld.param.u32 	%r21, [gvdbOpClrExpand_param_1+4];
	ld.param.u32 	%r20, [gvdbOpClrExpand_param_1];
	ld.param.f32 	%f1, [gvdbOpClrExpand_param_3];
	ld.param.f32 	%f2, [gvdbOpClrExpand_param_4];
	ld.param.u8 	%rs1, [gvdbOpClrExpand_param_2];
	cvta.to.global.u64 	%rd2, %rd1;
	ld.global.v2.u32 	{%r23, %r24}, [%rd2+632];
	mov.u32 	%r26, %ntid.x;
	mov.u32 	%r27, %ctaid.x;
	mov.u32 	%r28, %ntid.y;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.z;
	mov.u32 	%r31, %ctaid.z;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r33, %r26, %r27, %r32;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r28, %r29, %r34;
	mov.u32 	%r36, %tid.z;
	mad.lo.s32 	%r37, %r30, %r31, %r36;
	shl.b32 	%r38, %r23, 1;
	sub.s32 	%r39, %r24, %r38;
	div.u32 	%r40, %r33, %r39;
	div.u32 	%r41, %r35, %r39;
	div.u32 	%r42, %r37, %r39;
	add.s32 	%r43, %r33, %r23;
	mad.lo.s32 	%r2, %r38, %r40, %r43;
	add.s32 	%r44, %r35, %r23;
	mad.lo.s32 	%r3, %r38, %r41, %r44;
	add.s32 	%r45, %r37, %r23;
	mad.lo.s32 	%r4, %r38, %r42, %r45;
	mov.pred 	%p14, -1;
	setp.ge.u32	%p4, %r2, %r20;
	@%p4 bra 	BB22_2;

	setp.ge.u32	%p14, %r3, %r21;

BB22_2:
	setp.ge.u32	%p5, %r4, %r22;
	or.pred  	%p6, %p14, %p5;
	@%p6 bra 	BB22_18;

	add.s32 	%r47, %r32, %r23;
	add.s32 	%r49, %r34, %r23;
	add.s32 	%r51, %r36, %r23;
	mov.u32 	%r52, _ZZ15gvdbOpClrExpandE12sharedVoxels;
	mad.lo.s32 	%r53, %r47, 400, %r52;
	mad.lo.s32 	%r54, %r49, 40, %r53;
	shl.b32 	%r55, %r51, 2;
	add.s32 	%r6, %r54, %r55;
	cvt.u32.u16	%r56, %rs1;
	mul.wide.u32 	%rd4, %r56, 8;
	add.s64 	%rd5, %rd2, %rd4;
	ld.global.u64 	%rd6, [%rd5+968];
	shl.b32 	%r5, %r2, 2;
	suld.b.3d.v4.b8.trap {%rs2, %rs3, %rs4, %rs5}, [%rd6, {%r5, %r3, %r4, %r4}];
	st.shared.v4.u8 	[%r6], {%rs2, %rs3, %rs4, %rs5};
	setp.eq.s32	%p7, %r47, 1;
	@%p7 bra 	BB22_6;
	bra.uni 	BB22_4;

BB22_6:
	ld.global.u64 	%rd14, [%rd5+968];
	add.s32 	%r71, %r2, 1073741823;
	shl.b32 	%r72, %r71, 2;
	suld.b.3d.v4.b8.trap {%rs10, %rs11, %rs12, %rs13}, [%rd14, {%r72, %r3, %r4, %r4}];
	mad.lo.s32 	%r78, %r49, 40, %r52;
	add.s32 	%r80, %r78, %r55;
	st.shared.v4.u8 	[%r80], {%rs10, %rs11, %rs12, %rs13};
	bra.uni 	BB22_7;

BB22_4:
	setp.ne.s32	%p8, %r47, 8;
	@%p8 bra 	BB22_7;

	ld.global.u64 	%rd10, [%rd5+968];
	add.s32 	%r60, %r2, 1;
	shl.b32 	%r61, %r60, 2;
	suld.b.3d.v4.b8.trap {%rs6, %rs7, %rs8, %rs9}, [%rd10, {%r61, %r3, %r4, %r4}];
	mad.lo.s32 	%r67, %r49, 40, %r52;
	add.s32 	%r69, %r67, %r55;
	st.shared.v4.u8 	[%r69+3600], {%rs6, %rs7, %rs8, %rs9};

BB22_7:
	setp.eq.s32	%p9, %r49, 1;
	add.s32 	%r7, %r53, %r55;
	@%p9 bra 	BB22_10;
	bra.uni 	BB22_8;

BB22_10:
	ld.global.u64 	%rd22, [%rd5+968];
	add.s32 	%r95, %r3, -1;
	suld.b.3d.v4.b8.trap {%rs18, %rs19, %rs20, %rs21}, [%rd22, {%r5, %r95, %r4, %r4}];
	st.shared.v4.u8 	[%r7], {%rs18, %rs19, %rs20, %rs21};
	bra.uni 	BB22_11;

BB22_8:
	setp.ne.s32	%p10, %r49, 8;
	@%p10 bra 	BB22_11;

	ld.global.u64 	%rd18, [%rd5+968];
	add.s32 	%r93, %r3, 1;
	suld.b.3d.v4.b8.trap {%rs14, %rs15, %rs16, %rs17}, [%rd18, {%r5, %r93, %r4, %r4}];
	st.shared.v4.u8 	[%r7+360], {%rs14, %rs15, %rs16, %rs17};

BB22_11:
	setp.eq.s32	%p11, %r51, 1;
	@%p11 bra 	BB22_14;
	bra.uni 	BB22_12;

BB22_14:
	ld.global.u64 	%rd30, [%rd5+968];
	add.s32 	%r109, %r4, -1;
	suld.b.3d.v4.b8.trap {%rs26, %rs27, %rs28, %rs29}, [%rd30, {%r5, %r3, %r109, %r109}];
	st.shared.v4.u8 	[%r54], {%rs26, %rs27, %rs28, %rs29};
	bra.uni 	BB22_15;

BB22_12:
	setp.ne.s32	%p12, %r51, 8;
	@%p12 bra 	BB22_15;

	ld.global.u64 	%rd26, [%rd5+968];
	add.s32 	%r107, %r4, 1;
	suld.b.3d.v4.b8.trap {%rs22, %rs23, %rs24, %rs25}, [%rd26, {%r5, %r3, %r107, %r107}];
	st.shared.v4.u8 	[%r54+36], {%rs22, %rs23, %rs24, %rs25};

BB22_15:
	bar.sync 	0;
	ld.shared.v4.u8 	{%rs30, %rs31, %rs32, %rs33}, [%r6];
	cvt.u32.u16	%r110, %rs32;
	cvt.u32.u16	%r111, %rs31;
	cvt.u32.u16	%r112, %rs30;
	cvt.rzi.s32.f32	%r113, %f1;
	mul.lo.s32 	%r114, %r112, %r113;
	mul.lo.s32 	%r115, %r111, %r113;
	mul.lo.s32 	%r116, %r110, %r113;
	ld.shared.v4.u8 	{%rs34, %rs35, %rs36, %rs37}, [%r6+-400];
	cvt.u32.u16	%r117, %rs34;
	cvt.u32.u16	%r118, %rs35;
	cvt.u32.u16	%r119, %rs36;
	ld.shared.v4.u8 	{%rs38, %rs39, %rs40, %rs41}, [%r6+400];
	cvt.u32.u16	%r120, %rs38;
	cvt.u32.u16	%r121, %rs39;
	cvt.u32.u16	%r122, %rs40;
	ld.shared.v4.u8 	{%rs42, %rs43, %rs44, %rs45}, [%r6+-40];
	cvt.u32.u16	%r123, %rs42;
	cvt.u32.u16	%r124, %rs43;
	cvt.u32.u16	%r125, %rs44;
	ld.shared.v4.u8 	{%rs46, %rs47, %rs48, %rs49}, [%r6+40];
	cvt.u32.u16	%r126, %rs46;
	cvt.u32.u16	%r127, %rs47;
	cvt.u32.u16	%r128, %rs48;
	ld.shared.v4.u8 	{%rs50, %rs51, %rs52, %rs53}, [%r6+-4];
	cvt.u32.u16	%r129, %rs52;
	cvt.u32.u16	%r130, %rs51;
	cvt.u32.u16	%r131, %rs50;
	ld.shared.v4.u8 	{%rs54, %rs55, %rs56, %rs57}, [%r6+4];
	cvt.u32.u16	%r132, %rs56;
	cvt.u32.u16	%r133, %rs55;
	cvt.u32.u16	%r134, %rs54;
	add.s32 	%r135, %r120, %r117;
	add.s32 	%r136, %r135, %r123;
	add.s32 	%r137, %r136, %r126;
	add.s32 	%r138, %r137, %r131;
	add.s32 	%r139, %r138, %r134;
	cvt.rzi.s32.f32	%r140, %f2;
	mad.lo.s32 	%r158, %r139, %r140, %r114;
	add.s32 	%r141, %r121, %r118;
	add.s32 	%r142, %r141, %r124;
	add.s32 	%r143, %r142, %r127;
	add.s32 	%r144, %r143, %r130;
	add.s32 	%r145, %r144, %r133;
	mad.lo.s32 	%r157, %r145, %r140, %r115;
	add.s32 	%r146, %r122, %r119;
	add.s32 	%r147, %r146, %r125;
	add.s32 	%r148, %r147, %r128;
	add.s32 	%r149, %r148, %r129;
	add.s32 	%r150, %r149, %r132;
	mad.lo.s32 	%r156, %r150, %r140, %r116;
	max.s32 	%r151, %r157, %r156;
	max.s32 	%r13, %r158, %r151;
	setp.lt.s32	%p13, %r13, 256;
	@%p13 bra 	BB22_17;

	mul.lo.s32 	%r152, %r158, 255;
	div.s32 	%r158, %r152, %r13;
	mul.lo.s32 	%r153, %r157, 255;
	div.s32 	%r157, %r153, %r13;
	mul.lo.s32 	%r154, %r156, 255;
	div.s32 	%r156, %r154, %r13;

BB22_17:
	ld.global.u64 	%rd34, [%rd5+968];
	cvt.u16.u32	%rs58, %r158;
	and.b16  	%rs59, %rs58, 255;
	cvt.u16.u32	%rs60, %r157;
	and.b16  	%rs61, %rs60, 255;
	cvt.u16.u32	%rs62, %r156;
	and.b16  	%rs63, %rs62, 255;
	mov.u16 	%rs64, 1;
	sust.b.3d.v4.b8.trap 	[%rd34, {%r5, %r3, %r4, %r4}], {%rs59, %rs61, %rs63, %rs64};

BB22_18:
	ret;
}

	// .globl	gvdbOpExpandC
.visible .entry gvdbOpExpandC(
	.param .u64 gvdbOpExpandC_param_0,
	.param .align 4 .b8 gvdbOpExpandC_param_1[12],
	.param .u8 gvdbOpExpandC_param_2,
	.param .f32 gvdbOpExpandC_param_3,
	.param .f32 gvdbOpExpandC_param_4,
	.param .f32 gvdbOpExpandC_param_5
)
{
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<20>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<14>;
	// demoted variable
	.shared .align 1 .b8 _ZZ13gvdbOpExpandCE12sharedVoxels[1000];

	ld.param.u64 	%rd3, [gvdbOpExpandC_param_0];
	ld.param.u32 	%r13, [gvdbOpExpandC_param_1+8];
	ld.param.u32 	%r12, [gvdbOpExpandC_param_1+4];
	ld.param.u32 	%r11, [gvdbOpExpandC_param_1];
	ld.param.f32 	%f1, [gvdbOpExpandC_param_3];
	ld.param.f32 	%f2, [gvdbOpExpandC_param_4];
	ld.param.u8 	%rs1, [gvdbOpExpandC_param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	ld.global.v2.u32 	{%r14, %r15}, [%rd1+632];
	mov.u32 	%r18, %tid.x;
	add.s32 	%r1, %r18, %r14;
	mov.u32 	%r19, %tid.y;
	add.s32 	%r2, %r19, %r14;
	mov.u32 	%r20, %tid.z;
	add.s32 	%r3, %r20, %r14;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %ntid.y;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r25, %ntid.z;
	mov.u32 	%r26, %ctaid.z;
	mad.lo.s32 	%r27, %r21, %r22, %r18;
	mad.lo.s32 	%r28, %r23, %r24, %r19;
	mad.lo.s32 	%r29, %r25, %r26, %r20;
	shl.b32 	%r30, %r14, 1;
	sub.s32 	%r31, %r15, %r30;
	div.u32 	%r32, %r27, %r31;
	div.u32 	%r33, %r28, %r31;
	div.u32 	%r34, %r29, %r31;
	add.s32 	%r35, %r27, %r14;
	mad.lo.s32 	%r4, %r30, %r32, %r35;
	add.s32 	%r36, %r28, %r14;
	mad.lo.s32 	%r5, %r30, %r33, %r36;
	add.s32 	%r37, %r29, %r14;
	mad.lo.s32 	%r6, %r30, %r34, %r37;
	mov.pred 	%p27, -1;
	setp.ge.u32	%p4, %r4, %r11;
	@%p4 bra 	BB23_2;

	setp.ge.u32	%p27, %r5, %r12;

BB23_2:
	setp.ge.u32	%p5, %r6, %r13;
	or.pred  	%p6, %p27, %p5;
	@%p6 bra 	BB23_17;

	cvt.u32.u16	%r38, %rs1;
	mul.wide.u32 	%rd4, %r38, 8;
	add.s64 	%rd5, %rd1, %rd4;
	add.s64 	%rd2, %rd5, 968;
	ld.global.u64 	%rd6, [%rd5+968];
	suld.b.3d.b8.trap {%rs2}, [%rd6, {%r4, %r5, %r6, %r6}];
	mov.u32 	%r39, _ZZ13gvdbOpExpandCE12sharedVoxels;
	mad.lo.s32 	%r40, %r1, 100, %r39;
	mul.lo.s32 	%r41, %r2, 10;
	add.s32 	%r42, %r40, %r41;
	add.s32 	%r7, %r42, %r3;
	st.shared.u8 	[%r7], %rs2;
	add.s32 	%r43, %r39, %r41;
	add.s32 	%r8, %r43, %r3;
	setp.eq.s32	%p7, %r1, 1;
	@%p7 bra 	BB23_6;
	bra.uni 	BB23_4;

BB23_6:
	ld.global.u64 	%rd8, [%rd2];
	add.s32 	%r45, %r4, -1;
	suld.b.3d.b8.trap {%rs4}, [%rd8, {%r45, %r5, %r6, %r6}];
	st.shared.u8 	[%r8], %rs4;
	bra.uni 	BB23_7;

BB23_4:
	setp.ne.s32	%p8, %r1, 8;
	@%p8 bra 	BB23_7;

	ld.global.u64 	%rd7, [%rd2];
	add.s32 	%r44, %r4, 1;
	suld.b.3d.b8.trap {%rs3}, [%rd7, {%r44, %r5, %r6, %r6}];
	st.shared.u8 	[%r8+900], %rs3;

BB23_7:
	setp.eq.s32	%p9, %r2, 1;
	add.s32 	%r9, %r40, %r3;
	@%p9 bra 	BB23_10;
	bra.uni 	BB23_8;

BB23_10:
	ld.global.u64 	%rd10, [%rd2];
	add.s32 	%r49, %r5, -1;
	suld.b.3d.b8.trap {%rs6}, [%rd10, {%r4, %r49, %r6, %r6}];
	st.shared.u8 	[%r9], %rs6;
	bra.uni 	BB23_11;

BB23_8:
	setp.ne.s32	%p10, %r2, 8;
	@%p10 bra 	BB23_11;

	ld.global.u64 	%rd9, [%rd2];
	add.s32 	%r48, %r5, 1;
	suld.b.3d.b8.trap {%rs5}, [%rd9, {%r4, %r48, %r6, %r6}];
	st.shared.u8 	[%r9+90], %rs5;

BB23_11:
	setp.eq.s32	%p11, %r3, 1;
	mad.lo.s32 	%r10, %r2, 10, %r40;
	@%p11 bra 	BB23_14;
	bra.uni 	BB23_12;

BB23_14:
	ld.global.u64 	%rd12, [%rd2];
	add.s32 	%r53, %r6, -1;
	suld.b.3d.b8.trap {%rs8}, [%rd12, {%r4, %r5, %r53, %r53}];
	st.shared.u8 	[%r10], %rs8;
	bra.uni 	BB23_15;

BB23_12:
	setp.ne.s32	%p12, %r3, 8;
	@%p12 bra 	BB23_15;

	ld.global.u64 	%rd11, [%rd2];
	add.s32 	%r52, %r6, 1;
	suld.b.3d.b8.trap {%rs7}, [%rd11, {%r4, %r5, %r52, %r52}];
	st.shared.u8 	[%r10+9], %rs7;

BB23_15:
	bar.sync 	0;
	cvt.rzi.u32.f32	%r54, %f1;
	cvt.u16.u32	%rs9, %r54;
	and.b16  	%rs10, %rs9, 255;
	ld.shared.u8 	%rs11, [%r7+-100];
	setp.eq.s16	%p13, %rs11, %rs10;
	ld.shared.u8 	%rs12, [%r7+10];
	setp.eq.s16	%p14, %rs12, %rs10;
	ld.shared.u8 	%rs13, [%r7+-10];
	setp.eq.s16	%p15, %rs13, %rs10;
	or.pred  	%p16, %p14, %p15;
	ld.shared.u8 	%rs14, [%r7+-1];
	setp.eq.s16	%p17, %rs14, %rs10;
	or.pred  	%p18, %p16, %p17;
	ld.shared.u8 	%rs15, [%r7+1];
	setp.eq.s16	%p19, %rs15, %rs10;
	ld.shared.u8 	%rs16, [%r7];
	setp.ne.s16	%p20, %rs16, 0;
	ld.shared.u8 	%rs17, [%r7+100];
	setp.eq.s16	%p21, %rs17, %rs10;
	or.pred  	%p22, %p13, %p21;
	or.pred  	%p23, %p18, %p19;
	or.pred  	%p24, %p22, %p23;
	not.pred 	%p25, %p24;
	or.pred  	%p26, %p20, %p25;
	@%p26 bra 	BB23_17;

	cvt.rzi.u32.f32	%r55, %f2;
	cvt.u16.u32	%rs18, %r55;
	ld.global.u64 	%rd13, [%rd2];
	and.b16  	%rs19, %rs18, 255;
	sust.b.3d.b8.trap 	[%rd13, {%r4, %r5, %r6, %r6}], {%rs19};

BB23_17:
	ret;
}

	// .globl	gvdbOpNoise
.visible .entry gvdbOpNoise(
	.param .u64 gvdbOpNoise_param_0,
	.param .align 4 .b8 gvdbOpNoise_param_1[12],
	.param .u8 gvdbOpNoise_param_2,
	.param .f32 gvdbOpNoise_param_3,
	.param .f32 gvdbOpNoise_param_4,
	.param .f32 gvdbOpNoise_param_5
)
{
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<95>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<14>;
	// demoted variable
	.shared .align 4 .b8 _ZZ11gvdbOpNoiseE12sharedVoxels[4000];

	ld.param.u64 	%rd3, [gvdbOpNoise_param_0];
	ld.param.u32 	%r14, [gvdbOpNoise_param_1+8];
	ld.param.u32 	%r13, [gvdbOpNoise_param_1+4];
	ld.param.u32 	%r12, [gvdbOpNoise_param_1];
	ld.param.f32 	%f4, [gvdbOpNoise_param_3];
	ld.param.u8 	%rs1, [gvdbOpNoise_param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	ld.global.v2.u32 	{%r15, %r16}, [%rd1+632];
	mov.u32 	%r19, %tid.x;
	add.s32 	%r1, %r19, %r15;
	mov.u32 	%r20, %tid.y;
	add.s32 	%r2, %r20, %r15;
	mov.u32 	%r21, %tid.z;
	add.s32 	%r3, %r21, %r15;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.z;
	mov.u32 	%r27, %ctaid.z;
	mad.lo.s32 	%r28, %r22, %r23, %r19;
	mad.lo.s32 	%r29, %r24, %r25, %r20;
	mad.lo.s32 	%r30, %r26, %r27, %r21;
	shl.b32 	%r31, %r15, 1;
	sub.s32 	%r32, %r16, %r31;
	div.u32 	%r33, %r28, %r32;
	div.u32 	%r34, %r29, %r32;
	div.u32 	%r35, %r30, %r32;
	add.s32 	%r36, %r28, %r15;
	mad.lo.s32 	%r4, %r31, %r33, %r36;
	add.s32 	%r37, %r29, %r15;
	mad.lo.s32 	%r5, %r31, %r34, %r37;
	add.s32 	%r38, %r30, %r15;
	mad.lo.s32 	%r6, %r31, %r35, %r38;
	mov.pred 	%p14, -1;
	setp.ge.u32	%p4, %r4, %r12;
	@%p4 bra 	BB24_2;

	setp.ge.u32	%p14, %r5, %r13;

BB24_2:
	setp.ge.u32	%p5, %r6, %r14;
	or.pred  	%p6, %p14, %p5;
	@%p6 bra 	BB24_18;

	cvt.u32.u16	%r39, %rs1;
	mul.wide.u32 	%rd4, %r39, 8;
	add.s64 	%rd5, %rd1, %rd4;
	add.s64 	%rd2, %rd5, 968;
	ld.global.u64 	%rd6, [%rd5+968];
	shl.b32 	%r7, %r4, 2;
	suld.b.3d.b32.trap {%r40}, [%rd6, {%r7, %r5, %r6, %r6}];
	mov.u32 	%r41, _ZZ11gvdbOpNoiseE12sharedVoxels;
	mad.lo.s32 	%r42, %r1, 400, %r41;
	mul.lo.s32 	%r43, %r2, 40;
	add.s32 	%r44, %r42, %r43;
	shl.b32 	%r45, %r3, 2;
	add.s32 	%r8, %r44, %r45;
	st.shared.u32 	[%r8], %r40;
	add.s32 	%r46, %r41, %r43;
	add.s32 	%r9, %r46, %r45;
	setp.eq.s32	%p7, %r1, 1;
	@%p7 bra 	BB24_6;
	bra.uni 	BB24_4;

BB24_6:
	ld.global.u64 	%rd8, [%rd2];
	add.s32 	%r50, %r4, 1073741823;
	shl.b32 	%r51, %r50, 2;
	suld.b.3d.b32.trap {%r52}, [%rd8, {%r51, %r5, %r6, %r6}];
	st.shared.u32 	[%r9], %r52;
	bra.uni 	BB24_7;

BB24_4:
	setp.ne.s32	%p8, %r1, 8;
	@%p8 bra 	BB24_7;

	ld.global.u64 	%rd7, [%rd2];
	add.s32 	%r47, %r4, 1;
	shl.b32 	%r48, %r47, 2;
	suld.b.3d.b32.trap {%r49}, [%rd7, {%r48, %r5, %r6, %r6}];
	st.shared.u32 	[%r9+3600], %r49;

BB24_7:
	setp.eq.s32	%p9, %r2, 1;
	add.s32 	%r10, %r42, %r45;
	@%p9 bra 	BB24_10;
	bra.uni 	BB24_8;

BB24_10:
	ld.global.u64 	%rd10, [%rd2];
	add.s32 	%r58, %r5, -1;
	suld.b.3d.b32.trap {%r59}, [%rd10, {%r7, %r58, %r6, %r6}];
	st.shared.u32 	[%r10], %r59;
	bra.uni 	BB24_11;

BB24_8:
	setp.ne.s32	%p10, %r2, 8;
	@%p10 bra 	BB24_11;

	ld.global.u64 	%rd9, [%rd2];
	add.s32 	%r56, %r5, 1;
	suld.b.3d.b32.trap {%r57}, [%rd9, {%r7, %r56, %r6, %r6}];
	st.shared.u32 	[%r10+360], %r57;

BB24_11:
	setp.eq.s32	%p11, %r3, 1;
	mad.lo.s32 	%r11, %r2, 40, %r42;
	@%p11 bra 	BB24_14;
	bra.uni 	BB24_12;

BB24_14:
	ld.global.u64 	%rd12, [%rd2];
	add.s32 	%r64, %r6, -1;
	suld.b.3d.b32.trap {%r65}, [%rd12, {%r7, %r5, %r64, %r64}];
	st.shared.u32 	[%r11], %r65;
	bra.uni 	BB24_15;

BB24_12:
	setp.ne.s32	%p12, %r3, 8;
	@%p12 bra 	BB24_15;

	ld.global.u64 	%rd11, [%rd2];
	add.s32 	%r62, %r6, 1;
	suld.b.3d.b32.trap {%r63}, [%rd11, {%r7, %r5, %r62, %r62}];
	st.shared.u32 	[%r11+36], %r63;

BB24_15:
	bar.sync 	0;
	ld.shared.f32 	%f10, [%r8];
	cvt.f64.f32	%fd1, %f10;
	setp.leu.f64	%p13, %fd1, 0d3F847AE147AE147B;
	@%p13 bra 	BB24_17;

	cvt.rn.f32.u32	%f5, %r4;
	mov.b32 	 %r66, %f5;
	cvt.rn.f32.u32	%f6, %r5;
	mov.b32 	 %r67, %f6;
	cvt.rn.f32.u32	%f7, %r6;
	mov.b32 	 %r68, %f7;
	mul.lo.s32 	%r69, %r67, 1025;
	shr.u32 	%r70, %r69, 6;
	xor.b32  	%r71, %r70, %r69;
	mul.lo.s32 	%r72, %r71, 9;
	shr.u32 	%r73, %r72, 11;
	xor.b32  	%r74, %r73, %r72;
	mul.lo.s32 	%r75, %r74, 32769;
	xor.b32  	%r76, %r75, %r66;
	mul.lo.s32 	%r77, %r68, 1025;
	shr.u32 	%r78, %r77, 6;
	xor.b32  	%r79, %r78, %r77;
	mul.lo.s32 	%r80, %r79, 9;
	shr.u32 	%r81, %r80, 11;
	xor.b32  	%r82, %r81, %r80;
	mul.lo.s32 	%r83, %r82, 32769;
	xor.b32  	%r84, %r76, %r83;
	mul.lo.s32 	%r85, %r84, 1025;
	shr.u32 	%r86, %r85, 6;
	xor.b32  	%r87, %r86, %r85;
	mul.lo.s32 	%r88, %r87, 9;
	shr.u32 	%r89, %r88, 11;
	xor.b32  	%r90, %r89, %r88;
	mul.lo.s32 	%r91, %r90, 32769;
	and.b32  	%r92, %r91, 8388607;
	or.b32  	%r93, %r92, 1065353216;
	mov.b32 	 %f8, %r93;
	add.f32 	%f9, %f8, 0fBF800000;
	fma.rn.f32 	%f10, %f9, %f4, %f10;

BB24_17:
	ld.global.u64 	%rd13, [%rd2];
	mov.b32 	 %r94, %f10;
	sust.b.3d.b32.trap 	[%rd13, {%r7, %r5, %r6, %r6}], {%r94};

BB24_18:
	ret;
}

	// .globl	gvdbInsertPoints
.visible .entry gvdbInsertPoints(
	.param .u64 gvdbInsertPoints_param_0,
	.param .u32 gvdbInsertPoints_param_1,
	.param .u64 gvdbInsertPoints_param_2,
	.param .u32 gvdbInsertPoints_param_3,
	.param .u32 gvdbInsertPoints_param_4,
	.param .u64 gvdbInsertPoints_param_5,
	.param .u64 gvdbInsertPoints_param_6,
	.param .u64 gvdbInsertPoints_param_7,
	.param .align 4 .b8 gvdbInsertPoints_param_8[12]
)
{
	.reg .pred 	%p<24>;
	.reg .f32 	%f<30>;
	.reg .b32 	%r<67>;
	.reg .b64 	%rd<82>;


	ld.param.u64 	%rd16, [gvdbInsertPoints_param_0];
	ld.param.u32 	%r24, [gvdbInsertPoints_param_1];
	ld.param.u64 	%rd17, [gvdbInsertPoints_param_2];
	ld.param.u32 	%r22, [gvdbInsertPoints_param_3];
	ld.param.u32 	%r23, [gvdbInsertPoints_param_4];
	ld.param.u64 	%rd18, [gvdbInsertPoints_param_5];
	ld.param.u64 	%rd19, [gvdbInsertPoints_param_6];
	ld.param.u64 	%rd20, [gvdbInsertPoints_param_7];
	ld.param.f32 	%f13, [gvdbInsertPoints_param_8+8];
	ld.param.f32 	%f12, [gvdbInsertPoints_param_8+4];
	ld.param.f32 	%f11, [gvdbInsertPoints_param_8];
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %tid.x;
	mad.lo.s32 	%r1, %r25, %r26, %r27;
	setp.ge.u32	%p1, %r1, %r24;
	@%p1 bra 	BB25_17;

	cvta.to.global.u64 	%rd21, %rd17;
	mul.lo.s32 	%r28, %r1, %r23;
	cvt.u64.u32	%rd22, %r28;
	cvt.s64.s32	%rd23, %r22;
	add.s64 	%rd24, %rd22, %rd23;
	add.s64 	%rd25, %rd21, %rd24;
	ld.global.f32 	%f1, [%rd25];
	ld.global.f32 	%f2, [%rd25+4];
	ld.global.f32 	%f4, [%rd25+8];
	ld.const.f32 	%f14, [NOHIT];
	setp.eq.f32	%p2, %f4, %f14;
	cvta.to.global.u64 	%rd26, %rd18;
	mul.wide.u32 	%rd27, %r1, 4;
	add.s64 	%rd1, %rd26, %rd27;
	@%p2 bra 	BB25_16;
	bra.uni 	BB25_2;

BB25_16:
	mov.u32 	%r60, -1;
	st.global.u32 	[%rd1], %r60;
	bra.uni 	BB25_17;

BB25_2:
	cvta.to.global.u64 	%rd29, %rd16;
	add.f32 	%f5, %f11, %f1;
	add.f32 	%f6, %f12, %f2;
	add.f32 	%f7, %f13, %f4;
	ld.global.u32 	%r64, [%rd29+672];
	mul.wide.s32 	%rd30, %r64, 8;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.u64 	%rd81, [%rd31+440];
	ld.u32 	%r62, [%rd81+4];
	ld.u32 	%r63, [%rd81+8];
	ld.u32 	%r61, [%rd81+12];
	setp.lt.s32	%p3, %r64, 1;
	setp.eq.s64	%p4, %rd81, 0;
	mov.u64 	%rd80, 4294967295;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB25_13;

BB25_3:
	cvt.s64.s32	%rd5, %r64;
	mul.wide.s32 	%rd35, %r64, 12;
	add.s64 	%rd36, %rd29, %rd35;
	add.s64 	%rd6, %rd36, 200;
	ld.global.u32 	%r29, [%rd36+200];
	ld.global.u32 	%r30, [%rd36+204];
	ld.global.u32 	%r31, [%rd36+208];
	cvt.rn.f32.s32	%f15, %r29;
	cvt.rn.f32.s32	%f16, %r30;
	cvt.rn.f32.s32	%f17, %r31;
	cvt.rn.f32.s32	%f8, %r62;
	add.f32 	%f18, %f8, %f15;
	cvt.rn.f32.s32	%f9, %r63;
	add.f32 	%f19, %f9, %f16;
	cvt.rn.f32.s32	%f10, %r61;
	add.f32 	%f20, %f10, %f17;
	setp.lt.f32	%p6, %f5, %f8;
	setp.lt.f32	%p7, %f6, %f9;
	or.pred  	%p8, %p6, %p7;
	setp.lt.f32	%p9, %f7, %f10;
	or.pred  	%p10, %p8, %p9;
	setp.ge.f32	%p11, %f5, %f18;
	or.pred  	%p12, %p10, %p11;
	setp.ge.f32	%p13, %f6, %f19;
	or.pred  	%p14, %p12, %p13;
	setp.ge.f32	%p15, %f7, %f20;
	or.pred  	%p16, %p14, %p15;
	mov.u64 	%rd33, 0;
	@%p16 bra 	BB25_4;

	cvt.u32.u64	%r33, %rd5;
	ld.global.f32 	%f21, [%rd6+-120];
	ld.global.f32 	%f22, [%rd6+-116];
	ld.global.f32 	%f23, [%rd6+-112];
	sub.f32 	%f24, %f5, %f8;
	div.rn.f32 	%f25, %f24, %f21;
	sub.f32 	%f26, %f6, %f9;
	div.rn.f32 	%f27, %f26, %f22;
	sub.f32 	%f28, %f7, %f10;
	div.rn.f32 	%f29, %f28, %f23;
	cvt.rzi.s32.f32	%r34, %f25;
	cvt.rzi.s32.f32	%r35, %f27;
	cvt.rzi.s32.f32	%r36, %f29;
	shl.b64 	%rd38, %rd5, 2;
	add.s64 	%rd7, %rd29, %rd38;
	ld.global.u32 	%r37, [%rd7];
	shl.b32 	%r38, %r36, %r37;
	add.s32 	%r39, %r38, %r35;
	shl.b32 	%r40, %r39, %r37;
	add.s32 	%r13, %r40, %r34;
	add.s32 	%r64, %r33, -1;
	mov.u32 	%r65, -1;
	ld.u64 	%rd8, [%rd81+48];
	setp.eq.s64	%p17, %rd8, 4294967295;
	shr.u64 	%rd39, %rd8, 5;
	and.b64  	%rd40, %rd39, 2040;
	add.s64 	%rd41, %rd29, %rd40;
	add.s64 	%rd9, %rd41, 520;
	shr.u64 	%rd42, %rd8, 6;
	and.b64  	%rd43, %rd42, 1020;
	add.s64 	%rd44, %rd29, %rd43;
	add.s64 	%rd10, %rd44, 400;
	@%p17 bra 	BB25_7;

	shr.u64 	%rd45, %rd8, 16;
	cvt.u32.u64	%r41, %rd45;
	ld.global.u32 	%r42, [%rd10];
	mul.lo.s32 	%r43, %r42, %r41;
	cvt.s64.s32	%rd46, %r43;
	ld.global.u64 	%rd47, [%rd9];
	add.s64 	%rd48, %rd47, %rd46;
	mul.wide.s32 	%rd49, %r13, 8;
	add.s64 	%rd50, %rd48, %rd49;
	ld.u64 	%rd51, [%rd50];
	shr.u64 	%rd52, %rd51, 16;
	cvt.u32.u64	%r65, %rd52;

BB25_7:
	setp.eq.s32	%p18, %r65, -1;
	@%p18 bra 	BB25_8;

	mov.u32 	%r66, -1;
	@%p17 bra 	BB25_11;

	shr.u64 	%rd55, %rd8, 16;
	cvt.u32.u64	%r45, %rd55;
	ld.global.u32 	%r46, [%rd10];
	mul.lo.s32 	%r47, %r46, %r45;
	cvt.s64.s32	%rd56, %r47;
	ld.global.u64 	%rd57, [%rd9];
	add.s64 	%rd58, %rd57, %rd56;
	mul.wide.s32 	%rd59, %r13, 8;
	add.s64 	%rd60, %rd58, %rd59;
	ld.u64 	%rd61, [%rd60];
	shr.u64 	%rd62, %rd61, 16;
	cvt.u32.u64	%r66, %rd62;

BB25_11:
	mul.wide.s32 	%rd64, %r64, 8;
	add.s64 	%rd65, %rd29, %rd64;
	ld.global.u32 	%r48, [%rd7+356];
	mul.lo.s32 	%r49, %r48, %r66;
	cvt.s64.s32	%rd66, %r49;
	ld.global.u64 	%rd67, [%rd65+440];
	add.s64 	%rd81, %rd67, %rd66;
	ld.u32 	%r62, [%rd81+4];
	ld.u32 	%r63, [%rd81+8];
	ld.u32 	%r61, [%rd81+12];
	setp.ne.s64	%p20, %rd81, 0;
	setp.gt.s32	%p21, %r64, 0;
	and.pred  	%p22, %p21, %p20;
	@%p22 bra 	BB25_3;

	cvt.s64.s32	%rd80, %r66;
	bra.uni 	BB25_13;

BB25_4:
	mov.u64 	%rd81, %rd33;
	bra.uni 	BB25_13;

BB25_8:
	mov.u64 	%rd81, %rd33;

BB25_13:
	setp.eq.s64	%p23, %rd81, 0;
	@%p23 bra 	BB25_15;

	bar.sync 	0;
	st.global.u32 	[%rd1], %rd80;
	cvta.to.global.u64 	%rd71, %rd20;
	shl.b64 	%rd72, %rd80, 2;
	add.s64 	%rd73, %rd71, %rd72;
	atom.global.add.u32 	%r54, [%rd73], 1;
	cvta.to.global.u64 	%rd74, %rd19;
	add.s64 	%rd75, %rd74, %rd27;
	st.global.u32 	[%rd75], %r54;
	bra.uni 	BB25_17;

BB25_15:
	mov.u32 	%r59, -1;
	st.global.u32 	[%rd1], %r59;

BB25_17:
	ret;
}

	// .globl	gvdbInsertSupportPoints
.visible .entry gvdbInsertSupportPoints(
	.param .u64 gvdbInsertSupportPoints_param_0,
	.param .u32 gvdbInsertSupportPoints_param_1,
	.param .f32 gvdbInsertSupportPoints_param_2,
	.param .u64 gvdbInsertSupportPoints_param_3,
	.param .u32 gvdbInsertSupportPoints_param_4,
	.param .u32 gvdbInsertSupportPoints_param_5,
	.param .u64 gvdbInsertSupportPoints_param_6,
	.param .u64 gvdbInsertSupportPoints_param_7,
	.param .u64 gvdbInsertSupportPoints_param_8,
	.param .u64 gvdbInsertSupportPoints_param_9,
	.param .u32 gvdbInsertSupportPoints_param_10,
	.param .u32 gvdbInsertSupportPoints_param_11,
	.param .align 4 .b8 gvdbInsertSupportPoints_param_12[12]
)
{
	.reg .pred 	%p<24>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<70>;
	.reg .b64 	%rd<88>;


	ld.param.u64 	%rd16, [gvdbInsertSupportPoints_param_0];
	ld.param.u32 	%r26, [gvdbInsertSupportPoints_param_1];
	ld.param.f32 	%f11, [gvdbInsertSupportPoints_param_2];
	ld.param.u64 	%rd17, [gvdbInsertSupportPoints_param_3];
	ld.param.u32 	%r22, [gvdbInsertSupportPoints_param_4];
	ld.param.u32 	%r23, [gvdbInsertSupportPoints_param_5];
	ld.param.u64 	%rd18, [gvdbInsertSupportPoints_param_6];
	ld.param.u64 	%rd19, [gvdbInsertSupportPoints_param_7];
	ld.param.u64 	%rd20, [gvdbInsertSupportPoints_param_8];
	ld.param.u64 	%rd21, [gvdbInsertSupportPoints_param_9];
	ld.param.u32 	%r24, [gvdbInsertSupportPoints_param_10];
	ld.param.u32 	%r25, [gvdbInsertSupportPoints_param_11];
	ld.param.f32 	%f14, [gvdbInsertSupportPoints_param_12+8];
	ld.param.f32 	%f13, [gvdbInsertSupportPoints_param_12+4];
	ld.param.f32 	%f12, [gvdbInsertSupportPoints_param_12];
	mov.u32 	%r27, %ntid.x;
	mov.u32 	%r28, %ctaid.x;
	mov.u32 	%r29, %tid.x;
	mad.lo.s32 	%r1, %r27, %r28, %r29;
	setp.ge.u32	%p1, %r1, %r26;
	@%p1 bra 	BB26_17;

	cvta.to.global.u64 	%rd22, %rd17;
	mul.lo.s32 	%r30, %r1, %r23;
	cvt.u64.u32	%rd23, %r30;
	cvt.s64.s32	%rd24, %r22;
	add.s64 	%rd25, %rd23, %rd24;
	add.s64 	%rd26, %rd22, %rd25;
	ld.global.f32 	%f1, [%rd26];
	ld.global.f32 	%f2, [%rd26+4];
	ld.global.f32 	%f4, [%rd26+8];
	ld.const.f32 	%f15, [NOHIT];
	setp.eq.f32	%p2, %f4, %f15;
	cvta.to.global.u64 	%rd27, %rd18;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd1, %rd27, %rd28;
	@%p2 bra 	BB26_16;
	bra.uni 	BB26_2;

BB26_16:
	mov.u32 	%r63, -1;
	st.global.u32 	[%rd1], %r63;
	bra.uni 	BB26_17;

BB26_2:
	cvta.to.global.u64 	%rd30, %rd16;
	cvta.to.global.u64 	%rd31, %rd21;
	cvt.s64.s32	%rd32, %r24;
	mul.lo.s32 	%r31, %r1, %r25;
	cvt.u64.u32	%rd33, %r31;
	add.s64 	%rd34, %rd33, %rd32;
	add.s64 	%rd35, %rd31, %rd34;
	ld.global.f32 	%f16, [%rd35];
	ld.global.f32 	%f17, [%rd35+4];
	ld.global.f32 	%f18, [%rd35+8];
	add.f32 	%f19, %f12, %f1;
	add.f32 	%f20, %f13, %f2;
	add.f32 	%f21, %f14, %f4;
	fma.rn.f32 	%f5, %f16, %f11, %f19;
	fma.rn.f32 	%f6, %f17, %f11, %f20;
	fma.rn.f32 	%f7, %f18, %f11, %f21;
	ld.global.u32 	%r67, [%rd30+672];
	mul.wide.s32 	%rd36, %r67, 8;
	add.s64 	%rd37, %rd30, %rd36;
	ld.global.u64 	%rd87, [%rd37+440];
	ld.u32 	%r65, [%rd87+4];
	ld.u32 	%r66, [%rd87+8];
	ld.u32 	%r64, [%rd87+12];
	setp.lt.s32	%p3, %r67, 1;
	setp.eq.s64	%p4, %rd87, 0;
	mov.u64 	%rd86, 4294967295;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB26_13;

BB26_3:
	cvt.s64.s32	%rd5, %r67;
	mul.wide.s32 	%rd41, %r67, 12;
	add.s64 	%rd42, %rd30, %rd41;
	add.s64 	%rd6, %rd42, 200;
	ld.global.u32 	%r32, [%rd42+200];
	ld.global.u32 	%r33, [%rd42+204];
	ld.global.u32 	%r34, [%rd42+208];
	cvt.rn.f32.s32	%f22, %r32;
	cvt.rn.f32.s32	%f23, %r33;
	cvt.rn.f32.s32	%f24, %r34;
	cvt.rn.f32.s32	%f8, %r65;
	add.f32 	%f25, %f8, %f22;
	cvt.rn.f32.s32	%f9, %r66;
	add.f32 	%f26, %f9, %f23;
	cvt.rn.f32.s32	%f10, %r64;
	add.f32 	%f27, %f10, %f24;
	setp.lt.f32	%p6, %f5, %f8;
	setp.lt.f32	%p7, %f6, %f9;
	or.pred  	%p8, %p6, %p7;
	setp.lt.f32	%p9, %f7, %f10;
	or.pred  	%p10, %p8, %p9;
	setp.ge.f32	%p11, %f5, %f25;
	or.pred  	%p12, %p10, %p11;
	setp.ge.f32	%p13, %f6, %f26;
	or.pred  	%p14, %p12, %p13;
	setp.ge.f32	%p15, %f7, %f27;
	or.pred  	%p16, %p14, %p15;
	mov.u64 	%rd39, 0;
	@%p16 bra 	BB26_4;

	cvt.u32.u64	%r36, %rd5;
	ld.global.f32 	%f28, [%rd6+-120];
	ld.global.f32 	%f29, [%rd6+-116];
	ld.global.f32 	%f30, [%rd6+-112];
	sub.f32 	%f31, %f5, %f8;
	div.rn.f32 	%f32, %f31, %f28;
	sub.f32 	%f33, %f6, %f9;
	div.rn.f32 	%f34, %f33, %f29;
	sub.f32 	%f35, %f7, %f10;
	div.rn.f32 	%f36, %f35, %f30;
	cvt.rzi.s32.f32	%r37, %f32;
	cvt.rzi.s32.f32	%r38, %f34;
	cvt.rzi.s32.f32	%r39, %f36;
	shl.b64 	%rd44, %rd5, 2;
	add.s64 	%rd7, %rd30, %rd44;
	ld.global.u32 	%r40, [%rd7];
	shl.b32 	%r41, %r39, %r40;
	add.s32 	%r42, %r41, %r38;
	shl.b32 	%r43, %r42, %r40;
	add.s32 	%r13, %r43, %r37;
	add.s32 	%r67, %r36, -1;
	mov.u32 	%r68, -1;
	ld.u64 	%rd8, [%rd87+48];
	setp.eq.s64	%p17, %rd8, 4294967295;
	shr.u64 	%rd45, %rd8, 5;
	and.b64  	%rd46, %rd45, 2040;
	add.s64 	%rd47, %rd30, %rd46;
	add.s64 	%rd9, %rd47, 520;
	shr.u64 	%rd48, %rd8, 6;
	and.b64  	%rd49, %rd48, 1020;
	add.s64 	%rd50, %rd30, %rd49;
	add.s64 	%rd10, %rd50, 400;
	@%p17 bra 	BB26_7;

	shr.u64 	%rd51, %rd8, 16;
	cvt.u32.u64	%r44, %rd51;
	ld.global.u32 	%r45, [%rd10];
	mul.lo.s32 	%r46, %r45, %r44;
	cvt.s64.s32	%rd52, %r46;
	ld.global.u64 	%rd53, [%rd9];
	add.s64 	%rd54, %rd53, %rd52;
	mul.wide.s32 	%rd55, %r13, 8;
	add.s64 	%rd56, %rd54, %rd55;
	ld.u64 	%rd57, [%rd56];
	shr.u64 	%rd58, %rd57, 16;
	cvt.u32.u64	%r68, %rd58;

BB26_7:
	setp.eq.s32	%p18, %r68, -1;
	@%p18 bra 	BB26_8;

	mov.u32 	%r69, -1;
	@%p17 bra 	BB26_11;

	shr.u64 	%rd61, %rd8, 16;
	cvt.u32.u64	%r48, %rd61;
	ld.global.u32 	%r49, [%rd10];
	mul.lo.s32 	%r50, %r49, %r48;
	cvt.s64.s32	%rd62, %r50;
	ld.global.u64 	%rd63, [%rd9];
	add.s64 	%rd64, %rd63, %rd62;
	mul.wide.s32 	%rd65, %r13, 8;
	add.s64 	%rd66, %rd64, %rd65;
	ld.u64 	%rd67, [%rd66];
	shr.u64 	%rd68, %rd67, 16;
	cvt.u32.u64	%r69, %rd68;

BB26_11:
	mul.wide.s32 	%rd70, %r67, 8;
	add.s64 	%rd71, %rd30, %rd70;
	ld.global.u32 	%r51, [%rd7+356];
	mul.lo.s32 	%r52, %r51, %r69;
	cvt.s64.s32	%rd72, %r52;
	ld.global.u64 	%rd73, [%rd71+440];
	add.s64 	%rd87, %rd73, %rd72;
	ld.u32 	%r65, [%rd87+4];
	ld.u32 	%r66, [%rd87+8];
	ld.u32 	%r64, [%rd87+12];
	setp.ne.s64	%p20, %rd87, 0;
	setp.gt.s32	%p21, %r67, 0;
	and.pred  	%p22, %p21, %p20;
	@%p22 bra 	BB26_3;

	cvt.s64.s32	%rd86, %r69;
	bra.uni 	BB26_13;

BB26_4:
	mov.u64 	%rd87, %rd39;
	bra.uni 	BB26_13;

BB26_8:
	mov.u64 	%rd87, %rd39;

BB26_13:
	setp.eq.s64	%p23, %rd87, 0;
	@%p23 bra 	BB26_15;

	bar.sync 	0;
	st.global.u32 	[%rd1], %rd86;
	cvta.to.global.u64 	%rd77, %rd20;
	shl.b64 	%rd78, %rd86, 2;
	add.s64 	%rd79, %rd77, %rd78;
	atom.global.add.u32 	%r57, [%rd79], 1;
	cvta.to.global.u64 	%rd80, %rd19;
	add.s64 	%rd81, %rd80, %rd28;
	st.global.u32 	[%rd81], %r57;
	bra.uni 	BB26_17;

BB26_15:
	mov.u32 	%r62, -1;
	st.global.u32 	[%rd1], %r62;

BB26_17:
	ret;
}

	// .globl	gvdbSortPoints
.visible .entry gvdbSortPoints(
	.param .u32 gvdbSortPoints_param_0,
	.param .u64 gvdbSortPoints_param_1,
	.param .u32 gvdbSortPoints_param_2,
	.param .u32 gvdbSortPoints_param_3,
	.param .u64 gvdbSortPoints_param_4,
	.param .u64 gvdbSortPoints_param_5,
	.param .u32 gvdbSortPoints_param_6,
	.param .u64 gvdbSortPoints_param_7,
	.param .u64 gvdbSortPoints_param_8,
	.param .u64 gvdbSortPoints_param_9,
	.param .align 4 .b8 gvdbSortPoints_param_10[12]
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;


	ld.param.u32 	%r6, [gvdbSortPoints_param_0];
	ld.param.u64 	%rd2, [gvdbSortPoints_param_1];
	ld.param.u32 	%r3, [gvdbSortPoints_param_2];
	ld.param.u32 	%r4, [gvdbSortPoints_param_3];
	ld.param.u64 	%rd3, [gvdbSortPoints_param_4];
	ld.param.u64 	%rd4, [gvdbSortPoints_param_5];
	ld.param.u32 	%r5, [gvdbSortPoints_param_6];
	ld.param.u64 	%rd5, [gvdbSortPoints_param_8];
	ld.param.u64 	%rd6, [gvdbSortPoints_param_9];
	ld.param.f32 	%f3, [gvdbSortPoints_param_10+8];
	ld.param.f32 	%f2, [gvdbSortPoints_param_10+4];
	ld.param.f32 	%f1, [gvdbSortPoints_param_10];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	setp.ge.u32	%p1, %r1, %r6;
	@%p1 bra 	BB27_3;

	cvta.to.global.u64 	%rd7, %rd3;
	cvt.u64.u32	%rd1, %r1;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r2, [%rd9];
	setp.gt.u32	%p2, %r2, %r5;
	@%p2 bra 	BB27_3;

	cvta.to.global.u64 	%rd10, %rd6;
	cvta.to.global.u64 	%rd11, %rd5;
	mul.wide.s32 	%rd12, %r2, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvta.to.global.u64 	%rd14, %rd4;
	shl.b64 	%rd15, %rd1, 2;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r10, [%rd16];
	ld.global.u32 	%r11, [%rd13];
	add.s32 	%r12, %r10, %r11;
	mul.lo.s32 	%r13, %r1, %r4;
	cvt.u64.u32	%rd17, %r13;
	cvt.s64.s32	%rd18, %r3;
	add.s64 	%rd19, %rd17, %rd18;
	cvta.to.global.u64 	%rd20, %rd2;
	add.s64 	%rd21, %rd20, %rd19;
	ld.global.f32 	%f4, [%rd21];
	ld.global.f32 	%f5, [%rd21+4];
	ld.global.f32 	%f6, [%rd21+8];
	add.f32 	%f7, %f1, %f4;
	add.f32 	%f8, %f2, %f5;
	add.f32 	%f9, %f3, %f6;
	mul.wide.s32 	%rd22, %r12, 12;
	add.s64 	%rd23, %rd10, %rd22;
	st.global.f32 	[%rd23], %f7;
	st.global.f32 	[%rd23+4], %f8;
	st.global.f32 	[%rd23+8], %f9;

BB27_3:
	ret;
}

	// .globl	gvdbSetFlagSubcell
.visible .entry gvdbSetFlagSubcell(
	.param .u64 gvdbSetFlagSubcell_param_0,
	.param .u32 gvdbSetFlagSubcell_param_1,
	.param .u64 gvdbSetFlagSubcell_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [gvdbSetFlagSubcell_param_0];
	ld.param.u32 	%r2, [gvdbSetFlagSubcell_param_1];
	ld.param.u64 	%rd2, [gvdbSetFlagSubcell_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB28_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	ld.global.u64 	%rd5, [%rd3+440];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.global.u32 	%r6, [%rd3+360];
	mul.lo.s32 	%r7, %r6, %r1;
	cvt.s64.s32	%rd7, %r7;
	add.s64 	%rd8, %rd7, %rd6;
	ld.global.u64 	%rd9, [%rd8+40];
	setp.ne.s64	%p2, %rd9, -1;
	selp.u32	%r8, 1, 0, %p2;
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd4, %rd10;
	st.global.u32 	[%rd11], %r8;

BB28_2:
	ret;
}

	// .globl	gvdbConvAndTransform
.visible .entry gvdbConvAndTransform(
	.param .u32 gvdbConvAndTransform_param_0,
	.param .u64 gvdbConvAndTransform_param_1,
	.param .u8 gvdbConvAndTransform_param_2,
	.param .u64 gvdbConvAndTransform_param_3,
	.param .u8 gvdbConvAndTransform_param_4,
	.param .align 4 .b8 gvdbConvAndTransform_param_5[12],
	.param .align 4 .b8 gvdbConvAndTransform_param_6[12],
	.param .align 4 .b8 gvdbConvAndTransform_param_7[12],
	.param .align 4 .b8 gvdbConvAndTransform_param_8[12]
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [gvdbConvAndTransform_param_0];
	ld.param.u64 	%rd3, [gvdbConvAndTransform_param_1];
	ld.param.u64 	%rd2, [gvdbConvAndTransform_param_3];
	ld.param.f32 	%f12, [gvdbConvAndTransform_param_5+8];
	ld.param.f32 	%f11, [gvdbConvAndTransform_param_5+4];
	ld.param.f32 	%f10, [gvdbConvAndTransform_param_5];
	ld.param.f32 	%f15, [gvdbConvAndTransform_param_6+8];
	ld.param.f32 	%f14, [gvdbConvAndTransform_param_6+4];
	ld.param.f32 	%f13, [gvdbConvAndTransform_param_6];
	ld.param.f32 	%f18, [gvdbConvAndTransform_param_7+8];
	ld.param.f32 	%f17, [gvdbConvAndTransform_param_7+4];
	ld.param.f32 	%f16, [gvdbConvAndTransform_param_7];
	ld.param.f32 	%f21, [gvdbConvAndTransform_param_8+8];
	ld.param.f32 	%f20, [gvdbConvAndTransform_param_8+4];
	ld.param.f32 	%f19, [gvdbConvAndTransform_param_8];
	ld.param.s8 	%rs1, [gvdbConvAndTransform_param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB29_6;

	cvt.s32.s16	%r6, %rs1;
	setp.eq.s32	%p2, %r6, 2;
	@%p2 bra 	BB29_4;
	bra.uni 	BB29_2;

BB29_4:
	mul.lo.s32 	%r8, %r1, 6;
	cvt.u64.u32	%rd6, %r8;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.u16 	%rs2, [%rd7];
	cvt.rn.f32.u16	%f29, %rs2;
	ld.global.u16 	%rs3, [%rd7+2];
	cvt.rn.f32.u16	%f30, %rs3;
	ld.global.u16 	%rs4, [%rd7+4];
	cvt.rn.f32.u16	%f31, %rs4;
	bra.uni 	BB29_5;

BB29_2:
	setp.ne.s32	%p3, %r6, 4;
	@%p3 bra 	BB29_5;

	mul.lo.s32 	%r7, %r1, 12;
	cvt.u64.u32	%rd4, %r7;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f32 	%f29, [%rd5];
	ld.global.f32 	%f30, [%rd5+4];
	ld.global.f32 	%f31, [%rd5+8];

BB29_5:
	fma.rn.f32 	%f23, %f13, %f29, %f10;
	fma.rn.f32 	%f24, %f14, %f30, %f11;
	fma.rn.f32 	%f25, %f15, %f31, %f12;
	fma.rn.f32 	%f26, %f19, %f23, %f16;
	fma.rn.f32 	%f27, %f20, %f24, %f17;
	fma.rn.f32 	%f28, %f21, %f25, %f18;
	mul.lo.s32 	%r9, %r1, 12;
	cvt.u64.u32	%rd8, %r9;
	cvta.to.global.u64 	%rd9, %rd2;
	add.s64 	%rd10, %rd9, %rd8;
	st.global.f32 	[%rd10], %f26;
	st.global.f32 	[%rd10+4], %f27;
	st.global.f32 	[%rd10+8], %f28;

BB29_6:
	ret;
}

	// .globl	gvdbScalePntPos
.visible .entry gvdbScalePntPos(
	.param .u32 gvdbScalePntPos_param_0,
	.param .u64 gvdbScalePntPos_param_1,
	.param .u32 gvdbScalePntPos_param_2,
	.param .u32 gvdbScalePntPos_param_3,
	.param .f32 gvdbScalePntPos_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<7>;


	ld.param.u32 	%r4, [gvdbScalePntPos_param_0];
	ld.param.u64 	%rd1, [gvdbScalePntPos_param_1];
	ld.param.u32 	%r2, [gvdbScalePntPos_param_2];
	ld.param.u32 	%r3, [gvdbScalePntPos_param_3];
	ld.param.f32 	%f1, [gvdbScalePntPos_param_4];
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	setp.ge.u32	%p1, %r1, %r4;
	@%p1 bra 	BB30_2;

	mul.lo.s32 	%r8, %r1, %r3;
	cvt.u64.u32	%rd2, %r8;
	cvt.s64.s32	%rd3, %r2;
	add.s64 	%rd4, %rd2, %rd3;
	cvta.to.global.u64 	%rd5, %rd1;
	add.s64 	%rd6, %rd5, %rd4;
	ld.global.f32 	%f2, [%rd6];
	mul.f32 	%f3, %f2, %f1;
	ld.global.f32 	%f4, [%rd6+4];
	ld.global.f32 	%f5, [%rd6+8];
	st.global.f32 	[%rd6], %f3;
	mul.f32 	%f6, %f4, %f1;
	st.global.f32 	[%rd6+4], %f6;
	mul.f32 	%f7, %f5, %f1;
	st.global.f32 	[%rd6+8], %f7;

BB30_2:
	ret;
}

	// .globl	gvdbInsertSubcell_fp16
.visible .entry gvdbInsertSubcell_fp16(
	.param .u64 gvdbInsertSubcell_fp16_param_0,
	.param .u32 gvdbInsertSubcell_fp16_param_1,
	.param .u32 gvdbInsertSubcell_fp16_param_2,
	.param .u32 gvdbInsertSubcell_fp16_param_3,
	.param .u64 gvdbInsertSubcell_fp16_param_4,
	.param .u64 gvdbInsertSubcell_fp16_param_5,
	.param .u64 gvdbInsertSubcell_fp16_param_6,
	.param .align 4 .b8 gvdbInsertSubcell_fp16_param_7[12],
	.param .align 4 .b8 gvdbInsertSubcell_fp16_param_8[12],
	.param .align 4 .b8 gvdbInsertSubcell_fp16_param_9[12],
	.param .align 4 .b8 gvdbInsertSubcell_fp16_param_10[12],
	.param .align 4 .b8 gvdbInsertSubcell_fp16_param_11[12],
	.param .align 4 .b8 gvdbInsertSubcell_fp16_param_12[12],
	.param .u32 gvdbInsertSubcell_fp16_param_13,
	.param .f32 gvdbInsertSubcell_fp16_param_14,
	.param .u64 gvdbInsertSubcell_fp16_param_15,
	.param .u32 gvdbInsertSubcell_fp16_param_16,
	.param .u32 gvdbInsertSubcell_fp16_param_17,
	.param .u64 gvdbInsertSubcell_fp16_param_18,
	.param .u64 gvdbInsertSubcell_fp16_param_19,
	.param .u32 gvdbInsertSubcell_fp16_param_20,
	.param .u32 gvdbInsertSubcell_fp16_param_21,
	.param .u64 gvdbInsertSubcell_fp16_param_22,
	.param .u64 gvdbInsertSubcell_fp16_param_23,
	.param .u32 gvdbInsertSubcell_fp16_param_24,
	.param .u32 gvdbInsertSubcell_fp16_param_25,
	.param .u64 gvdbInsertSubcell_fp16_param_26
)
{
	.reg .pred 	%p<40>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<63>;
	.reg .b32 	%r<177>;
	.reg .b64 	%rd<132>;


	ld.param.u64 	%rd33, [gvdbInsertSubcell_fp16_param_0];
	ld.param.u32 	%r42, [gvdbInsertSubcell_fp16_param_1];
	ld.param.u32 	%r43, [gvdbInsertSubcell_fp16_param_2];
	ld.param.u32 	%r51, [gvdbInsertSubcell_fp16_param_3];
	ld.param.u64 	%rd34, [gvdbInsertSubcell_fp16_param_4];
	ld.param.u64 	%rd35, [gvdbInsertSubcell_fp16_param_5];
	ld.param.u64 	%rd36, [gvdbInsertSubcell_fp16_param_6];
	ld.param.f32 	%f18, [gvdbInsertSubcell_fp16_param_7+8];
	ld.param.f32 	%f17, [gvdbInsertSubcell_fp16_param_7+4];
	ld.param.f32 	%f16, [gvdbInsertSubcell_fp16_param_7];
	ld.param.f32 	%f21, [gvdbInsertSubcell_fp16_param_8+8];
	ld.param.f32 	%f20, [gvdbInsertSubcell_fp16_param_8+4];
	ld.param.f32 	%f19, [gvdbInsertSubcell_fp16_param_8];
	ld.param.f32 	%f24, [gvdbInsertSubcell_fp16_param_9+8];
	ld.param.f32 	%f23, [gvdbInsertSubcell_fp16_param_9+4];
	ld.param.f32 	%f22, [gvdbInsertSubcell_fp16_param_9];
	ld.param.f32 	%f27, [gvdbInsertSubcell_fp16_param_10+8];
	ld.param.f32 	%f26, [gvdbInsertSubcell_fp16_param_10+4];
	ld.param.f32 	%f25, [gvdbInsertSubcell_fp16_param_10];
	ld.param.f32 	%f30, [gvdbInsertSubcell_fp16_param_12+8];
	ld.param.f32 	%f29, [gvdbInsertSubcell_fp16_param_12+4];
	ld.param.f32 	%f28, [gvdbInsertSubcell_fp16_param_12];
	ld.param.u32 	%r44, [gvdbInsertSubcell_fp16_param_13];
	ld.param.f32 	%f31, [gvdbInsertSubcell_fp16_param_14];
	ld.param.u64 	%rd29, [gvdbInsertSubcell_fp16_param_15];
	ld.param.u32 	%r45, [gvdbInsertSubcell_fp16_param_16];
	ld.param.u32 	%r46, [gvdbInsertSubcell_fp16_param_17];
	ld.param.u64 	%rd37, [gvdbInsertSubcell_fp16_param_18];
	ld.param.u64 	%rd30, [gvdbInsertSubcell_fp16_param_19];
	ld.param.u32 	%r47, [gvdbInsertSubcell_fp16_param_20];
	ld.param.u32 	%r48, [gvdbInsertSubcell_fp16_param_21];
	ld.param.u64 	%rd31, [gvdbInsertSubcell_fp16_param_22];
	ld.param.u64 	%rd32, [gvdbInsertSubcell_fp16_param_23];
	ld.param.u32 	%r49, [gvdbInsertSubcell_fp16_param_24];
	ld.param.u32 	%r50, [gvdbInsertSubcell_fp16_param_25];
	ld.param.u64 	%rd38, [gvdbInsertSubcell_fp16_param_26];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd37;
	cvta.to.global.u64 	%rd3, %rd35;
	cvta.to.global.u64 	%rd4, %rd34;
	cvta.to.global.u64 	%rd5, %rd36;
	cvta.to.global.u64 	%rd6, %rd33;
	mov.u32 	%r52, %ntid.x;
	mov.u32 	%r53, %ctaid.x;
	mov.u32 	%r54, %tid.x;
	mad.lo.s32 	%r1, %r52, %r53, %r54;
	setp.ge.u32	%p1, %r1, %r51;
	@%p1 bra 	BB31_38;

	cvta.to.global.u64 	%rd39, %rd29;
	mul.lo.s32 	%r55, %r1, %r46;
	cvt.u64.u32	%rd40, %r55;
	cvt.s64.s32	%rd41, %r45;
	add.s64 	%rd42, %rd40, %rd41;
	add.s64 	%rd43, %rd39, %rd42;
	ld.global.f32 	%f32, [%rd43];
	ld.global.f32 	%f33, [%rd43+4];
	ld.global.f32 	%f34, [%rd43+8];
	add.f32 	%f1, %f28, %f32;
	add.f32 	%f2, %f29, %f33;
	add.f32 	%f3, %f30, %f34;
	ld.const.f32 	%f35, [NOHIT];
	setp.eq.f32	%p2, %f3, %f35;
	@%p2 bra 	BB31_38;

	setp.lt.f32	%p3, %f1, 0f00000000;
	setp.lt.f32	%p4, %f2, 0f00000000;
	or.pred  	%p5, %p3, %p4;
	setp.lt.f32	%p6, %f3, 0f00000000;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB31_38;

	setp.eq.s64	%p8, %rd30, 0;
	mov.f32 	%f60, 0f00000000;
	mov.f32 	%f61, %f60;
	mov.f32 	%f62, %f60;
	@%p8 bra 	BB31_5;

	mul.lo.s32 	%r56, %r1, %r48;
	cvt.u64.u32	%rd44, %r56;
	cvt.s64.s32	%rd45, %r47;
	add.s64 	%rd46, %rd44, %rd45;
	cvta.to.global.u64 	%rd47, %rd30;
	add.s64 	%rd48, %rd47, %rd46;
	ld.global.f32 	%f60, [%rd48];
	ld.global.f32 	%f61, [%rd48+4];
	ld.global.f32 	%f62, [%rd48+8];

BB31_5:
	setp.eq.s64	%p9, %rd32, 0;
	mov.u32 	%r166, 0;
	@%p9 bra 	BB31_7;

	mul.lo.s32 	%r58, %r1, %r50;
	cvt.u64.u32	%rd49, %r58;
	cvt.s64.s32	%rd50, %r49;
	add.s64 	%rd51, %rd49, %rd50;
	cvta.to.global.u64 	%rd52, %rd32;
	add.s64 	%rd53, %rd52, %rd51;
	ld.global.u32 	%r166, [%rd53];

BB31_7:
	sub.f32 	%f39, %f1, %f31;
	cvt.rzi.s32.f32	%r59, %f39;
	rem.s32 	%r60, %r59, %r42;
	sub.s32 	%r167, %r59, %r60;
	sub.f32 	%f40, %f2, %f31;
	cvt.rzi.s32.f32	%r61, %f40;
	rem.s32 	%r62, %r61, %r42;
	sub.s32 	%r5, %r61, %r62;
	sub.f32 	%f41, %f3, %f31;
	cvt.rzi.s32.f32	%r63, %f41;
	rem.s32 	%r64, %r63, %r42;
	sub.s32 	%r6, %r63, %r64;
	add.f32 	%f42, %f1, 0f3F800000;
	add.f32 	%f43, %f42, %f31;
	cvt.rzi.s32.f32	%r65, %f43;
	rem.s32 	%r66, %r65, %r42;
	sub.s32 	%r7, %r65, %r66;
	add.f32 	%f44, %f2, 0f3F800000;
	add.f32 	%f45, %f44, %f31;
	cvt.rzi.s32.f32	%r67, %f45;
	rem.s32 	%r68, %r67, %r42;
	sub.s32 	%r8, %r67, %r68;
	add.f32 	%f46, %f3, 0f3F800000;
	add.f32 	%f47, %f46, %f31;
	cvt.rzi.s32.f32	%r69, %f47;
	rem.s32 	%r70, %r69, %r42;
	sub.s32 	%r9, %r69, %r70;
	setp.gt.s32	%p10, %r167, %r7;
	@%p10 bra 	BB31_38;

	cvta.to.global.u64 	%rd7, %rd31;
	add.s64 	%rd8, %rd6, 672;
	sub.f32 	%f48, %f1, %f16;
	div.rn.f32 	%f49, %f48, %f19;
	mul.f32 	%f10, %f49, 0f477FFF00;
	sub.f32 	%f50, %f2, %f17;
	div.rn.f32 	%f51, %f50, %f20;
	mul.f32 	%f11, %f51, 0f477FFF00;
	sub.f32 	%f52, %f3, %f18;
	div.rn.f32 	%f53, %f52, %f21;
	mul.f32 	%f12, %f53, 0f477FFF00;
	sub.f32 	%f54, %f60, %f22;
	div.rn.f32 	%f55, %f54, %f25;
	mul.f32 	%f13, %f55, 0f477FFF00;
	sub.f32 	%f56, %f61, %f23;
	div.rn.f32 	%f57, %f56, %f26;
	mul.f32 	%f14, %f57, 0f477FFF00;
	sub.f32 	%f58, %f62, %f24;
	div.rn.f32 	%f59, %f58, %f27;
	mul.f32 	%f15, %f59, 0f477FFF00;

BB31_9:
	setp.gt.s32	%p11, %r5, %r8;
	mov.u32 	%r168, %r5;
	@%p11 bra 	BB31_37;

BB31_10:
	setp.gt.s32	%p12, %r6, %r9;
	@%p12 bra 	BB31_36;

	mov.u32 	%r169, %r6;
	mov.u32 	%r173, %r6;
	@%p8 bra 	BB31_24;
	bra.uni 	BB31_12;

BB31_24:
	ld.global.u32 	%r122, [%rd8];
	mul.wide.s32 	%rd92, %r122, 8;
	add.s64 	%rd93, %rd6, %rd92;
	ld.global.u64 	%rd131, [%rd93+440];
	ld.u8 	%rs2, [%rd131];
	setp.eq.s16	%p26, %rs2, 0;
	mov.u32 	%r176, 0;
	@%p26 bra 	BB31_32;

	cvt.u64.u16	%rd94, %rs2;
	neg.s64 	%rd130, %rd94;
	cvt.u32.u16	%r174, %rs2;
	bra.uni 	BB31_26;

BB31_40:
	shl.b64 	%rd113, %rd130, 3;
	sub.s64 	%rd114, %rd8, %rd113;
	ld.global.u32 	%r142, [%rd23+316];
	mul.lo.s32 	%r143, %r142, %r175;
	cvt.s64.s32	%rd115, %r143;
	ld.global.u64 	%rd116, [%rd114+-240];
	add.s64 	%rd131, %rd116, %rd115;
	add.s64 	%rd130, %rd130, 1;

BB31_26:
	mul.lo.s64 	%rd95, %rd130, -3;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd97, %rd8, %rd96;
	shl.b64 	%rd98, %rd130, 2;
	sub.s64 	%rd99, %rd8, %rd98;
	add.s64 	%rd23, %rd99, -632;
	ld.global.u32 	%r124, [%rd97+-472];
	ld.global.u32 	%r125, [%rd97+-468];
	ld.global.u32 	%r126, [%rd97+-464];
	add.s64 	%rd24, %rd131, 4;
	ld.u32 	%r127, [%rd131+4];
	ld.u32 	%r128, [%rd131+8];
	ld.u32 	%r129, [%rd131+12];
	sub.s32 	%r130, %r167, %r127;
	sub.s32 	%r131, %r168, %r128;
	sub.s32 	%r132, %r173, %r129;
	ld.global.u32 	%r29, [%rd99+-632];
	mul.lo.s32 	%r133, %r130, %r29;
	mul.lo.s32 	%r134, %r131, %r29;
	mul.lo.s32 	%r135, %r132, %r29;
	div.s32 	%r30, %r133, %r124;
	div.s32 	%r31, %r134, %r125;
	div.s32 	%r32, %r135, %r126;
	setp.gt.s32	%p27, %r30, %r29;
	setp.gt.s32	%p28, %r31, %r29;
	or.pred  	%p29, %p27, %p28;
	setp.gt.s32	%p30, %r32, %r29;
	or.pred  	%p31, %p29, %p30;
	mov.u32 	%r176, -1;
	@%p31 bra 	BB31_32;

	mad.lo.s32 	%r137, %r32, %r29, %r31;
	mad.lo.s32 	%r33, %r137, %r29, %r30;
	ld.u64 	%rd25, [%rd24+44];
	setp.eq.s64	%p32, %rd25, 4294967295;
	mov.u32 	%r176, -1;
	mov.u32 	%r175, %r176;
	@%p32 bra 	BB31_29;

	shr.u64 	%rd100, %rd25, 16;
	cvt.u32.u64	%r138, %rd100;
	bfe.u64 	%rd101, %rd25, 8, 8;
	shl.b64 	%rd102, %rd101, 3;
	add.s64 	%rd103, %rd6, %rd102;
	shl.b64 	%rd104, %rd101, 2;
	add.s64 	%rd105, %rd6, %rd104;
	ld.global.u32 	%r139, [%rd105+400];
	mul.lo.s32 	%r140, %r139, %r138;
	cvt.s64.s32	%rd106, %r140;
	ld.global.u64 	%rd107, [%rd103+520];
	add.s64 	%rd108, %rd107, %rd106;
	mul.wide.s32 	%rd109, %r33, 8;
	add.s64 	%rd110, %rd108, %rd109;
	ld.u64 	%rd111, [%rd110];
	shr.u64 	%rd112, %rd111, 16;
	cvt.u32.u64	%r175, %rd112;

BB31_29:
	setp.eq.s32	%p33, %r175, -1;
	@%p33 bra 	BB31_32;

	add.s32 	%r174, %r174, -1;
	setp.eq.s32	%p34, %r174, 0;
	@%p34 bra 	BB31_31;
	bra.uni 	BB31_40;

BB31_31:
	mov.u32 	%r176, %r175;

BB31_32:
	setp.eq.s32	%p35, %r176, -1;
	@%p35 bra 	BB31_35;

	ld.global.u32 	%r144, [%rd8+-312];
	mul.lo.s32 	%r145, %r144, %r176;
	cvt.s64.s32	%rd117, %r145;
	ld.global.u64 	%rd118, [%rd8+-232];
	add.s64 	%rd119, %rd117, %rd118;
	ld.u32 	%r146, [%rd119+4];
	ld.u32 	%r147, [%rd119+8];
	ld.u32 	%r148, [%rd119+12];
	sub.s32 	%r149, %r167, %r146;
	sub.s32 	%r150, %r168, %r147;
	sub.s32 	%r151, %r173, %r148;
	div.s32 	%r152, %r149, %r42;
	div.s32 	%r153, %r150, %r42;
	div.s32 	%r154, %r151, %r42;
	mad.lo.s32 	%r155, %r154, %r44, %r153;
	mul.wide.s32 	%rd120, %r176, 4;
	add.s64 	%rd121, %rd5, %rd120;
	ld.global.u32 	%r156, [%rd121];
	mad.lo.s32 	%r157, %r156, %r43, %r152;
	mad.lo.s32 	%r158, %r155, %r44, %r157;
	mul.wide.s32 	%rd122, %r158, 4;
	add.s64 	%rd123, %rd4, %rd122;
	atom.global.add.u32 	%r38, [%rd123], 1;
	add.s64 	%rd28, %rd3, %rd122;
	ld.global.u32 	%r159, [%rd28];
	add.s32 	%r160, %r38, %r159;
	cvt.rzi.u32.f32	%r161, %f10;
	cvt.rzi.u32.f32	%r162, %f11;
	cvt.rzi.u32.f32	%r163, %f12;
	mul.wide.s32 	%rd124, %r160, 6;
	add.s64 	%rd125, %rd2, %rd124;
	st.global.u16 	[%rd125], %r161;
	st.global.u16 	[%rd125+2], %r162;
	st.global.u16 	[%rd125+4], %r163;
	@%p9 bra 	BB31_35;

	ld.global.u32 	%r164, [%rd28];
	add.s32 	%r165, %r164, %r38;
	mul.wide.s32 	%rd126, %r165, 4;
	add.s64 	%rd127, %rd1, %rd126;
	st.global.u32 	[%rd127], %r166;

BB31_35:
	add.s32 	%r173, %r173, %r42;
	setp.le.s32	%p37, %r173, %r9;
	@%p37 bra 	BB31_24;
	bra.uni 	BB31_36;

BB31_12:
	ld.global.u32 	%r72, [%rd8];
	mul.wide.s32 	%rd54, %r72, 8;
	add.s64 	%rd55, %rd6, %rd54;
	ld.global.u64 	%rd129, [%rd55+440];
	ld.u8 	%rs1, [%rd129];
	setp.eq.s16	%p14, %rs1, 0;
	mov.u32 	%r172, 0;
	@%p14 bra 	BB31_20;

	cvt.u64.u16	%rd56, %rs1;
	neg.s64 	%rd128, %rd56;
	cvt.u32.u16	%r170, %rs1;
	bra.uni 	BB31_14;

BB31_39:
	shl.b64 	%rd75, %rd128, 3;
	sub.s64 	%rd76, %rd8, %rd75;
	ld.global.u32 	%r92, [%rd13+316];
	mul.lo.s32 	%r93, %r92, %r171;
	cvt.s64.s32	%rd77, %r93;
	ld.global.u64 	%rd78, [%rd76+-240];
	add.s64 	%rd129, %rd78, %rd77;
	add.s64 	%rd128, %rd128, 1;

BB31_14:
	mul.lo.s64 	%rd57, %rd128, -3;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd8, %rd58;
	shl.b64 	%rd60, %rd128, 2;
	sub.s64 	%rd61, %rd8, %rd60;
	add.s64 	%rd13, %rd61, -632;
	ld.global.u32 	%r74, [%rd59+-472];
	ld.global.u32 	%r75, [%rd59+-468];
	ld.global.u32 	%r76, [%rd59+-464];
	add.s64 	%rd14, %rd129, 4;
	ld.u32 	%r77, [%rd129+4];
	ld.u32 	%r78, [%rd129+8];
	ld.u32 	%r79, [%rd129+12];
	sub.s32 	%r80, %r167, %r77;
	sub.s32 	%r81, %r168, %r78;
	sub.s32 	%r82, %r169, %r79;
	ld.global.u32 	%r15, [%rd61+-632];
	mul.lo.s32 	%r83, %r80, %r15;
	mul.lo.s32 	%r84, %r81, %r15;
	mul.lo.s32 	%r85, %r82, %r15;
	div.s32 	%r16, %r83, %r74;
	div.s32 	%r17, %r84, %r75;
	div.s32 	%r18, %r85, %r76;
	setp.gt.s32	%p15, %r16, %r15;
	setp.gt.s32	%p16, %r17, %r15;
	or.pred  	%p17, %p15, %p16;
	setp.gt.s32	%p18, %r18, %r15;
	or.pred  	%p19, %p17, %p18;
	mov.u32 	%r172, -1;
	@%p19 bra 	BB31_20;

	mad.lo.s32 	%r87, %r18, %r15, %r17;
	mad.lo.s32 	%r19, %r87, %r15, %r16;
	ld.u64 	%rd15, [%rd14+44];
	setp.eq.s64	%p20, %rd15, 4294967295;
	mov.u32 	%r172, -1;
	mov.u32 	%r171, %r172;
	@%p20 bra 	BB31_17;

	shr.u64 	%rd62, %rd15, 16;
	cvt.u32.u64	%r88, %rd62;
	bfe.u64 	%rd63, %rd15, 8, 8;
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd65, %rd6, %rd64;
	shl.b64 	%rd66, %rd63, 2;
	add.s64 	%rd67, %rd6, %rd66;
	ld.global.u32 	%r89, [%rd67+400];
	mul.lo.s32 	%r90, %r89, %r88;
	cvt.s64.s32	%rd68, %r90;
	ld.global.u64 	%rd69, [%rd65+520];
	add.s64 	%rd70, %rd69, %rd68;
	mul.wide.s32 	%rd71, %r19, 8;
	add.s64 	%rd72, %rd70, %rd71;
	ld.u64 	%rd73, [%rd72];
	shr.u64 	%rd74, %rd73, 16;
	cvt.u32.u64	%r171, %rd74;

BB31_17:
	setp.eq.s32	%p21, %r171, -1;
	@%p21 bra 	BB31_20;

	add.s32 	%r170, %r170, -1;
	setp.eq.s32	%p22, %r170, 0;
	@%p22 bra 	BB31_19;
	bra.uni 	BB31_39;

BB31_19:
	mov.u32 	%r172, %r171;

BB31_20:
	setp.eq.s32	%p23, %r172, -1;
	@%p23 bra 	BB31_23;

	ld.global.u32 	%r94, [%rd8+-312];
	mul.lo.s32 	%r95, %r94, %r172;
	cvt.s64.s32	%rd79, %r95;
	ld.global.u64 	%rd80, [%rd8+-232];
	add.s64 	%rd81, %rd79, %rd80;
	ld.u32 	%r96, [%rd81+4];
	ld.u32 	%r97, [%rd81+8];
	ld.u32 	%r98, [%rd81+12];
	sub.s32 	%r99, %r167, %r96;
	sub.s32 	%r100, %r168, %r97;
	sub.s32 	%r101, %r169, %r98;
	div.s32 	%r102, %r99, %r42;
	div.s32 	%r103, %r100, %r42;
	div.s32 	%r104, %r101, %r42;
	mad.lo.s32 	%r105, %r104, %r44, %r103;
	mul.wide.s32 	%rd82, %r172, 4;
	add.s64 	%rd83, %rd5, %rd82;
	ld.global.u32 	%r106, [%rd83];
	mad.lo.s32 	%r107, %r106, %r43, %r102;
	mad.lo.s32 	%r108, %r105, %r44, %r107;
	mul.wide.s32 	%rd84, %r108, 4;
	add.s64 	%rd85, %rd4, %rd84;
	atom.global.add.u32 	%r24, [%rd85], 1;
	add.s64 	%rd18, %rd3, %rd84;
	ld.global.u32 	%r109, [%rd18];
	add.s32 	%r110, %r24, %r109;
	cvt.rzi.u32.f32	%r111, %f10;
	cvt.rzi.u32.f32	%r112, %f11;
	cvt.rzi.u32.f32	%r113, %f12;
	mul.wide.s32 	%rd86, %r110, 6;
	add.s64 	%rd87, %rd2, %rd86;
	st.global.u16 	[%rd87], %r111;
	st.global.u16 	[%rd87+2], %r112;
	st.global.u16 	[%rd87+4], %r113;
	ld.global.u32 	%r114, [%rd18];
	add.s32 	%r115, %r114, %r24;
	cvt.rzi.u32.f32	%r116, %f13;
	cvt.rzi.u32.f32	%r117, %f14;
	cvt.rzi.u32.f32	%r118, %f15;
	mul.wide.s32 	%rd88, %r115, 6;
	add.s64 	%rd89, %rd7, %rd88;
	st.global.u16 	[%rd89], %r116;
	st.global.u16 	[%rd89+2], %r117;
	st.global.u16 	[%rd89+4], %r118;
	@%p9 bra 	BB31_23;

	ld.global.u32 	%r119, [%rd18];
	add.s32 	%r120, %r119, %r24;
	mul.wide.s32 	%rd90, %r120, 4;
	add.s64 	%rd91, %rd1, %rd90;
	st.global.u32 	[%rd91], %r166;

BB31_23:
	add.s32 	%r169, %r169, %r42;
	setp.gt.s32	%p25, %r169, %r9;
	@%p25 bra 	BB31_36;
	bra.uni 	BB31_12;

BB31_36:
	add.s32 	%r168, %r168, %r42;
	setp.le.s32	%p38, %r168, %r8;
	@%p38 bra 	BB31_10;

BB31_37:
	add.s32 	%r167, %r167, %r42;
	setp.le.s32	%p39, %r167, %r7;
	@%p39 bra 	BB31_9;

BB31_38:
	ret;
}

	// .globl	gvdbInsertSubcell
.visible .entry gvdbInsertSubcell(
	.param .u64 gvdbInsertSubcell_param_0,
	.param .u32 gvdbInsertSubcell_param_1,
	.param .u32 gvdbInsertSubcell_param_2,
	.param .u32 gvdbInsertSubcell_param_3,
	.param .u64 gvdbInsertSubcell_param_4,
	.param .u64 gvdbInsertSubcell_param_5,
	.param .u64 gvdbInsertSubcell_param_6,
	.param .align 4 .b8 gvdbInsertSubcell_param_7[12],
	.param .align 4 .b8 gvdbInsertSubcell_param_8[12],
	.param .u32 gvdbInsertSubcell_param_9,
	.param .f32 gvdbInsertSubcell_param_10,
	.param .u64 gvdbInsertSubcell_param_11,
	.param .u32 gvdbInsertSubcell_param_12,
	.param .u32 gvdbInsertSubcell_param_13,
	.param .u64 gvdbInsertSubcell_param_14,
	.param .u64 gvdbInsertSubcell_param_15,
	.param .u32 gvdbInsertSubcell_param_16,
	.param .u32 gvdbInsertSubcell_param_17,
	.param .u64 gvdbInsertSubcell_param_18,
	.param .u64 gvdbInsertSubcell_param_19,
	.param .u32 gvdbInsertSubcell_param_20,
	.param .u32 gvdbInsertSubcell_param_21,
	.param .u64 gvdbInsertSubcell_param_22
)
{
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<108>;
	.reg .b64 	%rd<84>;


	ld.param.u64 	%rd28, [gvdbInsertSubcell_param_0];
	ld.param.u32 	%r28, [gvdbInsertSubcell_param_1];
	ld.param.u32 	%r29, [gvdbInsertSubcell_param_2];
	ld.param.u32 	%r37, [gvdbInsertSubcell_param_3];
	ld.param.u64 	%rd19, [gvdbInsertSubcell_param_4];
	ld.param.u64 	%rd20, [gvdbInsertSubcell_param_5];
	ld.param.u64 	%rd21, [gvdbInsertSubcell_param_6];
	ld.param.f32 	%f18, [gvdbInsertSubcell_param_8+8];
	ld.param.f32 	%f17, [gvdbInsertSubcell_param_8+4];
	ld.param.f32 	%f16, [gvdbInsertSubcell_param_8];
	ld.param.u32 	%r30, [gvdbInsertSubcell_param_9];
	ld.param.f32 	%f19, [gvdbInsertSubcell_param_10];
	ld.param.u64 	%rd22, [gvdbInsertSubcell_param_11];
	ld.param.u32 	%r31, [gvdbInsertSubcell_param_12];
	ld.param.u32 	%r32, [gvdbInsertSubcell_param_13];
	ld.param.u64 	%rd23, [gvdbInsertSubcell_param_14];
	ld.param.u64 	%rd24, [gvdbInsertSubcell_param_15];
	ld.param.u32 	%r33, [gvdbInsertSubcell_param_16];
	ld.param.u32 	%r34, [gvdbInsertSubcell_param_17];
	ld.param.u64 	%rd25, [gvdbInsertSubcell_param_18];
	ld.param.u64 	%rd26, [gvdbInsertSubcell_param_19];
	ld.param.u32 	%r35, [gvdbInsertSubcell_param_20];
	ld.param.u32 	%r36, [gvdbInsertSubcell_param_21];
	ld.param.u64 	%rd27, [gvdbInsertSubcell_param_22];
	cvta.to.global.u64 	%rd1, %rd28;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r1, %r38, %r39, %r40;
	setp.ge.u32	%p1, %r1, %r37;
	@%p1 bra 	BB32_27;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.lo.s32 	%r41, %r1, %r32;
	cvt.u64.u32	%rd30, %r41;
	cvt.s64.s32	%rd31, %r31;
	add.s64 	%rd32, %rd30, %rd31;
	add.s64 	%rd33, %rd29, %rd32;
	ld.global.f32 	%f1, [%rd33];
	ld.global.f32 	%f2, [%rd33+4];
	ld.global.f32 	%f4, [%rd33+8];
	ld.const.f32 	%f20, [NOHIT];
	setp.eq.f32	%p2, %f4, %f20;
	@%p2 bra 	BB32_27;

	setp.lt.f32	%p3, %f1, 0f00000000;
	setp.lt.f32	%p4, %f2, 0f00000000;
	or.pred  	%p5, %p3, %p4;
	setp.lt.f32	%p6, %f4, 0f00000000;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB32_27;

	add.f32 	%f7, %f16, %f1;
	add.f32 	%f8, %f17, %f2;
	add.f32 	%f9, %f18, %f4;
	setp.eq.s64	%p8, %rd24, 0;
	mov.f32 	%f33, 0f00000000;
	mov.f32 	%f34, %f33;
	mov.f32 	%f35, %f33;
	@%p8 bra 	BB32_5;

	mul.lo.s32 	%r42, %r1, %r34;
	cvt.u64.u32	%rd34, %r42;
	cvt.s64.s32	%rd35, %r33;
	add.s64 	%rd36, %rd34, %rd35;
	cvta.to.global.u64 	%rd37, %rd24;
	add.s64 	%rd38, %rd37, %rd36;
	ld.global.f32 	%f33, [%rd38];
	ld.global.f32 	%f34, [%rd38+4];
	ld.global.f32 	%f35, [%rd38+8];

BB32_5:
	setp.eq.s64	%p9, %rd26, 0;
	mov.u32 	%r101, 0;
	@%p9 bra 	BB32_7;

	mul.lo.s32 	%r44, %r1, %r36;
	cvt.u64.u32	%rd39, %r44;
	cvt.s64.s32	%rd40, %r35;
	add.s64 	%rd41, %rd39, %rd40;
	cvta.to.global.u64 	%rd42, %rd26;
	add.s64 	%rd43, %rd42, %rd41;
	ld.global.u32 	%r101, [%rd43];

BB32_7:
	sub.f32 	%f24, %f7, %f19;
	cvt.rzi.s32.f32	%r45, %f24;
	rem.s32 	%r46, %r45, %r28;
	sub.s32 	%r102, %r45, %r46;
	sub.f32 	%f25, %f8, %f19;
	cvt.rzi.s32.f32	%r47, %f25;
	rem.s32 	%r48, %r47, %r28;
	sub.s32 	%r5, %r47, %r48;
	sub.f32 	%f26, %f9, %f19;
	cvt.rzi.s32.f32	%r49, %f26;
	rem.s32 	%r50, %r49, %r28;
	sub.s32 	%r6, %r49, %r50;
	add.f32 	%f27, %f7, 0f3F800000;
	add.f32 	%f28, %f27, %f19;
	cvt.rzi.s32.f32	%r51, %f28;
	rem.s32 	%r52, %r51, %r28;
	sub.s32 	%r7, %r51, %r52;
	add.f32 	%f29, %f8, 0f3F800000;
	add.f32 	%f30, %f29, %f19;
	cvt.rzi.s32.f32	%r53, %f30;
	rem.s32 	%r54, %r53, %r28;
	sub.s32 	%r8, %r53, %r54;
	add.f32 	%f31, %f9, 0f3F800000;
	add.f32 	%f32, %f31, %f19;
	cvt.rzi.s32.f32	%r55, %f32;
	rem.s32 	%r56, %r55, %r28;
	sub.s32 	%r9, %r55, %r56;
	setp.gt.s32	%p10, %r102, %r7;
	@%p10 bra 	BB32_27;

	cvta.to.global.u64 	%rd2, %rd27;
	cvta.to.global.u64 	%rd3, %rd25;
	cvta.to.global.u64 	%rd4, %rd23;
	cvta.to.global.u64 	%rd5, %rd20;
	cvta.to.global.u64 	%rd6, %rd19;
	add.s64 	%rd7, %rd1, 672;
	cvta.to.global.u64 	%rd8, %rd21;

BB32_9:
	setp.gt.s32	%p11, %r5, %r8;
	mov.u32 	%r103, %r5;
	@%p11 bra 	BB32_26;

BB32_10:
	setp.gt.s32	%p12, %r6, %r9;
	mov.u32 	%r104, %r6;
	@%p12 bra 	BB32_25;

BB32_11:
	ld.global.u32 	%r58, [%rd7];
	mul.wide.s32 	%rd44, %r58, 8;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u64 	%rd83, [%rd45+440];
	ld.u8 	%rs1, [%rd83];
	setp.eq.s16	%p13, %rs1, 0;
	mov.u32 	%r107, 0;
	@%p13 bra 	BB32_19;

	cvt.u64.u16	%rd46, %rs1;
	neg.s64 	%rd82, %rd46;
	cvt.u32.u16	%r105, %rs1;
	bra.uni 	BB32_13;

BB32_28:
	shl.b64 	%rd65, %rd82, 3;
	sub.s64 	%rd66, %rd7, %rd65;
	ld.global.u32 	%r78, [%rd13+316];
	mul.lo.s32 	%r79, %r78, %r106;
	cvt.s64.s32	%rd67, %r79;
	ld.global.u64 	%rd68, [%rd66+-240];
	add.s64 	%rd83, %rd68, %rd67;
	add.s64 	%rd82, %rd82, 1;

BB32_13:
	mul.lo.s64 	%rd47, %rd82, -3;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd7, %rd48;
	shl.b64 	%rd50, %rd82, 2;
	sub.s64 	%rd51, %rd7, %rd50;
	add.s64 	%rd13, %rd51, -632;
	ld.global.u32 	%r60, [%rd49+-472];
	ld.global.u32 	%r61, [%rd49+-468];
	ld.global.u32 	%r62, [%rd49+-464];
	add.s64 	%rd14, %rd83, 4;
	ld.u32 	%r63, [%rd83+4];
	ld.u32 	%r64, [%rd83+8];
	ld.u32 	%r65, [%rd83+12];
	sub.s32 	%r66, %r102, %r63;
	sub.s32 	%r67, %r103, %r64;
	sub.s32 	%r68, %r104, %r65;
	ld.global.u32 	%r15, [%rd51+-632];
	mul.lo.s32 	%r69, %r66, %r15;
	mul.lo.s32 	%r70, %r67, %r15;
	mul.lo.s32 	%r71, %r68, %r15;
	div.s32 	%r16, %r69, %r60;
	div.s32 	%r17, %r70, %r61;
	div.s32 	%r18, %r71, %r62;
	setp.gt.s32	%p14, %r16, %r15;
	setp.gt.s32	%p15, %r17, %r15;
	or.pred  	%p16, %p14, %p15;
	setp.gt.s32	%p17, %r18, %r15;
	or.pred  	%p18, %p16, %p17;
	mov.u32 	%r107, -1;
	@%p18 bra 	BB32_19;

	mad.lo.s32 	%r73, %r18, %r15, %r17;
	mad.lo.s32 	%r19, %r73, %r15, %r16;
	ld.u64 	%rd15, [%rd14+44];
	setp.eq.s64	%p19, %rd15, 4294967295;
	mov.u32 	%r107, -1;
	mov.u32 	%r106, %r107;
	@%p19 bra 	BB32_16;

	shr.u64 	%rd52, %rd15, 16;
	cvt.u32.u64	%r74, %rd52;
	bfe.u64 	%rd53, %rd15, 8, 8;
	shl.b64 	%rd54, %rd53, 3;
	add.s64 	%rd55, %rd1, %rd54;
	shl.b64 	%rd56, %rd53, 2;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.u32 	%r75, [%rd57+400];
	mul.lo.s32 	%r76, %r75, %r74;
	cvt.s64.s32	%rd58, %r76;
	ld.global.u64 	%rd59, [%rd55+520];
	add.s64 	%rd60, %rd59, %rd58;
	mul.wide.s32 	%rd61, %r19, 8;
	add.s64 	%rd62, %rd60, %rd61;
	ld.u64 	%rd63, [%rd62];
	shr.u64 	%rd64, %rd63, 16;
	cvt.u32.u64	%r106, %rd64;

BB32_16:
	setp.eq.s32	%p20, %r106, -1;
	@%p20 bra 	BB32_19;

	add.s32 	%r105, %r105, -1;
	setp.eq.s32	%p21, %r105, 0;
	@%p21 bra 	BB32_18;
	bra.uni 	BB32_28;

BB32_18:
	mov.u32 	%r107, %r106;

BB32_19:
	setp.eq.s32	%p22, %r107, -1;
	@%p22 bra 	BB32_24;

	ld.global.u32 	%r80, [%rd7+-312];
	mul.lo.s32 	%r81, %r80, %r107;
	cvt.s64.s32	%rd69, %r81;
	ld.global.u64 	%rd70, [%rd7+-232];
	add.s64 	%rd71, %rd69, %rd70;
	ld.u32 	%r82, [%rd71+4];
	ld.u32 	%r83, [%rd71+8];
	ld.u32 	%r84, [%rd71+12];
	sub.s32 	%r85, %r102, %r82;
	sub.s32 	%r86, %r103, %r83;
	sub.s32 	%r87, %r104, %r84;
	div.s32 	%r88, %r85, %r28;
	div.s32 	%r89, %r86, %r28;
	div.s32 	%r90, %r87, %r28;
	mad.lo.s32 	%r91, %r90, %r30, %r89;
	mul.wide.s32 	%rd72, %r107, 4;
	add.s64 	%rd73, %rd8, %rd72;
	ld.global.u32 	%r92, [%rd73];
	mad.lo.s32 	%r93, %r92, %r29, %r88;
	mad.lo.s32 	%r94, %r91, %r30, %r93;
	mul.wide.s32 	%rd74, %r94, 4;
	add.s64 	%rd75, %rd6, %rd74;
	atom.global.add.u32 	%r24, [%rd75], 1;
	add.s64 	%rd18, %rd5, %rd74;
	ld.global.u32 	%r95, [%rd18];
	add.s32 	%r96, %r24, %r95;
	mul.wide.s32 	%rd76, %r96, 12;
	add.s64 	%rd77, %rd4, %rd76;
	st.global.f32 	[%rd77], %f7;
	st.global.f32 	[%rd77+4], %f8;
	st.global.f32 	[%rd77+8], %f9;
	@%p8 bra 	BB32_22;

	ld.global.u32 	%r97, [%rd18];
	add.s32 	%r98, %r97, %r24;
	mul.wide.s32 	%rd78, %r98, 12;
	add.s64 	%rd79, %rd3, %rd78;
	st.global.f32 	[%rd79], %f33;
	st.global.f32 	[%rd79+4], %f34;
	st.global.f32 	[%rd79+8], %f35;

BB32_22:
	@%p9 bra 	BB32_24;

	ld.global.u32 	%r99, [%rd18];
	add.s32 	%r100, %r99, %r24;
	mul.wide.s32 	%rd80, %r100, 4;
	add.s64 	%rd81, %rd2, %rd80;
	st.global.u32 	[%rd81], %r101;

BB32_24:
	add.s32 	%r104, %r104, %r28;
	setp.le.s32	%p25, %r104, %r9;
	@%p25 bra 	BB32_11;

BB32_25:
	add.s32 	%r103, %r103, %r28;
	setp.le.s32	%p26, %r103, %r8;
	@%p26 bra 	BB32_10;

BB32_26:
	add.s32 	%r102, %r102, %r28;
	setp.le.s32	%p27, %r102, %r7;
	@%p27 bra 	BB32_9;

BB32_27:
	ret;
}

	// .globl	gvdbCountSubcell
.visible .entry gvdbCountSubcell(
	.param .u64 gvdbCountSubcell_param_0,
	.param .u32 gvdbCountSubcell_param_1,
	.param .u32 gvdbCountSubcell_param_2,
	.param .u32 gvdbCountSubcell_param_3,
	.param .u64 gvdbCountSubcell_param_4,
	.param .u32 gvdbCountSubcell_param_5,
	.param .u32 gvdbCountSubcell_param_6,
	.param .u64 gvdbCountSubcell_param_7,
	.param .align 4 .b8 gvdbCountSubcell_param_8[12],
	.param .align 4 .b8 gvdbCountSubcell_param_9[12],
	.param .u32 gvdbCountSubcell_param_10,
	.param .f32 gvdbCountSubcell_param_11,
	.param .u32 gvdbCountSubcell_param_12,
	.param .u64 gvdbCountSubcell_param_13
)
{
	.reg .pred 	%p<24>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<92>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd20, [gvdbCountSubcell_param_0];
	ld.param.u32 	%r25, [gvdbCountSubcell_param_1];
	ld.param.u32 	%r26, [gvdbCountSubcell_param_2];
	ld.param.u32 	%r30, [gvdbCountSubcell_param_3];
	ld.param.u64 	%rd17, [gvdbCountSubcell_param_4];
	ld.param.u32 	%r27, [gvdbCountSubcell_param_5];
	ld.param.u32 	%r28, [gvdbCountSubcell_param_6];
	ld.param.u64 	%rd18, [gvdbCountSubcell_param_7];
	ld.param.f32 	%f10, [gvdbCountSubcell_param_9+8];
	ld.param.f32 	%f9, [gvdbCountSubcell_param_9+4];
	ld.param.f32 	%f8, [gvdbCountSubcell_param_9];
	ld.param.u32 	%r29, [gvdbCountSubcell_param_10];
	ld.param.f32 	%f11, [gvdbCountSubcell_param_11];
	ld.param.u64 	%rd19, [gvdbCountSubcell_param_13];
	cvta.to.global.u64 	%rd1, %rd20;
	mov.u32 	%r31, %ntid.x;
	mov.u32 	%r32, %ctaid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r1, %r31, %r32, %r33;
	setp.ge.u32	%p1, %r1, %r30;
	@%p1 bra 	BB33_20;

	cvta.to.global.u64 	%rd21, %rd17;
	mul.lo.s32 	%r34, %r1, %r28;
	cvt.u64.u32	%rd22, %r34;
	cvt.s64.s32	%rd23, %r27;
	add.s64 	%rd24, %rd22, %rd23;
	add.s64 	%rd25, %rd21, %rd24;
	ld.global.f32 	%f1, [%rd25];
	ld.global.f32 	%f2, [%rd25+4];
	ld.global.f32 	%f4, [%rd25+8];
	ld.const.f32 	%f12, [NOHIT];
	setp.eq.f32	%p2, %f4, %f12;
	@%p2 bra 	BB33_20;

	add.f32 	%f5, %f8, %f1;
	add.f32 	%f6, %f9, %f2;
	add.f32 	%f7, %f10, %f4;
	setp.lt.f32	%p3, %f5, 0f00000000;
	setp.lt.f32	%p4, %f6, 0f00000000;
	or.pred  	%p5, %p3, %p4;
	setp.lt.f32	%p6, %f7, 0f00000000;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB33_20;

	sub.f32 	%f13, %f5, %f11;
	cvt.rzi.s32.f32	%r35, %f13;
	rem.s32 	%r36, %r35, %r25;
	sub.s32 	%r86, %r35, %r36;
	sub.f32 	%f14, %f6, %f11;
	cvt.rzi.s32.f32	%r37, %f14;
	rem.s32 	%r38, %r37, %r25;
	sub.s32 	%r3, %r37, %r38;
	sub.f32 	%f15, %f7, %f11;
	cvt.rzi.s32.f32	%r39, %f15;
	rem.s32 	%r40, %r39, %r25;
	sub.s32 	%r4, %r39, %r40;
	add.f32 	%f16, %f5, 0f3F800000;
	add.f32 	%f17, %f16, %f11;
	cvt.rzi.s32.f32	%r41, %f17;
	rem.s32 	%r42, %r41, %r25;
	sub.s32 	%r5, %r41, %r42;
	add.f32 	%f18, %f6, 0f3F800000;
	add.f32 	%f19, %f18, %f11;
	cvt.rzi.s32.f32	%r43, %f19;
	rem.s32 	%r44, %r43, %r25;
	sub.s32 	%r6, %r43, %r44;
	add.f32 	%f20, %f7, 0f3F800000;
	add.f32 	%f21, %f20, %f11;
	cvt.rzi.s32.f32	%r45, %f21;
	rem.s32 	%r46, %r45, %r25;
	sub.s32 	%r7, %r45, %r46;
	setp.gt.s32	%p8, %r86, %r5;
	@%p8 bra 	BB33_20;

	cvta.to.global.u64 	%rd2, %rd18;
	add.s64 	%rd3, %rd1, 672;
	add.s64 	%rd4, %rd1, 432;
	add.s64 	%rd5, %rd1, 200;
	add.s64 	%rd6, %rd1, 40;
	cvta.to.global.u64 	%rd7, %rd19;

BB33_5:
	setp.gt.s32	%p9, %r3, %r6;
	mov.u32 	%r87, %r3;
	@%p9 bra 	BB33_19;

BB33_6:
	setp.gt.s32	%p10, %r4, %r7;
	mov.u32 	%r88, %r4;
	@%p10 bra 	BB33_18;

BB33_7:
	ld.global.u32 	%r48, [%rd3];
	mul.wide.s32 	%rd26, %r48, 8;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.u64 	%rd58, [%rd27+440];
	ld.u8 	%rs1, [%rd58];
	setp.eq.s16	%p11, %rs1, 0;
	mov.u32 	%r91, 0;
	@%p11 bra 	BB33_15;

	cvt.u64.u16	%rd28, %rs1;
	neg.s64 	%rd57, %rd28;
	cvt.u32.u16	%r89, %rs1;
	bra.uni 	BB33_9;

BB33_21:
	shl.b64 	%rd46, %rd57, 3;
	sub.s64 	%rd47, %rd4, %rd46;
	ld.global.u32 	%r68, [%rd12+316];
	mul.lo.s32 	%r69, %r68, %r90;
	cvt.s64.s32	%rd48, %r69;
	ld.global.u64 	%rd49, [%rd47];
	add.s64 	%rd58, %rd49, %rd48;
	add.s64 	%rd57, %rd57, 1;

BB33_9:
	shl.b64 	%rd29, %rd57, 2;
	sub.s64 	%rd12, %rd6, %rd29;
	mul.lo.s64 	%rd30, %rd57, -3;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd5, %rd31;
	ld.global.u32 	%r50, [%rd32];
	ld.global.u32 	%r51, [%rd32+4];
	ld.global.u32 	%r52, [%rd32+8];
	add.s64 	%rd13, %rd58, 4;
	ld.u32 	%r53, [%rd58+4];
	ld.u32 	%r54, [%rd58+8];
	ld.u32 	%r55, [%rd58+12];
	sub.s32 	%r56, %r86, %r53;
	sub.s32 	%r57, %r87, %r54;
	sub.s32 	%r58, %r88, %r55;
	ld.global.u32 	%r13, [%rd12];
	mul.lo.s32 	%r59, %r56, %r13;
	mul.lo.s32 	%r60, %r57, %r13;
	mul.lo.s32 	%r61, %r58, %r13;
	div.s32 	%r14, %r59, %r50;
	div.s32 	%r15, %r60, %r51;
	div.s32 	%r16, %r61, %r52;
	setp.gt.s32	%p12, %r14, %r13;
	setp.gt.s32	%p13, %r15, %r13;
	or.pred  	%p14, %p12, %p13;
	setp.gt.s32	%p15, %r16, %r13;
	or.pred  	%p16, %p14, %p15;
	mov.u32 	%r91, -1;
	@%p16 bra 	BB33_15;

	mad.lo.s32 	%r63, %r16, %r13, %r15;
	mad.lo.s32 	%r17, %r63, %r13, %r14;
	ld.u64 	%rd14, [%rd13+44];
	setp.eq.s64	%p17, %rd14, 4294967295;
	mov.u32 	%r91, -1;
	mov.u32 	%r90, %r91;
	@%p17 bra 	BB33_12;

	shr.u64 	%rd33, %rd14, 16;
	cvt.u32.u64	%r64, %rd33;
	bfe.u64 	%rd34, %rd14, 8, 8;
	shl.b64 	%rd35, %rd34, 3;
	add.s64 	%rd36, %rd1, %rd35;
	shl.b64 	%rd37, %rd34, 2;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u32 	%r65, [%rd38+400];
	mul.lo.s32 	%r66, %r65, %r64;
	cvt.s64.s32	%rd39, %r66;
	ld.global.u64 	%rd40, [%rd36+520];
	add.s64 	%rd41, %rd40, %rd39;
	mul.wide.s32 	%rd42, %r17, 8;
	add.s64 	%rd43, %rd41, %rd42;
	ld.u64 	%rd44, [%rd43];
	shr.u64 	%rd45, %rd44, 16;
	cvt.u32.u64	%r90, %rd45;

BB33_12:
	setp.eq.s32	%p18, %r90, -1;
	@%p18 bra 	BB33_15;

	add.s32 	%r89, %r89, -1;
	setp.eq.s32	%p19, %r89, 0;
	@%p19 bra 	BB33_14;
	bra.uni 	BB33_21;

BB33_14:
	mov.u32 	%r91, %r90;

BB33_15:
	setp.eq.s32	%p20, %r91, -1;
	@%p20 bra 	BB33_17;

	ld.global.u32 	%r70, [%rd3+-312];
	mul.lo.s32 	%r71, %r70, %r91;
	cvt.s64.s32	%rd50, %r71;
	ld.global.u64 	%rd51, [%rd3+-232];
	add.s64 	%rd52, %rd50, %rd51;
	ld.u32 	%r72, [%rd52+4];
	ld.u32 	%r73, [%rd52+8];
	ld.u32 	%r74, [%rd52+12];
	sub.s32 	%r75, %r86, %r72;
	sub.s32 	%r76, %r87, %r73;
	sub.s32 	%r77, %r88, %r74;
	div.s32 	%r78, %r75, %r25;
	div.s32 	%r79, %r76, %r25;
	div.s32 	%r80, %r77, %r25;
	mad.lo.s32 	%r81, %r80, %r29, %r79;
	mul.wide.s32 	%rd53, %r91, 4;
	add.s64 	%rd54, %rd7, %rd53;
	ld.global.u32 	%r82, [%rd54];
	mad.lo.s32 	%r83, %r82, %r26, %r78;
	mad.lo.s32 	%r84, %r81, %r29, %r83;
	mul.wide.s32 	%rd55, %r84, 4;
	add.s64 	%rd56, %rd2, %rd55;
	atom.global.add.u32 	%r85, [%rd56], 1;

BB33_17:
	add.s32 	%r88, %r88, %r25;
	setp.le.s32	%p21, %r88, %r7;
	@%p21 bra 	BB33_7;

BB33_18:
	add.s32 	%r87, %r87, %r25;
	setp.le.s32	%p22, %r87, %r6;
	@%p22 bra 	BB33_6;

BB33_19:
	add.s32 	%r86, %r86, %r25;
	setp.le.s32	%p23, %r86, %r5;
	@%p23 bra 	BB33_5;

BB33_20:
	ret;
}

	// .globl	gvdbFindActivBricks
.visible .entry gvdbFindActivBricks(
	.param .u32 gvdbFindActivBricks_param_0,
	.param .u32 gvdbFindActivBricks_param_1,
	.param .align 4 .b8 gvdbFindActivBricks_param_2[12],
	.param .u32 gvdbFindActivBricks_param_3,
	.param .u64 gvdbFindActivBricks_param_4,
	.param .u32 gvdbFindActivBricks_param_5,
	.param .u32 gvdbFindActivBricks_param_6,
	.param .align 4 .b8 gvdbFindActivBricks_param_7[12],
	.param .align 4 .b8 gvdbFindActivBricks_param_8[12],
	.param .u64 gvdbFindActivBricks_param_9
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r8, [gvdbFindActivBricks_param_0];
	ld.param.u32 	%r4, [gvdbFindActivBricks_param_2+8];
	ld.param.u32 	%r3, [gvdbFindActivBricks_param_2+4];
	ld.param.u32 	%r2, [gvdbFindActivBricks_param_2];
	ld.param.u32 	%r5, [gvdbFindActivBricks_param_3];
	ld.param.u64 	%rd1, [gvdbFindActivBricks_param_4];
	ld.param.u32 	%r6, [gvdbFindActivBricks_param_5];
	ld.param.u32 	%r7, [gvdbFindActivBricks_param_6];
	ld.param.f32 	%f3, [gvdbFindActivBricks_param_7+8];
	ld.param.f32 	%f2, [gvdbFindActivBricks_param_7+4];
	ld.param.f32 	%f1, [gvdbFindActivBricks_param_7];
	ld.param.u64 	%rd2, [gvdbFindActivBricks_param_9];
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	setp.ge.u32	%p1, %r1, %r8;
	@%p1 bra 	BB34_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.lo.s32 	%r12, %r1, %r7;
	cvt.u64.u32	%rd4, %r12;
	cvt.s64.s32	%rd5, %r6;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd1;
	add.s64 	%rd8, %rd7, %rd6;
	ld.global.f32 	%f4, [%rd8];
	ld.global.f32 	%f5, [%rd8+4];
	ld.global.f32 	%f6, [%rd8+8];
	add.f32 	%f7, %f1, %f4;
	add.f32 	%f8, %f2, %f5;
	add.f32 	%f9, %f3, %f6;
	cvt.rn.f32.s32	%f10, %r2;
	div.rn.f32 	%f11, %f7, %f10;
	cvt.rpi.f32.f32	%f12, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rzi.s32.f32	%r13, %f13;
	cvt.rn.f32.s32	%f14, %r3;
	div.rn.f32 	%f15, %f8, %f14;
	cvt.rpi.f32.f32	%f16, %f15;
	mul.f32 	%f17, %f14, %f16;
	cvt.rzi.s32.f32	%r14, %f17;
	cvt.rn.f32.s32	%f18, %r4;
	div.rn.f32 	%f19, %f9, %f18;
	cvt.rpi.f32.f32	%f20, %f19;
	mul.f32 	%f21, %f18, %f20;
	cvt.rzi.s32.f32	%r15, %f21;
	cvt.rn.f32.s32	%f22, %r13;
	setp.lt.f32	%p2, %f7, %f22;
	selp.b32	%r16, %r2, 0, %p2;
	sub.s32 	%r17, %r13, %r16;
	cvt.rn.f32.s32	%f23, %r14;
	setp.lt.f32	%p3, %f8, %f23;
	selp.b32	%r18, %r3, 0, %p3;
	sub.s32 	%r19, %r14, %r18;
	cvt.rn.f32.s32	%f24, %r15;
	setp.lt.f32	%p4, %f9, %f24;
	selp.b32	%r20, %r4, 0, %p4;
	sub.s32 	%r21, %r15, %r20;
	div.s32 	%r22, %r17, %r2;
	div.s32 	%r23, %r19, %r3;
	div.s32 	%r24, %r21, %r4;
	mad.lo.s32 	%r25, %r24, %r5, %r23;
	mad.lo.s32 	%r26, %r25, %r5, %r22;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	st.global.u32 	[%rd10], %r26;

BB34_2:
	ret;
}

	// .globl	gvdbFindUnique
.visible .entry gvdbFindUnique(
	.param .u32 gvdbFindUnique_param_0,
	.param .u64 gvdbFindUnique_param_1,
	.param .u64 gvdbFindUnique_param_2,
	.param .u64 gvdbFindUnique_param_3,
	.param .u64 gvdbFindUnique_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r3, [gvdbFindUnique_param_0];
	ld.param.u64 	%rd7, [gvdbFindUnique_param_1];
	ld.param.u64 	%rd4, [gvdbFindUnique_param_2];
	ld.param.u64 	%rd5, [gvdbFindUnique_param_3];
	ld.param.u64 	%rd6, [gvdbFindUnique_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.u32	%p1, %r1, %r3;
	@%p1 bra 	BB35_5;

	setp.eq.s32	%p2, %r1, 0;
	cvt.u64.u32	%rd2, %r1;
	mul.wide.u32 	%rd8, %r1, 8;
	add.s64 	%rd3, %rd1, %rd8;
	@%p2 bra 	BB35_3;

	ld.global.u64 	%rd9, [%rd3];
	add.s32 	%r7, %r1, -1;
	mul.wide.u32 	%rd10, %r7, 8;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.u64 	%rd12, [%rd11];
	setp.eq.s64	%p3, %rd9, %rd12;
	@%p3 bra 	BB35_5;

BB35_3:
	cvta.to.global.u64 	%rd13, %rd4;
	shl.b64 	%rd14, %rd2, 2;
	add.s64 	%rd15, %rd13, %rd14;
	mov.u32 	%r8, 1;
	st.global.u32 	[%rd15], %r8;
	cvta.to.global.u64 	%rd16, %rd5;
	atom.global.add.u32 	%r9, [%rd16], 1;
	ld.global.u16 	%rd17, [%rd3+6];
	cvt.u32.u64	%r10, %rd17;
	and.b32  	%r2, %r10, 255;
	setp.eq.s32	%p4, %r2, 255;
	@%p4 bra 	BB35_5;

	cvta.to.global.u64 	%rd18, %rd6;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd20, %rd18, %rd19;
	atom.global.add.u32 	%r11, [%rd20], 1;

BB35_5:
	ret;
}

	// .globl	gvdbCalcBrickId
.visible .entry gvdbCalcBrickId(
	.param .u32 gvdbCalcBrickId_param_0,
	.param .u32 gvdbCalcBrickId_param_1,
	.param .u64 gvdbCalcBrickId_param_2,
	.param .u64 gvdbCalcBrickId_param_3,
	.param .u32 gvdbCalcBrickId_param_4,
	.param .u32 gvdbCalcBrickId_param_5,
	.param .align 4 .b8 gvdbCalcBrickId_param_6[12],
	.param .u64 gvdbCalcBrickId_param_7
)
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<49>;
	.reg .b64 	%rd<30>;


	ld.param.u32 	%r11, [gvdbCalcBrickId_param_0];
	ld.param.u32 	%r8, [gvdbCalcBrickId_param_1];
	ld.param.u64 	%rd3, [gvdbCalcBrickId_param_2];
	ld.param.u64 	%rd4, [gvdbCalcBrickId_param_3];
	ld.param.u32 	%r9, [gvdbCalcBrickId_param_4];
	ld.param.u32 	%r10, [gvdbCalcBrickId_param_5];
	ld.param.f32 	%f6, [gvdbCalcBrickId_param_6+8];
	ld.param.f32 	%f5, [gvdbCalcBrickId_param_6+4];
	ld.param.f32 	%f4, [gvdbCalcBrickId_param_6];
	ld.param.u64 	%rd5, [gvdbCalcBrickId_param_7];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	setp.ge.u32	%p1, %r1, %r11;
	@%p1 bra 	BB36_8;

	cvta.to.global.u64 	%rd6, %rd4;
	mul.lo.s32 	%r15, %r1, %r10;
	cvt.u64.u32	%rd7, %r15;
	cvt.s64.s32	%rd8, %r9;
	add.s64 	%rd9, %rd7, %rd8;
	add.s64 	%rd10, %rd6, %rd9;
	ld.global.f32 	%f7, [%rd10];
	ld.global.f32 	%f8, [%rd10+4];
	ld.global.f32 	%f9, [%rd10+8];
	add.f32 	%f1, %f4, %f7;
	add.f32 	%f2, %f5, %f8;
	add.f32 	%f3, %f6, %f9;
	setp.lt.f32	%p2, %f1, 0f00000000;
	setp.lt.f32	%p3, %f2, 0f00000000;
	or.pred  	%p4, %p2, %p3;
	setp.lt.f32	%p5, %f3, 0f00000000;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB36_5;
	bra.uni 	BB36_2;

BB36_5:
	setp.lt.s32	%p12, %r8, 1;
	@%p12 bra 	BB36_8;

	cvta.to.global.u64 	%rd2, %rd5;
	mul.lo.s32 	%r41, %r8, %r1;
	shl.b32 	%r5, %r41, 2;
	mov.u16 	%rs6, 0;
	mov.u32 	%r48, 0;
	mov.u16 	%rs10, %rs6;

BB36_7:
	shl.b32 	%r42, %r48, 2;
	add.s32 	%r43, %r42, %r5;
	add.s32 	%r44, %r43, 3;
	mul.wide.u32 	%rd22, %r44, 2;
	add.s64 	%rd23, %rd2, %rd22;
	mov.u16 	%rs7, 255;
	st.global.u16 	[%rd23], %rs7;
	add.s32 	%r45, %r43, 2;
	mul.wide.u32 	%rd24, %r45, 2;
	add.s64 	%rd25, %rd2, %rd24;
	st.global.u16 	[%rd25], %rs6;
	add.s32 	%r46, %r43, 1;
	mul.wide.u32 	%rd26, %r46, 2;
	add.s64 	%rd27, %rd2, %rd26;
	st.global.u16 	[%rd27], %rs6;
	mul.wide.u32 	%rd28, %r43, 2;
	add.s64 	%rd29, %rd2, %rd28;
	st.global.u16 	[%rd29], %rs6;
	add.s16 	%rs10, %rs10, 1;
	cvt.u32.u16	%r48, %rs10;
	setp.lt.s32	%p13, %r48, %r8;
	@%p13 bra 	BB36_7;
	bra.uni 	BB36_8;

BB36_2:
	setp.lt.s32	%p7, %r8, 1;
	@%p7 bra 	BB36_8;

	mul.lo.s32 	%r17, %r8, %r1;
	shl.b32 	%r2, %r17, 2;
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u16 	%rs9, 0;
	mov.u32 	%r47, 0;

BB36_4:
	cvt.u32.u16	%r18, %rs9;
	mul.wide.u32 	%rd11, %r18, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u32 	%r19, [%rd12];
	cvt.rn.f32.s32	%f10, %r19;
	div.rn.f32 	%f11, %f1, %f10;
	cvt.rpi.f32.f32	%f12, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rzi.s32.f32	%r20, %f13;
	div.rn.f32 	%f14, %f2, %f10;
	cvt.rpi.f32.f32	%f15, %f14;
	mul.f32 	%f16, %f10, %f15;
	cvt.rzi.s32.f32	%r21, %f16;
	div.rn.f32 	%f17, %f3, %f10;
	cvt.rpi.f32.f32	%f18, %f17;
	mul.f32 	%f19, %f10, %f18;
	cvt.rzi.s32.f32	%r22, %f19;
	cvt.rn.f32.s32	%f20, %r20;
	setp.lt.f32	%p8, %f1, %f20;
	selp.b32	%r23, %r19, 0, %p8;
	sub.s32 	%r24, %r20, %r23;
	cvt.rn.f32.s32	%f21, %r21;
	setp.lt.f32	%p9, %f2, %f21;
	selp.b32	%r25, %r19, 0, %p9;
	sub.s32 	%r26, %r21, %r25;
	cvt.rn.f32.s32	%f22, %r22;
	setp.lt.f32	%p10, %f3, %f22;
	selp.b32	%r27, %r19, 0, %p10;
	sub.s32 	%r28, %r22, %r27;
	shl.b32 	%r29, %r47, 2;
	add.s32 	%r30, %r29, %r2;
	add.s32 	%r31, %r30, 3;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.u32 	%rd14, %r31, 2;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u16 	[%rd15], %rs9;
	ld.global.u32 	%r32, [%rd12];
	div.s32 	%r33, %r24, %r32;
	add.s32 	%r34, %r30, 2;
	mul.wide.u32 	%rd16, %r34, 2;
	add.s64 	%rd17, %rd13, %rd16;
	st.global.u16 	[%rd17], %r33;
	ld.global.u32 	%r35, [%rd12];
	div.s32 	%r36, %r26, %r35;
	add.s32 	%r37, %r30, 1;
	mul.wide.u32 	%rd18, %r37, 2;
	add.s64 	%rd19, %rd13, %rd18;
	st.global.u16 	[%rd19], %r36;
	ld.global.u32 	%r38, [%rd12];
	div.s32 	%r39, %r28, %r38;
	mul.wide.u32 	%rd20, %r30, 2;
	add.s64 	%rd21, %rd13, %rd20;
	st.global.u16 	[%rd21], %r39;
	add.s16 	%rs9, %rs9, 1;
	cvt.u32.u16	%r47, %rs9;
	setp.lt.s32	%p11, %r47, %r8;
	@%p11 bra 	BB36_4;

BB36_8:
	ret;
}

	// .globl	gvdbCalcIncreBrickId
.visible .entry gvdbCalcIncreBrickId(
	.param .u64 gvdbCalcIncreBrickId_param_0,
	.param .f32 gvdbCalcIncreBrickId_param_1,
	.param .u32 gvdbCalcIncreBrickId_param_2,
	.param .u32 gvdbCalcIncreBrickId_param_3,
	.param .u64 gvdbCalcIncreBrickId_param_4,
	.param .u64 gvdbCalcIncreBrickId_param_5,
	.param .u32 gvdbCalcIncreBrickId_param_6,
	.param .u32 gvdbCalcIncreBrickId_param_7,
	.param .align 4 .b8 gvdbCalcIncreBrickId_param_8[12],
	.param .u64 gvdbCalcIncreBrickId_param_9,
	.param .u64 gvdbCalcIncreBrickId_param_10,
	.param .u64 gvdbCalcIncreBrickId_param_11
)
{
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<72>;
	.reg .b64 	%rd<70>;


	ld.param.u64 	%rd27, [gvdbCalcIncreBrickId_param_0];
	ld.param.u32 	%r18, [gvdbCalcIncreBrickId_param_2];
	ld.param.u32 	%r15, [gvdbCalcIncreBrickId_param_3];
	ld.param.u64 	%rd22, [gvdbCalcIncreBrickId_param_4];
	ld.param.u64 	%rd23, [gvdbCalcIncreBrickId_param_5];
	ld.param.u32 	%r16, [gvdbCalcIncreBrickId_param_6];
	ld.param.u32 	%r17, [gvdbCalcIncreBrickId_param_7];
	ld.param.f32 	%f6, [gvdbCalcIncreBrickId_param_8+8];
	ld.param.f32 	%f5, [gvdbCalcIncreBrickId_param_8+4];
	ld.param.f32 	%f4, [gvdbCalcIncreBrickId_param_8];
	ld.param.u64 	%rd24, [gvdbCalcIncreBrickId_param_9];
	ld.param.u64 	%rd25, [gvdbCalcIncreBrickId_param_10];
	ld.param.u64 	%rd26, [gvdbCalcIncreBrickId_param_11];
	cvta.to.global.u64 	%rd1, %rd27;
	mov.u32 	%r19, %ntid.x;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r1, %r19, %r20, %r21;
	setp.ge.u32	%p1, %r1, %r18;
	@%p1 bra 	BB37_16;

	cvta.to.global.u64 	%rd28, %rd23;
	mul.lo.s32 	%r22, %r1, %r17;
	cvt.u64.u32	%rd29, %r22;
	cvt.s64.s32	%rd30, %r16;
	add.s64 	%rd31, %rd29, %rd30;
	add.s64 	%rd32, %rd28, %rd31;
	ld.global.f32 	%f7, [%rd32];
	ld.global.f32 	%f8, [%rd32+4];
	ld.global.f32 	%f9, [%rd32+8];
	add.f32 	%f1, %f4, %f7;
	add.f32 	%f2, %f5, %f8;
	add.f32 	%f3, %f6, %f9;
	setp.lt.f32	%p2, %f1, 0f00000000;
	setp.lt.f32	%p3, %f2, 0f00000000;
	or.pred  	%p4, %p2, %p3;
	setp.lt.f32	%p5, %f3, 0f00000000;
	or.pred  	%p6, %p4, %p5;
	setp.lt.s32	%p7, %r15, 1;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB37_16;

	cvta.to.global.u64 	%rd2, %rd24;
	add.s64 	%rd3, %rd1, 672;
	add.s64 	%rd4, %rd1, 200;
	add.s64 	%rd5, %rd1, 40;
	add.s64 	%rd6, %rd1, 432;
	cvta.to.global.u64 	%rd7, %rd25;
	cvta.to.global.u64 	%rd8, %rd26;
	cvta.to.global.u64 	%rd9, %rd22;
	mov.u16 	%rs5, 0;
	mov.u32 	%r68, 0;

BB37_3:
	cvt.u32.u16	%r24, %rs5;
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd10, %rd9, %rd34;
	ld.global.u32 	%r25, [%rd10];
	cvt.rn.f32.s32	%f10, %r25;
	div.rn.f32 	%f11, %f1, %f10;
	cvt.rpi.f32.f32	%f12, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rzi.s32.f32	%r26, %f13;
	div.rn.f32 	%f14, %f2, %f10;
	cvt.rpi.f32.f32	%f15, %f14;
	mul.f32 	%f16, %f10, %f15;
	cvt.rzi.s32.f32	%r27, %f16;
	div.rn.f32 	%f17, %f3, %f10;
	cvt.rpi.f32.f32	%f18, %f17;
	mul.f32 	%f19, %f10, %f18;
	cvt.rzi.s32.f32	%r28, %f19;
	cvt.rn.f32.s32	%f20, %r26;
	setp.lt.f32	%p9, %f1, %f20;
	selp.b32	%r29, %r25, 0, %p9;
	sub.s32 	%r3, %r26, %r29;
	cvt.rn.f32.s32	%f21, %r27;
	setp.lt.f32	%p10, %f2, %f21;
	selp.b32	%r30, %r25, 0, %p10;
	sub.s32 	%r4, %r27, %r30;
	cvt.rn.f32.s32	%f22, %r28;
	setp.lt.f32	%p11, %f3, %f22;
	selp.b32	%r31, %r25, 0, %p11;
	sub.s32 	%r5, %r28, %r31;
	ld.global.u32 	%r32, [%rd3];
	mul.wide.s32 	%rd35, %r32, 8;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.u64 	%rd68, [%rd36+440];
	ld.u8 	%rs2, [%rd68];
	cvt.u32.u16	%r70, %rs2;
	setp.eq.s16	%p12, %rs2, 0;
	mov.u64 	%rd69, 0;
	@%p12 bra 	BB37_11;

	cvt.u64.u16	%rd37, %rs2;
	neg.s64 	%rd67, %rd37;
	add.s32 	%r33, %r70, -1;
	sub.s32 	%r69, %r33, %r68;

BB37_5:
	shl.b64 	%rd38, %rd67, 2;
	sub.s64 	%rd15, %rd5, %rd38;
	add.s64 	%rd16, %rd68, 4;
	ld.u64 	%rd17, [%rd68+48];
	setp.eq.s64	%p13, %rd17, 4294967295;
	mov.u32 	%r11, -1;
	@%p13 bra 	BB37_7;

	mul.lo.s64 	%rd39, %rd67, -3;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.u32 	%r35, [%rd41];
	ld.global.u32 	%r36, [%rd41+4];
	ld.global.u32 	%r37, [%rd41+8];
	ld.u32 	%r38, [%rd16];
	ld.u32 	%r39, [%rd16+4];
	ld.u32 	%r40, [%rd16+8];
	ld.global.u32 	%r41, [%rd15];
	shr.u64 	%rd42, %rd17, 5;
	shr.u64 	%rd43, %rd17, 16;
	cvt.u32.u64	%r42, %rd43;
	and.b64  	%rd44, %rd42, 2040;
	add.s64 	%rd45, %rd1, %rd44;
	shr.u64 	%rd46, %rd17, 6;
	and.b64  	%rd47, %rd46, 1020;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u32 	%r43, [%rd48+400];
	mul.lo.s32 	%r44, %r43, %r42;
	cvt.s64.s32	%rd49, %r44;
	ld.global.u64 	%rd50, [%rd45+520];
	add.s64 	%rd51, %rd50, %rd49;
	sub.s32 	%r45, %r5, %r40;
	mul.lo.s32 	%r46, %r45, %r41;
	div.s32 	%r47, %r46, %r37;
	sub.s32 	%r48, %r4, %r39;
	mul.lo.s32 	%r49, %r48, %r41;
	div.s32 	%r50, %r49, %r36;
	mad.lo.s32 	%r51, %r47, %r41, %r50;
	sub.s32 	%r52, %r3, %r38;
	mul.lo.s32 	%r53, %r52, %r41;
	div.s32 	%r54, %r53, %r35;
	mad.lo.s32 	%r55, %r51, %r41, %r54;
	mul.wide.s32 	%rd52, %r55, 8;
	add.s64 	%rd53, %rd51, %rd52;
	ld.u64 	%rd54, [%rd53];
	shr.u64 	%rd55, %rd54, 16;
	cvt.u32.u64	%r11, %rd55;

BB37_7:
	add.s32 	%r70, %r70, -1;
	setp.eq.s32	%p14, %r11, -1;
	mov.u64 	%rd69, 4294967295;
	@%p14 bra 	BB37_11;

	setp.eq.s32	%p15, %r69, 0;
	@%p15 bra 	BB37_10;

	shl.b64 	%rd58, %rd67, 3;
	sub.s64 	%rd59, %rd6, %rd58;
	ld.global.u32 	%r56, [%rd15+316];
	mul.lo.s32 	%r57, %r56, %r11;
	cvt.s64.s32	%rd60, %r57;
	ld.global.u64 	%rd61, [%rd59];
	add.s64 	%rd68, %rd61, %rd60;
	add.s64 	%rd67, %rd67, 1;
	add.s32 	%r69, %r69, -1;
	setp.gt.s32	%p16, %r70, 0;
	@%p16 bra 	BB37_5;
	bra.uni 	BB37_11;

BB37_10:
	cvt.s64.s32	%rd69, %r11;

BB37_11:
	cvt.u32.u64	%r58, %rd69;
	setp.eq.s32	%p17, %r58, -1;
	@%p17 bra 	BB37_14;
	bra.uni 	BB37_12;

BB37_14:
	atom.global.add.u32 	%r60, [%rd7], 1;
	ld.global.u32 	%r61, [%rd10];
	div.s32 	%r62, %r5, %r61;
	shl.b32 	%r63, %r60, 2;
	mul.wide.s32 	%rd65, %r63, 2;
	add.s64 	%rd66, %rd2, %rd65;
	st.global.u16 	[%rd66], %r62;
	ld.global.u32 	%r64, [%rd10];
	div.s32 	%r65, %r4, %r64;
	st.global.u16 	[%rd66+2], %r65;
	ld.global.u32 	%r66, [%rd10];
	div.s32 	%r67, %r3, %r66;
	st.global.u16 	[%rd66+4], %r67;
	st.global.u16 	[%rd66+6], %rs5;
	bra.uni 	BB37_15;

BB37_12:
	setp.ne.s16	%p18, %rs5, 0;
	@%p18 bra 	BB37_15;

	cvt.s64.s32 	%rd62, %rd69;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd8, %rd63;
	atom.global.or.b32 	%r59, [%rd64], 1;

BB37_15:
	add.s16 	%rs5, %rs5, 1;
	cvt.u32.u16	%r68, %rs5;
	setp.lt.s32	%p19, %r68, %r15;
	@%p19 bra 	BB37_3;

BB37_16:
	ret;
}

	// .globl	gvdbCalcIncreExtraBrickId
.visible .entry gvdbCalcIncreExtraBrickId(
	.param .u64 gvdbCalcIncreExtraBrickId_param_0,
	.param .f32 gvdbCalcIncreExtraBrickId_param_1,
	.param .u32 gvdbCalcIncreExtraBrickId_param_2,
	.param .u32 gvdbCalcIncreExtraBrickId_param_3,
	.param .u64 gvdbCalcIncreExtraBrickId_param_4,
	.param .u64 gvdbCalcIncreExtraBrickId_param_5,
	.param .u32 gvdbCalcIncreExtraBrickId_param_6,
	.param .u32 gvdbCalcIncreExtraBrickId_param_7,
	.param .align 4 .b8 gvdbCalcIncreExtraBrickId_param_8[12],
	.param .u64 gvdbCalcIncreExtraBrickId_param_9,
	.param .u64 gvdbCalcIncreExtraBrickId_param_10,
	.param .u64 gvdbCalcIncreExtraBrickId_param_11
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<90>;
	.reg .b64 	%rd<70>;


	ld.param.u64 	%rd26, [gvdbCalcIncreExtraBrickId_param_0];
	ld.param.f32 	%f4, [gvdbCalcIncreExtraBrickId_param_1];
	ld.param.u32 	%r35, [gvdbCalcIncreExtraBrickId_param_2];
	ld.param.u32 	%r32, [gvdbCalcIncreExtraBrickId_param_3];
	ld.param.u64 	%rd21, [gvdbCalcIncreExtraBrickId_param_4];
	ld.param.u64 	%rd22, [gvdbCalcIncreExtraBrickId_param_5];
	ld.param.u32 	%r33, [gvdbCalcIncreExtraBrickId_param_6];
	ld.param.u32 	%r34, [gvdbCalcIncreExtraBrickId_param_7];
	ld.param.f32 	%f7, [gvdbCalcIncreExtraBrickId_param_8+8];
	ld.param.f32 	%f6, [gvdbCalcIncreExtraBrickId_param_8+4];
	ld.param.f32 	%f5, [gvdbCalcIncreExtraBrickId_param_8];
	ld.param.u64 	%rd23, [gvdbCalcIncreExtraBrickId_param_9];
	ld.param.u64 	%rd24, [gvdbCalcIncreExtraBrickId_param_10];
	ld.param.u64 	%rd25, [gvdbCalcIncreExtraBrickId_param_11];
	cvta.to.global.u64 	%rd1, %rd26;
	mov.u32 	%r36, %ntid.x;
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %tid.x;
	mad.lo.s32 	%r1, %r36, %r37, %r38;
	setp.ge.u32	%p1, %r1, %r35;
	@%p1 bra 	BB38_25;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.lo.s32 	%r39, %r1, %r34;
	cvt.u64.u32	%rd28, %r39;
	cvt.s64.s32	%rd29, %r33;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd27, %rd30;
	ld.global.f32 	%f8, [%rd31];
	ld.global.f32 	%f9, [%rd31+4];
	ld.global.f32 	%f10, [%rd31+8];
	add.f32 	%f1, %f5, %f8;
	add.f32 	%f2, %f6, %f9;
	add.f32 	%f3, %f7, %f10;
	setp.lt.f32	%p2, %f1, 0f00000000;
	setp.lt.f32	%p3, %f2, 0f00000000;
	or.pred  	%p4, %p2, %p3;
	setp.lt.f32	%p5, %f3, 0f00000000;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB38_25;

	setp.lt.s32	%p7, %r32, 1;
	@%p7 bra 	BB38_25;

	cvta.to.global.u64 	%rd2, %rd23;
	cvt.rzi.s32.f32	%r41, %f1;
	cvt.rn.f32.s32	%f11, %r41;
	sub.f32 	%f12, %f11, %f4;
	cvt.rzi.s32.f32	%r2, %f12;
	cvt.rzi.s32.f32	%r42, %f2;
	cvt.rn.f32.s32	%f13, %r42;
	sub.f32 	%f14, %f13, %f4;
	cvt.rzi.s32.f32	%r3, %f14;
	cvt.rzi.s32.f32	%r43, %f3;
	cvt.rn.f32.s32	%f15, %r43;
	sub.f32 	%f16, %f15, %f4;
	cvt.rzi.s32.f32	%r4, %f16;
	add.f32 	%f17, %f11, %f4;
	cvt.rzi.s32.f32	%r5, %f17;
	add.f32 	%f18, %f13, %f4;
	cvt.rzi.s32.f32	%r6, %f18;
	add.f32 	%f19, %f15, %f4;
	cvt.rzi.s32.f32	%r7, %f19;
	add.s64 	%rd3, %rd1, 672;
	add.s64 	%rd4, %rd1, 200;
	add.s64 	%rd5, %rd1, 40;
	add.s64 	%rd6, %rd1, 432;
	cvta.to.global.u64 	%rd7, %rd21;
	cvta.to.global.u64 	%rd8, %rd25;
	cvta.to.global.u64 	%rd9, %rd24;
	mov.u16 	%rs5, 0;
	mov.u32 	%r83, 0;

BB38_4:
	cvt.u32.u16	%r44, %rs5;
	mul.wide.u32 	%rd32, %r44, 4;
	add.s64 	%rd33, %rd7, %rd32;
	ld.global.u32 	%r9, [%rd33];
	rem.s32 	%r45, %r2, %r9;
	sub.s32 	%r84, %r2, %r45;
	rem.s32 	%r46, %r5, %r9;
	sub.s32 	%r11, %r5, %r46;
	setp.gt.s32	%p8, %r84, %r11;
	@%p8 bra 	BB38_24;

	rem.s32 	%r47, %r3, %r9;
	sub.s32 	%r12, %r3, %r47;
	rem.s32 	%r48, %r6, %r9;
	sub.s32 	%r13, %r6, %r48;
	not.b32 	%r14, %r83;

BB38_6:
	setp.gt.s32	%p9, %r12, %r13;
	@%p9 bra 	BB38_23;

	rem.s32 	%r49, %r4, %r9;
	sub.s32 	%r16, %r4, %r49;
	rem.s32 	%r50, %r7, %r9;
	sub.s32 	%r17, %r7, %r50;
	mov.u32 	%r85, %r12;

BB38_8:
	setp.gt.s32	%p10, %r16, %r17;
	mov.u32 	%r86, %r16;
	@%p10 bra 	BB38_22;

BB38_9:
	ld.global.u32 	%r51, [%rd3];
	mul.wide.s32 	%rd35, %r51, 8;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.u64 	%rd68, [%rd36+440];
	ld.u8 	%rs2, [%rd68];
	cvt.u32.u16	%r88, %rs2;
	setp.eq.s16	%p11, %rs2, 0;
	mov.u64 	%rd69, 0;
	@%p11 bra 	BB38_17;

	cvt.u64.u16	%rd37, %rs2;
	neg.s64 	%rd67, %rd37;
	add.s32 	%r87, %r14, %r88;

BB38_11:
	shl.b64 	%rd38, %rd67, 2;
	sub.s64 	%rd14, %rd5, %rd38;
	add.s64 	%rd15, %rd68, 4;
	ld.u64 	%rd16, [%rd68+48];
	setp.eq.s64	%p12, %rd16, 4294967295;
	mov.u32 	%r25, -1;
	@%p12 bra 	BB38_13;

	mul.lo.s64 	%rd39, %rd67, -3;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.u32 	%r53, [%rd41];
	ld.global.u32 	%r54, [%rd41+4];
	ld.global.u32 	%r55, [%rd41+8];
	ld.u32 	%r56, [%rd15];
	ld.u32 	%r57, [%rd15+4];
	ld.u32 	%r58, [%rd15+8];
	ld.global.u32 	%r59, [%rd14];
	shr.u64 	%rd42, %rd16, 5;
	shr.u64 	%rd43, %rd16, 16;
	cvt.u32.u64	%r60, %rd43;
	and.b64  	%rd44, %rd42, 2040;
	add.s64 	%rd45, %rd1, %rd44;
	shr.u64 	%rd46, %rd16, 6;
	and.b64  	%rd47, %rd46, 1020;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u32 	%r61, [%rd48+400];
	mul.lo.s32 	%r62, %r61, %r60;
	cvt.s64.s32	%rd49, %r62;
	ld.global.u64 	%rd50, [%rd45+520];
	add.s64 	%rd51, %rd50, %rd49;
	sub.s32 	%r63, %r86, %r58;
	mul.lo.s32 	%r64, %r63, %r59;
	div.s32 	%r65, %r64, %r55;
	sub.s32 	%r66, %r85, %r57;
	mul.lo.s32 	%r67, %r66, %r59;
	div.s32 	%r68, %r67, %r54;
	mad.lo.s32 	%r69, %r65, %r59, %r68;
	sub.s32 	%r70, %r84, %r56;
	mul.lo.s32 	%r71, %r70, %r59;
	div.s32 	%r72, %r71, %r53;
	mad.lo.s32 	%r73, %r69, %r59, %r72;
	mul.wide.s32 	%rd52, %r73, 8;
	add.s64 	%rd53, %rd51, %rd52;
	ld.u64 	%rd54, [%rd53];
	shr.u64 	%rd55, %rd54, 16;
	cvt.u32.u64	%r25, %rd55;

BB38_13:
	add.s32 	%r88, %r88, -1;
	setp.eq.s32	%p13, %r25, -1;
	mov.u64 	%rd69, 4294967295;
	@%p13 bra 	BB38_17;

	setp.eq.s32	%p14, %r87, 0;
	@%p14 bra 	BB38_16;

	shl.b64 	%rd58, %rd67, 3;
	sub.s64 	%rd59, %rd6, %rd58;
	ld.global.u32 	%r74, [%rd14+316];
	mul.lo.s32 	%r75, %r74, %r25;
	cvt.s64.s32	%rd60, %r75;
	ld.global.u64 	%rd61, [%rd59];
	add.s64 	%rd68, %rd61, %rd60;
	add.s64 	%rd67, %rd67, 1;
	add.s32 	%r87, %r87, -1;
	setp.gt.s32	%p15, %r88, 0;
	@%p15 bra 	BB38_11;
	bra.uni 	BB38_17;

BB38_16:
	cvt.s64.s32	%rd69, %r25;

BB38_17:
	cvt.u32.u64	%r76, %rd69;
	setp.eq.s32	%p16, %r76, -1;
	@%p16 bra 	BB38_20;
	bra.uni 	BB38_18;

BB38_20:
	atom.global.add.u32 	%r78, [%rd9], 1;
	div.s32 	%r79, %r86, %r9;
	shl.b32 	%r80, %r78, 2;
	mul.wide.s32 	%rd65, %r80, 2;
	add.s64 	%rd66, %rd2, %rd65;
	st.global.u16 	[%rd66], %r79;
	div.s32 	%r81, %r85, %r9;
	st.global.u16 	[%rd66+2], %r81;
	div.s32 	%r82, %r84, %r9;
	st.global.u16 	[%rd66+4], %r82;
	st.global.u16 	[%rd66+6], %rs5;
	bra.uni 	BB38_21;

BB38_18:
	setp.ne.s16	%p17, %rs5, 0;
	@%p17 bra 	BB38_21;

	cvt.s64.s32 	%rd62, %rd69;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd8, %rd63;
	atom.global.or.b32 	%r77, [%rd64], 1;

BB38_21:
	add.s32 	%r86, %r86, %r9;
	setp.le.s32	%p18, %r86, %r17;
	@%p18 bra 	BB38_9;

BB38_22:
	add.s32 	%r85, %r85, %r9;
	setp.le.s32	%p19, %r85, %r13;
	@%p19 bra 	BB38_8;

BB38_23:
	add.s32 	%r84, %r84, %r9;
	setp.le.s32	%p20, %r84, %r11;
	@%p20 bra 	BB38_6;

BB38_24:
	add.s16 	%rs5, %rs5, 1;
	cvt.u32.u16	%r83, %rs5;
	setp.lt.s32	%p21, %r83, %r32;
	@%p21 bra 	BB38_4;

BB38_25:
	ret;
}

	// .globl	gvdbCalcExtraBrickId
.visible .entry gvdbCalcExtraBrickId(
	.param .u64 gvdbCalcExtraBrickId_param_0,
	.param .f32 gvdbCalcExtraBrickId_param_1,
	.param .u32 gvdbCalcExtraBrickId_param_2,
	.param .u32 gvdbCalcExtraBrickId_param_3,
	.param .u64 gvdbCalcExtraBrickId_param_4,
	.param .u64 gvdbCalcExtraBrickId_param_5,
	.param .u32 gvdbCalcExtraBrickId_param_6,
	.param .u32 gvdbCalcExtraBrickId_param_7,
	.param .align 4 .b8 gvdbCalcExtraBrickId_param_8[12],
	.param .u64 gvdbCalcExtraBrickId_param_9,
	.param .u64 gvdbCalcExtraBrickId_param_10
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd22, [gvdbCalcExtraBrickId_param_0];
	ld.param.f32 	%f10, [gvdbCalcExtraBrickId_param_1];
	ld.param.u32 	%r36, [gvdbCalcExtraBrickId_param_2];
	ld.param.u32 	%r33, [gvdbCalcExtraBrickId_param_3];
	ld.param.u64 	%rd18, [gvdbCalcExtraBrickId_param_4];
	ld.param.u64 	%rd19, [gvdbCalcExtraBrickId_param_5];
	ld.param.u32 	%r34, [gvdbCalcExtraBrickId_param_6];
	ld.param.u32 	%r35, [gvdbCalcExtraBrickId_param_7];
	ld.param.f32 	%f13, [gvdbCalcExtraBrickId_param_8+8];
	ld.param.f32 	%f12, [gvdbCalcExtraBrickId_param_8+4];
	ld.param.f32 	%f11, [gvdbCalcExtraBrickId_param_8];
	ld.param.u64 	%rd20, [gvdbCalcExtraBrickId_param_9];
	ld.param.u64 	%rd21, [gvdbCalcExtraBrickId_param_10];
	cvta.to.global.u64 	%rd1, %rd22;
	mov.u32 	%r37, %ntid.x;
	mov.u32 	%r38, %ctaid.x;
	mov.u32 	%r39, %tid.x;
	mad.lo.s32 	%r1, %r37, %r38, %r39;
	setp.ge.u32	%p1, %r1, %r36;
	@%p1 bra 	BB39_23;

	cvta.to.global.u64 	%rd23, %rd19;
	mul.lo.s32 	%r40, %r1, %r35;
	cvt.u64.u32	%rd24, %r40;
	cvt.s64.s32	%rd25, %r34;
	add.s64 	%rd26, %rd24, %rd25;
	add.s64 	%rd27, %rd23, %rd26;
	ld.global.f32 	%f14, [%rd27];
	ld.global.f32 	%f15, [%rd27+4];
	ld.global.f32 	%f16, [%rd27+8];
	add.f32 	%f1, %f11, %f14;
	add.f32 	%f2, %f12, %f15;
	add.f32 	%f3, %f13, %f16;
	setp.lt.f32	%p2, %f1, 0f00000000;
	setp.lt.f32	%p3, %f2, 0f00000000;
	or.pred  	%p4, %p2, %p3;
	setp.lt.f32	%p5, %f3, 0f00000000;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB39_23;

	cvt.rzi.s32.f32	%r41, %f1;
	cvt.rn.f32.s32	%f4, %r41;
	cvt.rzi.s32.f32	%r42, %f2;
	cvt.rn.f32.s32	%f5, %r42;
	cvt.rzi.s32.f32	%r43, %f3;
	cvt.rn.f32.s32	%f6, %r43;
	fma.rn.f32 	%f7, %f10, 0f40000000, %f4;
	fma.rn.f32 	%f8, %f10, 0f40000000, %f5;
	fma.rn.f32 	%f9, %f10, 0f40000000, %f6;
	setp.lt.s32	%p7, %r33, 1;
	@%p7 bra 	BB39_23;

	cvta.to.global.u64 	%rd2, %rd20;
	sub.f32 	%f17, %f4, %f10;
	cvt.rzi.s32.f32	%r2, %f17;
	sub.f32 	%f18, %f5, %f10;
	cvt.rzi.s32.f32	%r3, %f18;
	sub.f32 	%f19, %f6, %f10;
	cvt.rzi.s32.f32	%r4, %f19;
	cvt.rzi.s32.f32	%r5, %f7;
	cvt.rzi.s32.f32	%r6, %f8;
	cvt.rzi.s32.f32	%r7, %f9;
	add.s64 	%rd3, %rd1, 672;
	add.s64 	%rd4, %rd1, 200;
	add.s64 	%rd5, %rd1, 40;
	add.s64 	%rd6, %rd1, 432;
	cvta.to.global.u64 	%rd7, %rd18;
	cvta.to.global.u64 	%rd8, %rd21;
	mov.u16 	%rs5, 0;
	mov.u32 	%r85, 0;

BB39_4:
	cvt.u32.u16	%r45, %rs5;
	mul.wide.u32 	%rd28, %r45, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.u32 	%r9, [%rd29];
	rem.s32 	%r46, %r2, %r9;
	sub.s32 	%r86, %r2, %r46;
	rem.s32 	%r47, %r5, %r9;
	sub.s32 	%r11, %r5, %r47;
	setp.gt.s32	%p8, %r86, %r11;
	@%p8 bra 	BB39_22;

	rem.s32 	%r48, %r3, %r9;
	sub.s32 	%r12, %r3, %r48;
	rem.s32 	%r49, %r6, %r9;
	sub.s32 	%r13, %r6, %r49;
	not.b32 	%r14, %r85;

BB39_6:
	setp.gt.s32	%p9, %r12, %r13;
	@%p9 bra 	BB39_21;

	rem.s32 	%r50, %r4, %r9;
	sub.s32 	%r16, %r4, %r50;
	rem.s32 	%r51, %r7, %r9;
	sub.s32 	%r17, %r7, %r51;
	mov.u32 	%r87, %r12;

BB39_8:
	setp.gt.s32	%p10, %r16, %r17;
	mov.u32 	%r88, %r16;
	@%p10 bra 	BB39_20;

BB39_9:
	ld.global.u32 	%r53, [%rd3];
	mul.wide.s32 	%rd30, %r53, 8;
	add.s64 	%rd31, %rd1, %rd30;
	ld.global.u64 	%rd58, [%rd31+440];
	ld.u8 	%rs2, [%rd58];
	cvt.u32.u16	%r90, %rs2;
	setp.eq.s16	%p11, %rs2, 0;
	mov.u32 	%r92, 0;
	@%p11 bra 	BB39_17;

	cvt.u64.u16	%rd32, %rs2;
	neg.s64 	%rd11, %rd32;
	add.s32 	%r22, %r14, %r90;

BB39_11:
	shl.b64 	%rd33, %rd11, 2;
	sub.s64 	%rd13, %rd5, %rd33;
	add.s64 	%rd14, %rd58, 4;
	ld.u64 	%rd15, [%rd58+48];
	setp.eq.s64	%p12, %rd15, 4294967295;
	mov.u32 	%r92, -1;
	mov.u32 	%r25, %r92;
	@%p12 bra 	BB39_13;

	mul.lo.s64 	%rd34, %rd11, -3;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd4, %rd35;
	ld.global.u32 	%r55, [%rd36];
	ld.global.u32 	%r56, [%rd36+4];
	ld.global.u32 	%r57, [%rd36+8];
	ld.u32 	%r58, [%rd14];
	ld.u32 	%r59, [%rd14+4];
	ld.u32 	%r60, [%rd14+8];
	ld.global.u32 	%r61, [%rd13];
	shr.u64 	%rd37, %rd15, 5;
	shr.u64 	%rd38, %rd15, 16;
	cvt.u32.u64	%r62, %rd38;
	and.b64  	%rd39, %rd37, 2040;
	add.s64 	%rd40, %rd1, %rd39;
	shr.u64 	%rd41, %rd15, 6;
	and.b64  	%rd42, %rd41, 1020;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.u32 	%r63, [%rd43+400];
	mul.lo.s32 	%r64, %r63, %r62;
	cvt.s64.s32	%rd44, %r64;
	ld.global.u64 	%rd45, [%rd40+520];
	add.s64 	%rd46, %rd45, %rd44;
	sub.s32 	%r65, %r88, %r60;
	mul.lo.s32 	%r66, %r65, %r61;
	div.s32 	%r67, %r66, %r57;
	sub.s32 	%r68, %r87, %r59;
	mul.lo.s32 	%r69, %r68, %r61;
	div.s32 	%r70, %r69, %r56;
	mad.lo.s32 	%r71, %r67, %r61, %r70;
	sub.s32 	%r72, %r86, %r58;
	mul.lo.s32 	%r73, %r72, %r61;
	div.s32 	%r74, %r73, %r55;
	mad.lo.s32 	%r75, %r71, %r61, %r74;
	mul.wide.s32 	%rd47, %r75, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.u64 	%rd49, [%rd48];
	shr.u64 	%rd50, %rd49, 16;
	cvt.u32.u64	%r25, %rd50;

BB39_13:
	add.s32 	%r90, %r90, -1;
	setp.eq.s32	%p13, %r25, -1;
	@%p13 bra 	BB39_17;

	setp.eq.s32	%p14, %r22, 0;
	@%p14 bra 	BB39_15;

	shl.b64 	%rd51, %rd11, 3;
	sub.s64 	%rd52, %rd6, %rd51;
	ld.global.u32 	%r78, [%rd13+316];
	mul.lo.s32 	%r79, %r78, %r25;
	cvt.s64.s32	%rd53, %r79;
	ld.global.u64 	%rd54, [%rd52];
	add.s64 	%rd58, %rd54, %rd53;
	add.s64 	%rd11, %rd11, 1;
	add.s32 	%r22, %r22, -1;
	setp.gt.s32	%p15, %r90, 0;
	@%p15 bra 	BB39_11;
	bra.uni 	BB39_17;

BB39_15:
	mov.u32 	%r92, %r25;

BB39_17:
	setp.ne.s32	%p16, %r92, -1;
	@%p16 bra 	BB39_19;

	atom.global.add.u32 	%r80, [%rd8], 1;
	div.s32 	%r81, %r88, %r9;
	shl.b32 	%r82, %r80, 2;
	mul.wide.s32 	%rd55, %r82, 2;
	add.s64 	%rd56, %rd2, %rd55;
	st.global.u16 	[%rd56], %r81;
	div.s32 	%r83, %r87, %r9;
	st.global.u16 	[%rd56+2], %r83;
	div.s32 	%r84, %r86, %r9;
	st.global.u16 	[%rd56+4], %r84;
	st.global.u16 	[%rd56+6], %rs5;

BB39_19:
	add.s32 	%r88, %r88, %r9;
	setp.le.s32	%p17, %r88, %r17;
	@%p17 bra 	BB39_9;

BB39_20:
	add.s32 	%r87, %r87, %r9;
	setp.le.s32	%p18, %r87, %r13;
	@%p18 bra 	BB39_8;

BB39_21:
	add.s32 	%r86, %r86, %r9;
	setp.le.s32	%p19, %r86, %r11;
	@%p19 bra 	BB39_6;

BB39_22:
	add.s16 	%rs5, %rs5, 1;
	cvt.u32.u16	%r85, %rs5;
	setp.lt.s32	%p20, %r85, %r33;
	@%p20 bra 	BB39_4;

BB39_23:
	ret;
}

	// .globl	gvdbScatterPointDensity
.visible .entry gvdbScatterPointDensity(
	.param .u64 gvdbScatterPointDensity_param_0,
	.param .u32 gvdbScatterPointDensity_param_1,
	.param .f32 gvdbScatterPointDensity_param_2,
	.param .f32 gvdbScatterPointDensity_param_3,
	.param .u64 gvdbScatterPointDensity_param_4,
	.param .u32 gvdbScatterPointDensity_param_5,
	.param .u32 gvdbScatterPointDensity_param_6,
	.param .u64 gvdbScatterPointDensity_param_7,
	.param .u32 gvdbScatterPointDensity_param_8,
	.param .u32 gvdbScatterPointDensity_param_9,
	.param .u64 gvdbScatterPointDensity_param_10,
	.param .align 4 .b8 gvdbScatterPointDensity_param_11[12],
	.param .u8 gvdbScatterPointDensity_param_12,
	.param .u64 gvdbScatterPointDensity_param_13
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<96>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<49>;


	ld.param.u64 	%rd4, [gvdbScatterPointDensity_param_0];
	ld.param.u32 	%r14, [gvdbScatterPointDensity_param_1];
	ld.param.f32 	%f12, [gvdbScatterPointDensity_param_2];
	ld.param.u64 	%rd5, [gvdbScatterPointDensity_param_4];
	ld.param.u32 	%r10, [gvdbScatterPointDensity_param_5];
	ld.param.u32 	%r11, [gvdbScatterPointDensity_param_6];
	ld.param.u64 	%rd6, [gvdbScatterPointDensity_param_7];
	ld.param.u32 	%r12, [gvdbScatterPointDensity_param_8];
	ld.param.u32 	%r13, [gvdbScatterPointDensity_param_9];
	ld.param.u64 	%rd7, [gvdbScatterPointDensity_param_10];
	ld.param.f32 	%f15, [gvdbScatterPointDensity_param_11+8];
	ld.param.f32 	%f14, [gvdbScatterPointDensity_param_11+4];
	ld.param.f32 	%f13, [gvdbScatterPointDensity_param_11];
	ld.param.u64 	%rd8, [gvdbScatterPointDensity_param_13];
	ld.param.s8 	%rs8, [gvdbScatterPointDensity_param_12];
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r15, %r16, %r17;
	setp.ge.u32	%p1, %r1, %r14;
	@%p1 bra 	BB40_10;

	cvta.to.global.u64 	%rd9, %rd7;
	mul.wide.u32 	%rd10, %r1, 4;
	add.s64 	%rd1, %rd9, %rd10;
	ld.global.u32 	%r2, [%rd1];
	setp.eq.s32	%p2, %r2, -1;
	@%p2 bra 	BB40_10;

	mul.lo.s32 	%r18, %r1, %r11;
	cvt.u64.u32	%rd11, %r18;
	cvt.s64.s32	%rd12, %r10;
	add.s64 	%rd13, %rd11, %rd12;
	cvta.to.global.u64 	%rd14, %rd5;
	add.s64 	%rd15, %rd14, %rd13;
	ld.global.f32 	%f16, [%rd15];
	add.f32 	%f17, %f13, %f16;
	ld.global.f32 	%f18, [%rd15+4];
	add.f32 	%f19, %f14, %f18;
	ld.global.f32 	%f20, [%rd15+8];
	add.f32 	%f21, %f15, %f20;
	cvta.to.global.u64 	%rd16, %rd4;
	add.s64 	%rd2, %rd16, 440;
	ld.global.u32 	%r19, [%rd16+360];
	mul.lo.s32 	%r20, %r19, %r2;
	cvt.s64.s32	%rd17, %r20;
	ld.global.u64 	%rd18, [%rd16+440];
	add.s64 	%rd19, %rd17, %rd18;
	add.s64 	%rd3, %rd19, 4;
	ld.u32 	%r21, [%rd19+4];
	cvt.rn.f32.s32	%f22, %r21;
	ld.u32 	%r22, [%rd19+8];
	cvt.rn.f32.s32	%f23, %r22;
	ld.u32 	%r23, [%rd19+12];
	cvt.rn.f32.s32	%f24, %r23;
	sub.f32 	%f1, %f17, %f22;
	sub.f32 	%f2, %f19, %f23;
	sub.f32 	%f3, %f21, %f24;
	cvt.rzi.s32.f32	%r24, %f1;
	cvt.rn.f32.s32	%f4, %r24;
	cvt.rzi.s32.f32	%r25, %f2;
	cvt.rn.f32.s32	%f5, %r25;
	cvt.rzi.s32.f32	%r26, %f3;
	cvt.rn.f32.s32	%f6, %r26;
	setp.lt.f32	%p3, %f4, 0f00000000;
	setp.lt.f32	%p4, %f5, 0f00000000;
	or.pred  	%p5, %p3, %p4;
	setp.lt.f32	%p6, %f6, 0f00000000;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB40_10;

	ld.global.u32 	%r27, [%rd2+-400];
	cvt.rn.f32.s32	%f25, %r27;
	setp.ge.f32	%p8, %f4, %f25;
	setp.ge.f32	%p9, %f5, %f25;
	or.pred  	%p10, %p8, %p9;
	setp.ge.f32	%p11, %f6, %f25;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB40_10;

	cvt.rzi.u32.f32	%r3, %f4;
	ld.v4.u32 	{%r28, %r29, %r30, %r31}, [%rd3+12];
	add.s32 	%r4, %r28, %r3;
	cvt.rzi.u32.f32	%r5, %f5;
	add.s32 	%r6, %r29, %r5;
	cvt.rzi.u32.f32	%r7, %f6;
	add.s32 	%r8, %r30, %r7;
	ld.global.u64 	%rd20, [%rd2+528];
	shl.b32 	%r9, %r4, 2;
	suld.b.3d.b32.trap {%r35}, [%rd20, {%r9, %r6, %r8, %r8}];
	mov.b32 	 %f26, %r35;
	sub.f32 	%f27, %f4, %f1;
	mul.f32 	%f7, %f27, %f27;
	sub.f32 	%f28, %f5, %f2;
	mul.f32 	%f8, %f28, %f28;
	add.f32 	%f9, %f7, %f8;
	sub.f32 	%f29, %f6, %f3;
	mul.f32 	%f10, %f29, %f29;
	add.f32 	%f30, %f9, %f10;
	mul.f32 	%f11, %f12, %f12;
	div.rn.f32 	%f31, %f30, %f11;
	mov.f32 	%f32, 0f40400000;
	sub.f32 	%f33, %f32, %f31;
	fma.rn.f32 	%f34, %f31, %f33, 0fC0400000;
	fma.rn.f32 	%f35, %f31, %f34, 0f3F800000;
	add.f32 	%f36, %f26, %f35;
	ld.global.u64 	%rd21, [%rd2+528];
	mov.b32 	 %r36, %f36;
	sust.b.3d.b32.trap 	[%rd21, {%r9, %r6, %r8, %r8}], {%r36};
	and.b16  	%rs9, %rs8, 255;
	setp.eq.s16	%p13, %rs9, 0;
	@%p13 bra 	BB40_6;

	ld.global.u64 	%rd22, [%rd2+528];
	add.s32 	%r37, %r4, 1073741823;
	shl.b32 	%r38, %r37, 2;
	suld.b.3d.b32.trap {%r39}, [%rd22, {%r38, %r6, %r8, %r8}];
	mov.b32 	 %f37, %r39;
	add.f32 	%f38, %f4, 0fBF800000;
	sub.f32 	%f39, %f38, %f1;
	fma.rn.f32 	%f40, %f39, %f39, %f8;
	add.f32 	%f41, %f40, %f10;
	div.rn.f32 	%f42, %f41, %f11;
	sub.f32 	%f44, %f32, %f42;
	fma.rn.f32 	%f45, %f42, %f44, 0fC0400000;
	fma.rn.f32 	%f46, %f42, %f45, 0f3F800000;
	add.f32 	%f47, %f37, %f46;
	ld.global.u64 	%rd23, [%rd2+528];
	mov.b32 	 %r40, %f47;
	sust.b.3d.b32.trap 	[%rd23, {%r38, %r6, %r8, %r8}], {%r40};
	ld.global.u64 	%rd24, [%rd2+528];
	add.s32 	%r41, %r4, 1;
	shl.b32 	%r42, %r41, 2;
	suld.b.3d.b32.trap {%r43}, [%rd24, {%r42, %r6, %r8, %r8}];
	mov.b32 	 %f48, %r43;
	add.f32 	%f49, %f4, 0f3F800000;
	sub.f32 	%f50, %f49, %f1;
	fma.rn.f32 	%f51, %f50, %f50, %f8;
	add.f32 	%f52, %f51, %f10;
	div.rn.f32 	%f53, %f52, %f11;
	sub.f32 	%f54, %f32, %f53;
	fma.rn.f32 	%f55, %f53, %f54, 0fC0400000;
	fma.rn.f32 	%f56, %f53, %f55, 0f3F800000;
	add.f32 	%f57, %f48, %f56;
	ld.global.u64 	%rd25, [%rd2+528];
	mov.b32 	 %r44, %f57;
	sust.b.3d.b32.trap 	[%rd25, {%r42, %r6, %r8, %r8}], {%r44};
	ld.global.u64 	%rd26, [%rd2+528];
	add.s32 	%r45, %r6, -1;
	suld.b.3d.b32.trap {%r46}, [%rd26, {%r9, %r45, %r8, %r8}];
	mov.b32 	 %f58, %r46;
	add.f32 	%f59, %f5, 0fBF800000;
	sub.f32 	%f60, %f59, %f2;
	fma.rn.f32 	%f61, %f60, %f60, %f7;
	add.f32 	%f62, %f10, %f61;
	div.rn.f32 	%f63, %f62, %f11;
	sub.f32 	%f64, %f32, %f63;
	fma.rn.f32 	%f65, %f63, %f64, 0fC0400000;
	fma.rn.f32 	%f66, %f63, %f65, 0f3F800000;
	add.f32 	%f67, %f58, %f66;
	ld.global.u64 	%rd27, [%rd2+528];
	mov.b32 	 %r47, %f67;
	sust.b.3d.b32.trap 	[%rd27, {%r9, %r45, %r8, %r8}], {%r47};
	ld.global.u64 	%rd28, [%rd2+528];
	add.s32 	%r48, %r6, 1;
	suld.b.3d.b32.trap {%r49}, [%rd28, {%r9, %r48, %r8, %r8}];
	mov.b32 	 %f68, %r49;
	add.f32 	%f69, %f5, 0f3F800000;
	sub.f32 	%f70, %f69, %f2;
	fma.rn.f32 	%f71, %f70, %f70, %f7;
	add.f32 	%f72, %f10, %f71;
	div.rn.f32 	%f73, %f72, %f11;
	sub.f32 	%f74, %f32, %f73;
	fma.rn.f32 	%f75, %f73, %f74, 0fC0400000;
	fma.rn.f32 	%f76, %f73, %f75, 0f3F800000;
	add.f32 	%f77, %f68, %f76;
	ld.global.u64 	%rd29, [%rd2+528];
	mov.b32 	 %r50, %f77;
	sust.b.3d.b32.trap 	[%rd29, {%r9, %r48, %r8, %r8}], {%r50};
	ld.global.u64 	%rd30, [%rd2+528];
	add.s32 	%r51, %r8, -1;
	suld.b.3d.b32.trap {%r52}, [%rd30, {%r9, %r6, %r51, %r51}];
	mov.b32 	 %f78, %r52;
	add.f32 	%f79, %f6, 0fBF800000;
	sub.f32 	%f80, %f79, %f3;
	fma.rn.f32 	%f81, %f80, %f80, %f9;
	div.rn.f32 	%f82, %f81, %f11;
	sub.f32 	%f83, %f32, %f82;
	fma.rn.f32 	%f84, %f82, %f83, 0fC0400000;
	fma.rn.f32 	%f85, %f82, %f84, 0f3F800000;
	add.f32 	%f86, %f78, %f85;
	ld.global.u64 	%rd31, [%rd2+528];
	mov.b32 	 %r53, %f86;
	sust.b.3d.b32.trap 	[%rd31, {%r9, %r6, %r51, %r51}], {%r53};
	ld.global.u64 	%rd32, [%rd2+528];
	add.s32 	%r54, %r8, 1;
	suld.b.3d.b32.trap {%r55}, [%rd32, {%r9, %r6, %r54, %r54}];
	mov.b32 	 %f87, %r55;
	add.f32 	%f88, %f6, 0f3F800000;
	sub.f32 	%f89, %f88, %f3;
	fma.rn.f32 	%f90, %f89, %f89, %f9;
	div.rn.f32 	%f91, %f90, %f11;
	sub.f32 	%f92, %f32, %f91;
	fma.rn.f32 	%f93, %f91, %f92, 0fC0400000;
	fma.rn.f32 	%f94, %f91, %f93, 0f3F800000;
	add.f32 	%f95, %f87, %f94;
	ld.global.u64 	%rd33, [%rd2+528];
	mov.b32 	 %r56, %f95;
	sust.b.3d.b32.trap 	[%rd33, {%r9, %r6, %r54, %r54}], {%r56};

BB40_6:
	setp.eq.s64	%p14, %rd6, 0;
	@%p14 bra 	BB40_10;

	mul.lo.s32 	%r57, %r1, %r13;
	cvt.u64.u32	%rd34, %r57;
	cvt.s64.s32	%rd35, %r12;
	add.s64 	%rd36, %rd34, %rd35;
	cvta.to.global.u64 	%rd37, %rd6;
	add.s64 	%rd38, %rd37, %rd36;
	ld.global.v4.u8 	{%rs10, %rs11, %rs12, %rs13}, [%rd38];
	setp.eq.s64	%p15, %rd8, 0;
	@%p15 bra 	BB40_9;

	cvta.to.global.u64 	%rd39, %rd8;
	ld.global.u32 	%r58, [%rd2+-400];
	mul.lo.s32 	%r59, %r58, %r58;
	ld.global.u32 	%r60, [%rd1];
	mad.lo.s32 	%r61, %r60, %r58, %r7;
	mad.lo.s32 	%r62, %r58, %r5, %r3;
	mad.lo.s32 	%r63, %r59, %r61, %r62;
	shl.b32 	%r64, %r63, 2;
	mul.wide.u32 	%rd40, %r64, 4;
	add.s64 	%rd41, %rd39, %rd40;
	atom.global.add.u32 	%r65, [%rd41], 1;
	add.s32 	%r66, %r64, 1;
	mul.wide.u32 	%rd42, %r66, 4;
	add.s64 	%rd43, %rd39, %rd42;
	cvt.u32.u16	%r67, %rs10;
	and.b32  	%r68, %r67, 255;
	atom.global.add.u32 	%r69, [%rd43], %r68;
	add.s32 	%r70, %r64, 2;
	mul.wide.u32 	%rd44, %r70, 4;
	add.s64 	%rd45, %rd39, %rd44;
	cvt.u32.u16	%r71, %rs11;
	and.b32  	%r72, %r71, 255;
	atom.global.add.u32 	%r73, [%rd45], %r72;
	add.s32 	%r74, %r64, 3;
	mul.wide.u32 	%rd46, %r74, 4;
	add.s64 	%rd47, %rd39, %rd46;
	cvt.u32.u16	%r75, %rs12;
	and.b32  	%r76, %r75, 255;
	atom.global.add.u32 	%r77, [%rd47], %r76;
	bra.uni 	BB40_10;

BB40_9:
	ld.global.u64 	%rd48, [%rd2+552];
	sust.b.3d.v4.b8.trap 	[%rd48, {%r9, %r6, %r8, %r8}], {%rs10, %rs11, %rs12, %rs13};

BB40_10:
	ret;
}

	// .globl	gvdbAddSupportVoxel
.visible .entry gvdbAddSupportVoxel(
	.param .u64 gvdbAddSupportVoxel_param_0,
	.param .u32 gvdbAddSupportVoxel_param_1,
	.param .f32 gvdbAddSupportVoxel_param_2,
	.param .f32 gvdbAddSupportVoxel_param_3,
	.param .f32 gvdbAddSupportVoxel_param_4,
	.param .u64 gvdbAddSupportVoxel_param_5,
	.param .u32 gvdbAddSupportVoxel_param_6,
	.param .u32 gvdbAddSupportVoxel_param_7,
	.param .u64 gvdbAddSupportVoxel_param_8,
	.param .u32 gvdbAddSupportVoxel_param_9,
	.param .u32 gvdbAddSupportVoxel_param_10,
	.param .u64 gvdbAddSupportVoxel_param_11,
	.param .align 4 .b8 gvdbAddSupportVoxel_param_12[12],
	.param .u8 gvdbAddSupportVoxel_param_13,
	.param .u64 gvdbAddSupportVoxel_param_14
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<60>;
	.reg .b64 	%rd<28>;


	ld.param.u64 	%rd2, [gvdbAddSupportVoxel_param_0];
	ld.param.u32 	%r7, [gvdbAddSupportVoxel_param_1];
	ld.param.f32 	%f7, [gvdbAddSupportVoxel_param_2];
	ld.param.f32 	%f8, [gvdbAddSupportVoxel_param_3];
	ld.param.u64 	%rd3, [gvdbAddSupportVoxel_param_5];
	ld.param.u32 	%r3, [gvdbAddSupportVoxel_param_6];
	ld.param.u32 	%r4, [gvdbAddSupportVoxel_param_7];
	ld.param.u64 	%rd4, [gvdbAddSupportVoxel_param_8];
	ld.param.u32 	%r5, [gvdbAddSupportVoxel_param_9];
	ld.param.u32 	%r6, [gvdbAddSupportVoxel_param_10];
	ld.param.u64 	%rd5, [gvdbAddSupportVoxel_param_11];
	ld.param.f32 	%f11, [gvdbAddSupportVoxel_param_12+8];
	ld.param.f32 	%f10, [gvdbAddSupportVoxel_param_12+4];
	ld.param.f32 	%f9, [gvdbAddSupportVoxel_param_12];
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.u32	%p1, %r1, %r7;
	@%p1 bra 	BB41_5;

	cvta.to.global.u64 	%rd6, %rd5;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r2, [%rd8];
	setp.eq.s32	%p2, %r2, -1;
	@%p2 bra 	BB41_5;

	mul.lo.s32 	%r11, %r1, %r4;
	cvt.u64.u32	%rd9, %r11;
	cvt.s64.s32	%rd10, %r3;
	add.s64 	%rd11, %rd9, %rd10;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd13, %rd12, %rd11;
	ld.global.f32 	%f12, [%rd13];
	add.f32 	%f13, %f9, %f12;
	ld.global.f32 	%f14, [%rd13+4];
	add.f32 	%f15, %f10, %f14;
	ld.global.f32 	%f16, [%rd13+8];
	add.f32 	%f17, %f11, %f16;
	mul.lo.s32 	%r12, %r1, %r6;
	cvt.u64.u32	%rd14, %r12;
	cvt.s64.s32	%rd15, %r5;
	add.s64 	%rd16, %rd14, %rd15;
	cvta.to.global.u64 	%rd17, %rd4;
	add.s64 	%rd18, %rd17, %rd16;
	ld.global.f32 	%f18, [%rd18];
	ld.global.f32 	%f19, [%rd18+4];
	ld.global.f32 	%f20, [%rd18+8];
	fma.rn.f32 	%f21, %f18, %f8, %f13;
	fma.rn.f32 	%f22, %f19, %f8, %f15;
	fma.rn.f32 	%f23, %f20, %f8, %f17;
	cvta.to.global.u64 	%rd19, %rd2;
	ld.global.u64 	%rd20, [%rd19+440];
	cvta.to.global.u64 	%rd21, %rd20;
	ld.global.u32 	%r13, [%rd19+360];
	mul.lo.s32 	%r14, %r13, %r2;
	cvt.s64.s32	%rd22, %r14;
	add.s64 	%rd23, %rd22, %rd21;
	add.s64 	%rd1, %rd23, 4;
	ld.global.u32 	%r15, [%rd23+4];
	cvt.rn.f32.s32	%f24, %r15;
	ld.global.u32 	%r16, [%rd23+8];
	cvt.rn.f32.s32	%f25, %r16;
	ld.global.u32 	%r17, [%rd23+12];
	cvt.rn.f32.s32	%f26, %r17;
	sub.f32 	%f1, %f21, %f24;
	sub.f32 	%f2, %f22, %f25;
	sub.f32 	%f3, %f23, %f26;
	cvt.rzi.s32.f32	%r18, %f1;
	cvt.rn.f32.s32	%f4, %r18;
	cvt.rzi.s32.f32	%r19, %f2;
	cvt.rn.f32.s32	%f5, %r19;
	cvt.rzi.s32.f32	%r20, %f3;
	cvt.rn.f32.s32	%f6, %r20;
	setp.le.f32	%p3, %f5, 0fBF800000;
	setp.le.f32	%p4, %f4, 0fBF800000;
	or.pred  	%p5, %p4, %p3;
	setp.le.f32	%p6, %f6, 0fBF800000;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB41_5;

	ld.global.u32 	%r21, [%rd19+40];
	cvt.rn.f32.s32	%f27, %r21;
	setp.ge.f32	%p8, %f4, %f27;
	setp.ge.f32	%p9, %f5, %f27;
	or.pred  	%p10, %p8, %p9;
	setp.ge.f32	%p11, %f6, %f27;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB41_5;

	cvt.rzi.u32.f32	%r22, %f4;
	ld.global.v4.u32 	{%r23, %r24, %r25, %r26}, [%rd1+12];
	add.s32 	%r30, %r23, %r22;
	cvt.rzi.u32.f32	%r31, %f5;
	add.s32 	%r32, %r24, %r31;
	cvt.rzi.u32.f32	%r33, %f6;
	add.s32 	%r34, %r25, %r33;
	ld.global.u64 	%rd26, [%rd19+968];
	ld.global.u64 	%rd27, [%rd19+976];
	add.s32 	%r35, %r34, -1;
	add.s32 	%r36, %r30, -1;
	shl.b32 	%r37, %r36, 2;
	suld.b.3d.b32.trap {%r38}, [%rd26, {%r37, %r32, %r35, %r35}];
	add.f32 	%f28, %f4, 0fBF800000;
	sub.f32 	%f29, %f28, %f1;
	mul.f32 	%f30, %f29, %f29;
	sub.f32 	%f31, %f5, %f2;
	fma.rn.f32 	%f32, %f31, %f31, %f30;
	mov.b32 	 %f33, %r38;
	add.f32 	%f34, %f6, 0fBF800000;
	sub.f32 	%f35, %f34, %f3;
	fma.rn.f32 	%f36, %f35, %f35, %f32;
	mul.f32 	%f37, %f7, %f7;
	div.rn.f32 	%f38, %f36, %f37;
	mov.f32 	%f39, 0f40400000;
	sub.f32 	%f40, %f39, %f38;
	fma.rn.f32 	%f41, %f38, %f40, 0fC0400000;
	fma.rn.f32 	%f42, %f38, %f41, 0f3F800000;
	add.f32 	%f43, %f33, %f42;
	mov.b32 	 %r39, %f43;
	sust.b.3d.b32.trap 	[%rd26, {%r37, %r32, %r35, %r35}], {%r39};
	mov.u16 	%rs1, 1;
	sust.b.3d.b8.trap 	[%rd27, {%r36, %r32, %r35, %r35}], {%rs1};
	suld.b.3d.b32.trap {%r40}, [%rd26, {%r37, %r32, %r34, %r34}];
	mov.b32 	 %f44, %r40;
	sub.f32 	%f45, %f6, %f3;
	fma.rn.f32 	%f46, %f45, %f45, %f32;
	div.rn.f32 	%f47, %f46, %f37;
	sub.f32 	%f48, %f39, %f47;
	fma.rn.f32 	%f49, %f47, %f48, 0fC0400000;
	fma.rn.f32 	%f50, %f47, %f49, 0f3F800000;
	add.f32 	%f51, %f44, %f50;
	mov.b32 	 %r41, %f51;
	sust.b.3d.b32.trap 	[%rd26, {%r37, %r32, %r34, %r34}], {%r41};
	sust.b.3d.b8.trap 	[%rd27, {%r36, %r32, %r34, %r34}], {%rs1};
	add.s32 	%r42, %r34, 1;
	suld.b.3d.b32.trap {%r43}, [%rd26, {%r37, %r32, %r42, %r42}];
	mov.b32 	 %f52, %r43;
	add.f32 	%f53, %f6, 0f3F800000;
	sub.f32 	%f54, %f53, %f3;
	fma.rn.f32 	%f55, %f54, %f54, %f32;
	div.rn.f32 	%f56, %f55, %f37;
	sub.f32 	%f57, %f39, %f56;
	fma.rn.f32 	%f58, %f56, %f57, 0fC0400000;
	fma.rn.f32 	%f59, %f56, %f58, 0f3F800000;
	add.f32 	%f60, %f52, %f59;
	mov.b32 	 %r44, %f60;
	sust.b.3d.b32.trap 	[%rd26, {%r37, %r32, %r42, %r42}], {%r44};
	sust.b.3d.b8.trap 	[%rd27, {%r36, %r32, %r42, %r42}], {%rs1};
	shl.b32 	%r45, %r30, 2;
	sub.f32 	%f61, %f4, %f1;
	mul.f32 	%f62, %f61, %f61;
	fma.rn.f32 	%f63, %f31, %f31, %f62;
	suld.b.3d.b32.trap {%r46}, [%rd26, {%r45, %r32, %r35, %r35}];
	mov.b32 	 %f64, %r46;
	fma.rn.f32 	%f65, %f35, %f35, %f63;
	div.rn.f32 	%f66, %f65, %f37;
	sub.f32 	%f67, %f39, %f66;
	fma.rn.f32 	%f68, %f66, %f67, 0fC0400000;
	fma.rn.f32 	%f69, %f66, %f68, 0f3F800000;
	add.f32 	%f70, %f64, %f69;
	mov.b32 	 %r47, %f70;
	sust.b.3d.b32.trap 	[%rd26, {%r45, %r32, %r35, %r35}], {%r47};
	sust.b.3d.b8.trap 	[%rd27, {%r30, %r32, %r35, %r35}], {%rs1};
	suld.b.3d.b32.trap {%r48}, [%rd26, {%r45, %r32, %r34, %r34}];
	mov.b32 	 %f71, %r48;
	fma.rn.f32 	%f72, %f45, %f45, %f63;
	div.rn.f32 	%f73, %f72, %f37;
	sub.f32 	%f74, %f39, %f73;
	fma.rn.f32 	%f75, %f73, %f74, 0fC0400000;
	fma.rn.f32 	%f76, %f73, %f75, 0f3F800000;
	add.f32 	%f77, %f71, %f76;
	mov.b32 	 %r49, %f77;
	sust.b.3d.b32.trap 	[%rd26, {%r45, %r32, %r34, %r34}], {%r49};
	sust.b.3d.b8.trap 	[%rd27, {%r30, %r32, %r34, %r34}], {%rs1};
	suld.b.3d.b32.trap {%r50}, [%rd26, {%r45, %r32, %r42, %r42}];
	mov.b32 	 %f78, %r50;
	fma.rn.f32 	%f79, %f54, %f54, %f63;
	div.rn.f32 	%f80, %f79, %f37;
	sub.f32 	%f81, %f39, %f80;
	fma.rn.f32 	%f82, %f80, %f81, 0fC0400000;
	fma.rn.f32 	%f83, %f80, %f82, 0f3F800000;
	add.f32 	%f84, %f78, %f83;
	mov.b32 	 %r51, %f84;
	sust.b.3d.b32.trap 	[%rd26, {%r45, %r32, %r42, %r42}], {%r51};
	sust.b.3d.b8.trap 	[%rd27, {%r30, %r32, %r42, %r42}], {%rs1};
	add.s32 	%r52, %r30, 1;
	shl.b32 	%r53, %r52, 2;
	add.f32 	%f85, %f4, 0f3F800000;
	sub.f32 	%f86, %f85, %f1;
	mul.f32 	%f87, %f86, %f86;
	fma.rn.f32 	%f88, %f31, %f31, %f87;
	suld.b.3d.b32.trap {%r54}, [%rd26, {%r53, %r32, %r35, %r35}];
	mov.b32 	 %f89, %r54;
	fma.rn.f32 	%f90, %f35, %f35, %f88;
	div.rn.f32 	%f91, %f90, %f37;
	sub.f32 	%f92, %f39, %f91;
	fma.rn.f32 	%f93, %f91, %f92, 0fC0400000;
	fma.rn.f32 	%f94, %f91, %f93, 0f3F800000;
	add.f32 	%f95, %f89, %f94;
	mov.b32 	 %r55, %f95;
	sust.b.3d.b32.trap 	[%rd26, {%r53, %r32, %r35, %r35}], {%r55};
	sust.b.3d.b8.trap 	[%rd27, {%r52, %r32, %r35, %r35}], {%rs1};
	suld.b.3d.b32.trap {%r56}, [%rd26, {%r53, %r32, %r34, %r34}];
	mov.b32 	 %f96, %r56;
	fma.rn.f32 	%f97, %f45, %f45, %f88;
	div.rn.f32 	%f98, %f97, %f37;
	sub.f32 	%f99, %f39, %f98;
	fma.rn.f32 	%f100, %f98, %f99, 0fC0400000;
	fma.rn.f32 	%f101, %f98, %f100, 0f3F800000;
	add.f32 	%f102, %f96, %f101;
	mov.b32 	 %r57, %f102;
	sust.b.3d.b32.trap 	[%rd26, {%r53, %r32, %r34, %r34}], {%r57};
	sust.b.3d.b8.trap 	[%rd27, {%r52, %r32, %r34, %r34}], {%rs1};
	suld.b.3d.b32.trap {%r58}, [%rd26, {%r53, %r32, %r42, %r42}];
	mov.b32 	 %f103, %r58;
	fma.rn.f32 	%f104, %f54, %f54, %f88;
	div.rn.f32 	%f105, %f104, %f37;
	sub.f32 	%f106, %f39, %f105;
	fma.rn.f32 	%f107, %f105, %f106, 0fC0400000;
	fma.rn.f32 	%f108, %f105, %f107, 0f3F800000;
	add.f32 	%f109, %f103, %f108;
	mov.b32 	 %r59, %f109;
	sust.b.3d.b32.trap 	[%rd26, {%r53, %r32, %r42, %r42}], {%r59};
	sust.b.3d.b8.trap 	[%rd27, {%r52, %r32, %r42, %r42}], {%rs1};

BB41_5:
	ret;
}

	// .globl	gvdbScatterPointAvgCol
.visible .entry gvdbScatterPointAvgCol(
	.param .u64 gvdbScatterPointAvgCol_param_0,
	.param .u32 gvdbScatterPointAvgCol_param_1,
	.param .u64 gvdbScatterPointAvgCol_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd2, [gvdbScatterPointAvgCol_param_0];
	ld.param.u32 	%r4, [gvdbScatterPointAvgCol_param_1];
	ld.param.u64 	%rd3, [gvdbScatterPointAvgCol_param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	setp.ge.u32	%p1, %r1, %r4;
	@%p1 bra 	BB42_3;

	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.u32 	%r3, [%rd5];
	setp.eq.s32	%p2, %r3, 0;
	@%p2 bra 	BB42_3;

	ld.global.u32 	%r8, [%rd5+4];
	div.u32 	%r9, %r8, %r3;
	ld.global.u32 	%r10, [%rd5+8];
	div.u32 	%r11, %r10, %r3;
	ld.global.u32 	%r12, [%rd5+12];
	div.u32 	%r13, %r12, %r3;
	cvt.u16.u32	%rs1, %r9;
	cvt.u16.u32	%rs2, %r11;
	cvt.u16.u32	%rs3, %r13;
	cvta.to.global.u64 	%rd8, %rd2;
	ld.global.u32 	%r14, [%rd8+40];
	mul.lo.s32 	%r15, %r14, %r14;
	mul.lo.s32 	%r16, %r15, %r14;
	div.u32 	%r17, %r1, %r16;
	ld.global.u64 	%rd9, [%rd8+440];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.global.u32 	%r18, [%rd8+360];
	mul.lo.s32 	%r19, %r18, %r17;
	cvt.s64.s32	%rd11, %r19;
	rem.u32 	%r20, %r1, %r14;
	rem.u32 	%r21, %r1, %r15;
	div.u32 	%r22, %r21, %r14;
	rem.u32 	%r23, %r1, %r16;
	div.u32 	%r24, %r23, %r15;
	add.s64 	%rd12, %rd11, %rd10;
	ld.global.v4.u32 	{%r25, %r26, %r27, %r28}, [%rd12+16];
	add.s32 	%r32, %r25, %r20;
	add.s32 	%r33, %r26, %r22;
	add.s32 	%r34, %r27, %r24;
	ld.global.u64 	%rd13, [%rd8+976];
	shl.b32 	%r35, %r32, 2;
	and.b16  	%rs4, %rs1, 255;
	mov.u16 	%rs5, 255;
	and.b16  	%rs6, %rs2, 255;
	and.b16  	%rs7, %rs3, 255;
	sust.b.3d.v4.b8.trap 	[%rd13, {%r35, %r33, %r34, %r34}], {%rs4, %rs6, %rs7, %rs5};

BB42_3:
	ret;
}

	// .globl	gvdbReadGridVel
.visible .entry gvdbReadGridVel(
	.param .u64 gvdbReadGridVel_param_0,
	.param .u32 gvdbReadGridVel_param_1,
	.param .u64 gvdbReadGridVel_param_2,
	.param .u64 gvdbReadGridVel_param_3
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<73>;
	.reg .b64 	%rd<57>;


	ld.param.u64 	%rd15, [gvdbReadGridVel_param_0];
	ld.param.u32 	%r16, [gvdbReadGridVel_param_1];
	ld.param.u64 	%rd13, [gvdbReadGridVel_param_2];
	ld.param.u64 	%rd14, [gvdbReadGridVel_param_3];
	cvta.to.global.u64 	%rd1, %rd15;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %tid.x;
	mad.lo.s32 	%r1, %r17, %r18, %r19;
	setp.ge.u32	%p3, %r1, %r16;
	@%p3 bra 	BB43_14;

	cvt.u64.u32	%rd2, %r1;
	cvta.to.global.u64 	%rd16, %rd13;
	mul.wide.u32 	%rd17, %r1, 12;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r21, [%rd18];
	cvt.rn.f32.s32	%f1, %r21;
	ld.global.u32 	%r22, [%rd18+4];
	cvt.rn.f32.s32	%f2, %r22;
	ld.global.u32 	%r23, [%rd18+8];
	cvt.rn.f32.s32	%f3, %r23;
	add.s64 	%rd3, %rd1, 672;
	ld.global.u32 	%r24, [%rd1+672];
	mul.wide.s32 	%rd19, %r24, 8;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u64 	%rd21, [%rd20+440];
	cvta.to.global.u64 	%rd55, %rd21;
	ld.global.u8 	%rs1, [%rd55];
	setp.eq.s16	%p4, %rs1, 0;
	mov.u32 	%r72, 0;
	@%p4 bra 	BB43_9;

	cvt.u32.u16	%r70, %rs1;
	cvt.rzi.s32.f32	%r3, %f3;
	cvt.rzi.s32.f32	%r4, %f2;
	cvt.rzi.s32.f32	%r5, %f1;
	bra.uni 	BB43_3;

BB43_15:
	mul.wide.s32 	%rd40, %r70, 8;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.u64 	%rd42, [%rd41+440];
	cvta.to.global.u64 	%rd43, %rd42;
	ld.global.u32 	%r44, [%rd6+316];
	mul.lo.s32 	%r45, %r44, %r71;
	cvt.s64.s32	%rd44, %r45;
	add.s64 	%rd55, %rd43, %rd44;

BB43_3:
	mul.wide.s32 	%rd22, %r70, 4;
	add.s64 	%rd23, %rd1, %rd22;
	add.s64 	%rd6, %rd23, 40;
	mul.wide.s32 	%rd24, %r70, 12;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd7, %rd55, 4;
	ld.global.u32 	%r26, [%rd55+4];
	sub.s32 	%r27, %r5, %r26;
	ld.global.u32 	%r28, [%rd55+8];
	sub.s32 	%r29, %r4, %r28;
	ld.global.u32 	%r30, [%rd55+12];
	sub.s32 	%r31, %r3, %r30;
	ld.global.u32 	%r7, [%rd23+40];
	mul.lo.s32 	%r32, %r27, %r7;
	mul.lo.s32 	%r33, %r29, %r7;
	mul.lo.s32 	%r34, %r31, %r7;
	ld.global.u32 	%r35, [%rd25+200];
	div.s32 	%r8, %r32, %r35;
	ld.global.u32 	%r36, [%rd25+204];
	div.s32 	%r9, %r33, %r36;
	ld.global.u32 	%r37, [%rd25+208];
	div.s32 	%r10, %r34, %r37;
	setp.gt.s32	%p5, %r8, %r7;
	setp.gt.s32	%p6, %r9, %r7;
	or.pred  	%p7, %p5, %p6;
	setp.gt.s32	%p8, %r10, %r7;
	or.pred  	%p9, %p7, %p8;
	mov.u32 	%r72, -1;
	@%p9 bra 	BB43_9;

	mad.lo.s32 	%r39, %r10, %r7, %r9;
	mad.lo.s32 	%r11, %r39, %r7, %r8;
	ld.global.u64 	%rd8, [%rd7+44];
	setp.eq.s64	%p10, %rd8, 4294967295;
	mov.u32 	%r72, -1;
	mov.u32 	%r71, %r72;
	@%p10 bra 	BB43_6;

	shr.u64 	%rd26, %rd8, 16;
	cvt.u32.u64	%r40, %rd26;
	bfe.u64 	%rd27, %rd8, 8, 8;
	shl.b64 	%rd28, %rd27, 3;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.u64 	%rd30, [%rd29+520];
	cvta.to.global.u64 	%rd31, %rd30;
	shl.b64 	%rd32, %rd27, 2;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.u32 	%r41, [%rd33+400];
	mul.lo.s32 	%r42, %r41, %r40;
	cvt.s64.s32	%rd34, %r42;
	add.s64 	%rd35, %rd31, %rd34;
	mul.wide.s32 	%rd36, %r11, 8;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.u64 	%rd38, [%rd37];
	shr.u64 	%rd39, %rd38, 16;
	cvt.u32.u64	%r71, %rd39;

BB43_6:
	setp.eq.s32	%p11, %r71, -1;
	@%p11 bra 	BB43_9;

	add.s32 	%r70, %r70, -1;
	setp.eq.s32	%p12, %r70, 0;
	@%p12 bra 	BB43_8;
	bra.uni 	BB43_15;

BB43_8:
	mov.u32 	%r72, %r71;

BB43_9:
	setp.eq.s32	%p14, %r72, -1;
	mov.pred 	%p15, -1;
	mov.u64 	%rd56, 0;
	@%p14 bra 	BB43_11;

	ld.global.u64 	%rd46, [%rd3+-232];
	cvta.to.global.u64 	%rd47, %rd46;
	ld.global.u32 	%r46, [%rd3+-312];
	mul.lo.s32 	%r47, %r46, %r72;
	cvt.s64.s32	%rd48, %r47;
	add.s64 	%rd56, %rd47, %rd48;
	add.s64 	%rd49, %rd46, %rd48;
	ld.global.u32 	%r48, [%rd56+4];
	cvt.rn.f32.s32	%f25, %r48;
	ld.global.v2.u32 	{%r49, %r50}, [%rd56+8];
	cvt.rn.f32.s32	%f24, %r49;
	cvt.rn.f32.s32	%f23, %r50;
	ld.global.u8 	%r53, [%rd56];
	mul.wide.u32 	%rd50, %r53, 12;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.f32 	%f28, [%rd51+80];
	ld.global.f32 	%f27, [%rd51+84];
	ld.global.f32 	%f26, [%rd51+88];
	setp.eq.s64	%p15, %rd49, 0;

BB43_11:
	cvta.to.global.u64 	%rd52, %rd14;
	shl.b64 	%rd53, %rd2, 2;
	add.s64 	%rd12, %rd52, %rd53;
	@%p15 bra 	BB43_13;
	bra.uni 	BB43_12;

BB43_13:
	mov.u32 	%r69, 0;
	st.global.u32 	[%rd12], %r69;
	bra.uni 	BB43_14;

BB43_12:
	ld.global.v4.u32 	{%r54, %r55, %r56, %r57}, [%rd56+16];
	sub.f32 	%f17, %f1, %f25;
	div.rn.f32 	%f18, %f17, %f28;
	cvt.rzi.s32.f32	%r61, %f18;
	sub.f32 	%f19, %f2, %f24;
	div.rn.f32 	%f20, %f19, %f27;
	cvt.rzi.s32.f32	%r62, %f20;
	sub.f32 	%f21, %f3, %f23;
	div.rn.f32 	%f22, %f21, %f26;
	cvt.rzi.s32.f32	%r63, %f22;
	add.s32 	%r64, %r61, %r54;
	add.s32 	%r65, %r62, %r55;
	add.s32 	%r66, %r63, %r56;
	ld.global.u64 	%rd54, [%rd3+320];
	shl.b32 	%r67, %r64, 2;
	suld.b.3d.b32.trap {%r68}, [%rd54, {%r67, %r65, %r66, %r66}];
	st.global.u32 	[%rd12], %r68;

BB43_14:
	ret;
}

	// .globl	gvdbMapExtraGVDB
.visible .entry gvdbMapExtraGVDB(
	.param .u64 gvdbMapExtraGVDB_param_0,
	.param .u32 gvdbMapExtraGVDB_param_1,
	.param .u32 gvdbMapExtraGVDB_param_2,
	.param .u32 gvdbMapExtraGVDB_param_3,
	.param .u32 gvdbMapExtraGVDB_param_4,
	.param .u64 gvdbMapExtraGVDB_param_5,
	.param .u64 gvdbMapExtraGVDB_param_6,
	.param .u64 gvdbMapExtraGVDB_param_7
)
{
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<63>;


	ld.param.u64 	%rd11, [gvdbMapExtraGVDB_param_0];
	ld.param.u32 	%r24, [gvdbMapExtraGVDB_param_1];
	ld.param.u32 	%r23, [gvdbMapExtraGVDB_param_3];
	ld.param.u64 	%rd12, [gvdbMapExtraGVDB_param_5];
	ld.param.u64 	%rd13, [gvdbMapExtraGVDB_param_6];
	ld.param.u64 	%rd14, [gvdbMapExtraGVDB_param_7];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %tid.x;
	mad.lo.s32 	%r1, %r25, %r26, %r27;
	setp.ge.u32	%p1, %r1, %r24;
	@%p1 bra 	BB44_19;

	cvta.to.global.u64 	%rd15, %rd11;
	ld.global.u64 	%rd16, [%rd15+440];
	cvta.to.global.u64 	%rd17, %rd16;
	ld.global.u32 	%r28, [%rd15+360];
	mul.lo.s32 	%r29, %r28, %r1;
	cvt.s64.s32	%rd18, %r29;
	add.s64 	%rd3, %rd17, %rd18;
	ld.global.u64 	%rd19, [%rd3+40];
	setp.eq.s64	%p2, %rd19, -1;
	@%p2 bra 	BB44_19;

	ld.global.u32 	%r31, [%rd2+672];
	mul.wide.s32 	%rd20, %r31, 8;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.u64 	%rd22, [%rd21+440];
	cvta.to.global.u64 	%rd62, %rd22;
	ld.global.u8 	%rs1, [%rd62];
	setp.eq.s16	%p3, %rs1, 0;
	mov.u32 	%r77, 0;
	@%p3 bra 	BB44_10;

	ld.global.u32 	%r2, [%rd3+4];
	ld.global.u32 	%r3, [%rd3+8];
	ld.global.u32 	%r4, [%rd3+12];
	cvt.u32.u16	%r75, %rs1;
	bra.uni 	BB44_4;

BB44_20:
	mul.wide.s32 	%rd41, %r75, 8;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.u64 	%rd43, [%rd42+440];
	cvta.to.global.u64 	%rd44, %rd43;
	ld.global.u32 	%r51, [%rd6+316];
	mul.lo.s32 	%r52, %r51, %r76;
	cvt.s64.s32	%rd45, %r52;
	add.s64 	%rd62, %rd44, %rd45;

BB44_4:
	mul.wide.s32 	%rd23, %r75, 4;
	add.s64 	%rd24, %rd2, %rd23;
	add.s64 	%rd6, %rd24, 40;
	mul.wide.s32 	%rd25, %r75, 12;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.u32 	%r33, [%rd26+200];
	ld.global.u32 	%r34, [%rd26+204];
	ld.global.u32 	%r35, [%rd26+208];
	add.s64 	%rd7, %rd62, 4;
	ld.global.u32 	%r36, [%rd62+4];
	ld.global.u32 	%r37, [%rd62+8];
	ld.global.u32 	%r38, [%rd62+12];
	sub.s32 	%r39, %r2, %r36;
	sub.s32 	%r40, %r3, %r37;
	sub.s32 	%r41, %r4, %r38;
	ld.global.u32 	%r7, [%rd24+40];
	mul.lo.s32 	%r42, %r39, %r7;
	mul.lo.s32 	%r43, %r40, %r7;
	mul.lo.s32 	%r44, %r41, %r7;
	div.s32 	%r8, %r42, %r33;
	div.s32 	%r9, %r43, %r34;
	div.s32 	%r10, %r44, %r35;
	setp.gt.s32	%p4, %r8, %r7;
	setp.gt.s32	%p5, %r9, %r7;
	or.pred  	%p6, %p4, %p5;
	setp.gt.s32	%p7, %r10, %r7;
	or.pred  	%p8, %p6, %p7;
	mov.u32 	%r77, -1;
	@%p8 bra 	BB44_10;

	mad.lo.s32 	%r46, %r10, %r7, %r9;
	mad.lo.s32 	%r11, %r46, %r7, %r8;
	ld.global.u64 	%rd8, [%rd7+44];
	setp.eq.s64	%p9, %rd8, 4294967295;
	mov.u32 	%r77, -1;
	mov.u32 	%r76, %r77;
	@%p9 bra 	BB44_7;

	shr.u64 	%rd27, %rd8, 16;
	cvt.u32.u64	%r47, %rd27;
	bfe.u64 	%rd28, %rd8, 8, 8;
	shl.b64 	%rd29, %rd28, 3;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.u64 	%rd31, [%rd30+520];
	cvta.to.global.u64 	%rd32, %rd31;
	shl.b64 	%rd33, %rd28, 2;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.u32 	%r48, [%rd34+400];
	mul.lo.s32 	%r49, %r48, %r47;
	cvt.s64.s32	%rd35, %r49;
	add.s64 	%rd36, %rd32, %rd35;
	mul.wide.s32 	%rd37, %r11, 8;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.u64 	%rd39, [%rd38];
	shr.u64 	%rd40, %rd39, 16;
	cvt.u32.u64	%r76, %rd40;

BB44_7:
	setp.eq.s32	%p10, %r76, -1;
	@%p10 bra 	BB44_10;

	add.s32 	%r75, %r75, -1;
	setp.eq.s32	%p11, %r75, 0;
	@%p11 bra 	BB44_9;
	bra.uni 	BB44_20;

BB44_9:
	mov.u32 	%r77, %r76;

BB44_10:
	setp.lt.s32	%p12, %r23, 1;
	@%p12 bra 	BB44_19;

	cvta.to.global.u64 	%rd46, %rd12;
	mul.wide.u32 	%rd47, %r1, 4;
	add.s64 	%rd10, %rd46, %rd47;
	and.b32  	%r56, %r23, 3;
	mov.u32 	%r78, 0;
	setp.eq.s32	%p13, %r56, 0;
	@%p13 bra 	BB44_17;

	setp.eq.s32	%p14, %r56, 1;
	@%p14 bra 	BB44_16;

	setp.eq.s32	%p15, %r56, 2;
	@%p15 bra 	BB44_15;

	ld.global.u32 	%r58, [%rd10];
	mul.lo.s32 	%r59, %r58, %r23;
	mul.wide.s32 	%rd48, %r59, 4;
	add.s64 	%rd49, %rd1, %rd48;
	st.global.u32 	[%rd49], %r77;
	mov.u32 	%r78, 1;

BB44_15:
	ld.global.u32 	%r60, [%rd10];
	mad.lo.s32 	%r61, %r60, %r23, %r78;
	mul.wide.s32 	%rd50, %r61, 4;
	add.s64 	%rd51, %rd1, %rd50;
	st.global.u32 	[%rd51], %r77;
	add.s32 	%r78, %r78, 1;

BB44_16:
	ld.global.u32 	%r62, [%rd10];
	mad.lo.s32 	%r63, %r62, %r23, %r78;
	mul.wide.s32 	%rd52, %r63, 4;
	add.s64 	%rd53, %rd1, %rd52;
	st.global.u32 	[%rd53], %r77;
	add.s32 	%r78, %r78, 1;

BB44_17:
	setp.lt.u32	%p16, %r23, 4;
	@%p16 bra 	BB44_19;

BB44_18:
	ld.global.u32 	%r64, [%rd10];
	mad.lo.s32 	%r65, %r23, %r64, %r78;
	mul.wide.s32 	%rd54, %r65, 4;
	add.s64 	%rd55, %rd1, %rd54;
	st.global.u32 	[%rd55], %r77;
	ld.global.u32 	%r66, [%rd10];
	mad.lo.s32 	%r67, %r23, %r66, %r78;
	add.s32 	%r68, %r67, 1;
	mul.wide.s32 	%rd56, %r68, 4;
	add.s64 	%rd57, %rd1, %rd56;
	st.global.u32 	[%rd57], %r77;
	ld.global.u32 	%r69, [%rd10];
	mad.lo.s32 	%r70, %r23, %r69, %r78;
	add.s32 	%r71, %r70, 2;
	mul.wide.s32 	%rd58, %r71, 4;
	add.s64 	%rd59, %rd1, %rd58;
	st.global.u32 	[%rd59], %r77;
	ld.global.u32 	%r72, [%rd10];
	mad.lo.s32 	%r73, %r23, %r72, %r78;
	add.s32 	%r74, %r73, 3;
	mul.wide.s32 	%rd60, %r74, 4;
	add.s64 	%rd61, %rd1, %rd60;
	st.global.u32 	[%rd61], %r77;
	add.s32 	%r78, %r78, 4;
	setp.lt.s32	%p17, %r78, %r23;
	@%p17 bra 	BB44_18;

BB44_19:
	ret;
}

	// .globl	gvdbCalcSubcellPos
.visible .entry gvdbCalcSubcellPos(
	.param .u64 gvdbCalcSubcellPos_param_0,
	.param .u64 gvdbCalcSubcellPos_param_1,
	.param .u64 gvdbCalcSubcellPos_param_2,
	.param .u32 gvdbCalcSubcellPos_param_3,
	.param .u32 gvdbCalcSubcellPos_param_4,
	.param .u32 gvdbCalcSubcellPos_param_5,
	.param .u32 gvdbCalcSubcellPos_param_6,
	.param .u64 gvdbCalcSubcellPos_param_7
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<137>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd5, [gvdbCalcSubcellPos_param_0];
	ld.param.u64 	%rd7, [gvdbCalcSubcellPos_param_1];
	ld.param.u64 	%rd8, [gvdbCalcSubcellPos_param_2];
	ld.param.u32 	%r15, [gvdbCalcSubcellPos_param_3];
	ld.param.u32 	%r12, [gvdbCalcSubcellPos_param_4];
	ld.param.u32 	%r13, [gvdbCalcSubcellPos_param_5];
	ld.param.u32 	%r14, [gvdbCalcSubcellPos_param_6];
	ld.param.u64 	%rd6, [gvdbCalcSubcellPos_param_7];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r16, %r17, %r18;
	setp.ge.u32	%p1, %r1, %r15;
	@%p1 bra 	BB45_11;

	cvta.to.global.u64 	%rd9, %rd5;
	ld.global.u64 	%rd10, [%rd9+440];
	cvta.to.global.u64 	%rd11, %rd10;
	ld.global.u32 	%r19, [%rd9+360];
	mul.lo.s32 	%r20, %r19, %r1;
	cvt.s64.s32	%rd12, %r20;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.u64 	%rd13, [%rd3+40];
	setp.eq.s64	%p2, %rd13, -1;
	@%p2 bra 	BB45_11;

	setp.lt.s32	%p3, %r13, 1;
	@%p3 bra 	BB45_11;

	ld.global.u32 	%r2, [%rd3+4];
	ld.global.u32 	%r3, [%rd3+8];
	ld.global.u32 	%r4, [%rd3+12];
	cvta.to.global.u64 	%rd14, %rd6;
	mul.wide.u32 	%rd15, %r1, 4;
	add.s64 	%rd4, %rd14, %rd15;
	and.b32  	%r24, %r13, 3;
	mov.u32 	%r133, 0;
	setp.eq.s32	%p4, %r24, 0;
	@%p4 bra 	BB45_9;

	setp.eq.s32	%p5, %r24, 1;
	@%p5 bra 	BB45_8;

	setp.eq.s32	%p6, %r24, 2;
	@%p6 bra 	BB45_7;

	ld.global.u32 	%r26, [%rd4];
	mul.lo.s32 	%r27, %r26, %r13;
	mul.wide.s32 	%rd16, %r27, 12;
	add.s64 	%rd17, %rd2, %rd16;
	st.global.u32 	[%rd17], %r2;
	ld.global.u32 	%r28, [%rd4];
	mul.lo.s32 	%r29, %r28, %r13;
	mul.wide.s32 	%rd18, %r29, 12;
	add.s64 	%rd19, %rd2, %rd18;
	st.global.u32 	[%rd19+4], %r3;
	ld.global.u32 	%r30, [%rd4];
	mul.lo.s32 	%r31, %r30, %r13;
	mul.wide.s32 	%rd20, %r31, 12;
	add.s64 	%rd21, %rd2, %rd20;
	st.global.u32 	[%rd21+8], %r4;
	ld.global.u32 	%r32, [%rd4];
	mul.lo.s32 	%r33, %r32, %r13;
	mul.wide.s32 	%rd22, %r33, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.global.u32 	[%rd23], %r1;
	mov.u32 	%r133, 1;

BB45_7:
	rem.s32 	%r34, %r133, %r12;
	mad.lo.s32 	%r35, %r34, %r14, %r2;
	ld.global.u32 	%r36, [%rd4];
	mad.lo.s32 	%r37, %r36, %r13, %r133;
	mul.wide.s32 	%rd24, %r37, 12;
	add.s64 	%rd25, %rd2, %rd24;
	st.global.u32 	[%rd25], %r35;
	div.s32 	%r38, %r133, %r12;
	rem.s32 	%r39, %r38, %r12;
	mad.lo.s32 	%r40, %r39, %r14, %r3;
	ld.global.u32 	%r41, [%rd4];
	mad.lo.s32 	%r42, %r41, %r13, %r133;
	mul.wide.s32 	%rd26, %r42, 12;
	add.s64 	%rd27, %rd2, %rd26;
	st.global.u32 	[%rd27+4], %r40;
	div.s32 	%r43, %r38, %r12;
	rem.s32 	%r44, %r43, %r12;
	mad.lo.s32 	%r45, %r44, %r14, %r4;
	ld.global.u32 	%r46, [%rd4];
	mad.lo.s32 	%r47, %r46, %r13, %r133;
	mul.wide.s32 	%rd28, %r47, 12;
	add.s64 	%rd29, %rd2, %rd28;
	st.global.u32 	[%rd29+8], %r45;
	ld.global.u32 	%r48, [%rd4];
	mad.lo.s32 	%r49, %r48, %r13, %r133;
	mul.wide.s32 	%rd30, %r49, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.global.u32 	[%rd31], %r1;
	add.s32 	%r133, %r133, 1;

BB45_8:
	rem.s32 	%r50, %r133, %r12;
	mad.lo.s32 	%r51, %r50, %r14, %r2;
	ld.global.u32 	%r52, [%rd4];
	mad.lo.s32 	%r53, %r52, %r13, %r133;
	mul.wide.s32 	%rd32, %r53, 12;
	add.s64 	%rd33, %rd2, %rd32;
	st.global.u32 	[%rd33], %r51;
	div.s32 	%r54, %r133, %r12;
	rem.s32 	%r55, %r54, %r12;
	mad.lo.s32 	%r56, %r55, %r14, %r3;
	ld.global.u32 	%r57, [%rd4];
	mad.lo.s32 	%r58, %r57, %r13, %r133;
	mul.wide.s32 	%rd34, %r58, 12;
	add.s64 	%rd35, %rd2, %rd34;
	st.global.u32 	[%rd35+4], %r56;
	div.s32 	%r59, %r54, %r12;
	rem.s32 	%r60, %r59, %r12;
	mad.lo.s32 	%r61, %r60, %r14, %r4;
	ld.global.u32 	%r62, [%rd4];
	mad.lo.s32 	%r63, %r62, %r13, %r133;
	mul.wide.s32 	%rd36, %r63, 12;
	add.s64 	%rd37, %rd2, %rd36;
	st.global.u32 	[%rd37+8], %r61;
	ld.global.u32 	%r64, [%rd4];
	mad.lo.s32 	%r65, %r64, %r13, %r133;
	mul.wide.s32 	%rd38, %r65, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.global.u32 	[%rd39], %r1;
	add.s32 	%r133, %r133, 1;

BB45_9:
	setp.lt.u32	%p7, %r13, 4;
	@%p7 bra 	BB45_11;

BB45_10:
	rem.s32 	%r66, %r133, %r12;
	mad.lo.s32 	%r67, %r66, %r14, %r2;
	ld.global.u32 	%r68, [%rd4];
	mad.lo.s32 	%r69, %r13, %r68, %r133;
	mul.wide.s32 	%rd40, %r69, 12;
	add.s64 	%rd41, %rd2, %rd40;
	st.global.u32 	[%rd41], %r67;
	div.s32 	%r70, %r133, %r12;
	rem.s32 	%r71, %r70, %r12;
	mad.lo.s32 	%r72, %r71, %r14, %r3;
	ld.global.u32 	%r73, [%rd4];
	mad.lo.s32 	%r74, %r13, %r73, %r133;
	mul.wide.s32 	%rd42, %r74, 12;
	add.s64 	%rd43, %rd2, %rd42;
	st.global.u32 	[%rd43+4], %r72;
	div.s32 	%r75, %r70, %r12;
	rem.s32 	%r76, %r75, %r12;
	mad.lo.s32 	%r77, %r76, %r14, %r4;
	ld.global.u32 	%r78, [%rd4];
	mad.lo.s32 	%r79, %r13, %r78, %r133;
	mul.wide.s32 	%rd44, %r79, 12;
	add.s64 	%rd45, %rd2, %rd44;
	st.global.u32 	[%rd45+8], %r77;
	ld.global.u32 	%r80, [%rd4];
	mad.lo.s32 	%r81, %r13, %r80, %r133;
	mul.wide.s32 	%rd46, %r81, 4;
	add.s64 	%rd47, %rd1, %rd46;
	st.global.u32 	[%rd47], %r1;
	add.s32 	%r82, %r133, 1;
	rem.s32 	%r83, %r82, %r12;
	mad.lo.s32 	%r84, %r83, %r14, %r2;
	ld.global.u32 	%r85, [%rd4];
	mad.lo.s32 	%r86, %r13, %r85, %r82;
	mul.wide.s32 	%rd48, %r86, 12;
	add.s64 	%rd49, %rd2, %rd48;
	st.global.u32 	[%rd49], %r84;
	div.s32 	%r87, %r82, %r12;
	rem.s32 	%r88, %r87, %r12;
	mad.lo.s32 	%r89, %r88, %r14, %r3;
	ld.global.u32 	%r90, [%rd4];
	mad.lo.s32 	%r91, %r13, %r90, %r82;
	mul.wide.s32 	%rd50, %r91, 12;
	add.s64 	%rd51, %rd2, %rd50;
	st.global.u32 	[%rd51+4], %r89;
	div.s32 	%r92, %r87, %r12;
	rem.s32 	%r93, %r92, %r12;
	mad.lo.s32 	%r94, %r93, %r14, %r4;
	ld.global.u32 	%r95, [%rd4];
	mad.lo.s32 	%r96, %r13, %r95, %r82;
	mul.wide.s32 	%rd52, %r96, 12;
	add.s64 	%rd53, %rd2, %rd52;
	st.global.u32 	[%rd53+8], %r94;
	ld.global.u32 	%r97, [%rd4];
	mad.lo.s32 	%r98, %r13, %r97, %r82;
	mul.wide.s32 	%rd54, %r98, 4;
	add.s64 	%rd55, %rd1, %rd54;
	st.global.u32 	[%rd55], %r1;
	add.s32 	%r99, %r133, 2;
	rem.s32 	%r100, %r99, %r12;
	mad.lo.s32 	%r101, %r100, %r14, %r2;
	ld.global.u32 	%r102, [%rd4];
	mad.lo.s32 	%r103, %r13, %r102, %r99;
	mul.wide.s32 	%rd56, %r103, 12;
	add.s64 	%rd57, %rd2, %rd56;
	st.global.u32 	[%rd57], %r101;
	div.s32 	%r104, %r99, %r12;
	rem.s32 	%r105, %r104, %r12;
	mad.lo.s32 	%r106, %r105, %r14, %r3;
	ld.global.u32 	%r107, [%rd4];
	mad.lo.s32 	%r108, %r13, %r107, %r99;
	mul.wide.s32 	%rd58, %r108, 12;
	add.s64 	%rd59, %rd2, %rd58;
	st.global.u32 	[%rd59+4], %r106;
	div.s32 	%r109, %r104, %r12;
	rem.s32 	%r110, %r109, %r12;
	mad.lo.s32 	%r111, %r110, %r14, %r4;
	ld.global.u32 	%r112, [%rd4];
	mad.lo.s32 	%r113, %r13, %r112, %r99;
	mul.wide.s32 	%rd60, %r113, 12;
	add.s64 	%rd61, %rd2, %rd60;
	st.global.u32 	[%rd61+8], %r111;
	ld.global.u32 	%r114, [%rd4];
	mad.lo.s32 	%r115, %r13, %r114, %r99;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd63, %rd1, %rd62;
	st.global.u32 	[%rd63], %r1;
	add.s32 	%r116, %r133, 3;
	rem.s32 	%r117, %r116, %r12;
	mad.lo.s32 	%r118, %r117, %r14, %r2;
	ld.global.u32 	%r119, [%rd4];
	mad.lo.s32 	%r120, %r13, %r119, %r116;
	mul.wide.s32 	%rd64, %r120, 12;
	add.s64 	%rd65, %rd2, %rd64;
	st.global.u32 	[%rd65], %r118;
	div.s32 	%r121, %r116, %r12;
	rem.s32 	%r122, %r121, %r12;
	mad.lo.s32 	%r123, %r122, %r14, %r3;
	ld.global.u32 	%r124, [%rd4];
	mad.lo.s32 	%r125, %r13, %r124, %r116;
	mul.wide.s32 	%rd66, %r125, 12;
	add.s64 	%rd67, %rd2, %rd66;
	st.global.u32 	[%rd67+4], %r123;
	div.s32 	%r126, %r121, %r12;
	rem.s32 	%r127, %r126, %r12;
	mad.lo.s32 	%r128, %r127, %r14, %r4;
	ld.global.u32 	%r129, [%rd4];
	mad.lo.s32 	%r130, %r13, %r129, %r116;
	mul.wide.s32 	%rd68, %r130, 12;
	add.s64 	%rd69, %rd2, %rd68;
	st.global.u32 	[%rd69+8], %r128;
	ld.global.u32 	%r131, [%rd4];
	mad.lo.s32 	%r132, %r13, %r131, %r116;
	mul.wide.s32 	%rd70, %r132, 4;
	add.s64 	%rd71, %rd1, %rd70;
	st.global.u32 	[%rd71], %r1;
	add.s32 	%r133, %r133, 4;
	setp.lt.s32	%p8, %r133, %r13;
	@%p8 bra 	BB45_10;

BB45_11:
	ret;
}

	// .globl	gvdbGatherDensity
.visible .entry gvdbGatherDensity(
	.param .u64 gvdbGatherDensity_param_0,
	.param .u32 gvdbGatherDensity_param_1,
	.param .u32 gvdbGatherDensity_param_2,
	.param .f32 gvdbGatherDensity_param_3,
	.param .u64 gvdbGatherDensity_param_4,
	.param .u64 gvdbGatherDensity_param_5,
	.param .u64 gvdbGatherDensity_param_6,
	.param .u64 gvdbGatherDensity_param_7,
	.param .u64 gvdbGatherDensity_param_8,
	.param .u64 gvdbGatherDensity_param_9,
	.param .u64 gvdbGatherDensity_param_10,
	.param .u32 gvdbGatherDensity_param_11,
	.param .u32 gvdbGatherDensity_param_12,
	.param .u8 gvdbGatherDensity_param_13
)
{
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<60>;
	.reg .f32 	%f<388>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd17, [gvdbGatherDensity_param_0];
	ld.param.u32 	%r27, [gvdbGatherDensity_param_2];
	ld.param.f32 	%f77, [gvdbGatherDensity_param_3];
	ld.param.u64 	%rd18, [gvdbGatherDensity_param_4];
	ld.param.u64 	%rd19, [gvdbGatherDensity_param_5];
	ld.param.u64 	%rd20, [gvdbGatherDensity_param_6];
	ld.param.u64 	%rd21, [gvdbGatherDensity_param_7];
	ld.param.u64 	%rd23, [gvdbGatherDensity_param_8];
	ld.param.u64 	%rd22, [gvdbGatherDensity_param_10];
	ld.param.u32 	%r25, [gvdbGatherDensity_param_11];
	ld.param.u32 	%r26, [gvdbGatherDensity_param_12];
	ld.param.s8 	%rs1, [gvdbGatherDensity_param_13];
	cvta.to.global.u64 	%rd1, %rd22;
	cvta.to.global.u64 	%rd2, %rd23;
	mov.u32 	%r1, %ctaid.x;
	setp.ge.s32	%p1, %r1, %r27;
	@%p1 bra 	BB46_32;

	cvta.to.global.u64 	%rd24, %rd17;
	cvta.to.global.u64 	%rd25, %rd21;
	cvta.to.global.u64 	%rd26, %rd18;
	mul.wide.s32 	%rd27, %r1, 12;
	add.s64 	%rd28, %rd25, %rd27;
	mov.u32 	%r28, %tid.x;
	ld.global.u32 	%r29, [%rd28];
	add.s32 	%r30, %r28, %r29;
	mov.u32 	%r31, %tid.y;
	ld.global.u32 	%r32, [%rd28+4];
	add.s32 	%r33, %r31, %r32;
	mov.u32 	%r34, %tid.z;
	ld.global.u32 	%r35, [%rd28+8];
	add.s32 	%r36, %r34, %r35;
	mul.wide.s32 	%rd29, %r1, 4;
	add.s64 	%rd30, %rd26, %rd29;
	ld.global.u64 	%rd31, [%rd24+440];
	cvta.to.global.u64 	%rd32, %rd31;
	ld.global.u32 	%r37, [%rd24+360];
	ld.global.u32 	%r38, [%rd30];
	mul.lo.s32 	%r39, %r37, %r38;
	cvt.s64.s32	%rd33, %r39;
	add.s64 	%rd34, %rd33, %rd32;
	ld.global.u32 	%r40, [%rd34+4];
	cvt.rn.f32.s32	%f83, %r40;
	ld.global.v2.u32 	{%r41, %r42}, [%rd34+8];
	cvt.rn.f32.s32	%f84, %r41;
	cvt.rn.f32.s32	%f85, %r42;
	ld.global.v4.u32 	{%r45, %r46, %r47, %r48}, [%rd34+16];
	cvt.rn.f32.s32	%f1, %r30;
	sub.f32 	%f86, %f1, %f83;
	cvt.rzi.s32.f32	%r52, %f86;
	cvt.rn.f32.s32	%f2, %r33;
	sub.f32 	%f87, %f2, %f84;
	cvt.rzi.s32.f32	%r53, %f87;
	cvt.rn.f32.s32	%f3, %r36;
	sub.f32 	%f88, %f3, %f85;
	cvt.rzi.s32.f32	%r54, %f88;
	add.s32 	%r2, %r45, %r52;
	add.s32 	%r3, %r53, %r46;
	add.s32 	%r4, %r54, %r47;
	mul.wide.s32 	%rd35, %r25, 8;
	add.s64 	%rd36, %rd24, 968;
	add.s64 	%rd3, %rd36, %rd35;
	mul.wide.s32 	%rd37, %r26, 8;
	add.s64 	%rd4, %rd36, %rd37;
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p2, %rs2, 0;
	mov.f32 	%f9, 0f00000000;
	mov.f32 	%f12, 0f3F800000;
	@%p2 bra 	BB46_2;

	ld.global.u64 	%rd38, [%rd3];
	shl.b32 	%r5, %r2, 2;
	suld.b.3d.b32.trap {%r55}, [%rd38, {%r5, %r3, %r4, %r4}];
	mov.b32 	 %f13, %r55;
	setp.eq.s64	%p3, %rd22, 0;
	@%p3 bra 	BB46_4;

	ld.global.u64 	%rd39, [%rd4];
	suld.b.3d.v4.b8.trap {%rs3, %rs4, %rs5, %rs6}, [%rd39, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs7, %rs3, 255;
	cvt.rn.f32.u16	%f93, %rs7;
	div.rn.f32 	%f9, %f93, 0f437F0000;
	ld.global.u64 	%rd40, [%rd4];
	suld.b.3d.v4.b8.trap {%rs8, %rs9, %rs10, %rs11}, [%rd40, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs12, %rs9, 255;
	cvt.rn.f32.u16	%f94, %rs12;
	div.rn.f32 	%f10, %f94, 0f437F0000;
	ld.global.u64 	%rd41, [%rd4];
	suld.b.3d.v4.b8.trap {%rs13, %rs14, %rs15, %rs16}, [%rd41, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs17, %rs15, 255;
	cvt.rn.f32.u16	%f95, %rs17;
	div.rn.f32 	%f11, %f95, 0f437F0000;
	ld.global.u64 	%rd42, [%rd4];
	suld.b.3d.v4.b8.trap {%rs18, %rs19, %rs20, %rs21}, [%rd42, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs22, %rs21, 255;
	cvt.rn.f32.u16	%f96, %rs22;
	div.rn.f32 	%f12, %f96, 0f437F0000;
	bra.uni 	BB46_6;

BB46_2:
	mov.f32 	%f10, %f9;
	mov.f32 	%f11, %f9;
	mov.f32 	%f13, %f9;
	bra.uni 	BB46_6;

BB46_4:
	mov.f32 	%f10, %f9;
	mov.f32 	%f11, %f9;

BB46_6:
	cvta.to.global.u64 	%rd43, %rd19;
	add.s64 	%rd5, %rd43, %rd29;
	ld.global.u32 	%r6, [%rd5];
	setp.lt.s32	%p4, %r6, 1;
	@%p4 bra 	BB46_29;

	cvta.to.global.u64 	%rd45, %rd20;
	setp.eq.s64	%p5, %rd22, 0;
	add.s64 	%rd47, %rd45, %rd29;
	ld.global.u32 	%r7, [%rd47];
	cvt.s64.s32	%rd6, %r7;
	mov.u32 	%r56, 1;
	max.s32 	%r8, %r6, %r56;
	and.b32  	%r9, %r8, 3;
	mul.wide.s32 	%rd48, %r7, 12;
	add.s64 	%rd7, %rd2, %rd48;
	@%p5 bra 	BB46_19;

	mov.u32 	%r84, 0;
	mov.f32 	%f384, 0f00000000;
	setp.eq.s32	%p6, %r9, 0;
	@%p6 bra 	BB46_9;

	setp.eq.s32	%p7, %r9, 1;
	@%p7 bra 	BB46_15;

	setp.eq.s32	%p8, %r9, 2;
	@%p8 bra 	BB46_12;
	bra.uni 	BB46_13;

BB46_12:
	mov.u32 	%r56, %r84;
	bra.uni 	BB46_14;

BB46_19:
	mov.u32 	%r85, 0;
	mov.f32 	%f384, 0f00000000;
	setp.eq.s32	%p11, %r9, 0;
	@%p11 bra 	BB46_20;

	setp.eq.s32	%p12, %r9, 1;
	@%p12 bra 	BB46_25;

	setp.eq.s32	%p13, %r9, 2;
	@%p13 bra 	BB46_24;

	ld.global.f32 	%f255, [%rd7];
	sub.f32 	%f256, %f255, %f1;
	ld.global.f32 	%f257, [%rd7+4];
	sub.f32 	%f258, %f257, %f2;
	ld.global.f32 	%f259, [%rd7+8];
	sub.f32 	%f260, %f259, %f3;
	mul.f32 	%f261, %f258, %f258;
	fma.rn.f32 	%f262, %f256, %f256, %f261;
	fma.rn.f32 	%f263, %f260, %f260, %f262;
	sqrt.rn.f32 	%f264, %f263;
	sub.f32 	%f265, %f77, %f264;
	max.f32 	%f13, %f13, %f265;
	mov.u32 	%r85, 1;

BB46_24:
	add.s32 	%r69, %r7, %r85;
	mul.wide.s32 	%rd61, %r69, 12;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.f32 	%f266, [%rd62];
	sub.f32 	%f267, %f266, %f1;
	ld.global.f32 	%f268, [%rd62+4];
	sub.f32 	%f269, %f268, %f2;
	ld.global.f32 	%f270, [%rd62+8];
	sub.f32 	%f271, %f270, %f3;
	mul.f32 	%f272, %f269, %f269;
	fma.rn.f32 	%f273, %f267, %f267, %f272;
	fma.rn.f32 	%f274, %f271, %f271, %f273;
	sqrt.rn.f32 	%f275, %f274;
	sub.f32 	%f276, %f77, %f275;
	max.f32 	%f13, %f13, %f276;
	add.s32 	%r85, %r85, 1;

BB46_25:
	add.s32 	%r70, %r7, %r85;
	mul.wide.s32 	%rd63, %r70, 12;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.f32 	%f277, [%rd64];
	sub.f32 	%f278, %f277, %f1;
	ld.global.f32 	%f279, [%rd64+4];
	sub.f32 	%f280, %f279, %f2;
	ld.global.f32 	%f281, [%rd64+8];
	sub.f32 	%f282, %f281, %f3;
	mul.f32 	%f283, %f280, %f280;
	fma.rn.f32 	%f284, %f278, %f278, %f283;
	fma.rn.f32 	%f285, %f282, %f282, %f284;
	sqrt.rn.f32 	%f286, %f285;
	sub.f32 	%f287, %f77, %f286;
	max.f32 	%f13, %f13, %f287;
	add.s32 	%r85, %r85, 1;
	mov.f32 	%f384, %f12;
	mov.f32 	%f385, %f11;
	mov.f32 	%f386, %f10;
	mov.f32 	%f387, %f9;
	mov.f32 	%f383, %f13;
	bra.uni 	BB46_26;

BB46_9:
	mov.f32 	%f385, %f384;
	mov.f32 	%f386, %f384;
	mov.f32 	%f387, %f384;
	mov.f32 	%f383, %f384;
	bra.uni 	BB46_16;

BB46_20:
	mov.f32 	%f385, %f384;
	mov.f32 	%f386, %f384;
	mov.f32 	%f387, %f384;
	mov.f32 	%f383, %f384;

BB46_26:
	setp.lt.u32	%p14, %r8, 4;
	@%p14 bra 	BB46_30;

	cvt.u32.u64	%r71, %rd6;
	add.s32 	%r72, %r85, %r71;
	mul.wide.s32 	%rd65, %r72, 12;
	add.s64 	%rd70, %rd2, %rd65;

BB46_28:
	ld.global.f32 	%f288, [%rd70];
	sub.f32 	%f289, %f288, %f1;
	ld.global.f32 	%f290, [%rd70+4];
	sub.f32 	%f291, %f290, %f2;
	ld.global.f32 	%f292, [%rd70+8];
	sub.f32 	%f293, %f292, %f3;
	mul.f32 	%f294, %f291, %f291;
	fma.rn.f32 	%f295, %f289, %f289, %f294;
	fma.rn.f32 	%f296, %f293, %f293, %f295;
	sqrt.rn.f32 	%f297, %f296;
	sub.f32 	%f298, %f77, %f297;
	max.f32 	%f299, %f13, %f298;
	ld.global.f32 	%f300, [%rd70+12];
	sub.f32 	%f301, %f300, %f1;
	ld.global.f32 	%f302, [%rd70+16];
	sub.f32 	%f303, %f302, %f2;
	ld.global.f32 	%f304, [%rd70+20];
	sub.f32 	%f305, %f304, %f3;
	mul.f32 	%f306, %f303, %f303;
	fma.rn.f32 	%f307, %f301, %f301, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	sqrt.rn.f32 	%f309, %f308;
	sub.f32 	%f310, %f77, %f309;
	max.f32 	%f311, %f299, %f310;
	ld.global.f32 	%f312, [%rd70+24];
	sub.f32 	%f313, %f312, %f1;
	ld.global.f32 	%f314, [%rd70+28];
	sub.f32 	%f315, %f314, %f2;
	ld.global.f32 	%f316, [%rd70+32];
	sub.f32 	%f317, %f316, %f3;
	mul.f32 	%f318, %f315, %f315;
	fma.rn.f32 	%f319, %f313, %f313, %f318;
	fma.rn.f32 	%f320, %f317, %f317, %f319;
	sqrt.rn.f32 	%f321, %f320;
	sub.f32 	%f322, %f77, %f321;
	max.f32 	%f323, %f311, %f322;
	ld.global.f32 	%f324, [%rd70+36];
	sub.f32 	%f325, %f324, %f1;
	ld.global.f32 	%f326, [%rd70+40];
	sub.f32 	%f327, %f326, %f2;
	ld.global.f32 	%f328, [%rd70+44];
	sub.f32 	%f329, %f328, %f3;
	mul.f32 	%f330, %f327, %f327;
	fma.rn.f32 	%f331, %f325, %f325, %f330;
	fma.rn.f32 	%f332, %f329, %f329, %f331;
	sqrt.rn.f32 	%f333, %f332;
	sub.f32 	%f334, %f77, %f333;
	max.f32 	%f13, %f323, %f334;
	add.s64 	%rd70, %rd70, 48;
	add.s32 	%r85, %r85, 4;
	setp.lt.s32	%p15, %r85, %r6;
	@%p15 bra 	BB46_28;

BB46_29:
	mov.f32 	%f383, %f13;
	mov.f32 	%f384, %f12;
	mov.f32 	%f385, %f11;
	mov.f32 	%f386, %f10;
	mov.f32 	%f387, %f9;
	bra.uni 	BB46_30;

BB46_13:
	ld.global.f32 	%f102, [%rd7];
	sub.f32 	%f103, %f102, %f1;
	ld.global.f32 	%f104, [%rd7+4];
	sub.f32 	%f105, %f104, %f2;
	ld.global.f32 	%f106, [%rd7+8];
	sub.f32 	%f107, %f106, %f3;
	mul.f32 	%f108, %f105, %f105;
	fma.rn.f32 	%f109, %f103, %f103, %f108;
	fma.rn.f32 	%f110, %f107, %f107, %f109;
	sqrt.rn.f32 	%f111, %f110;
	sub.f32 	%f112, %f77, %f111;
	max.f32 	%f13, %f13, %f112;
	mul.wide.s32 	%rd49, %r7, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.v4.u8 	{%rs23, %rs24, %rs25, %rs26}, [%rd50];
	cvt.rn.f32.u16	%f113, %rs23;
	div.rn.f32 	%f114, %f113, 0f437F0000;
	cvt.rn.f32.u16	%f115, %rs24;
	div.rn.f32 	%f116, %f115, 0f437F0000;
	cvt.rn.f32.u16	%f117, %rs25;
	div.rn.f32 	%f118, %f117, 0f437F0000;
	cvt.rn.f32.u16	%f119, %rs26;
	div.rn.f32 	%f120, %f119, 0f437F0000;
	add.f32 	%f9, %f9, %f114;
	add.f32 	%f10, %f10, %f116;
	add.f32 	%f11, %f11, %f118;
	add.f32 	%f12, %f12, %f120;

BB46_14:
	add.s32 	%r61, %r7, %r56;
	mul.wide.s32 	%rd51, %r61, 12;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.f32 	%f121, [%rd52];
	sub.f32 	%f122, %f121, %f1;
	ld.global.f32 	%f123, [%rd52+4];
	sub.f32 	%f124, %f123, %f2;
	ld.global.f32 	%f125, [%rd52+8];
	sub.f32 	%f126, %f125, %f3;
	mul.f32 	%f127, %f124, %f124;
	fma.rn.f32 	%f128, %f122, %f122, %f127;
	fma.rn.f32 	%f129, %f126, %f126, %f128;
	sqrt.rn.f32 	%f130, %f129;
	sub.f32 	%f131, %f77, %f130;
	max.f32 	%f13, %f13, %f131;
	mul.wide.s32 	%rd53, %r61, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.v4.u8 	{%rs27, %rs28, %rs29, %rs30}, [%rd54];
	cvt.rn.f32.u16	%f132, %rs27;
	div.rn.f32 	%f133, %f132, 0f437F0000;
	cvt.rn.f32.u16	%f134, %rs28;
	div.rn.f32 	%f135, %f134, 0f437F0000;
	cvt.rn.f32.u16	%f136, %rs29;
	div.rn.f32 	%f137, %f136, 0f437F0000;
	cvt.rn.f32.u16	%f138, %rs30;
	div.rn.f32 	%f139, %f138, 0f437F0000;
	add.f32 	%f9, %f9, %f133;
	add.f32 	%f10, %f10, %f135;
	add.f32 	%f11, %f11, %f137;
	add.f32 	%f12, %f12, %f139;
	add.s32 	%r84, %r56, 1;

BB46_15:
	add.s32 	%r62, %r7, %r84;
	mul.wide.s32 	%rd55, %r62, 12;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.f32 	%f140, [%rd56];
	sub.f32 	%f141, %f140, %f1;
	ld.global.f32 	%f142, [%rd56+4];
	sub.f32 	%f143, %f142, %f2;
	ld.global.f32 	%f144, [%rd56+8];
	sub.f32 	%f145, %f144, %f3;
	mul.f32 	%f146, %f143, %f143;
	fma.rn.f32 	%f147, %f141, %f141, %f146;
	fma.rn.f32 	%f148, %f145, %f145, %f147;
	sqrt.rn.f32 	%f149, %f148;
	sub.f32 	%f150, %f77, %f149;
	max.f32 	%f13, %f13, %f150;
	mul.wide.s32 	%rd57, %r62, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.v4.u8 	{%rs31, %rs32, %rs33, %rs34}, [%rd58];
	cvt.rn.f32.u16	%f151, %rs31;
	div.rn.f32 	%f152, %f151, 0f437F0000;
	cvt.rn.f32.u16	%f153, %rs32;
	div.rn.f32 	%f154, %f153, 0f437F0000;
	cvt.rn.f32.u16	%f155, %rs33;
	div.rn.f32 	%f156, %f155, 0f437F0000;
	cvt.rn.f32.u16	%f157, %rs34;
	div.rn.f32 	%f158, %f157, 0f437F0000;
	add.f32 	%f9, %f9, %f152;
	add.f32 	%f10, %f10, %f154;
	add.f32 	%f11, %f11, %f156;
	add.f32 	%f12, %f12, %f158;
	add.s32 	%r84, %r84, 1;
	mov.f32 	%f384, %f12;
	mov.f32 	%f385, %f11;
	mov.f32 	%f386, %f10;
	mov.f32 	%f387, %f9;
	mov.f32 	%f383, %f13;

BB46_16:
	setp.lt.u32	%p9, %r8, 4;
	@%p9 bra 	BB46_30;

	cvt.u32.u64	%r63, %rd6;
	add.s32 	%r64, %r84, %r63;
	mul.wide.s32 	%rd59, %r64, 12;
	add.s64 	%rd69, %rd2, %rd59;
	mul.wide.s32 	%rd60, %r64, 4;
	add.s64 	%rd68, %rd1, %rd60;
	mov.f32 	%f383, %f13;
	mov.f32 	%f384, %f12;
	mov.f32 	%f385, %f11;
	mov.f32 	%f386, %f10;
	mov.f32 	%f387, %f9;

BB46_18:
	ld.global.f32 	%f159, [%rd69];
	sub.f32 	%f160, %f159, %f1;
	ld.global.f32 	%f161, [%rd69+4];
	sub.f32 	%f162, %f161, %f2;
	ld.global.f32 	%f163, [%rd69+8];
	sub.f32 	%f164, %f163, %f3;
	mul.f32 	%f165, %f162, %f162;
	fma.rn.f32 	%f166, %f160, %f160, %f165;
	fma.rn.f32 	%f167, %f164, %f164, %f166;
	sqrt.rn.f32 	%f168, %f167;
	sub.f32 	%f169, %f77, %f168;
	max.f32 	%f170, %f383, %f169;
	ld.global.v4.u8 	{%rs35, %rs36, %rs37, %rs38}, [%rd68];
	cvt.rn.f32.u16	%f171, %rs35;
	div.rn.f32 	%f172, %f171, 0f437F0000;
	cvt.rn.f32.u16	%f173, %rs36;
	div.rn.f32 	%f174, %f173, 0f437F0000;
	cvt.rn.f32.u16	%f175, %rs37;
	div.rn.f32 	%f176, %f175, 0f437F0000;
	cvt.rn.f32.u16	%f177, %rs38;
	div.rn.f32 	%f178, %f177, 0f437F0000;
	add.f32 	%f179, %f387, %f172;
	add.f32 	%f180, %f386, %f174;
	add.f32 	%f181, %f385, %f176;
	add.f32 	%f182, %f384, %f178;
	ld.global.f32 	%f183, [%rd69+12];
	sub.f32 	%f184, %f183, %f1;
	ld.global.f32 	%f185, [%rd69+16];
	sub.f32 	%f186, %f185, %f2;
	ld.global.f32 	%f187, [%rd69+20];
	sub.f32 	%f188, %f187, %f3;
	mul.f32 	%f189, %f186, %f186;
	fma.rn.f32 	%f190, %f184, %f184, %f189;
	fma.rn.f32 	%f191, %f188, %f188, %f190;
	sqrt.rn.f32 	%f192, %f191;
	sub.f32 	%f193, %f77, %f192;
	max.f32 	%f194, %f170, %f193;
	ld.global.v4.u8 	{%rs39, %rs40, %rs41, %rs42}, [%rd68+4];
	cvt.rn.f32.u16	%f195, %rs39;
	div.rn.f32 	%f196, %f195, 0f437F0000;
	cvt.rn.f32.u16	%f197, %rs40;
	div.rn.f32 	%f198, %f197, 0f437F0000;
	cvt.rn.f32.u16	%f199, %rs41;
	div.rn.f32 	%f200, %f199, 0f437F0000;
	cvt.rn.f32.u16	%f201, %rs42;
	div.rn.f32 	%f202, %f201, 0f437F0000;
	add.f32 	%f203, %f179, %f196;
	add.f32 	%f204, %f180, %f198;
	add.f32 	%f205, %f181, %f200;
	add.f32 	%f206, %f182, %f202;
	ld.global.f32 	%f207, [%rd69+24];
	sub.f32 	%f208, %f207, %f1;
	ld.global.f32 	%f209, [%rd69+28];
	sub.f32 	%f210, %f209, %f2;
	ld.global.f32 	%f211, [%rd69+32];
	sub.f32 	%f212, %f211, %f3;
	mul.f32 	%f213, %f210, %f210;
	fma.rn.f32 	%f214, %f208, %f208, %f213;
	fma.rn.f32 	%f215, %f212, %f212, %f214;
	sqrt.rn.f32 	%f216, %f215;
	sub.f32 	%f217, %f77, %f216;
	max.f32 	%f218, %f194, %f217;
	ld.global.v4.u8 	{%rs43, %rs44, %rs45, %rs46}, [%rd68+8];
	cvt.rn.f32.u16	%f219, %rs43;
	div.rn.f32 	%f220, %f219, 0f437F0000;
	cvt.rn.f32.u16	%f221, %rs44;
	div.rn.f32 	%f222, %f221, 0f437F0000;
	cvt.rn.f32.u16	%f223, %rs45;
	div.rn.f32 	%f224, %f223, 0f437F0000;
	cvt.rn.f32.u16	%f225, %rs46;
	div.rn.f32 	%f226, %f225, 0f437F0000;
	add.f32 	%f227, %f203, %f220;
	add.f32 	%f228, %f204, %f222;
	add.f32 	%f229, %f205, %f224;
	add.f32 	%f230, %f206, %f226;
	ld.global.f32 	%f231, [%rd69+36];
	sub.f32 	%f232, %f231, %f1;
	ld.global.f32 	%f233, [%rd69+40];
	sub.f32 	%f234, %f233, %f2;
	ld.global.f32 	%f235, [%rd69+44];
	sub.f32 	%f236, %f235, %f3;
	mul.f32 	%f237, %f234, %f234;
	fma.rn.f32 	%f238, %f232, %f232, %f237;
	fma.rn.f32 	%f239, %f236, %f236, %f238;
	sqrt.rn.f32 	%f240, %f239;
	sub.f32 	%f241, %f77, %f240;
	max.f32 	%f383, %f218, %f241;
	ld.global.v4.u8 	{%rs47, %rs48, %rs49, %rs50}, [%rd68+12];
	cvt.rn.f32.u16	%f242, %rs47;
	div.rn.f32 	%f243, %f242, 0f437F0000;
	cvt.rn.f32.u16	%f244, %rs48;
	div.rn.f32 	%f245, %f244, 0f437F0000;
	cvt.rn.f32.u16	%f246, %rs49;
	div.rn.f32 	%f247, %f246, 0f437F0000;
	cvt.rn.f32.u16	%f248, %rs50;
	div.rn.f32 	%f249, %f248, 0f437F0000;
	add.f32 	%f387, %f227, %f243;
	add.f32 	%f386, %f228, %f245;
	add.f32 	%f385, %f229, %f247;
	add.f32 	%f384, %f230, %f249;
	add.s64 	%rd69, %rd69, 48;
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r84, %r84, 4;
	setp.lt.s32	%p10, %r84, %r6;
	@%p10 bra 	BB46_18;

BB46_30:
	ld.global.u64 	%rd66, [%rd3];
	mov.b32 	 %r73, %f383;
	shl.b32 	%r24, %r2, 2;
	sust.b.3d.b32.trap 	[%rd66, {%r24, %r3, %r4, %r4}], {%r73};
	setp.eq.s64	%p16, %rd22, 0;
	@%p16 bra 	BB46_32;

	ld.global.u32 	%r74, [%rd5];
	setp.ne.s16	%p17, %rs2, 0;
	selp.u32	%r75, 1, 0, %p17;
	add.s32 	%r76, %r74, %r75;
	cvt.rn.f32.s32	%f335, %r76;
	div.rn.f32 	%f336, %f387, %f335;
	div.rn.f32 	%f337, %f386, %f335;
	div.rn.f32 	%f338, %f385, %f335;
	div.rn.f32 	%f339, %f384, %f335;
	mul.f32 	%f340, %f336, 0f437F0000;
	cvt.rzi.u32.f32	%r77, %f340;
	cvt.u16.u32	%rs52, %r77;
	mul.f32 	%f341, %f337, 0f437F0000;
	cvt.rzi.u32.f32	%r78, %f341;
	cvt.u16.u32	%rs53, %r78;
	mul.f32 	%f342, %f338, 0f437F0000;
	cvt.rzi.u32.f32	%r79, %f342;
	cvt.u16.u32	%rs54, %r79;
	mul.f32 	%f343, %f339, 0f437F0000;
	cvt.rzi.u32.f32	%r80, %f343;
	cvt.u16.u32	%rs55, %r80;
	ld.global.u64 	%rd67, [%rd4];
	and.b16  	%rs56, %rs52, 255;
	and.b16  	%rs57, %rs53, 255;
	and.b16  	%rs58, %rs54, 255;
	and.b16  	%rs59, %rs55, 255;
	sust.b.3d.v4.b8.trap 	[%rd67, {%r24, %r3, %r4, %r4}], {%rs56, %rs57, %rs58, %rs59};

BB46_32:
	ret;
}

	// .globl	gvdbGatherLevelSet
.visible .entry gvdbGatherLevelSet(
	.param .u64 gvdbGatherLevelSet_param_0,
	.param .u32 gvdbGatherLevelSet_param_1,
	.param .u32 gvdbGatherLevelSet_param_2,
	.param .f32 gvdbGatherLevelSet_param_3,
	.param .u64 gvdbGatherLevelSet_param_4,
	.param .u64 gvdbGatherLevelSet_param_5,
	.param .u64 gvdbGatherLevelSet_param_6,
	.param .u64 gvdbGatherLevelSet_param_7,
	.param .u64 gvdbGatherLevelSet_param_8,
	.param .u64 gvdbGatherLevelSet_param_9,
	.param .u64 gvdbGatherLevelSet_param_10,
	.param .u32 gvdbGatherLevelSet_param_11,
	.param .u32 gvdbGatherLevelSet_param_12,
	.param .u8 gvdbGatherLevelSet_param_13
)
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<62>;
	.reg .f32 	%f<329>;
	.reg .b32 	%r<90>;
	.reg .b64 	%rd<101>;


	ld.param.u64 	%rd13, [gvdbGatherLevelSet_param_0];
	ld.param.u32 	%r21, [gvdbGatherLevelSet_param_2];
	ld.param.f32 	%f103, [gvdbGatherLevelSet_param_3];
	ld.param.u64 	%rd14, [gvdbGatherLevelSet_param_4];
	ld.param.u64 	%rd17, [gvdbGatherLevelSet_param_7];
	ld.param.u64 	%rd19, [gvdbGatherLevelSet_param_8];
	ld.param.u64 	%rd18, [gvdbGatherLevelSet_param_10];
	ld.param.s8 	%rs1, [gvdbGatherLevelSet_param_13];
	cvta.to.global.u64 	%rd2, %rd19;
	mov.u32 	%r1, %ctaid.x;
	setp.ge.s32	%p1, %r1, %r21;
	@%p1 bra 	BB47_32;

	cvta.to.global.u64 	%rd20, %rd13;
	cvta.to.global.u64 	%rd21, %rd17;
	cvta.to.global.u64 	%rd22, %rd14;
	mul.wide.s32 	%rd23, %r1, 12;
	add.s64 	%rd24, %rd21, %rd23;
	mov.u32 	%r22, %tid.x;
	ld.global.u32 	%r23, [%rd24];
	add.s32 	%r24, %r22, %r23;
	mov.u32 	%r25, %tid.y;
	ld.global.u32 	%r26, [%rd24+4];
	add.s32 	%r27, %r25, %r26;
	mov.u32 	%r28, %tid.z;
	ld.global.u32 	%r29, [%rd24+8];
	add.s32 	%r30, %r28, %r29;
	mul.wide.s32 	%rd25, %r1, 4;
	add.s64 	%rd26, %rd22, %rd25;
	ld.global.u64 	%rd27, [%rd20+440];
	cvta.to.global.u64 	%rd28, %rd27;
	ld.global.u32 	%r31, [%rd20+360];
	ld.global.u32 	%r32, [%rd26];
	mul.lo.s32 	%r33, %r31, %r32;
	cvt.s64.s32	%rd29, %r33;
	add.s64 	%rd30, %rd29, %rd28;
	ld.global.u32 	%r34, [%rd30+4];
	cvt.rn.f32.s32	%f109, %r34;
	ld.global.v2.u32 	{%r35, %r36}, [%rd30+8];
	cvt.rn.f32.s32	%f110, %r35;
	cvt.rn.f32.s32	%f111, %r36;
	ld.global.v4.u32 	{%r39, %r40, %r41, %r42}, [%rd30+16];
	cvt.rn.f32.s32	%f1, %r24;
	sub.f32 	%f112, %f1, %f109;
	cvt.rzi.s32.f32	%r46, %f112;
	cvt.rn.f32.s32	%f2, %r27;
	sub.f32 	%f113, %f2, %f110;
	cvt.rzi.s32.f32	%r47, %f113;
	cvt.rn.f32.s32	%f3, %r30;
	sub.f32 	%f114, %f3, %f111;
	cvt.rzi.s32.f32	%r48, %f114;
	add.s32 	%r2, %r39, %r46;
	add.s32 	%r3, %r47, %r40;
	add.s32 	%r4, %r48, %r41;
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p2, %rs2, 0;
	mov.f32 	%f13, 0f40400000;
	mov.f32 	%f12, 0f3F800000;
	mov.f32 	%f9, 0f00000000;
	@%p2 bra 	BB47_2;

	ld.param.u64 	%rd78, [gvdbGatherLevelSet_param_0];
	cvta.to.global.u64 	%rd77, %rd78;
	ld.param.u32 	%r73, [gvdbGatherLevelSet_param_11];
	mul.wide.s32 	%rd76, %r73, 8;
	add.s64 	%rd75, %rd77, 968;
	add.s64 	%rd74, %rd75, %rd76;
	ld.global.u64 	%rd34, [%rd74];
	shl.b32 	%r5, %r2, 2;
	suld.b.3d.b32.trap {%r49}, [%rd34, {%r5, %r3, %r4, %r4}];
	mov.b32 	 %f13, %r49;
	setp.eq.s64	%p3, %rd18, 0;
	@%p3 bra 	BB47_2;

	ld.param.u64 	%rd83, [gvdbGatherLevelSet_param_0];
	cvta.to.global.u64 	%rd82, %rd83;
	ld.param.u32 	%r74, [gvdbGatherLevelSet_param_12];
	mul.wide.s32 	%rd81, %r74, 8;
	add.s64 	%rd80, %rd82, 968;
	add.s64 	%rd79, %rd80, %rd81;
	ld.global.u64 	%rd35, [%rd79];
	suld.b.3d.v4.b8.trap {%rs3, %rs4, %rs5, %rs6}, [%rd35, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs7, %rs3, 255;
	cvt.rn.f32.u16	%f119, %rs7;
	div.rn.f32 	%f9, %f119, 0f437F0000;
	ld.global.u64 	%rd36, [%rd79];
	suld.b.3d.v4.b8.trap {%rs8, %rs9, %rs10, %rs11}, [%rd36, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs12, %rs9, 255;
	cvt.rn.f32.u16	%f120, %rs12;
	div.rn.f32 	%f10, %f120, 0f437F0000;
	ld.global.u64 	%rd37, [%rd79];
	suld.b.3d.v4.b8.trap {%rs13, %rs14, %rs15, %rs16}, [%rd37, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs17, %rs15, 255;
	cvt.rn.f32.u16	%f121, %rs17;
	div.rn.f32 	%f11, %f121, 0f437F0000;
	ld.global.u64 	%rd38, [%rd79];
	suld.b.3d.v4.b8.trap {%rs18, %rs19, %rs20, %rs21}, [%rd38, {%r5, %r3, %r4, %r4}];
	and.b16  	%rs22, %rs21, 255;
	cvt.rn.f32.u16	%f122, %rs22;
	div.rn.f32 	%f12, %f122, 0f437F0000;
	bra.uni 	BB47_5;

BB47_2:
	mov.f32 	%f10, %f9;
	mov.f32 	%f11, %f9;

BB47_5:
	mov.u32 	%r75, %ctaid.x;
	mul.wide.s32 	%rd86, %r75, 4;
	ld.param.u64 	%rd84, [gvdbGatherLevelSet_param_5];
	cvta.to.global.u64 	%rd39, %rd84;
	add.s64 	%rd5, %rd39, %rd86;
	ld.global.u32 	%r6, [%rd5];
	setp.lt.s32	%p4, %r6, 1;
	@%p4 bra 	BB47_6;

	mov.u32 	%r76, %ctaid.x;
	mul.wide.s32 	%rd87, %r76, 4;
	ld.param.u64 	%rd85, [gvdbGatherLevelSet_param_6];
	cvta.to.global.u64 	%rd41, %rd85;
	add.s64 	%rd43, %rd41, %rd87;
	ld.global.u32 	%r7, [%rd43];
	mov.u32 	%r54, 1;
	max.s32 	%r8, %r6, %r54;
	and.b32  	%r53, %r8, 3;
	mov.u32 	%r89, 0;
	mov.f32 	%f304, 0f00000000;
	setp.eq.s32	%p5, %r53, 0;
	@%p5 bra 	BB47_8;

	mov.u32 	%r87, 0;
	mov.u32 	%r79, 1;
	max.s32 	%r78, %r6, %r79;
	and.b32  	%r77, %r78, 3;
	setp.eq.s32	%p6, %r77, 1;
	@%p6 bra 	BB47_16;

	mov.u32 	%r86, 0;
	mov.u32 	%r83, 1;
	max.s32 	%r82, %r6, %r83;
	and.b32  	%r81, %r82, 3;
	setp.eq.s32	%p7, %r81, 2;
	@%p7 bra 	BB47_13;

	mov.u32 	%r86, 1;
	setp.eq.s64	%p8, %rd18, 0;
	mul.wide.s32 	%rd44, %r7, 12;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.f32 	%f128, [%rd45];
	sub.f32 	%f129, %f128, %f1;
	ld.global.f32 	%f130, [%rd45+4];
	sub.f32 	%f131, %f130, %f2;
	ld.global.f32 	%f132, [%rd45+8];
	sub.f32 	%f133, %f132, %f3;
	mul.f32 	%f134, %f131, %f131;
	fma.rn.f32 	%f135, %f129, %f129, %f134;
	fma.rn.f32 	%f136, %f133, %f133, %f135;
	sqrt.rn.f32 	%f137, %f136;
	sub.f32 	%f138, %f137, %f103;
	min.f32 	%f13, %f13, %f138;
	@%p8 bra 	BB47_13;

	cvta.to.global.u64 	%rd88, %rd18;
	mov.u32 	%r86, 1;
	mul.wide.s32 	%rd46, %r7, 4;
	add.s64 	%rd47, %rd88, %rd46;
	ld.global.v4.u8 	{%rs23, %rs24, %rs25, %rs26}, [%rd47];
	cvt.rn.f32.u16	%f139, %rs23;
	div.rn.f32 	%f140, %f139, 0f437F0000;
	cvt.rn.f32.u16	%f141, %rs24;
	div.rn.f32 	%f142, %f141, 0f437F0000;
	cvt.rn.f32.u16	%f143, %rs25;
	div.rn.f32 	%f144, %f143, 0f437F0000;
	cvt.rn.f32.u16	%f145, %rs26;
	div.rn.f32 	%f146, %f145, 0f437F0000;
	add.f32 	%f9, %f9, %f140;
	add.f32 	%f10, %f10, %f142;
	add.f32 	%f11, %f11, %f144;
	add.f32 	%f12, %f12, %f146;

BB47_13:
	ld.param.u64 	%rd98, [gvdbGatherLevelSet_param_8];
	cvta.to.global.u64 	%rd97, %rd98;
	add.s32 	%r10, %r7, %r86;
	mul.wide.s32 	%rd48, %r10, 12;
	add.s64 	%rd49, %rd97, %rd48;
	ld.global.f32 	%f147, [%rd49];
	sub.f32 	%f148, %f147, %f1;
	ld.global.f32 	%f149, [%rd49+4];
	sub.f32 	%f150, %f149, %f2;
	ld.global.f32 	%f151, [%rd49+8];
	sub.f32 	%f152, %f151, %f3;
	mul.f32 	%f153, %f150, %f150;
	fma.rn.f32 	%f154, %f148, %f148, %f153;
	fma.rn.f32 	%f155, %f152, %f152, %f154;
	sqrt.rn.f32 	%f156, %f155;
	sub.f32 	%f157, %f156, %f103;
	min.f32 	%f13, %f13, %f157;
	setp.eq.s64	%p9, %rd18, 0;
	@%p9 bra 	BB47_15;

	cvta.to.global.u64 	%rd89, %rd18;
	mul.wide.s32 	%rd50, %r10, 4;
	add.s64 	%rd51, %rd89, %rd50;
	ld.global.v4.u8 	{%rs27, %rs28, %rs29, %rs30}, [%rd51];
	cvt.rn.f32.u16	%f158, %rs27;
	div.rn.f32 	%f159, %f158, 0f437F0000;
	cvt.rn.f32.u16	%f160, %rs28;
	div.rn.f32 	%f161, %f160, 0f437F0000;
	cvt.rn.f32.u16	%f162, %rs29;
	div.rn.f32 	%f163, %f162, 0f437F0000;
	cvt.rn.f32.u16	%f164, %rs30;
	div.rn.f32 	%f165, %f164, 0f437F0000;
	add.f32 	%f9, %f9, %f159;
	add.f32 	%f10, %f10, %f161;
	add.f32 	%f11, %f11, %f163;
	add.f32 	%f12, %f12, %f165;

BB47_15:
	add.s32 	%r87, %r86, 1;

BB47_16:
	ld.param.u64 	%rd94, [gvdbGatherLevelSet_param_8];
	cvta.to.global.u64 	%rd93, %rd94;
	add.s32 	%r13, %r7, %r87;
	mul.wide.s32 	%rd52, %r13, 12;
	add.s64 	%rd53, %rd93, %rd52;
	ld.global.f32 	%f166, [%rd53];
	sub.f32 	%f167, %f166, %f1;
	ld.global.f32 	%f168, [%rd53+4];
	sub.f32 	%f169, %f168, %f2;
	ld.global.f32 	%f170, [%rd53+8];
	sub.f32 	%f171, %f170, %f3;
	mul.f32 	%f172, %f169, %f169;
	fma.rn.f32 	%f173, %f167, %f167, %f172;
	fma.rn.f32 	%f174, %f171, %f171, %f173;
	sqrt.rn.f32 	%f175, %f174;
	sub.f32 	%f176, %f175, %f103;
	min.f32 	%f13, %f13, %f176;
	setp.eq.s64	%p10, %rd18, 0;
	@%p10 bra 	BB47_18;

	cvta.to.global.u64 	%rd90, %rd18;
	mul.wide.s32 	%rd54, %r13, 4;
	add.s64 	%rd55, %rd90, %rd54;
	ld.global.v4.u8 	{%rs31, %rs32, %rs33, %rs34}, [%rd55];
	cvt.rn.f32.u16	%f177, %rs31;
	div.rn.f32 	%f178, %f177, 0f437F0000;
	cvt.rn.f32.u16	%f179, %rs32;
	div.rn.f32 	%f180, %f179, 0f437F0000;
	cvt.rn.f32.u16	%f181, %rs33;
	div.rn.f32 	%f182, %f181, 0f437F0000;
	cvt.rn.f32.u16	%f183, %rs34;
	div.rn.f32 	%f184, %f183, 0f437F0000;
	add.f32 	%f9, %f9, %f178;
	add.f32 	%f10, %f10, %f180;
	add.f32 	%f11, %f11, %f182;
	add.f32 	%f12, %f12, %f184;

BB47_18:
	add.s32 	%r89, %r87, 1;
	mov.f32 	%f304, %f12;
	mov.f32 	%f305, %f11;
	mov.f32 	%f306, %f10;
	mov.f32 	%f307, %f9;
	mov.f32 	%f324, %f13;
	bra.uni 	BB47_19;

BB47_6:
	mov.f32 	%f324, %f13;
	mov.f32 	%f304, %f12;
	mov.f32 	%f305, %f11;
	mov.f32 	%f306, %f10;
	mov.f32 	%f307, %f9;
	bra.uni 	BB47_30;

BB47_8:
	mov.f32 	%f305, %f304;
	mov.f32 	%f306, %f304;
	mov.f32 	%f307, %f304;
	mov.f32 	%f324, %f304;

BB47_19:
	mov.u32 	%r69, 1;
	max.s32 	%r68, %r6, %r69;
	setp.lt.u32	%p11, %r68, 4;
	@%p11 bra 	BB47_30;

	ld.param.u64 	%rd96, [gvdbGatherLevelSet_param_8];
	cvta.to.global.u64 	%rd95, %rd96;
	cvt.s64.s32	%rd92, %r7;
	cvta.to.global.u64 	%rd91, %rd18;
	cvt.u32.u64	%r57, %rd92;
	add.s32 	%r58, %r89, %r57;
	mul.wide.s32 	%rd56, %r58, 4;
	add.s64 	%rd100, %rd91, %rd56;
	mul.wide.s32 	%rd57, %r58, 12;
	add.s64 	%rd99, %rd95, %rd57;
	mov.f32 	%f324, %f13;
	mov.f32 	%f304, %f12;
	mov.f32 	%f305, %f11;
	mov.f32 	%f306, %f10;
	mov.f32 	%f307, %f9;

BB47_21:
	ld.global.f32 	%f185, [%rd99];
	sub.f32 	%f186, %f185, %f1;
	ld.global.f32 	%f187, [%rd99+4];
	sub.f32 	%f188, %f187, %f2;
	ld.global.f32 	%f189, [%rd99+8];
	sub.f32 	%f190, %f189, %f3;
	mul.f32 	%f191, %f188, %f188;
	fma.rn.f32 	%f192, %f186, %f186, %f191;
	fma.rn.f32 	%f193, %f190, %f190, %f192;
	sqrt.rn.f32 	%f194, %f193;
	sub.f32 	%f195, %f194, %f103;
	min.f32 	%f62, %f324, %f195;
	setp.eq.s64	%p12, %rd18, 0;
	@%p12 bra 	BB47_23;

	ld.global.v4.u8 	{%rs35, %rs36, %rs37, %rs38}, [%rd100];
	cvt.rn.f32.u16	%f196, %rs35;
	div.rn.f32 	%f197, %f196, 0f437F0000;
	cvt.rn.f32.u16	%f198, %rs36;
	div.rn.f32 	%f199, %f198, 0f437F0000;
	cvt.rn.f32.u16	%f200, %rs37;
	div.rn.f32 	%f201, %f200, 0f437F0000;
	cvt.rn.f32.u16	%f202, %rs38;
	div.rn.f32 	%f203, %f202, 0f437F0000;
	add.f32 	%f307, %f307, %f197;
	add.f32 	%f306, %f306, %f199;
	add.f32 	%f305, %f305, %f201;
	add.f32 	%f304, %f304, %f203;

BB47_23:
	ld.global.f32 	%f204, [%rd99+12];
	sub.f32 	%f205, %f204, %f1;
	ld.global.f32 	%f206, [%rd99+16];
	sub.f32 	%f207, %f206, %f2;
	ld.global.f32 	%f208, [%rd99+20];
	sub.f32 	%f209, %f208, %f3;
	mul.f32 	%f210, %f207, %f207;
	fma.rn.f32 	%f211, %f205, %f205, %f210;
	fma.rn.f32 	%f212, %f209, %f209, %f211;
	sqrt.rn.f32 	%f213, %f212;
	sub.f32 	%f214, %f213, %f103;
	min.f32 	%f71, %f62, %f214;
	@%p12 bra 	BB47_25;

	ld.global.v4.u8 	{%rs39, %rs40, %rs41, %rs42}, [%rd100+4];
	cvt.rn.f32.u16	%f215, %rs39;
	div.rn.f32 	%f216, %f215, 0f437F0000;
	cvt.rn.f32.u16	%f217, %rs40;
	div.rn.f32 	%f218, %f217, 0f437F0000;
	cvt.rn.f32.u16	%f219, %rs41;
	div.rn.f32 	%f220, %f219, 0f437F0000;
	cvt.rn.f32.u16	%f221, %rs42;
	div.rn.f32 	%f222, %f221, 0f437F0000;
	add.f32 	%f307, %f307, %f216;
	add.f32 	%f306, %f306, %f218;
	add.f32 	%f305, %f305, %f220;
	add.f32 	%f304, %f304, %f222;

BB47_25:
	ld.global.f32 	%f223, [%rd99+24];
	sub.f32 	%f224, %f223, %f1;
	ld.global.f32 	%f225, [%rd99+28];
	sub.f32 	%f226, %f225, %f2;
	ld.global.f32 	%f227, [%rd99+32];
	sub.f32 	%f228, %f227, %f3;
	mul.f32 	%f229, %f226, %f226;
	fma.rn.f32 	%f230, %f224, %f224, %f229;
	fma.rn.f32 	%f231, %f228, %f228, %f230;
	sqrt.rn.f32 	%f232, %f231;
	sub.f32 	%f233, %f232, %f103;
	min.f32 	%f80, %f71, %f233;
	@%p12 bra 	BB47_27;

	ld.global.v4.u8 	{%rs43, %rs44, %rs45, %rs46}, [%rd100+8];
	cvt.rn.f32.u16	%f234, %rs43;
	div.rn.f32 	%f235, %f234, 0f437F0000;
	cvt.rn.f32.u16	%f236, %rs44;
	div.rn.f32 	%f237, %f236, 0f437F0000;
	cvt.rn.f32.u16	%f238, %rs45;
	div.rn.f32 	%f239, %f238, 0f437F0000;
	cvt.rn.f32.u16	%f240, %rs46;
	div.rn.f32 	%f241, %f240, 0f437F0000;
	add.f32 	%f307, %f307, %f235;
	add.f32 	%f306, %f306, %f237;
	add.f32 	%f305, %f305, %f239;
	add.f32 	%f304, %f304, %f241;

BB47_27:
	ld.global.f32 	%f242, [%rd99+36];
	sub.f32 	%f243, %f242, %f1;
	ld.global.f32 	%f244, [%rd99+40];
	sub.f32 	%f245, %f244, %f2;
	ld.global.f32 	%f246, [%rd99+44];
	sub.f32 	%f247, %f246, %f3;
	mul.f32 	%f248, %f245, %f245;
	fma.rn.f32 	%f249, %f243, %f243, %f248;
	fma.rn.f32 	%f250, %f247, %f247, %f249;
	sqrt.rn.f32 	%f251, %f250;
	sub.f32 	%f252, %f251, %f103;
	min.f32 	%f324, %f80, %f252;
	@%p12 bra 	BB47_29;

	ld.global.v4.u8 	{%rs47, %rs48, %rs49, %rs50}, [%rd100+12];
	cvt.rn.f32.u16	%f253, %rs47;
	div.rn.f32 	%f254, %f253, 0f437F0000;
	cvt.rn.f32.u16	%f255, %rs48;
	div.rn.f32 	%f256, %f255, 0f437F0000;
	cvt.rn.f32.u16	%f257, %rs49;
	div.rn.f32 	%f258, %f257, 0f437F0000;
	cvt.rn.f32.u16	%f259, %rs50;
	div.rn.f32 	%f260, %f259, 0f437F0000;
	add.f32 	%f307, %f307, %f254;
	add.f32 	%f306, %f306, %f256;
	add.f32 	%f305, %f305, %f258;
	add.f32 	%f304, %f304, %f260;

BB47_29:
	add.s64 	%rd100, %rd100, 16;
	add.s32 	%r89, %r89, 4;
	setp.lt.s32	%p16, %r89, %r6;
	add.s64 	%rd99, %rd99, 48;
	@%p16 bra 	BB47_21;

BB47_30:
	ld.param.u64 	%rd64, [gvdbGatherLevelSet_param_0];
	cvta.to.global.u64 	%rd63, %rd64;
	ld.param.u32 	%r70, [gvdbGatherLevelSet_param_11];
	mul.wide.s32 	%rd62, %r70, 8;
	add.s64 	%rd61, %rd63, 968;
	add.s64 	%rd60, %rd61, %rd62;
	ld.global.u64 	%rd58, [%rd60];
	mov.b32 	 %r59, %f324;
	shl.b32 	%r18, %r2, 2;
	sust.b.3d.b32.trap 	[%rd58, {%r18, %r3, %r4, %r4}], {%r59};
	setp.eq.s64	%p17, %rd18, 0;
	@%p17 bra 	BB47_32;

	ld.param.s8 	%rs61, [gvdbGatherLevelSet_param_13];
	and.b16  	%rs60, %rs61, 255;
	ld.param.u64 	%rd73, [gvdbGatherLevelSet_param_5];
	mov.u32 	%r72, %ctaid.x;
	mul.wide.s32 	%rd72, %r72, 4;
	cvta.to.global.u64 	%rd71, %rd73;
	add.s64 	%rd70, %rd71, %rd72;
	ld.param.u64 	%rd69, [gvdbGatherLevelSet_param_0];
	cvta.to.global.u64 	%rd68, %rd69;
	ld.param.u32 	%r71, [gvdbGatherLevelSet_param_12];
	mul.wide.s32 	%rd67, %r71, 8;
	add.s64 	%rd66, %rd68, 968;
	add.s64 	%rd65, %rd66, %rd67;
	ld.global.u32 	%r60, [%rd70];
	setp.ne.s16	%p18, %rs60, 0;
	selp.u32	%r61, 1, 0, %p18;
	add.s32 	%r62, %r60, %r61;
	cvt.rn.f32.s32	%f261, %r62;
	div.rn.f32 	%f262, %f307, %f261;
	div.rn.f32 	%f263, %f306, %f261;
	div.rn.f32 	%f264, %f305, %f261;
	div.rn.f32 	%f265, %f304, %f261;
	mul.f32 	%f266, %f262, 0f437F0000;
	cvt.rzi.u32.f32	%r63, %f266;
	cvt.u16.u32	%rs52, %r63;
	mul.f32 	%f267, %f263, 0f437F0000;
	cvt.rzi.u32.f32	%r64, %f267;
	cvt.u16.u32	%rs53, %r64;
	mul.f32 	%f268, %f264, 0f437F0000;
	cvt.rzi.u32.f32	%r65, %f268;
	cvt.u16.u32	%rs54, %r65;
	mul.f32 	%f269, %f265, 0f437F0000;
	cvt.rzi.u32.f32	%r66, %f269;
	cvt.u16.u32	%rs55, %r66;
	ld.global.u64 	%rd59, [%rd65];
	and.b16  	%rs56, %rs52, 255;
	and.b16  	%rs57, %rs53, 255;
	and.b16  	%rs58, %rs54, 255;
	and.b16  	%rs59, %rs55, 255;
	sust.b.3d.v4.b8.trap 	[%rd59, {%r18, %r3, %r4, %r4}], {%rs56, %rs57, %rs58, %rs59};

BB47_32:
	ret;
}

	// .globl	gvdbGatherLevelSet_fp16
.visible .entry gvdbGatherLevelSet_fp16(
	.param .u64 gvdbGatherLevelSet_fp16_param_0,
	.param .u32 gvdbGatherLevelSet_fp16_param_1,
	.param .u32 gvdbGatherLevelSet_fp16_param_2,
	.param .f32 gvdbGatherLevelSet_fp16_param_3,
	.param .align 4 .b8 gvdbGatherLevelSet_fp16_param_4[12],
	.param .align 4 .b8 gvdbGatherLevelSet_fp16_param_5[12],
	.param .align 4 .b8 gvdbGatherLevelSet_fp16_param_6[12],
	.param .align 4 .b8 gvdbGatherLevelSet_fp16_param_7[12],
	.param .u64 gvdbGatherLevelSet_fp16_param_8,
	.param .u64 gvdbGatherLevelSet_fp16_param_9,
	.param .u64 gvdbGatherLevelSet_fp16_param_10,
	.param .u64 gvdbGatherLevelSet_fp16_param_11,
	.param .u64 gvdbGatherLevelSet_fp16_param_12,
	.param .u64 gvdbGatherLevelSet_fp16_param_13,
	.param .u64 gvdbGatherLevelSet_fp16_param_14,
	.param .u32 gvdbGatherLevelSet_fp16_param_15,
	.param .u32 gvdbGatherLevelSet_fp16_param_16
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<22>;
	.reg .f32 	%f<405>;
	.reg .b32 	%r<124>;
	.reg .b64 	%rd<77>;


	ld.param.u64 	%rd17, [gvdbGatherLevelSet_fp16_param_0];
	ld.param.u32 	%r26, [gvdbGatherLevelSet_fp16_param_2];
	ld.param.f32 	%f110, [gvdbGatherLevelSet_fp16_param_3];
	ld.param.f32 	%f113, [gvdbGatherLevelSet_fp16_param_4+8];
	ld.param.f32 	%f112, [gvdbGatherLevelSet_fp16_param_4+4];
	ld.param.f32 	%f111, [gvdbGatherLevelSet_fp16_param_4];
	ld.param.f32 	%f116, [gvdbGatherLevelSet_fp16_param_5+8];
	ld.param.f32 	%f115, [gvdbGatherLevelSet_fp16_param_5+4];
	ld.param.f32 	%f114, [gvdbGatherLevelSet_fp16_param_5];
	ld.param.u64 	%rd12, [gvdbGatherLevelSet_fp16_param_8];
	ld.param.u64 	%rd13, [gvdbGatherLevelSet_fp16_param_9];
	ld.param.u64 	%rd15, [gvdbGatherLevelSet_fp16_param_11];
	ld.param.u64 	%rd16, [gvdbGatherLevelSet_fp16_param_14];
	cvta.to.global.u64 	%rd3, %rd17;
	mov.u32 	%r1, %ctaid.x;
	setp.ge.s32	%p1, %r1, %r26;
	@%p1 bra 	BB48_27;

	cvta.to.global.u64 	%rd19, %rd13;
	cvta.to.global.u64 	%rd20, %rd15;
	mul.wide.s32 	%rd21, %r1, 12;
	add.s64 	%rd22, %rd20, %rd21;
	mov.u32 	%r28, %tid.x;
	ld.global.u32 	%r29, [%rd22];
	add.s32 	%r30, %r28, %r29;
	mov.u32 	%r31, %tid.y;
	ld.global.u32 	%r32, [%rd22+4];
	add.s32 	%r33, %r31, %r32;
	mov.u32 	%r34, %tid.z;
	ld.global.u32 	%r35, [%rd22+8];
	add.s32 	%r36, %r34, %r35;
	cvta.to.global.u64 	%rd23, %rd12;
	mul.wide.s32 	%rd24, %r1, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u64 	%rd26, [%rd3+440];
	cvta.to.global.u64 	%rd27, %rd26;
	ld.global.u32 	%r37, [%rd3+360];
	ld.global.u32 	%r38, [%rd25];
	mul.lo.s32 	%r39, %r37, %r38;
	cvt.s64.s32	%rd28, %r39;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%r40, [%rd29+4];
	cvt.rn.f32.s32	%f118, %r40;
	ld.global.v2.u32 	{%r41, %r42}, [%rd29+8];
	cvt.rn.f32.s32	%f119, %r41;
	cvt.rn.f32.s32	%f120, %r42;
	ld.global.u8 	%r45, [%rd29];
	mul.wide.u32 	%rd30, %r45, 12;
	add.s64 	%rd31, %rd3, %rd30;
	ld.global.v4.u32 	{%r46, %r47, %r48, %r49}, [%rd29+16];
	cvt.rn.f32.s32	%f1, %r30;
	sub.f32 	%f121, %f1, %f118;
	ld.global.f32 	%f122, [%rd31+80];
	div.rn.f32 	%f123, %f121, %f122;
	cvt.rzi.s32.f32	%r6, %f123;
	cvt.rn.f32.s32	%f2, %r33;
	sub.f32 	%f124, %f2, %f119;
	ld.global.f32 	%f125, [%rd31+84];
	div.rn.f32 	%f126, %f124, %f125;
	cvt.rzi.s32.f32	%r50, %f126;
	cvt.rn.f32.s32	%f3, %r36;
	sub.f32 	%f127, %f3, %f120;
	ld.global.f32 	%f128, [%rd31+88];
	div.rn.f32 	%f129, %f127, %f128;
	cvt.rzi.s32.f32	%r51, %f129;
	add.s32 	%r7, %r50, %r47;
	add.s32 	%r8, %r51, %r48;
	add.s64 	%rd32, %rd19, %rd24;
	ld.global.u32 	%r9, [%rd32];
	mov.u32 	%r123, 1077936128;
	setp.lt.s32	%p2, %r9, 1;
	@%p2 bra 	BB48_25;

	mov.u32 	%r111, %ctaid.x;
	cvt.s64.s32	%rd61, %r111;
	ld.param.u64 	%rd60, [gvdbGatherLevelSet_fp16_param_10];
	cvta.to.global.u64 	%rd33, %rd60;
	shl.b64 	%rd34, %rd61, 2;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.u32 	%r10, [%rd35];
	mov.u32 	%r56, 1;
	max.s32 	%r11, %r9, %r56;
	and.b32  	%r55, %r11, 3;
	mov.f32 	%f365, 0f40400000;
	mov.u32 	%r122, 0;
	mov.f32 	%f376, 0f00000000;
	setp.eq.s32	%p3, %r55, 0;
	mov.f32 	%f377, %f376;
	mov.f32 	%f378, %f376;
	mov.f32 	%f379, %f376;
	mov.f32 	%f400, %f376;
	@%p3 bra 	BB48_13;

	mov.f32 	%f356, 0f40400000;
	mov.u32 	%r120, 0;
	setp.eq.s32	%p4, %r55, 1;
	@%p4 bra 	BB48_10;

	mov.u32 	%r118, 1;
	max.s32 	%r117, %r9, %r118;
	and.b32  	%r116, %r117, 3;
	mov.f32 	%f347, 0f40400000;
	mov.u32 	%r119, 0;
	setp.eq.s32	%p5, %r116, 2;
	@%p5 bra 	BB48_7;

	ld.param.u64 	%rd74, [gvdbGatherLevelSet_fp16_param_12];
	cvta.to.global.u64 	%rd73, %rd74;
	mov.u32 	%r119, 1;
	setp.eq.s64	%p6, %rd16, 0;
	mul.wide.s32 	%rd36, %r10, 6;
	add.s64 	%rd37, %rd73, %rd36;
	ld.global.u16 	%rs1, [%rd37];
	cvt.rn.f32.u16	%f140, %rs1;
	div.rn.f32 	%f141, %f140, 0f477FFF00;
	fma.rn.f32 	%f142, %f114, %f141, %f111;
	ld.global.u16 	%rs2, [%rd37+2];
	cvt.rn.f32.u16	%f143, %rs2;
	div.rn.f32 	%f144, %f143, 0f477FFF00;
	fma.rn.f32 	%f145, %f115, %f144, %f112;
	ld.global.u16 	%rs3, [%rd37+4];
	cvt.rn.f32.u16	%f146, %rs3;
	div.rn.f32 	%f147, %f146, 0f477FFF00;
	fma.rn.f32 	%f148, %f116, %f147, %f113;
	sub.f32 	%f149, %f142, %f1;
	sub.f32 	%f150, %f145, %f2;
	sub.f32 	%f151, %f148, %f3;
	mul.f32 	%f152, %f150, %f150;
	fma.rn.f32 	%f153, %f149, %f149, %f152;
	fma.rn.f32 	%f154, %f151, %f151, %f153;
	sqrt.rn.f32 	%f10, %f154;
	sub.f32 	%f155, %f10, %f110;
	mov.f32 	%f156, 0f40400000;
	min.f32 	%f347, %f156, %f155;
	@%p6 bra 	BB48_7;

	mov.u32 	%r119, 1;
	cvta.to.global.u64 	%rd62, %rd16;
	mul.wide.s32 	%rd38, %r10, 4;
	add.s64 	%rd39, %rd62, %rd38;
	ld.global.u32 	%r59, [%rd39];
	and.b32  	%r60, %r59, 255;
	cvt.rn.f32.u32	%f157, %r60;
	div.rn.f32 	%f158, %f157, 0f437F0000;
	bfe.u32 	%r61, %r59, 8, 8;
	cvt.rn.f32.u32	%f159, %r61;
	div.rn.f32 	%f160, %f159, 0f437F0000;
	bfe.u32 	%r62, %r59, 16, 8;
	cvt.rn.f32.u32	%f161, %r62;
	div.rn.f32 	%f162, %f161, 0f437F0000;
	shr.u32 	%r63, %r59, 24;
	cvt.rn.f32.u32	%f163, %r63;
	div.rn.f32 	%f164, %f163, 0f437F0000;
	div.rn.f32 	%f165, %f158, %f10;
	div.rn.f32 	%f166, %f160, %f10;
	div.rn.f32 	%f167, %f162, %f10;
	div.rn.f32 	%f168, %f164, %f10;
	add.f32 	%f379, %f165, %f169;
	add.f32 	%f378, %f166, %f170;
	add.f32 	%f377, %f167, %f171;
	add.f32 	%f376, %f168, %f172;

BB48_7:
	ld.param.u64 	%rd68, [gvdbGatherLevelSet_fp16_param_12];
	cvta.to.global.u64 	%rd67, %rd68;
	add.s32 	%r13, %r10, %r119;
	mul.wide.s32 	%rd40, %r13, 6;
	add.s64 	%rd41, %rd67, %rd40;
	ld.global.u16 	%rs4, [%rd41];
	cvt.rn.f32.u16	%f173, %rs4;
	div.rn.f32 	%f174, %f173, 0f477FFF00;
	fma.rn.f32 	%f175, %f114, %f174, %f111;
	ld.global.u16 	%rs5, [%rd41+2];
	cvt.rn.f32.u16	%f176, %rs5;
	div.rn.f32 	%f177, %f176, 0f477FFF00;
	fma.rn.f32 	%f178, %f115, %f177, %f112;
	ld.global.u16 	%rs6, [%rd41+4];
	cvt.rn.f32.u16	%f179, %rs6;
	div.rn.f32 	%f180, %f179, 0f477FFF00;
	fma.rn.f32 	%f181, %f116, %f180, %f113;
	sub.f32 	%f182, %f175, %f1;
	sub.f32 	%f183, %f178, %f2;
	sub.f32 	%f184, %f181, %f3;
	mul.f32 	%f185, %f183, %f183;
	fma.rn.f32 	%f186, %f182, %f182, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	sqrt.rn.f32 	%f21, %f187;
	sub.f32 	%f188, %f21, %f110;
	min.f32 	%f356, %f347, %f188;
	setp.eq.s64	%p7, %rd16, 0;
	@%p7 bra 	BB48_9;

	cvta.to.global.u64 	%rd56, %rd16;
	mul.wide.s32 	%rd42, %r13, 4;
	add.s64 	%rd43, %rd56, %rd42;
	ld.global.u32 	%r64, [%rd43];
	and.b32  	%r65, %r64, 255;
	cvt.rn.f32.u32	%f189, %r65;
	div.rn.f32 	%f190, %f189, 0f437F0000;
	bfe.u32 	%r66, %r64, 8, 8;
	cvt.rn.f32.u32	%f191, %r66;
	div.rn.f32 	%f192, %f191, 0f437F0000;
	bfe.u32 	%r67, %r64, 16, 8;
	cvt.rn.f32.u32	%f193, %r67;
	div.rn.f32 	%f194, %f193, 0f437F0000;
	shr.u32 	%r68, %r64, 24;
	cvt.rn.f32.u32	%f195, %r68;
	div.rn.f32 	%f196, %f195, 0f437F0000;
	div.rn.f32 	%f197, %f190, %f21;
	div.rn.f32 	%f198, %f192, %f21;
	div.rn.f32 	%f199, %f194, %f21;
	div.rn.f32 	%f200, %f196, %f21;
	add.f32 	%f379, %f379, %f197;
	add.f32 	%f378, %f378, %f198;
	add.f32 	%f377, %f377, %f199;
	add.f32 	%f376, %f376, %f200;

BB48_9:
	add.s32 	%r120, %r119, 1;

BB48_10:
	ld.param.u64 	%rd70, [gvdbGatherLevelSet_fp16_param_12];
	cvta.to.global.u64 	%rd69, %rd70;
	add.s32 	%r16, %r10, %r120;
	mul.wide.s32 	%rd44, %r16, 6;
	add.s64 	%rd45, %rd69, %rd44;
	ld.global.u16 	%rs7, [%rd45];
	cvt.rn.f32.u16	%f201, %rs7;
	div.rn.f32 	%f202, %f201, 0f477FFF00;
	fma.rn.f32 	%f203, %f114, %f202, %f111;
	ld.global.u16 	%rs8, [%rd45+2];
	cvt.rn.f32.u16	%f204, %rs8;
	div.rn.f32 	%f205, %f204, 0f477FFF00;
	fma.rn.f32 	%f206, %f115, %f205, %f112;
	ld.global.u16 	%rs9, [%rd45+4];
	cvt.rn.f32.u16	%f207, %rs9;
	div.rn.f32 	%f208, %f207, 0f477FFF00;
	fma.rn.f32 	%f209, %f116, %f208, %f113;
	sub.f32 	%f210, %f203, %f1;
	sub.f32 	%f211, %f206, %f2;
	sub.f32 	%f212, %f209, %f3;
	mul.f32 	%f213, %f211, %f211;
	fma.rn.f32 	%f214, %f210, %f210, %f213;
	fma.rn.f32 	%f215, %f212, %f212, %f214;
	sqrt.rn.f32 	%f36, %f215;
	sub.f32 	%f216, %f36, %f110;
	min.f32 	%f365, %f356, %f216;
	setp.eq.s64	%p8, %rd16, 0;
	@%p8 bra 	BB48_12;

	cvta.to.global.u64 	%rd57, %rd16;
	mul.wide.s32 	%rd46, %r16, 4;
	add.s64 	%rd47, %rd57, %rd46;
	ld.global.u32 	%r69, [%rd47];
	and.b32  	%r70, %r69, 255;
	cvt.rn.f32.u32	%f217, %r70;
	div.rn.f32 	%f218, %f217, 0f437F0000;
	bfe.u32 	%r71, %r69, 8, 8;
	cvt.rn.f32.u32	%f219, %r71;
	div.rn.f32 	%f220, %f219, 0f437F0000;
	bfe.u32 	%r72, %r69, 16, 8;
	cvt.rn.f32.u32	%f221, %r72;
	div.rn.f32 	%f222, %f221, 0f437F0000;
	shr.u32 	%r73, %r69, 24;
	cvt.rn.f32.u32	%f223, %r73;
	div.rn.f32 	%f224, %f223, 0f437F0000;
	div.rn.f32 	%f225, %f218, %f36;
	div.rn.f32 	%f226, %f220, %f36;
	div.rn.f32 	%f227, %f222, %f36;
	div.rn.f32 	%f228, %f224, %f36;
	add.f32 	%f379, %f379, %f225;
	add.f32 	%f378, %f378, %f226;
	add.f32 	%f377, %f377, %f227;
	add.f32 	%f376, %f376, %f228;

BB48_12:
	add.s32 	%r122, %r120, 1;
	mov.f32 	%f400, %f365;

BB48_13:
	mov.u32 	%r108, 1;
	max.s32 	%r107, %r9, %r108;
	setp.lt.u32	%p9, %r107, 4;
	@%p9 bra 	BB48_24;

	ld.param.u64 	%rd72, [gvdbGatherLevelSet_fp16_param_12];
	cvta.to.global.u64 	%rd71, %rd72;
	cvt.s64.s32	%rd59, %r10;
	cvta.to.global.u64 	%rd58, %rd16;
	cvt.u32.u64	%r74, %rd59;
	add.s32 	%r75, %r122, %r74;
	mul.wide.s32 	%rd48, %r75, 4;
	add.s64 	%rd76, %rd58, %rd48;
	mul.wide.s32 	%rd49, %r75, 6;
	add.s64 	%rd75, %rd71, %rd49;
	mov.f32 	%f400, %f365;

BB48_15:
	ld.global.u16 	%rs10, [%rd75];
	cvt.rn.f32.u16	%f229, %rs10;
	div.rn.f32 	%f230, %f229, 0f477FFF00;
	fma.rn.f32 	%f231, %f114, %f230, %f111;
	ld.global.u16 	%rs11, [%rd75+2];
	cvt.rn.f32.u16	%f232, %rs11;
	div.rn.f32 	%f233, %f232, 0f477FFF00;
	fma.rn.f32 	%f234, %f115, %f233, %f112;
	ld.global.u16 	%rs12, [%rd75+4];
	cvt.rn.f32.u16	%f235, %rs12;
	div.rn.f32 	%f236, %f235, 0f477FFF00;
	fma.rn.f32 	%f237, %f116, %f236, %f113;
	sub.f32 	%f238, %f231, %f1;
	sub.f32 	%f239, %f234, %f2;
	sub.f32 	%f240, %f237, %f3;
	mul.f32 	%f241, %f239, %f239;
	fma.rn.f32 	%f242, %f238, %f238, %f241;
	fma.rn.f32 	%f243, %f240, %f240, %f242;
	sqrt.rn.f32 	%f61, %f243;
	sub.f32 	%f244, %f61, %f110;
	min.f32 	%f62, %f400, %f244;
	setp.eq.s64	%p10, %rd16, 0;
	@%p10 bra 	BB48_17;

	ld.global.u32 	%r76, [%rd76];
	and.b32  	%r77, %r76, 255;
	cvt.rn.f32.u32	%f245, %r77;
	div.rn.f32 	%f246, %f245, 0f437F0000;
	bfe.u32 	%r78, %r76, 8, 8;
	cvt.rn.f32.u32	%f247, %r78;
	div.rn.f32 	%f248, %f247, 0f437F0000;
	bfe.u32 	%r79, %r76, 16, 8;
	cvt.rn.f32.u32	%f249, %r79;
	div.rn.f32 	%f250, %f249, 0f437F0000;
	shr.u32 	%r80, %r76, 24;
	cvt.rn.f32.u32	%f251, %r80;
	div.rn.f32 	%f252, %f251, 0f437F0000;
	div.rn.f32 	%f253, %f246, %f61;
	div.rn.f32 	%f254, %f248, %f61;
	div.rn.f32 	%f255, %f250, %f61;
	div.rn.f32 	%f256, %f252, %f61;
	add.f32 	%f379, %f379, %f253;
	add.f32 	%f378, %f378, %f254;
	add.f32 	%f377, %f377, %f255;
	add.f32 	%f376, %f376, %f256;

BB48_17:
	ld.global.u16 	%rs13, [%rd75+6];
	cvt.rn.f32.u16	%f257, %rs13;
	div.rn.f32 	%f258, %f257, 0f477FFF00;
	fma.rn.f32 	%f259, %f114, %f258, %f111;
	ld.global.u16 	%rs14, [%rd75+8];
	cvt.rn.f32.u16	%f260, %rs14;
	div.rn.f32 	%f261, %f260, 0f477FFF00;
	fma.rn.f32 	%f262, %f115, %f261, %f112;
	ld.global.u16 	%rs15, [%rd75+10];
	cvt.rn.f32.u16	%f263, %rs15;
	div.rn.f32 	%f264, %f263, 0f477FFF00;
	fma.rn.f32 	%f265, %f116, %f264, %f113;
	sub.f32 	%f266, %f259, %f1;
	sub.f32 	%f267, %f262, %f2;
	sub.f32 	%f268, %f265, %f3;
	mul.f32 	%f269, %f267, %f267;
	fma.rn.f32 	%f270, %f266, %f266, %f269;
	fma.rn.f32 	%f271, %f268, %f268, %f270;
	sqrt.rn.f32 	%f71, %f271;
	sub.f32 	%f272, %f71, %f110;
	min.f32 	%f72, %f62, %f272;
	@%p10 bra 	BB48_19;

	ld.global.u32 	%r81, [%rd76+4];
	and.b32  	%r82, %r81, 255;
	cvt.rn.f32.u32	%f273, %r82;
	div.rn.f32 	%f274, %f273, 0f437F0000;
	bfe.u32 	%r83, %r81, 8, 8;
	cvt.rn.f32.u32	%f275, %r83;
	div.rn.f32 	%f276, %f275, 0f437F0000;
	bfe.u32 	%r84, %r81, 16, 8;
	cvt.rn.f32.u32	%f277, %r84;
	div.rn.f32 	%f278, %f277, 0f437F0000;
	shr.u32 	%r85, %r81, 24;
	cvt.rn.f32.u32	%f279, %r85;
	div.rn.f32 	%f280, %f279, 0f437F0000;
	div.rn.f32 	%f281, %f274, %f71;
	div.rn.f32 	%f282, %f276, %f71;
	div.rn.f32 	%f283, %f278, %f71;
	div.rn.f32 	%f284, %f280, %f71;
	add.f32 	%f379, %f379, %f281;
	add.f32 	%f378, %f378, %f282;
	add.f32 	%f377, %f377, %f283;
	add.f32 	%f376, %f376, %f284;

BB48_19:
	ld.global.u16 	%rs16, [%rd75+12];
	cvt.rn.f32.u16	%f285, %rs16;
	div.rn.f32 	%f286, %f285, 0f477FFF00;
	fma.rn.f32 	%f287, %f114, %f286, %f111;
	ld.global.u16 	%rs17, [%rd75+14];
	cvt.rn.f32.u16	%f288, %rs17;
	div.rn.f32 	%f289, %f288, 0f477FFF00;
	fma.rn.f32 	%f290, %f115, %f289, %f112;
	ld.global.u16 	%rs18, [%rd75+16];
	cvt.rn.f32.u16	%f291, %rs18;
	div.rn.f32 	%f292, %f291, 0f477FFF00;
	fma.rn.f32 	%f293, %f116, %f292, %f113;
	sub.f32 	%f294, %f287, %f1;
	sub.f32 	%f295, %f290, %f2;
	sub.f32 	%f296, %f293, %f3;
	mul.f32 	%f297, %f295, %f295;
	fma.rn.f32 	%f298, %f294, %f294, %f297;
	fma.rn.f32 	%f299, %f296, %f296, %f298;
	sqrt.rn.f32 	%f81, %f299;
	sub.f32 	%f300, %f81, %f110;
	min.f32 	%f82, %f72, %f300;
	@%p10 bra 	BB48_21;

	ld.global.u32 	%r86, [%rd76+8];
	and.b32  	%r87, %r86, 255;
	cvt.rn.f32.u32	%f301, %r87;
	div.rn.f32 	%f302, %f301, 0f437F0000;
	bfe.u32 	%r88, %r86, 8, 8;
	cvt.rn.f32.u32	%f303, %r88;
	div.rn.f32 	%f304, %f303, 0f437F0000;
	bfe.u32 	%r89, %r86, 16, 8;
	cvt.rn.f32.u32	%f305, %r89;
	div.rn.f32 	%f306, %f305, 0f437F0000;
	shr.u32 	%r90, %r86, 24;
	cvt.rn.f32.u32	%f307, %r90;
	div.rn.f32 	%f308, %f307, 0f437F0000;
	div.rn.f32 	%f309, %f302, %f81;
	div.rn.f32 	%f310, %f304, %f81;
	div.rn.f32 	%f311, %f306, %f81;
	div.rn.f32 	%f312, %f308, %f81;
	add.f32 	%f379, %f379, %f309;
	add.f32 	%f378, %f378, %f310;
	add.f32 	%f377, %f377, %f311;
	add.f32 	%f376, %f376, %f312;

BB48_21:
	ld.global.u16 	%rs19, [%rd75+18];
	cvt.rn.f32.u16	%f313, %rs19;
	div.rn.f32 	%f314, %f313, 0f477FFF00;
	fma.rn.f32 	%f315, %f114, %f314, %f111;
	ld.global.u16 	%rs20, [%rd75+20];
	cvt.rn.f32.u16	%f316, %rs20;
	div.rn.f32 	%f317, %f316, 0f477FFF00;
	fma.rn.f32 	%f318, %f115, %f317, %f112;
	ld.global.u16 	%rs21, [%rd75+22];
	cvt.rn.f32.u16	%f319, %rs21;
	div.rn.f32 	%f320, %f319, 0f477FFF00;
	fma.rn.f32 	%f321, %f116, %f320, %f113;
	sub.f32 	%f322, %f315, %f1;
	sub.f32 	%f323, %f318, %f2;
	sub.f32 	%f324, %f321, %f3;
	mul.f32 	%f325, %f323, %f323;
	fma.rn.f32 	%f326, %f322, %f322, %f325;
	fma.rn.f32 	%f327, %f324, %f324, %f326;
	sqrt.rn.f32 	%f91, %f327;
	sub.f32 	%f328, %f91, %f110;
	min.f32 	%f400, %f82, %f328;
	@%p10 bra 	BB48_23;

	ld.global.u32 	%r91, [%rd76+12];
	and.b32  	%r92, %r91, 255;
	cvt.rn.f32.u32	%f329, %r92;
	div.rn.f32 	%f330, %f329, 0f437F0000;
	bfe.u32 	%r93, %r91, 8, 8;
	cvt.rn.f32.u32	%f331, %r93;
	div.rn.f32 	%f332, %f331, 0f437F0000;
	bfe.u32 	%r94, %r91, 16, 8;
	cvt.rn.f32.u32	%f333, %r94;
	div.rn.f32 	%f334, %f333, 0f437F0000;
	shr.u32 	%r95, %r91, 24;
	cvt.rn.f32.u32	%f335, %r95;
	div.rn.f32 	%f336, %f335, 0f437F0000;
	div.rn.f32 	%f337, %f330, %f91;
	div.rn.f32 	%f338, %f332, %f91;
	div.rn.f32 	%f339, %f334, %f91;
	div.rn.f32 	%f340, %f336, %f91;
	add.f32 	%f379, %f379, %f337;
	add.f32 	%f378, %f378, %f338;
	add.f32 	%f377, %f377, %f339;
	add.f32 	%f376, %f376, %f340;

BB48_23:
	add.s64 	%rd76, %rd76, 16;
	add.s32 	%r122, %r122, 4;
	setp.lt.s32	%p14, %r122, %r9;
	add.s64 	%rd75, %rd75, 24;
	@%p14 bra 	BB48_15;

BB48_24:
	mov.b32 	 %r123, %f400;

BB48_25:
	ld.param.u64 	%rd64, [gvdbGatherLevelSet_fp16_param_0];
	cvta.to.global.u64 	%rd63, %rd64;
	ld.param.u32 	%r109, [gvdbGatherLevelSet_fp16_param_15];
	mul.wide.s32 	%rd50, %r109, 8;
	add.s64 	%rd51, %rd63, %rd50;
	ld.global.u64 	%rd52, [%rd51+968];
	add.s32 	%r96, %r6, %r46;
	shl.b32 	%r23, %r96, 2;
	sust.b.3d.b32.trap 	[%rd52, {%r23, %r7, %r8, %r8}], {%r123};
	setp.eq.s64	%p15, %rd16, 0;
	@%p15 bra 	BB48_27;

	ld.param.u64 	%rd66, [gvdbGatherLevelSet_fp16_param_0];
	cvta.to.global.u64 	%rd65, %rd66;
	ld.param.u32 	%r110, [gvdbGatherLevelSet_fp16_param_16];
	mul.f32 	%f341, %f379, 0f437F0000;
	cvt.rzi.u32.f32	%r97, %f341;
	mul.f32 	%f342, %f378, 0f437F0000;
	cvt.rzi.u32.f32	%r98, %f342;
	shl.b32 	%r99, %r98, 8;
	add.s32 	%r100, %r99, %r97;
	mul.f32 	%f343, %f377, 0f437F0000;
	cvt.rzi.u32.f32	%r101, %f343;
	shl.b32 	%r102, %r101, 16;
	add.s32 	%r103, %r100, %r102;
	mul.f32 	%f344, %f376, 0f437F0000;
	cvt.rzi.u32.f32	%r104, %f344;
	shl.b32 	%r105, %r104, 24;
	add.s32 	%r106, %r103, %r105;
	mul.wide.s32 	%rd53, %r110, 8;
	add.s64 	%rd54, %rd65, %rd53;
	ld.global.u64 	%rd55, [%rd54+968];
	sust.b.3d.b32.trap 	[%rd55, {%r23, %r7, %r8, %r8}], {%r106};

BB48_27:
	ret;
}

	// .globl	gvdbCheckVal
.visible .entry gvdbCheckVal(
	.param .u64 gvdbCheckVal_param_0,
	.param .f32 gvdbCheckVal_param_1,
	.param .align 4 .b8 gvdbCheckVal_param_2[12],
	.param .u32 gvdbCheckVal_param_3,
	.param .u32 gvdbCheckVal_param_4,
	.param .u32 gvdbCheckVal_param_5,
	.param .u32 gvdbCheckVal_param_6,
	.param .u32 gvdbCheckVal_param_7,
	.param .u32 gvdbCheckVal_param_8,
	.param .u64 gvdbCheckVal_param_9,
	.param .u64 gvdbCheckVal_param_10
)
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<58>;


	ld.param.u64 	%rd13, [gvdbCheckVal_param_0];
	ld.param.f32 	%f15, [gvdbCheckVal_param_1];
	ld.param.u32 	%r20, [gvdbCheckVal_param_2+8];
	ld.param.u32 	%r18, [gvdbCheckVal_param_2];
	ld.param.u32 	%r21, [gvdbCheckVal_param_4];
	ld.param.u64 	%rd11, [gvdbCheckVal_param_9];
	ld.param.u64 	%rd12, [gvdbCheckVal_param_10];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %ctaid.y;
	mul.lo.s32 	%r26, %r24, %r25;
	mov.u32 	%r27, %ntid.z;
	mov.u32 	%r28, %ctaid.z;
	mov.u32 	%r29, %tid.x;
	mad.lo.s32 	%r1, %r22, %r23, %r29;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r2, %r27, %r28, %r30;
	mov.u32 	%r31, %tid.y;
	neg.s32 	%r32, %r31;
	setp.ne.s32	%p3, %r26, %r32;
	@%p3 bra 	BB49_14;

	setp.gt.u32	%p4, %r2, %r20;
	setp.gt.u32	%p5, %r1, %r18;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	BB49_14;

	cvt.rn.f32.u32	%f16, %r1;
	mul.f32 	%f1, %f16, 0f3F000000;
	cvt.rn.f32.u32	%f17, %r2;
	mul.f32 	%f2, %f17, 0f3F000000;
	cvt.rzi.s32.f32	%r4, %f15;
	add.s64 	%rd2, %rd1, 672;
	ld.global.u32 	%r34, [%rd1+672];
	mul.wide.s32 	%rd14, %r34, 8;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u64 	%rd16, [%rd15+440];
	cvta.to.global.u64 	%rd56, %rd16;
	ld.global.u8 	%rs1, [%rd56];
	setp.eq.s16	%p7, %rs1, 0;
	mov.u32 	%r112, 0;
	@%p7 bra 	BB49_10;

	cvt.u32.u16	%r110, %rs1;
	cvt.rzi.s32.f32	%r6, %f2;
	cvt.rzi.s32.f32	%r7, %f1;
	bra.uni 	BB49_4;

BB49_15:
	mul.wide.s32 	%rd35, %r110, 8;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.u64 	%rd37, [%rd36+440];
	cvta.to.global.u64 	%rd38, %rd37;
	ld.global.u32 	%r54, [%rd5+316];
	mul.lo.s32 	%r55, %r54, %r111;
	cvt.s64.s32	%rd39, %r55;
	add.s64 	%rd56, %rd38, %rd39;

BB49_4:
	mul.wide.s32 	%rd17, %r110, 4;
	add.s64 	%rd18, %rd1, %rd17;
	add.s64 	%rd5, %rd18, 40;
	mul.wide.s32 	%rd19, %r110, 12;
	add.s64 	%rd20, %rd1, %rd19;
	add.s64 	%rd6, %rd56, 4;
	ld.global.u32 	%r36, [%rd56+4];
	sub.s32 	%r37, %r7, %r36;
	ld.global.u32 	%r38, [%rd56+8];
	sub.s32 	%r39, %r4, %r38;
	ld.global.u32 	%r40, [%rd56+12];
	sub.s32 	%r41, %r6, %r40;
	ld.global.u32 	%r9, [%rd18+40];
	mul.lo.s32 	%r42, %r37, %r9;
	mul.lo.s32 	%r43, %r39, %r9;
	mul.lo.s32 	%r44, %r41, %r9;
	ld.global.u32 	%r45, [%rd20+200];
	div.s32 	%r10, %r42, %r45;
	ld.global.u32 	%r46, [%rd20+204];
	div.s32 	%r11, %r43, %r46;
	ld.global.u32 	%r47, [%rd20+208];
	div.s32 	%r12, %r44, %r47;
	setp.gt.s32	%p8, %r10, %r9;
	setp.gt.s32	%p9, %r11, %r9;
	or.pred  	%p10, %p8, %p9;
	setp.gt.s32	%p11, %r12, %r9;
	or.pred  	%p12, %p10, %p11;
	mov.u32 	%r112, -1;
	@%p12 bra 	BB49_10;

	mad.lo.s32 	%r49, %r12, %r9, %r11;
	mad.lo.s32 	%r13, %r49, %r9, %r10;
	ld.global.u64 	%rd7, [%rd6+44];
	setp.eq.s64	%p13, %rd7, 4294967295;
	mov.u32 	%r112, -1;
	mov.u32 	%r111, %r112;
	@%p13 bra 	BB49_7;

	shr.u64 	%rd21, %rd7, 16;
	cvt.u32.u64	%r50, %rd21;
	bfe.u64 	%rd22, %rd7, 8, 8;
	shl.b64 	%rd23, %rd22, 3;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.u64 	%rd25, [%rd24+520];
	cvta.to.global.u64 	%rd26, %rd25;
	shl.b64 	%rd27, %rd22, 2;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.u32 	%r51, [%rd28+400];
	mul.lo.s32 	%r52, %r51, %r50;
	cvt.s64.s32	%rd29, %r52;
	add.s64 	%rd30, %rd26, %rd29;
	mul.wide.s32 	%rd31, %r13, 8;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.u64 	%rd33, [%rd32];
	shr.u64 	%rd34, %rd33, 16;
	cvt.u32.u64	%r111, %rd34;

BB49_7:
	setp.eq.s32	%p14, %r111, -1;
	@%p14 bra 	BB49_10;

	add.s32 	%r110, %r110, -1;
	setp.eq.s32	%p15, %r110, 0;
	@%p15 bra 	BB49_9;
	bra.uni 	BB49_15;

BB49_9:
	mov.u32 	%r112, %r111;

BB49_10:
	setp.eq.s32	%p17, %r112, -1;
	mov.pred 	%p18, -1;
	mov.u64 	%rd57, 0;
	@%p17 bra 	BB49_12;

	ld.global.u64 	%rd41, [%rd2+-232];
	cvta.to.global.u64 	%rd42, %rd41;
	ld.global.u32 	%r56, [%rd2+-312];
	mul.lo.s32 	%r57, %r56, %r112;
	cvt.s64.s32	%rd43, %r57;
	add.s64 	%rd57, %rd42, %rd43;
	add.s64 	%rd44, %rd41, %rd43;
	ld.global.u32 	%r58, [%rd57+4];
	cvt.rn.f32.s32	%f113, %r58;
	ld.global.v2.u32 	{%r59, %r60}, [%rd57+8];
	cvt.rn.f32.s32	%f114, %r59;
	cvt.rn.f32.s32	%f115, %r60;
	ld.global.u8 	%r63, [%rd57];
	mul.wide.u32 	%rd45, %r63, 12;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.f32 	%f110, [%rd46+80];
	ld.global.f32 	%f111, [%rd46+84];
	ld.global.f32 	%f112, [%rd46+88];
	setp.eq.s64	%p18, %rd44, 0;

BB49_12:
	@%p18 bra 	BB49_14;

	add.f32 	%f19, %f1, 0fBF000000;
	cvt.rzi.s32.f32	%r64, %f19;
	add.f32 	%f20, %f2, 0fBF000000;
	cvt.rzi.s32.f32	%r65, %f20;
	ld.global.v4.u32 	{%r66, %r67, %r68, %r69}, [%rd57+16];
	mul.wide.s32 	%rd47, %r21, 8;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd49, [%rd48+968];
	cvt.rn.f32.s32	%f21, %r64;
	sub.f32 	%f22, %f21, %f113;
	div.rn.f32 	%f23, %f22, %f110;
	cvt.rzi.s32.f32	%r73, %f23;
	add.s32 	%r74, %r73, %r66;
	shl.b32 	%r75, %r74, 2;
	cvt.rn.f32.s32	%f24, %r65;
	sub.f32 	%f25, %f24, %f115;
	div.rn.f32 	%f26, %f25, %f112;
	cvt.rn.f32.s32	%f27, %r4;
	sub.f32 	%f28, %f27, %f114;
	div.rn.f32 	%f29, %f28, %f111;
	cvt.rzi.s32.f32	%r76, %f29;
	add.s32 	%r77, %r76, %r67;
	cvt.rzi.s32.f32	%r78, %f26;
	add.s32 	%r79, %r78, %r68;
	suld.b.3d.b32.trap {%r80}, [%rd49, {%r75, %r77, %r79, %r79}];
	add.f32 	%f30, %f21, 0f3F000000;
	sub.f32 	%f31, %f30, %f1;
	sub.f32 	%f32, %f27, %f15;
	abs.f32 	%f33, %f31;
	abs.f32 	%f34, %f32;
	mov.f32 	%f35, 0f3F800000;
	sub.f32 	%f36, %f35, %f33;
	sub.f32 	%f37, %f35, %f34;
	mov.b32 	 %f38, %r80;
	mul.f32 	%f39, %f38, %f36;
	mul.f32 	%f40, %f39, %f37;
	add.f32 	%f41, %f24, 0f3F000000;
	sub.f32 	%f42, %f41, %f2;
	abs.f32 	%f43, %f42;
	sub.f32 	%f44, %f35, %f43;
	fma.rn.f32 	%f45, %f40, %f44, 0f00000000;
	add.s32 	%r81, %r65, 1;
	cvt.rn.f32.s32	%f46, %r81;
	sub.f32 	%f47, %f46, %f115;
	div.rn.f32 	%f48, %f47, %f112;
	cvt.rzi.s32.f32	%r82, %f48;
	add.s32 	%r83, %r82, %r68;
	suld.b.3d.b32.trap {%r84}, [%rd49, {%r75, %r77, %r83, %r83}];
	mov.b32 	 %f49, %r84;
	mul.f32 	%f50, %f49, %f36;
	mul.f32 	%f51, %f50, %f37;
	add.f32 	%f52, %f46, 0f3F000000;
	sub.f32 	%f53, %f52, %f2;
	abs.f32 	%f54, %f53;
	sub.f32 	%f55, %f35, %f54;
	fma.rn.f32 	%f56, %f51, %f55, %f45;
	add.s32 	%r85, %r4, 1;
	cvt.rn.f32.s32	%f57, %r85;
	sub.f32 	%f58, %f57, %f114;
	div.rn.f32 	%f59, %f58, %f111;
	cvt.rzi.s32.f32	%r86, %f59;
	add.s32 	%r87, %r86, %r67;
	sub.f32 	%f60, %f57, %f15;
	abs.f32 	%f61, %f60;
	sub.f32 	%f62, %f35, %f61;
	suld.b.3d.b32.trap {%r88}, [%rd49, {%r75, %r87, %r79, %r79}];
	mov.b32 	 %f63, %r88;
	mul.f32 	%f64, %f63, %f36;
	mul.f32 	%f65, %f64, %f62;
	fma.rn.f32 	%f66, %f65, %f44, %f56;
	suld.b.3d.b32.trap {%r89}, [%rd49, {%r75, %r87, %r83, %r83}];
	mov.b32 	 %f67, %r89;
	mul.f32 	%f68, %f67, %f36;
	mul.f32 	%f69, %f68, %f62;
	fma.rn.f32 	%f70, %f69, %f55, %f66;
	add.s32 	%r90, %r64, 1;
	cvt.rn.f32.s32	%f71, %r90;
	sub.f32 	%f72, %f71, %f113;
	div.rn.f32 	%f73, %f72, %f110;
	cvt.rzi.s32.f32	%r91, %f73;
	add.s32 	%r92, %r91, %r66;
	shl.b32 	%r93, %r92, 2;
	add.f32 	%f74, %f71, 0f3F000000;
	sub.f32 	%f75, %f74, %f1;
	abs.f32 	%f76, %f75;
	sub.f32 	%f77, %f35, %f76;
	suld.b.3d.b32.trap {%r94}, [%rd49, {%r93, %r77, %r79, %r79}];
	mov.b32 	 %f78, %r94;
	mul.f32 	%f79, %f78, %f77;
	mul.f32 	%f80, %f79, %f37;
	fma.rn.f32 	%f81, %f80, %f44, %f70;
	suld.b.3d.b32.trap {%r95}, [%rd49, {%r93, %r77, %r83, %r83}];
	mov.b32 	 %f82, %r95;
	mul.f32 	%f83, %f82, %f77;
	mul.f32 	%f84, %f83, %f37;
	fma.rn.f32 	%f85, %f84, %f55, %f81;
	suld.b.3d.b32.trap {%r96}, [%rd49, {%r93, %r87, %r79, %r79}];
	mov.b32 	 %f86, %r96;
	mul.f32 	%f87, %f86, %f77;
	mul.f32 	%f88, %f87, %f62;
	fma.rn.f32 	%f89, %f88, %f44, %f85;
	suld.b.3d.b32.trap {%r97}, [%rd49, {%r93, %r87, %r83, %r83}];
	mov.b32 	 %f90, %r97;
	mul.f32 	%f91, %f90, %f77;
	mul.f32 	%f92, %f91, %f62;
	fma.rn.f32 	%f93, %f92, %f55, %f89;
	ld.global.v4.u32 	{%r98, %r99, %r100, %r101}, [%rd57+16];
	cvt.rn.f32.s32	%f94, %r98;
	cvt.rn.f32.s32	%f95, %r99;
	cvt.rn.f32.s32	%f96, %r100;
	sub.f32 	%f97, %f1, %f113;
	div.rn.f32 	%f98, %f97, %f110;
	add.f32 	%f99, %f98, %f94;
	sub.f32 	%f100, %f15, %f114;
	div.rn.f32 	%f101, %f100, %f111;
	add.f32 	%f102, %f101, %f95;
	sub.f32 	%f103, %f2, %f115;
	div.rn.f32 	%f104, %f103, %f112;
	add.f32 	%f105, %f104, %f96;
	add.f32 	%f106, %f99, 0fBF000000;
	add.f32 	%f107, %f102, 0f00000000;
	add.f32 	%f108, %f105, 0fBF000000;
	ld.global.u64 	%rd50, [%rd48+968];
	mul.f32 	%f109, %f106, 0f40800000;
	cvt.rzi.s32.f32	%r105, %f109;
	cvt.rzi.s32.f32	%r106, %f107;
	cvt.rzi.s32.f32	%r107, %f108;
	suld.b.3d.b32.trap {%r108}, [%rd50, {%r105, %r106, %r107, %r107}];
	mad.lo.s32 	%r109, %r2, %r18, %r1;
	cvta.to.global.u64 	%rd51, %rd11;
	mul.wide.u32 	%rd52, %r109, 4;
	add.s64 	%rd53, %rd51, %rd52;
	st.global.f32 	[%rd53], %f93;
	cvta.to.global.u64 	%rd54, %rd12;
	add.s64 	%rd55, %rd54, %rd52;
	st.global.u32 	[%rd55], %r108;

BB49_14:
	ret;
}

	// .globl	prefixFixup
.visible .entry prefixFixup(
	.param .u64 prefixFixup_param_0,
	.param .u64 prefixFixup_param_1,
	.param .u32 prefixFixup_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd3, [prefixFixup_param_0];
	ld.param.u64 	%rd4, [prefixFixup_param_1];
	ld.param.u32 	%r2, [prefixFixup_param_2];
	cvta.to.global.u64 	%rd5, %rd3;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 10;
	mov.u32 	%r5, %tid.x;
	add.s32 	%r1, %r4, %r5;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.u32 	%rd7, %r3, 4;
	add.s64 	%rd1, %rd6, %rd7;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd2, %rd5, %rd8;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB50_2;

	ld.global.u32 	%r6, [%rd1];
	ld.global.u32 	%r7, [%rd2];
	add.s32 	%r8, %r7, %r6;
	st.global.u32 	[%rd2], %r8;

BB50_2:
	add.s32 	%r9, %r1, 512;
	setp.ge.u32	%p2, %r9, %r2;
	@%p2 bra 	BB50_4;

	ld.global.u32 	%r10, [%rd1];
	ld.global.u32 	%r11, [%rd2+2048];
	add.s32 	%r12, %r11, %r10;
	st.global.u32 	[%rd2+2048], %r12;

BB50_4:
	ret;
}

	// .globl	prefixSum
.visible .entry prefixSum(
	.param .u64 prefixSum_param_0,
	.param .u64 prefixSum_param_1,
	.param .u64 prefixSum_param_2,
	.param .u32 prefixSum_param_3,
	.param .u32 prefixSum_param_4
)
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<203>;
	.reg .b64 	%rd<15>;
	// demoted variable
	.shared .align 4 .b8 _ZZ9prefixSumE10scan_array[4096];

	ld.param.u64 	%rd4, [prefixSum_param_0];
	ld.param.u64 	%rd5, [prefixSum_param_1];
	ld.param.u64 	%rd3, [prefixSum_param_2];
	ld.param.u32 	%r30, [prefixSum_param_3];
	ld.param.u32 	%r31, [prefixSum_param_4];
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r32, %r1, 10;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r32, %r2;
	add.s32 	%r4, %r3, 512;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.u32 	%rd7, %r3, 4;
	add.s64 	%rd2, %rd6, %rd7;
	mov.f32 	%f8, 0f00000000;
	setp.ge.u32	%p1, %r3, %r30;
	mov.f32 	%f7, %f8;
	@%p1 bra 	BB51_2;

	ld.global.u32 	%r33, [%rd2];
	cvt.rn.f32.u32	%f7, %r33;

BB51_2:
	shl.b32 	%r34, %r2, 2;
	mov.u32 	%r35, _ZZ9prefixSumE10scan_array;
	add.s32 	%r5, %r35, %r34;
	cvt.rzi.u32.f32	%r36, %f7;
	st.shared.u32 	[%r5], %r36;
	setp.ge.u32	%p2, %r4, %r30;
	@%p2 bra 	BB51_4;

	ld.global.u32 	%r37, [%rd2+2048];
	cvt.rn.f32.u32	%f8, %r37;

BB51_4:
	cvt.rzi.u32.f32	%r38, %f8;
	st.shared.u32 	[%r5+2048], %r38;
	bar.sync 	0;
	add.s32 	%r6, %r2, 1;
	shl.b32 	%r7, %r6, 1;
	add.s32 	%r39, %r7, -1;
	shl.b32 	%r40, %r6, 3;
	add.s32 	%r42, %r40, %r35;
	setp.gt.s32	%p3, %r39, 1023;
	@%p3 bra 	BB51_6;

	add.s32 	%r148, %r42, -8;
	ld.shared.u32 	%r43, [%r148];
	add.s32 	%r149, %r42, -8;
	ld.shared.u32 	%r44, [%r149+4];
	add.s32 	%r45, %r44, %r43;
	add.s32 	%r150, %r42, -8;
	st.shared.u32 	[%r150+4], %r45;

BB51_6:
	bar.sync 	0;
	shl.b32 	%r9, %r6, 2;
	add.s32 	%r46, %r9, -1;
	shl.b32 	%r47, %r6, 4;
	add.s32 	%r49, %r47, %r35;
	setp.gt.s32	%p4, %r46, 1023;
	@%p4 bra 	BB51_8;

	add.s32 	%r151, %r49, -12;
	ld.shared.u32 	%r50, [%r151];
	add.s32 	%r152, %r49, -12;
	ld.shared.u32 	%r51, [%r152+8];
	add.s32 	%r52, %r51, %r50;
	add.s32 	%r153, %r49, -12;
	st.shared.u32 	[%r153+8], %r52;

BB51_8:
	bar.sync 	0;
	add.s32 	%r53, %r40, -1;
	shl.b32 	%r54, %r6, 5;
	add.s32 	%r56, %r54, %r35;
	setp.gt.s32	%p5, %r53, 1023;
	@%p5 bra 	BB51_10;

	add.s32 	%r154, %r56, -20;
	ld.shared.u32 	%r57, [%r154];
	add.s32 	%r155, %r56, -20;
	ld.shared.u32 	%r58, [%r155+16];
	add.s32 	%r59, %r58, %r57;
	add.s32 	%r156, %r56, -20;
	st.shared.u32 	[%r156+16], %r59;

BB51_10:
	bar.sync 	0;
	add.s32 	%r60, %r47, -1;
	shl.b32 	%r61, %r6, 6;
	add.s32 	%r63, %r61, %r35;
	setp.gt.s32	%p6, %r60, 1023;
	@%p6 bra 	BB51_12;

	add.s32 	%r157, %r63, -36;
	ld.shared.u32 	%r64, [%r157];
	add.s32 	%r158, %r63, -36;
	ld.shared.u32 	%r65, [%r158+32];
	add.s32 	%r66, %r65, %r64;
	add.s32 	%r159, %r63, -36;
	st.shared.u32 	[%r159+32], %r66;

BB51_12:
	bar.sync 	0;
	add.s32 	%r67, %r54, -1;
	shl.b32 	%r68, %r6, 7;
	add.s32 	%r70, %r68, %r35;
	setp.gt.s32	%p7, %r67, 1023;
	@%p7 bra 	BB51_14;

	add.s32 	%r160, %r70, -68;
	ld.shared.u32 	%r71, [%r160];
	add.s32 	%r161, %r70, -68;
	ld.shared.u32 	%r72, [%r161+64];
	add.s32 	%r73, %r72, %r71;
	add.s32 	%r162, %r70, -68;
	st.shared.u32 	[%r162+64], %r73;

BB51_14:
	bar.sync 	0;
	add.s32 	%r74, %r61, -1;
	shl.b32 	%r75, %r6, 8;
	add.s32 	%r77, %r75, %r35;
	setp.gt.s32	%p8, %r74, 1023;
	@%p8 bra 	BB51_16;

	add.s32 	%r163, %r77, -132;
	ld.shared.u32 	%r78, [%r163];
	add.s32 	%r164, %r77, -132;
	ld.shared.u32 	%r79, [%r164+128];
	add.s32 	%r80, %r79, %r78;
	add.s32 	%r165, %r77, -132;
	st.shared.u32 	[%r165+128], %r80;

BB51_16:
	bar.sync 	0;
	add.s32 	%r81, %r68, -1;
	shl.b32 	%r82, %r6, 9;
	add.s32 	%r84, %r82, %r35;
	setp.gt.s32	%p9, %r81, 1023;
	@%p9 bra 	BB51_18;

	add.s32 	%r166, %r84, -260;
	ld.shared.u32 	%r85, [%r166];
	add.s32 	%r167, %r84, -260;
	ld.shared.u32 	%r86, [%r167+256];
	add.s32 	%r87, %r86, %r85;
	add.s32 	%r168, %r84, -260;
	st.shared.u32 	[%r168+256], %r87;

BB51_18:
	bar.sync 	0;
	add.s32 	%r88, %r75, -1;
	shl.b32 	%r89, %r6, 10;
	add.s32 	%r91, %r89, %r35;
	setp.gt.s32	%p10, %r88, 1023;
	@%p10 bra 	BB51_20;

	add.s32 	%r169, %r91, -516;
	ld.shared.u32 	%r92, [%r169];
	add.s32 	%r170, %r91, -516;
	ld.shared.u32 	%r93, [%r170+512];
	add.s32 	%r94, %r93, %r92;
	add.s32 	%r171, %r91, -516;
	st.shared.u32 	[%r171+512], %r94;

BB51_20:
	bar.sync 	0;
	add.s32 	%r95, %r82, -1;
	shl.b32 	%r96, %r6, 11;
	add.s32 	%r98, %r96, %r35;
	setp.gt.s32	%p11, %r95, 1023;
	@%p11 bra 	BB51_22;

	add.s32 	%r172, %r98, -1028;
	ld.shared.u32 	%r99, [%r172];
	add.s32 	%r173, %r98, -1028;
	ld.shared.u32 	%r100, [%r173+1024];
	add.s32 	%r101, %r100, %r99;
	add.s32 	%r174, %r98, -1028;
	st.shared.u32 	[%r174+1024], %r101;

BB51_22:
	bar.sync 	0;
	add.s32 	%r102, %r89, -1;
	setp.gt.s32	%p12, %r102, 1023;
	@%p12 bra 	BB51_24;

	shl.b32 	%r103, %r89, 2;
	add.s32 	%r105, %r103, %r35;
	ld.shared.u32 	%r106, [%r105+-4];
	ld.shared.u32 	%r107, [%r105+-2052];
	add.s32 	%r108, %r106, %r107;
	st.shared.u32 	[%r105+-4], %r108;

BB51_24:
	bar.sync 	0;
	add.s32 	%r109, %r82, 255;
	setp.gt.s32	%p13, %r109, 1023;
	@%p13 bra 	BB51_26;

	add.s32 	%r175, %r98, -1028;
	ld.shared.u32 	%r110, [%r175+2048];
	add.s32 	%r176, %r98, -1028;
	ld.shared.u32 	%r111, [%r176+1024];
	add.s32 	%r112, %r110, %r111;
	add.s32 	%r177, %r98, -1028;
	st.shared.u32 	[%r177+2048], %r112;

BB51_26:
	bar.sync 	0;
	add.s32 	%r113, %r75, 127;
	setp.gt.s32	%p14, %r113, 1023;
	@%p14 bra 	BB51_28;

	add.s32 	%r178, %r91, -516;
	ld.shared.u32 	%r114, [%r178+1024];
	add.s32 	%r179, %r91, -516;
	ld.shared.u32 	%r115, [%r179+512];
	add.s32 	%r116, %r114, %r115;
	add.s32 	%r180, %r91, -516;
	st.shared.u32 	[%r180+1024], %r116;

BB51_28:
	bar.sync 	0;
	add.s32 	%r117, %r68, 63;
	setp.gt.s32	%p15, %r117, 1023;
	@%p15 bra 	BB51_30;

	add.s32 	%r181, %r84, -260;
	ld.shared.u32 	%r118, [%r181+512];
	add.s32 	%r182, %r84, -260;
	ld.shared.u32 	%r119, [%r182+256];
	add.s32 	%r120, %r118, %r119;
	add.s32 	%r183, %r84, -260;
	st.shared.u32 	[%r183+512], %r120;

BB51_30:
	bar.sync 	0;
	add.s32 	%r121, %r61, 31;
	setp.gt.s32	%p16, %r121, 1023;
	@%p16 bra 	BB51_32;

	add.s32 	%r184, %r77, -132;
	ld.shared.u32 	%r122, [%r184+256];
	add.s32 	%r185, %r77, -132;
	ld.shared.u32 	%r123, [%r185+128];
	add.s32 	%r124, %r122, %r123;
	add.s32 	%r186, %r77, -132;
	st.shared.u32 	[%r186+256], %r124;

BB51_32:
	bar.sync 	0;
	add.s32 	%r125, %r54, 15;
	setp.gt.s32	%p17, %r125, 1023;
	@%p17 bra 	BB51_34;

	add.s32 	%r187, %r70, -68;
	ld.shared.u32 	%r126, [%r187+128];
	add.s32 	%r188, %r70, -68;
	ld.shared.u32 	%r127, [%r188+64];
	add.s32 	%r128, %r126, %r127;
	add.s32 	%r189, %r70, -68;
	st.shared.u32 	[%r189+128], %r128;

BB51_34:
	bar.sync 	0;
	add.s32 	%r129, %r47, 7;
	setp.gt.s32	%p18, %r129, 1023;
	@%p18 bra 	BB51_36;

	add.s32 	%r190, %r63, -36;
	ld.shared.u32 	%r130, [%r190+64];
	add.s32 	%r191, %r63, -36;
	ld.shared.u32 	%r131, [%r191+32];
	add.s32 	%r132, %r130, %r131;
	add.s32 	%r192, %r63, -36;
	st.shared.u32 	[%r192+64], %r132;

BB51_36:
	bar.sync 	0;
	add.s32 	%r133, %r40, 3;
	setp.gt.s32	%p19, %r133, 1023;
	@%p19 bra 	BB51_38;

	add.s32 	%r193, %r56, -20;
	ld.shared.u32 	%r134, [%r193+32];
	add.s32 	%r194, %r56, -20;
	ld.shared.u32 	%r135, [%r194+16];
	add.s32 	%r136, %r134, %r135;
	add.s32 	%r195, %r56, -20;
	st.shared.u32 	[%r195+32], %r136;

BB51_38:
	bar.sync 	0;
	add.s32 	%r137, %r9, 1;
	setp.gt.s32	%p20, %r137, 1023;
	@%p20 bra 	BB51_40;

	add.s32 	%r196, %r49, -12;
	ld.shared.u32 	%r138, [%r196+16];
	add.s32 	%r197, %r49, -12;
	ld.shared.u32 	%r139, [%r197+8];
	add.s32 	%r140, %r138, %r139;
	add.s32 	%r198, %r49, -12;
	st.shared.u32 	[%r198+16], %r140;

BB51_40:
	bar.sync 	0;
	setp.gt.s32	%p21, %r7, 1023;
	@%p21 bra 	BB51_42;

	add.s32 	%r199, %r42, -8;
	ld.shared.u32 	%r141, [%r199+8];
	add.s32 	%r200, %r42, -8;
	ld.shared.u32 	%r142, [%r200+4];
	add.s32 	%r143, %r141, %r142;
	add.s32 	%r201, %r42, -8;
	st.shared.u32 	[%r201+8], %r143;

BB51_42:
	bar.sync 	0;
	bar.sync 	0;
	add.s32 	%r26, %r3, %r31;
	setp.ge.u32	%p22, %r26, %r30;
	@%p22 bra 	BB51_44;

	ld.shared.u32 	%r144, [%r5];
	mul.wide.u32 	%rd8, %r26, 4;
	add.s64 	%rd9, %rd1, %rd8;
	st.global.u32 	[%rd9], %r144;

BB51_44:
	add.s32 	%r27, %r4, %r31;
	setp.ge.u32	%p23, %r27, %r30;
	@%p23 bra 	BB51_48;

	setp.eq.s32	%p24, %r2, 511;
	setp.ne.s32	%p25, %r31, 0;
	mov.u32 	%r202, 0;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB51_47;

	ld.shared.u32 	%r202, [%r5+2048];

BB51_47:
	mul.wide.u32 	%rd10, %r27, 4;
	add.s64 	%rd11, %rd1, %rd10;
	st.global.u32 	[%rd11], %r202;

BB51_48:
	setp.ne.s32	%p27, %r2, 0;
	@%p27 bra 	BB51_53;

	setp.eq.s32	%p28, %r31, 0;
	@%p28 bra 	BB51_51;

	mov.u32 	%r146, 0;
	st.global.u32 	[%rd1], %r146;

BB51_51:
	setp.eq.s64	%p29, %rd3, 0;
	@%p29 bra 	BB51_53;

	ld.shared.u32 	%r147, [_ZZ9prefixSumE10scan_array+4092];
	cvta.to.global.u64 	%rd12, %rd3;
	mul.wide.u32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.u32 	[%rd14], %r147;

BB51_53:
	ret;
}

	// .globl	gvdbInsertTriangles
.visible .entry gvdbInsertTriangles(
	.param .f32 gvdbInsertTriangles_param_0,
	.param .u32 gvdbInsertTriangles_param_1,
	.param .u64 gvdbInsertTriangles_param_2,
	.param .u32 gvdbInsertTriangles_param_3,
	.param .u32 gvdbInsertTriangles_param_4,
	.param .u64 gvdbInsertTriangles_param_5,
	.param .u64 gvdbInsertTriangles_param_6
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<17>;


	ld.param.f32 	%f6, [gvdbInsertTriangles_param_0];
	ld.param.u32 	%r5, [gvdbInsertTriangles_param_1];
	ld.param.u64 	%rd2, [gvdbInsertTriangles_param_2];
	ld.param.u32 	%r6, [gvdbInsertTriangles_param_4];
	ld.param.u64 	%rd3, [gvdbInsertTriangles_param_5];
	ld.param.u64 	%rd4, [gvdbInsertTriangles_param_6];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	setp.ge.u32	%p1, %r1, %r6;
	@%p1 bra 	BB52_6;

	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.lo.s32 	%r10, %r1, 3;
	mul.wide.u32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r11, [%rd8];
	shl.b32 	%r12, %r11, 1;
	mul.wide.s32 	%rd9, %r12, 12;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.f32 	%f7, [%rd10];
	ld.global.f32 	%f8, [%rd10+4];
	ld.global.f32 	%f9, [%rd10+8];
	ld.global.f32 	%f10, [cxform+4];
	ld.global.f32 	%f11, [cxform+20];
	mul.f32 	%f12, %f8, %f11;
	fma.rn.f32 	%f13, %f7, %f10, %f12;
	ld.global.f32 	%f14, [cxform+36];
	fma.rn.f32 	%f15, %f9, %f14, %f13;
	ld.global.f32 	%f16, [cxform+52];
	add.f32 	%f17, %f16, %f15;
	ld.global.u32 	%r13, [%rd8+4];
	shl.b32 	%r14, %r13, 1;
	mul.wide.s32 	%rd11, %r14, 12;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.f32 	%f18, [%rd12];
	ld.global.f32 	%f19, [%rd12+4];
	ld.global.f32 	%f20, [%rd12+8];
	mul.f32 	%f21, %f19, %f11;
	fma.rn.f32 	%f22, %f18, %f10, %f21;
	fma.rn.f32 	%f23, %f20, %f14, %f22;
	add.f32 	%f24, %f16, %f23;
	ld.global.u32 	%r15, [%rd8+8];
	shl.b32 	%r16, %r15, 1;
	mul.wide.s32 	%rd13, %r16, 12;
	add.s64 	%rd14, %rd5, %rd13;
	ld.global.f32 	%f25, [%rd14];
	ld.global.f32 	%f26, [%rd14+4];
	ld.global.f32 	%f27, [%rd14+8];
	mul.f32 	%f28, %f26, %f11;
	fma.rn.f32 	%f29, %f25, %f10, %f28;
	fma.rn.f32 	%f30, %f27, %f14, %f29;
	add.f32 	%f31, %f16, %f30;
	setp.lt.f32	%p2, %f24, %f17;
	selp.f32	%f32, %f24, %f17, %p2;
	setp.gt.f32	%p3, %f24, %f17;
	selp.f32	%f33, %f24, %f17, %p3;
	setp.lt.f32	%p4, %f31, %f32;
	selp.f32	%f34, %f31, %f32, %p4;
	setp.gt.f32	%p5, %f31, %f33;
	selp.f32	%f35, %f31, %f33, %p5;
	div.rn.f32 	%f36, %f34, %f6;
	cvt.rzi.s32.f32	%r17, %f36;
	cvt.rn.f32.s32	%f1, %r17;
	div.rn.f32 	%f37, %f35, %f6;
	cvt.rzi.s32.f32	%r18, %f37;
	cvt.rn.f32.s32	%f41, %r18;
	cvt.rn.f32.s32	%f3, %r5;
	setp.ge.f32	%p6, %f1, %f3;
	setp.lt.f32	%p7, %f41, 0f00000000;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB52_6;

	setp.ltu.f32	%p9, %f41, %f3;
	@%p9 bra 	BB52_4;

	add.s32 	%r19, %r5, -1;
	cvt.rn.f32.s32	%f41, %r19;

BB52_4:
	setp.lt.f32	%p10, %f1, 0f00000000;
	selp.f32	%f38, 0f00000000, %f1, %p10;
	cvt.rzi.s32.f32	%r21, %f38;
	cvt.rn.f32.s32	%f39, %r21;
	setp.gtu.f32	%p11, %f39, %f41;
	cvta.to.global.u64 	%rd1, %rd2;
	@%p11 bra 	BB52_6;

BB52_5:
	mul.wide.s32 	%rd15, %r21, 4;
	add.s64 	%rd16, %rd1, %rd15;
	atom.global.add.u32 	%r20, [%rd16], 1;
	add.s32 	%r21, %r21, 1;
	cvt.rn.f32.s32	%f40, %r21;
	setp.le.f32	%p12, %f40, %f41;
	@%p12 bra 	BB52_5;

BB52_6:
	ret;
}

	// .globl	gvdbCompactUnique
.visible .entry gvdbCompactUnique(
	.param .u32 gvdbCompactUnique_param_0,
	.param .u64 gvdbCompactUnique_param_1,
	.param .u64 gvdbCompactUnique_param_2,
	.param .u64 gvdbCompactUnique_param_3,
	.param .u64 gvdbCompactUnique_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<19>;


	ld.param.u32 	%r2, [gvdbCompactUnique_param_0];
	ld.param.u64 	%rd2, [gvdbCompactUnique_param_1];
	ld.param.u64 	%rd3, [gvdbCompactUnique_param_2];
	ld.param.u64 	%rd4, [gvdbCompactUnique_param_3];
	ld.param.u64 	%rd5, [gvdbCompactUnique_param_4];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB53_3;

	cvta.to.global.u64 	%rd6, %rd3;
	cvt.u64.u32	%rd1, %r1;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd8];
	setp.lt.s32	%p2, %r6, 1;
	@%p2 bra 	BB53_3;

	cvta.to.global.u64 	%rd9, %rd5;
	cvta.to.global.u64 	%rd10, %rd2;
	shl.b64 	%rd11, %rd1, 3;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u64 	%rd13, [%rd12];
	cvta.to.global.u64 	%rd14, %rd4;
	shl.b64 	%rd15, %rd1, 2;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r7, [%rd16];
	mul.wide.s32 	%rd17, %r7, 8;
	add.s64 	%rd18, %rd9, %rd17;
	st.global.u64 	[%rd18], %rd13;

BB53_3:
	ret;
}

	// .globl	gvdbRadixPrescan
.visible .entry gvdbRadixPrescan(
	.param .u32 gvdbRadixPrescan_param_0,
	.param .u64 gvdbRadixPrescan_param_1,
	.param .u64 gvdbRadixPrescan_param_2
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<60>;
	.reg .b64 	%rd<10>;
	// demoted variable
	.shared .align 4 .b8 _ZZ16gvdbRadixPrescanE10scan_array[1024];

	ld.param.u32 	%r17, [gvdbRadixPrescan_param_0];
	ld.param.u64 	%rd3, [gvdbRadixPrescan_param_1];
	ld.param.u64 	%rd2, [gvdbRadixPrescan_param_2];
	mov.u32 	%r1, %tid.x;
	cvt.s64.s32	%rd1, %r1;
	cvta.to.global.u64 	%rd4, %rd3;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r18, [%rd6];
	shl.b32 	%r19, %r1, 2;
	mov.u32 	%r20, _ZZ16gvdbRadixPrescanE10scan_array;
	add.s32 	%r2, %r20, %r19;
	ld.global.u32 	%r21, [%rd6+512];
	st.shared.u32 	[%r2], %r18;
	st.shared.u32 	[%r2+512], %r21;
	bar.sync 	0;
	shr.s32 	%r55, %r17, 1;
	mov.u32 	%r57, 1;
	setp.lt.s32	%p1, %r55, 1;
	@%p1 bra 	BB54_5;

	cvt.u32.u64	%r24, %rd1;
	shl.b32 	%r25, %r24, 1;
	mov.u32 	%r57, 1;
	add.s32 	%r4, %r25, 1;
	add.s32 	%r5, %r25, 2;

BB54_2:
	setp.ge.s32	%p2, %r1, %r55;
	@%p2 bra 	BB54_4;

	mul.lo.s32 	%r26, %r57, %r4;
	mul.lo.s32 	%r27, %r57, %r5;
	shl.b32 	%r28, %r26, 2;
	add.s32 	%r30, %r28, %r20;
	shl.b32 	%r31, %r27, 2;
	add.s32 	%r32, %r31, %r20;
	ld.shared.u32 	%r33, [%r32+-4];
	ld.shared.u32 	%r34, [%r30+-4];
	add.s32 	%r35, %r33, %r34;
	st.shared.u32 	[%r32+-4], %r35;

BB54_4:
	bar.sync 	0;
	shl.b32 	%r57, %r57, 1;
	shr.s32 	%r55, %r55, 1;
	setp.gt.s32	%p3, %r55, 0;
	@%p3 bra 	BB54_2;

BB54_5:
	setp.ne.s32	%p4, %r1, 0;
	@%p4 bra 	BB54_7;

	shl.b32 	%r36, %r17, 2;
	add.s32 	%r38, %r36, %r20;
	mov.u32 	%r39, 0;
	st.shared.u32 	[%r38+-4], %r39;

BB54_7:
	bar.sync 	0;
	setp.lt.s32	%p5, %r17, 2;
	@%p5 bra 	BB54_12;

	shl.b32 	%r41, %r1, 1;
	mov.u32 	%r58, 1;
	add.s32 	%r11, %r41, 1;
	add.s32 	%r12, %r41, 2;

BB54_9:
	shr.s32 	%r57, %r57, 1;
	setp.ge.s32	%p6, %r1, %r58;
	@%p6 bra 	BB54_11;

	mul.lo.s32 	%r42, %r57, %r11;
	mul.lo.s32 	%r43, %r57, %r12;
	shl.b32 	%r44, %r42, 2;
	add.s32 	%r46, %r44, %r20;
	ld.shared.u32 	%r47, [%r46+-4];
	shl.b32 	%r48, %r43, 2;
	add.s32 	%r49, %r48, %r20;
	ld.shared.u32 	%r50, [%r49+-4];
	st.shared.u32 	[%r46+-4], %r50;
	ld.shared.u32 	%r51, [%r49+-4];
	add.s32 	%r52, %r51, %r47;
	st.shared.u32 	[%r49+-4], %r52;

BB54_11:
	bar.sync 	0;
	shl.b32 	%r58, %r58, 1;
	setp.lt.s32	%p7, %r58, %r17;
	@%p7 bra 	BB54_9;

BB54_12:
	cvta.to.global.u64 	%rd7, %rd2;
	ld.shared.u32 	%r53, [%r2];
	add.s64 	%rd9, %rd7, %rd5;
	ld.shared.u32 	%r54, [%r2+512];
	st.global.u32 	[%rd9], %r53;
	st.global.u32 	[%rd9+512], %r54;
	ret;
}

	// .globl	gvdbRadixBincount
.visible .entry gvdbRadixBincount(
	.param .u32 gvdbRadixBincount_param_0,
	.param .u64 gvdbRadixBincount_param_1,
	.param .u64 gvdbRadixBincount_param_2,
	.param .u32 gvdbRadixBincount_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<28>;


	ld.param.u32 	%r9, [gvdbRadixBincount_param_0];
	ld.param.u64 	%rd12, [gvdbRadixBincount_param_1];
	ld.param.u64 	%rd13, [gvdbRadixBincount_param_2];
	ld.param.u32 	%r8, [gvdbRadixBincount_param_3];
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.u32	%p1, %r1, %r9;
	@%p1 bra 	BB55_14;

	cvta.to.global.u64 	%rd14, %rd12;
	mul.wide.u32 	%rd15, %r1, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u64 	%rd1, [%rd16];
	setp.lt.s32	%p2, %r8, 1;
	@%p2 bra 	BB55_2;

	and.b32  	%r16, %r8, 3;
	mov.u32 	%r20, 1;
	mov.u32 	%r22, 0;
	mov.u64 	%rd27, 0;
	setp.eq.s32	%p3, %r16, 0;
	@%p3 bra 	BB55_10;

	setp.eq.s32	%p4, %r16, 1;
	@%p4 bra 	BB55_5;
	bra.uni 	BB55_6;

BB55_5:
	mov.u32 	%r20, %r22;
	bra.uni 	BB55_9;

BB55_2:
	mov.u64 	%rd27, %rd1;
	bra.uni 	BB55_13;

BB55_6:
	setp.eq.s32	%p5, %r16, 2;
	@%p5 bra 	BB55_8;

	shr.s64 	%rd1, %rd1, 8;
	mov.u32 	%r20, 2;

BB55_8:
	shr.s64 	%rd1, %rd1, 8;

BB55_9:
	shr.s64 	%rd1, %rd1, 8;
	add.s32 	%r22, %r20, 1;
	mov.u64 	%rd27, %rd1;

BB55_10:
	setp.lt.u32	%p6, %r8, 4;
	@%p6 bra 	BB55_13;

	mov.u64 	%rd27, %rd1;

BB55_12:
	shr.s64 	%rd27, %rd27, 32;
	add.s32 	%r22, %r22, 4;
	setp.lt.s32	%p7, %r22, %r8;
	@%p7 bra 	BB55_12;

BB55_13:
	and.b64  	%rd18, %rd27, 255;
	cvta.to.global.u64 	%rd19, %rd13;
	shl.b64 	%rd20, %rd18, 2;
	add.s64 	%rd21, %rd19, %rd20;
	atom.global.add.u32 	%r18, [%rd21], 1;

BB55_14:
	ret;
}

	// .globl	gvdbRadixShuffle
.visible .entry gvdbRadixShuffle(
	.param .u32 gvdbRadixShuffle_param_0,
	.param .u64 gvdbRadixShuffle_param_1,
	.param .u64 gvdbRadixShuffle_param_2,
	.param .u64 gvdbRadixShuffle_param_3,
	.param .u32 gvdbRadixShuffle_param_4
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<33>;
	// demoted variable
	.shared .align 4 .b8 _ZZ16gvdbRadixShuffleE6offset[1024];

	ld.param.u32 	%r10, [gvdbRadixShuffle_param_0];
	ld.param.u64 	%rd14, [gvdbRadixShuffle_param_1];
	ld.param.u64 	%rd15, [gvdbRadixShuffle_param_2];
	ld.param.u64 	%rd16, [gvdbRadixShuffle_param_3];
	ld.param.u32 	%r9, [gvdbRadixShuffle_param_4];
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.u32	%p1, %r1, %r10;
	@%p1 bra 	BB56_14;

	cvta.to.global.u64 	%rd17, %rd15;
	mul.wide.u32 	%rd18, %r1, 8;
	add.s64 	%rd1, %rd17, %rd18;
	ld.global.u64 	%rd2, [%rd1];
	setp.lt.s32	%p2, %r9, 1;
	@%p2 bra 	BB56_2;

	and.b32  	%r17, %r9, 3;
	mov.u32 	%r27, 1;
	mov.u32 	%r29, 0;
	mov.u64 	%rd32, 0;
	setp.eq.s32	%p3, %r17, 0;
	@%p3 bra 	BB56_10;

	setp.eq.s32	%p4, %r17, 1;
	@%p4 bra 	BB56_5;
	bra.uni 	BB56_6;

BB56_5:
	mov.u32 	%r27, %r29;
	bra.uni 	BB56_9;

BB56_2:
	mov.u64 	%rd32, %rd2;
	bra.uni 	BB56_13;

BB56_6:
	setp.eq.s32	%p5, %r17, 2;
	@%p5 bra 	BB56_8;

	shr.s64 	%rd2, %rd2, 8;
	mov.u32 	%r27, 2;

BB56_8:
	shr.s64 	%rd2, %rd2, 8;

BB56_9:
	shr.s64 	%rd2, %rd2, 8;
	add.s32 	%r29, %r27, 1;
	mov.u64 	%rd32, %rd2;

BB56_10:
	setp.lt.u32	%p6, %r9, 4;
	@%p6 bra 	BB56_13;

	mov.u64 	%rd32, %rd2;

BB56_12:
	shr.s64 	%rd32, %rd32, 32;
	add.s32 	%r29, %r29, 4;
	setp.lt.s32	%p7, %r29, %r9;
	@%p7 bra 	BB56_12;

BB56_13:
	cvta.to.global.u64 	%rd13, %rd16;
	cvt.u32.u64	%r19, %rd32;
	and.b32  	%r20, %r19, 255;
	shl.b32 	%r21, %r20, 2;
	mov.u32 	%r22, _ZZ16gvdbRadixShuffleE6offset;
	add.s32 	%r23, %r22, %r21;
	atom.shared.add.u32 	%r8, [%r23], 1;
	bar.sync 	0;
	ld.global.u64 	%rd20, [%rd1];
	and.b64  	%rd21, %rd32, 255;
	cvta.to.global.u64 	%rd22, %rd14;
	shl.b64 	%rd23, %rd21, 2;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u32 	%r24, [%rd24];
	add.s32 	%r25, %r24, %r8;
	mul.wide.s32 	%rd25, %r25, 8;
	add.s64 	%rd26, %rd13, %rd25;
	st.global.u64 	[%rd26], %rd20;

BB56_14:
	ret;
}

	// .globl	gvdbSortTriangles
.visible .entry gvdbSortTriangles(
	.param .f32 gvdbSortTriangles_param_0,
	.param .u32 gvdbSortTriangles_param_1,
	.param .u64 gvdbSortTriangles_param_2,
	.param .u64 gvdbSortTriangles_param_3,
	.param .u32 gvdbSortTriangles_param_4,
	.param .u64 gvdbSortTriangles_param_5,
	.param .u32 gvdbSortTriangles_param_6,
	.param .u32 gvdbSortTriangles_param_7,
	.param .u64 gvdbSortTriangles_param_8,
	.param .u64 gvdbSortTriangles_param_9
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<26>;
	.reg .b64 	%rd<26>;


	ld.param.f32 	%f21, [gvdbSortTriangles_param_0];
	ld.param.u32 	%r5, [gvdbSortTriangles_param_1];
	ld.param.u64 	%rd4, [gvdbSortTriangles_param_2];
	ld.param.u64 	%rd5, [gvdbSortTriangles_param_3];
	ld.param.u64 	%rd6, [gvdbSortTriangles_param_5];
	ld.param.u32 	%r6, [gvdbSortTriangles_param_7];
	ld.param.u64 	%rd7, [gvdbSortTriangles_param_8];
	ld.param.u64 	%rd8, [gvdbSortTriangles_param_9];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	setp.ge.u32	%p1, %r1, %r6;
	@%p1 bra 	BB57_6;

	cvta.to.global.u64 	%rd9, %rd7;
	cvta.to.global.u64 	%rd10, %rd8;
	mul.lo.s32 	%r10, %r1, 3;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r11, [%rd12];
	shl.b32 	%r12, %r11, 1;
	mul.wide.s32 	%rd13, %r12, 12;
	add.s64 	%rd14, %rd9, %rd13;
	ld.global.f32 	%f22, [%rd14];
	ld.global.f32 	%f23, [%rd14+4];
	ld.global.f32 	%f24, [%rd14+8];
	ld.global.f32 	%f25, [cxform];
	ld.global.f32 	%f26, [cxform+16];
	mul.f32 	%f27, %f23, %f26;
	fma.rn.f32 	%f28, %f22, %f25, %f27;
	ld.global.f32 	%f29, [cxform+32];
	fma.rn.f32 	%f1, %f24, %f29, %f28;
	ld.global.f32 	%f30, [cxform+4];
	ld.global.f32 	%f31, [cxform+20];
	mul.f32 	%f32, %f23, %f31;
	fma.rn.f32 	%f33, %f22, %f30, %f32;
	ld.global.f32 	%f34, [cxform+36];
	fma.rn.f32 	%f35, %f24, %f34, %f33;
	ld.global.f32 	%f36, [cxform+52];
	add.f32 	%f2, %f36, %f35;
	ld.global.f32 	%f37, [cxform+8];
	ld.global.f32 	%f38, [cxform+24];
	mul.f32 	%f39, %f23, %f38;
	fma.rn.f32 	%f40, %f22, %f37, %f39;
	ld.global.f32 	%f41, [cxform+40];
	fma.rn.f32 	%f3, %f24, %f41, %f40;
	ld.global.u32 	%r13, [%rd12+4];
	shl.b32 	%r14, %r13, 1;
	mul.wide.s32 	%rd15, %r14, 12;
	add.s64 	%rd16, %rd9, %rd15;
	ld.global.f32 	%f42, [%rd16];
	ld.global.f32 	%f43, [%rd16+4];
	ld.global.f32 	%f44, [%rd16+8];
	mul.f32 	%f45, %f43, %f26;
	fma.rn.f32 	%f46, %f42, %f25, %f45;
	fma.rn.f32 	%f4, %f44, %f29, %f46;
	mul.f32 	%f47, %f43, %f31;
	fma.rn.f32 	%f48, %f42, %f30, %f47;
	fma.rn.f32 	%f49, %f44, %f34, %f48;
	add.f32 	%f5, %f36, %f49;
	mul.f32 	%f50, %f43, %f38;
	fma.rn.f32 	%f51, %f42, %f37, %f50;
	fma.rn.f32 	%f6, %f44, %f41, %f51;
	ld.global.u32 	%r15, [%rd12+8];
	shl.b32 	%r16, %r15, 1;
	mul.wide.s32 	%rd17, %r16, 12;
	add.s64 	%rd18, %rd9, %rd17;
	ld.global.f32 	%f52, [%rd18];
	ld.global.f32 	%f53, [%rd18+4];
	ld.global.f32 	%f54, [%rd18+8];
	mul.f32 	%f55, %f53, %f26;
	fma.rn.f32 	%f56, %f52, %f25, %f55;
	fma.rn.f32 	%f7, %f54, %f29, %f56;
	mul.f32 	%f57, %f53, %f31;
	fma.rn.f32 	%f58, %f52, %f30, %f57;
	fma.rn.f32 	%f59, %f54, %f34, %f58;
	add.f32 	%f8, %f36, %f59;
	mul.f32 	%f60, %f53, %f38;
	fma.rn.f32 	%f61, %f52, %f37, %f60;
	fma.rn.f32 	%f9, %f54, %f41, %f61;
	setp.lt.f32	%p2, %f5, %f2;
	selp.f32	%f62, %f5, %f2, %p2;
	setp.gt.f32	%p3, %f5, %f2;
	selp.f32	%f63, %f5, %f2, %p3;
	setp.lt.f32	%p4, %f8, %f62;
	selp.f32	%f64, %f8, %f62, %p4;
	setp.gt.f32	%p5, %f8, %f63;
	selp.f32	%f65, %f8, %f63, %p5;
	div.rn.f32 	%f66, %f64, %f21;
	cvt.rzi.s32.f32	%r17, %f66;
	cvt.rn.f32.s32	%f10, %r17;
	div.rn.f32 	%f67, %f65, %f21;
	cvt.rzi.s32.f32	%r18, %f67;
	cvt.rn.f32.s32	%f73, %r18;
	cvt.rn.f32.s32	%f12, %r5;
	setp.ge.f32	%p6, %f10, %f12;
	setp.lt.f32	%p7, %f73, 0f00000000;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB57_6;

	setp.ltu.f32	%p9, %f73, %f12;
	@%p9 bra 	BB57_4;

	add.s32 	%r19, %r5, -1;
	cvt.rn.f32.s32	%f73, %r19;

BB57_4:
	cvta.to.global.u64 	%rd1, %rd6;
	ld.global.f32 	%f68, [cxform+48];
	ld.global.f32 	%f69, [cxform+56];
	setp.lt.f32	%p10, %f10, 0f00000000;
	selp.f32	%f70, 0f00000000, %f10, %p10;
	cvt.rzi.s32.f32	%r25, %f70;
	cvt.rn.f32.s32	%f71, %r25;
	setp.gtu.f32	%p11, %f71, %f73;
	add.f32 	%f15, %f68, %f1;
	add.f32 	%f16, %f69, %f3;
	add.f32 	%f17, %f68, %f4;
	add.f32 	%f18, %f69, %f6;
	add.f32 	%f19, %f68, %f7;
	add.f32 	%f20, %f69, %f9;
	cvta.to.global.u64 	%rd2, %rd4;
	cvta.to.global.u64 	%rd3, %rd5;
	@%p11 bra 	BB57_6;

BB57_5:
	mul.wide.s32 	%rd19, %r25, 4;
	add.s64 	%rd20, %rd2, %rd19;
	atom.global.add.u32 	%r20, [%rd20], 1;
	add.s64 	%rd21, %rd3, %rd19;
	ld.global.u32 	%r21, [%rd21];
	add.s32 	%r22, %r21, %r20;
	mul.lo.s32 	%r23, %r22, 3;
	mul.wide.s32 	%rd22, %r23, 12;
	add.s64 	%rd23, %rd1, %rd22;
	st.global.f32 	[%rd23], %f15;
	st.global.f32 	[%rd23+4], %f2;
	st.global.f32 	[%rd23+8], %f16;
	add.s32 	%r24, %r23, 1;
	mul.wide.s32 	%rd24, %r24, 12;
	add.s64 	%rd25, %rd1, %rd24;
	st.global.f32 	[%rd25], %f17;
	st.global.f32 	[%rd25+4], %f5;
	st.global.f32 	[%rd25+8], %f18;
	st.global.f32 	[%rd25+12], %f19;
	st.global.f32 	[%rd25+16], %f8;
	st.global.f32 	[%rd25+20], %f20;
	add.s32 	%r25, %r25, 1;
	cvt.rn.f32.s32	%f72, %r25;
	setp.le.f32	%p12, %f72, %f73;
	@%p12 bra 	BB57_5;

BB57_6:
	ret;
}

	// .globl	gvdbVoxelize
.visible .entry gvdbVoxelize(
	.param .align 4 .b8 gvdbVoxelize_param_0[12],
	.param .align 4 .b8 gvdbVoxelize_param_1[12],
	.param .align 4 .b8 gvdbVoxelize_param_2[12],
	.param .u64 gvdbVoxelize_param_3,
	.param .u8 gvdbVoxelize_param_4,
	.param .f32 gvdbVoxelize_param_5,
	.param .f32 gvdbVoxelize_param_6,
	.param .f32 gvdbVoxelize_param_7,
	.param .u32 gvdbVoxelize_param_8,
	.param .u64 gvdbVoxelize_param_9,
	.param .u64 gvdbVoxelize_param_10,
	.param .u64 gvdbVoxelize_param_11
)
{
	.reg .pred 	%p<82>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<284>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<28>;


	ld.param.f32 	%f45, [gvdbVoxelize_param_0+8];
	ld.param.f32 	%f1, [gvdbVoxelize_param_0+4];
	ld.param.f32 	%f43, [gvdbVoxelize_param_0];
	ld.param.f32 	%f48, [gvdbVoxelize_param_1+8];
	ld.param.f32 	%f47, [gvdbVoxelize_param_1+4];
	ld.param.f32 	%f46, [gvdbVoxelize_param_1];
	ld.param.u32 	%r6, [gvdbVoxelize_param_2+8];
	ld.param.u32 	%r5, [gvdbVoxelize_param_2];
	ld.param.u32 	%r4, [gvdbVoxelize_param_2+4];
	ld.param.u64 	%rd5, [gvdbVoxelize_param_3];
	ld.param.f32 	%f49, [gvdbVoxelize_param_5];
	ld.param.f32 	%f50, [gvdbVoxelize_param_6];
	ld.param.f32 	%f51, [gvdbVoxelize_param_7];
	ld.param.u32 	%r19, [gvdbVoxelize_param_8];
	ld.param.u64 	%rd6, [gvdbVoxelize_param_9];
	ld.param.u64 	%rd7, [gvdbVoxelize_param_10];
	ld.param.u64 	%rd8, [gvdbVoxelize_param_11];
	ld.param.u8 	%rs1, [gvdbVoxelize_param_4];
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r23, %ctaid.y;
	mov.u32 	%r24, %ntid.z;
	mov.u32 	%r25, %ctaid.z;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r20, %r21, %r26;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r22, %r23, %r27;
	mov.u32 	%r28, %tid.z;
	mad.lo.s32 	%r3, %r24, %r25, %r28;
	setp.ge.u32	%p1, %r2, %r4;
	setp.ge.u32	%p2, %r1, %r5;
	or.pred  	%p3, %p1, %p2;
	setp.ge.u32	%p4, %r3, %r6;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB58_40;

	cvta.to.global.u64 	%rd9, %rd6;
	sub.f32 	%f52, %f46, %f43;
	sub.f32 	%f53, %f47, %f1;
	sub.f32 	%f54, %f48, %f45;
	cvt.rn.f32.s32	%f55, %r5;
	div.rn.f32 	%f2, %f52, %f55;
	cvt.rn.f32.s32	%f56, %r4;
	div.rn.f32 	%f3, %f53, %f56;
	cvt.rn.f32.s32	%f57, %r6;
	div.rn.f32 	%f4, %f54, %f57;
	cvt.rn.f32.u32	%f58, %r1;
	add.f32 	%f59, %f58, 0f3F000000;
	cvt.rn.f32.u32	%f60, %r2;
	add.f32 	%f61, %f60, 0f3F000000;
	cvt.rn.f32.u32	%f62, %r3;
	add.f32 	%f63, %f62, 0f3F000000;
	fma.rn.f32 	%f5, %f59, %f2, %f43;
	fma.rn.f32 	%f6, %f61, %f3, %f1;
	fma.rn.f32 	%f7, %f63, %f4, %f45;
	div.rn.f32 	%f64, %f6, %f51;
	cvt.rzi.s32.f32	%r30, %f64;
	setp.lt.s32	%p6, %r30, %r19;
	add.s32 	%r31, %r19, -1;
	selp.b32	%r32, %r30, %r31, %p6;
	cvta.to.global.u64 	%rd10, %rd7;
	mul.wide.s32 	%rd11, %r32, 4;
	add.s64 	%rd1, %rd10, %rd11;
	ld.global.u32 	%r69, [%rd1];
	add.s64 	%rd2, %rd9, %rd11;
	ld.global.u32 	%r8, [%rd2];
	mov.u32 	%r68, 0;
	mad.lo.s32 	%r33, %r3, %r4, %r2;
	mad.lo.s32 	%r34, %r33, %r5, %r1;
	cvt.u64.u32	%rd12, %r34;
	cvta.to.global.u64 	%rd13, %rd5;
	add.s64 	%rd3, %rd13, %rd12;
	setp.lt.s32	%p7, %r8, 1;
	@%p7 bra 	BB58_33;

	cvta.to.global.u64 	%rd4, %rd8;
	mov.f32 	%f65, 0fC0C00000;
	ex2.approx.f32 	%f8, %f65;
	add.s32 	%r9, %r8, %r69;
	mov.u32 	%r68, 0;

BB58_3:
	mul.lo.s32 	%r36, %r69, 3;
	mul.wide.s32 	%rd14, %r36, 12;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.f32 	%f66, [%rd15];
	ld.global.f32 	%f67, [%rd15+4];
	ld.global.f32 	%f68, [%rd15+8];
	sub.f32 	%f69, %f66, %f5;
	sub.f32 	%f70, %f67, %f6;
	sub.f32 	%f71, %f68, %f7;
	div.rn.f32 	%f9, %f69, %f2;
	div.rn.f32 	%f72, %f70, %f3;
	div.rn.f32 	%f10, %f71, %f4;
	cvt.rmi.f32.f32	%f73, %f72;
	setp.eq.f32	%p8, %f72, %f73;
	selp.f32	%f74, %f8, 0f00000000, %p8;
	add.f32 	%f11, %f72, %f74;
	ld.global.f32 	%f75, [%rd15+12];
	ld.global.f32 	%f76, [%rd15+16];
	ld.global.f32 	%f77, [%rd15+20];
	sub.f32 	%f78, %f75, %f5;
	sub.f32 	%f79, %f76, %f6;
	sub.f32 	%f80, %f77, %f7;
	div.rn.f32 	%f12, %f78, %f2;
	div.rn.f32 	%f81, %f79, %f3;
	div.rn.f32 	%f13, %f80, %f4;
	cvt.rmi.f32.f32	%f82, %f81;
	setp.eq.f32	%p9, %f81, %f82;
	selp.f32	%f83, %f8, 0f00000000, %p9;
	add.f32 	%f14, %f81, %f83;
	ld.global.f32 	%f84, [%rd15+24];
	ld.global.f32 	%f85, [%rd15+28];
	ld.global.f32 	%f86, [%rd15+32];
	sub.f32 	%f87, %f84, %f5;
	sub.f32 	%f88, %f85, %f6;
	sub.f32 	%f89, %f86, %f7;
	div.rn.f32 	%f15, %f87, %f2;
	div.rn.f32 	%f90, %f88, %f3;
	div.rn.f32 	%f16, %f89, %f4;
	cvt.rmi.f32.f32	%f91, %f90;
	setp.eq.f32	%p10, %f90, %f91;
	selp.f32	%f92, %f8, 0f00000000, %p10;
	add.f32 	%f17, %f90, %f92;
	setp.lt.f32	%p11, %f14, %f11;
	selp.f32	%f93, %f14, %f11, %p11;
	setp.gt.f32	%p12, %f14, %f11;
	selp.f32	%f94, %f14, %f11, %p12;
	setp.lt.f32	%p13, %f17, %f93;
	selp.f32	%f95, %f17, %f93, %p13;
	setp.gt.f32	%p14, %f17, %f94;
	selp.f32	%f96, %f17, %f94, %p14;
	setp.gt.f32	%p15, %f95, 0f3F000000;
	setp.lt.f32	%p16, %f96, 0fBF000000;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	BB58_32;

	setp.lt.f32	%p18, %f13, %f10;
	selp.f32	%f97, %f13, %f10, %p18;
	setp.gt.f32	%p19, %f13, %f10;
	selp.f32	%f98, %f13, %f10, %p19;
	setp.lt.f32	%p20, %f16, %f97;
	selp.f32	%f99, %f16, %f97, %p20;
	setp.gt.f32	%p21, %f16, %f98;
	selp.f32	%f100, %f16, %f98, %p21;
	setp.gt.f32	%p22, %f99, 0f3F000000;
	setp.lt.f32	%p23, %f100, 0fBF000000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB58_32;

	setp.gt.f32	%p25, %f12, %f9;
	selp.f32	%f101, %f12, %f9, %p25;
	setp.gt.f32	%p26, %f15, %f101;
	selp.f32	%f102, %f15, %f101, %p26;
	setp.lt.f32	%p27, %f102, 0fBF000000;
	@%p27 bra 	BB58_32;

	mul.rz.f32 	%f103, %f17, %f13;
	mul.rz.f32 	%f104, %f16, %f14;
	neg.f32 	%f105, %f104;
	add.rz.f32 	%f18, %f103, %f105;
	mul.rz.f32 	%f106, %f10, %f17;
	neg.f32 	%f107, %f106;
	mul.rz.f32 	%f108, %f11, %f16;
	add.rz.f32 	%f19, %f108, %f107;
	mul.rz.f32 	%f109, %f13, %f11;
	neg.f32 	%f110, %f109;
	mul.rz.f32 	%f111, %f14, %f10;
	add.rz.f32 	%f20, %f111, %f110;
	setp.ge.f32	%p28, %f19, 0f00000000;
	setp.ge.f32	%p29, %f18, 0f00000000;
	and.pred  	%p30, %p29, %p28;
	setp.ge.f32	%p31, %f20, 0f00000000;
	and.pred  	%p32, %p30, %p31;
	@%p32 bra 	BB58_8;

	setp.gtu.f32	%p33, %f19, 0f00000000;
	setp.gtu.f32	%p34, %f18, 0f00000000;
	or.pred  	%p35, %p34, %p33;
	setp.gtu.f32	%p36, %f20, 0f00000000;
	or.pred  	%p37, %p35, %p36;
	@%p37 bra 	BB58_15;

BB58_8:
	mul.rz.f32 	%f112, %f18, %f9;
	mul.rz.f32 	%f113, %f19, %f12;
	add.f32 	%f114, %f112, %f113;
	mul.rz.f32 	%f115, %f20, %f15;
	add.f32 	%f116, %f114, %f115;
	add.f32 	%f117, %f18, %f19;
	add.f32 	%f21, %f117, %f20;
	mul.f32 	%f118, %f21, %f116;
	setp.leu.f32	%p38, %f118, 0f00000000;
	@%p38 bra 	BB58_15;

	setp.neu.f32	%p39, %f18, 0f00000000;
	setp.neu.f32	%p40, %f19, 0f00000000;
	and.pred  	%p41, %p39, %p40;
	setp.neu.f32	%p42, %f20, 0f00000000;
	and.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB58_14;
	bra.uni 	BB58_10;

BB58_14:
	add.s32 	%r68, %r68, 1;
	bra.uni 	BB58_15;

BB58_10:
	setp.eq.f32	%p44, %f18, 0f00000000;
	@%p44 bra 	BB58_12;
	bra.uni 	BB58_11;

BB58_12:
	sub.f32 	%f282, %f16, %f13;
	sub.f32 	%f283, %f17, %f14;
	bra.uni 	BB58_13;

BB58_11:
	setp.eq.f32	%p45, %f19, 0f00000000;
	sub.f32 	%f119, %f13, %f10;
	sub.f32 	%f120, %f10, %f16;
	selp.f32	%f282, %f120, %f119, %p45;
	sub.f32 	%f121, %f14, %f11;
	sub.f32 	%f122, %f11, %f17;
	selp.f32	%f283, %f122, %f121, %p45;

BB58_13:
	setp.gt.f32	%p46, %f282, 0f00000000;
	selp.u32	%r37, 1, 0, %p46;
	setp.lt.f32	%p47, %f282, 0f00000000;
	selp.u32	%r38, 1, 0, %p47;
	sub.s32 	%r39, %r37, %r38;
	cvt.rn.f32.s32	%f123, %r39;
	setp.gt.f32	%p48, %f283, 0f00000000;
	selp.u32	%r40, 1, 0, %p48;
	setp.lt.f32	%p49, %f283, 0f00000000;
	selp.u32	%r41, 1, 0, %p49;
	sub.s32 	%r42, %r40, %r41;
	cvt.rn.f32.s32	%f124, %r42;
	fma.rn.f32 	%f125, %f123, 0f40000000, %f124;
	mul.f32 	%f126, %f21, %f125;
	setp.gt.f32	%p50, %f126, 0f00000000;
	selp.u32	%r43, 1, 0, %p50;
	add.s32 	%r68, %r43, %r68;

BB58_15:
	setp.lt.f32	%p51, %f12, %f9;
	selp.f32	%f127, %f12, %f9, %p51;
	setp.lt.f32	%p52, %f15, %f127;
	selp.f32	%f128, %f15, %f127, %p52;
	setp.gt.f32	%p53, %f128, 0f3F000000;
	@%p53 bra 	BB58_32;

	sub.f32 	%f28, %f12, %f9;
	sub.f32 	%f129, %f15, %f9;
	neg.f32 	%f29, %f129;
	sub.f32 	%f130, %f17, %f11;
	neg.f32 	%f30, %f130;
	sub.f32 	%f131, %f16, %f10;
	neg.f32 	%f31, %f131;
	sub.f32 	%f32, %f16, %f13;
	sub.f32 	%f33, %f14, %f11;
	mul.f32 	%f132, %f33, %f32;
	sub.f32 	%f34, %f17, %f14;
	sub.f32 	%f35, %f13, %f10;
	mul.f32 	%f133, %f35, %f34;
	sub.f32 	%f36, %f132, %f133;
	sub.f32 	%f37, %f15, %f12;
	mul.f32 	%f134, %f35, %f37;
	mul.f32 	%f135, %f28, %f32;
	sub.f32 	%f38, %f134, %f135;
	mul.f32 	%f136, %f28, %f34;
	mul.f32 	%f137, %f37, %f33;
	sub.f32 	%f39, %f136, %f137;
	setp.gt.f32	%p54, %f36, 0f00000000;
	selp.f32	%f138, 0fBF000000, 0f3F000000, %p54;
	selp.f32	%f139, 0f3F000000, 0fBF000000, %p54;
	sub.f32 	%f140, %f139, %f9;
	sub.f32 	%f141, %f138, %f9;
	fma.rn.f32 	%f142, %f36, %f140, 0f00000000;
	fma.rn.f32 	%f143, %f36, %f141, 0f00000000;
	setp.gt.f32	%p55, %f38, 0f00000000;
	selp.f32	%f144, 0fBF000000, 0f3F000000, %p55;
	selp.f32	%f145, 0f3F000000, 0fBF000000, %p55;
	sub.f32 	%f146, %f145, %f11;
	sub.f32 	%f147, %f144, %f11;
	fma.rn.f32 	%f148, %f38, %f146, %f142;
	fma.rn.f32 	%f149, %f38, %f147, %f143;
	setp.gt.f32	%p56, %f39, 0f00000000;
	selp.f32	%f150, 0fBF000000, 0f3F000000, %p56;
	selp.f32	%f151, 0f3F000000, 0fBF000000, %p56;
	sub.f32 	%f152, %f151, %f10;
	sub.f32 	%f153, %f150, %f10;
	fma.rn.f32 	%f154, %f39, %f152, %f148;
	fma.rn.f32 	%f155, %f39, %f153, %f149;
	setp.gt.f32	%p57, %f155, 0f00000000;
	setp.lt.f32	%p58, %f154, 0f00000000;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	BB58_32;

	setp.ltu.f32	%p60, %f39, 0f00000000;
	selp.f32	%f40, 0fBF800000, 0f3F800000, %p60;
	mul.f32 	%f156, %f33, %f40;
	neg.f32 	%f157, %f156;
	mul.f32 	%f158, %f28, %f40;
	sub.f32 	%f159, %f158, %f156;
	mul.f32 	%f160, %f159, 0fBF000000;
	mul.f32 	%f161, %f9, %f156;
	mul.f32 	%f162, %f11, %f158;
	sub.f32 	%f163, %f162, %f161;
	sub.f32 	%f164, %f160, %f163;
	mov.f32 	%f165, 0f00000000;
	max.f32 	%f166, %f165, %f157;
	add.f32 	%f167, %f164, %f166;
	max.f32 	%f168, %f165, %f158;
	add.f32 	%f169, %f167, %f168;
	setp.lt.f32	%p61, %f169, 0f00000000;
	@%p61 bra 	BB58_32;

	mul.f32 	%f170, %f34, %f40;
	neg.f32 	%f171, %f170;
	mul.f32 	%f172, %f37, %f40;
	sub.f32 	%f173, %f172, %f170;
	mul.f32 	%f174, %f173, 0fBF000000;
	mul.f32 	%f175, %f12, %f170;
	mul.f32 	%f176, %f14, %f172;
	sub.f32 	%f177, %f176, %f175;
	sub.f32 	%f178, %f174, %f177;
	max.f32 	%f180, %f165, %f171;
	add.f32 	%f181, %f178, %f180;
	max.f32 	%f182, %f165, %f172;
	add.f32 	%f183, %f181, %f182;
	setp.lt.f32	%p62, %f183, 0f00000000;
	@%p62 bra 	BB58_32;

	mul.f32 	%f184, %f40, %f30;
	neg.f32 	%f185, %f184;
	mul.f32 	%f186, %f40, %f29;
	sub.f32 	%f187, %f186, %f184;
	mul.f32 	%f188, %f187, 0fBF000000;
	mul.f32 	%f189, %f15, %f184;
	mul.f32 	%f190, %f17, %f186;
	sub.f32 	%f191, %f190, %f189;
	sub.f32 	%f192, %f188, %f191;
	max.f32 	%f194, %f165, %f185;
	add.f32 	%f195, %f192, %f194;
	max.f32 	%f196, %f165, %f186;
	add.f32 	%f197, %f195, %f196;
	setp.lt.f32	%p63, %f197, 0f00000000;
	@%p63 bra 	BB58_32;

	setp.ltu.f32	%p64, %f38, 0f00000000;
	selp.f32	%f41, 0f3F800000, 0fBF800000, %p64;
	mul.f32 	%f198, %f35, %f41;
	neg.f32 	%f199, %f198;
	mul.f32 	%f200, %f28, %f41;
	sub.f32 	%f201, %f200, %f198;
	mul.f32 	%f202, %f201, 0fBF000000;
	mul.f32 	%f203, %f9, %f198;
	mul.f32 	%f204, %f10, %f200;
	sub.f32 	%f205, %f204, %f203;
	sub.f32 	%f206, %f202, %f205;
	max.f32 	%f208, %f165, %f199;
	add.f32 	%f209, %f206, %f208;
	max.f32 	%f210, %f165, %f200;
	add.f32 	%f211, %f209, %f210;
	setp.lt.f32	%p65, %f211, 0f00000000;
	@%p65 bra 	BB58_32;

	mul.f32 	%f212, %f32, %f41;
	neg.f32 	%f213, %f212;
	mul.f32 	%f214, %f37, %f41;
	sub.f32 	%f215, %f214, %f212;
	mul.f32 	%f216, %f215, 0fBF000000;
	mul.f32 	%f217, %f12, %f212;
	mul.f32 	%f218, %f13, %f214;
	sub.f32 	%f219, %f218, %f217;
	sub.f32 	%f220, %f216, %f219;
	max.f32 	%f222, %f165, %f213;
	add.f32 	%f223, %f220, %f222;
	max.f32 	%f224, %f165, %f214;
	add.f32 	%f225, %f223, %f224;
	setp.lt.f32	%p66, %f225, 0f00000000;
	@%p66 bra 	BB58_32;

	mul.f32 	%f226, %f41, %f31;
	neg.f32 	%f227, %f226;
	mul.f32 	%f228, %f41, %f29;
	sub.f32 	%f229, %f228, %f226;
	mul.f32 	%f230, %f229, 0fBF000000;
	mul.f32 	%f231, %f15, %f226;
	mul.f32 	%f232, %f16, %f228;
	sub.f32 	%f233, %f232, %f231;
	sub.f32 	%f234, %f230, %f233;
	max.f32 	%f236, %f165, %f227;
	add.f32 	%f237, %f234, %f236;
	max.f32 	%f238, %f165, %f228;
	add.f32 	%f239, %f237, %f238;
	setp.lt.f32	%p67, %f239, 0f00000000;
	@%p67 bra 	BB58_32;

	setp.ltu.f32	%p68, %f36, 0f00000000;
	selp.f32	%f42, 0fBF800000, 0f3F800000, %p68;
	mul.f32 	%f240, %f35, %f42;
	neg.f32 	%f241, %f240;
	mul.f32 	%f242, %f33, %f42;
	sub.f32 	%f243, %f242, %f240;
	mul.f32 	%f244, %f243, 0fBF000000;
	mul.f32 	%f245, %f11, %f240;
	mul.f32 	%f246, %f10, %f242;
	sub.f32 	%f247, %f246, %f245;
	sub.f32 	%f248, %f244, %f247;
	max.f32 	%f250, %f165, %f241;
	add.f32 	%f251, %f248, %f250;
	max.f32 	%f252, %f165, %f242;
	add.f32 	%f253, %f251, %f252;
	setp.lt.f32	%p69, %f253, 0f00000000;
	@%p69 bra 	BB58_32;

	mul.f32 	%f254, %f32, %f42;
	neg.f32 	%f255, %f254;
	mul.f32 	%f256, %f34, %f42;
	sub.f32 	%f257, %f256, %f254;
	mul.f32 	%f258, %f257, 0fBF000000;
	mul.f32 	%f259, %f14, %f254;
	mul.f32 	%f260, %f13, %f256;
	sub.f32 	%f261, %f260, %f259;
	sub.f32 	%f262, %f258, %f261;
	max.f32 	%f264, %f165, %f255;
	add.f32 	%f265, %f262, %f264;
	max.f32 	%f266, %f165, %f256;
	add.f32 	%f267, %f265, %f266;
	setp.lt.f32	%p70, %f267, 0f00000000;
	@%p70 bra 	BB58_32;

	mul.f32 	%f268, %f42, %f31;
	neg.f32 	%f269, %f268;
	mul.f32 	%f270, %f42, %f30;
	sub.f32 	%f271, %f270, %f268;
	mul.f32 	%f272, %f271, 0fBF000000;
	mul.f32 	%f273, %f17, %f268;
	mul.f32 	%f274, %f16, %f270;
	sub.f32 	%f275, %f274, %f273;
	sub.f32 	%f276, %f272, %f275;
	max.f32 	%f278, %f165, %f269;
	add.f32 	%f279, %f276, %f278;
	max.f32 	%f280, %f165, %f270;
	add.f32 	%f281, %f279, %f280;
	setp.lt.f32	%p71, %f281, 0f00000000;
	@%p71 bra 	BB58_32;
	bra.uni 	BB58_26;

BB58_32:
	add.s32 	%r69, %r69, 1;
	setp.lt.s32	%p75, %r69, %r9;
	@%p75 bra 	BB58_3;
	bra.uni 	BB58_33;

BB58_26:
	cvt.u32.u16	%r44, %rs1;
	setp.eq.s16	%p72, %rs1, 0;
	@%p72 bra 	BB58_31;

	setp.eq.s32	%p73, %r44, 3;
	@%p73 bra 	BB58_30;
	bra.uni 	BB58_28;

BB58_30:
	mul.wide.u32 	%rd20, %r34, 4;
	add.s64 	%rd21, %rd13, %rd20;
	st.global.f32 	[%rd21], %f49;
	bra.uni 	BB58_33;

BB58_31:
	cvt.rzi.u32.f32	%r50, %f49;
	st.global.u8 	[%rd3], %r50;
	bra.uni 	BB58_33;

BB58_28:
	setp.ne.s32	%p74, %r44, 6;
	@%p74 bra 	BB58_33;

	cvt.rzi.s32.f32	%r45, %f49;
	mul.wide.u32 	%rd17, %r34, 4;
	add.s64 	%rd18, %rd13, %rd17;
	st.global.u32 	[%rd18], %r45;

BB58_33:
	ld.global.u32 	%r51, [%rd2];
	ld.global.u32 	%r52, [%rd1];
	add.s32 	%r53, %r51, %r52;
	setp.ne.s32	%p76, %r69, %r53;
	shr.u32 	%r54, %r68, 31;
	add.s32 	%r55, %r68, %r54;
	and.b32  	%r56, %r55, -2;
	sub.s32 	%r57, %r68, %r56;
	setp.ne.s32	%p77, %r57, 1;
	or.pred  	%p78, %p76, %p77;
	@%p78 bra 	BB58_40;

	cvt.u32.u16	%r58, %rs1;
	setp.eq.s16	%p79, %rs1, 0;
	@%p79 bra 	BB58_39;

	setp.eq.s32	%p80, %r58, 3;
	@%p80 bra 	BB58_38;
	bra.uni 	BB58_36;

BB58_38:
	mul.wide.u32 	%rd26, %r34, 4;
	add.s64 	%rd27, %rd13, %rd26;
	st.global.f32 	[%rd27], %f50;
	bra.uni 	BB58_40;

BB58_39:
	cvt.rzi.u32.f32	%r64, %f50;
	st.global.u8 	[%rd3], %r64;
	bra.uni 	BB58_40;

BB58_36:
	setp.ne.s32	%p81, %r58, 6;
	@%p81 bra 	BB58_40;

	cvt.rzi.s32.f32	%r59, %f50;
	mul.wide.u32 	%rd23, %r34, 4;
	add.s64 	%rd24, %rd13, %rd23;
	st.global.u32 	[%rd24], %r59;

BB58_40:
	ret;
}

	// .globl	gvdbBitonicSort
.visible .entry gvdbBitonicSort(
	.param .u64 gvdbBitonicSort_param_0,
	.param .u32 gvdbBitonicSort_param_1,
	.param .u32 gvdbBitonicSort_param_2,
	.param .u32 gvdbBitonicSort_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd3, [gvdbBitonicSort_param_0];
	ld.param.u32 	%r9, [gvdbBitonicSort_param_1];
	ld.param.u32 	%r10, [gvdbBitonicSort_param_2];
	ld.param.u32 	%r8, [gvdbBitonicSort_param_3];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	xor.b32  	%r2, %r1, %r10;
	setp.ge.u32	%p1, %r1, %r9;
	setp.ge.u32	%p2, %r2, %r9;
	or.pred  	%p3, %p1, %p2;
	setp.le.u32	%p4, %r2, %r1;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB59_7;

	cvta.to.global.u64 	%rd4, %rd3;
	and.b32  	%r3, %r1, %r8;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd1, %rd4, %rd5;
	mul.wide.u32 	%rd6, %r2, 4;
	add.s64 	%rd2, %rd4, %rd6;
	setp.ne.s32	%p6, %r3, 0;
	@%p6 bra 	BB59_4;

	ld.global.u32 	%r4, [%rd1];
	ld.global.u32 	%r5, [%rd2];
	setp.le.s32	%p7, %r4, %r5;
	@%p7 bra 	BB59_4;

	st.global.u32 	[%rd1], %r5;
	st.global.u32 	[%rd2], %r4;

BB59_4:
	setp.eq.s32	%p8, %r3, 0;
	@%p8 bra 	BB59_7;

	ld.global.u32 	%r6, [%rd1];
	ld.global.u32 	%r7, [%rd2];
	setp.ge.s32	%p9, %r6, %r7;
	@%p9 bra 	BB59_7;

	st.global.u32 	[%rd1], %r7;
	st.global.u32 	[%rd2], %r6;

BB59_7:
	ret;
}

	// .globl	gvdbRayDeep
.visible .entry gvdbRayDeep(
	.param .u64 gvdbRayDeep_param_0,
	.param .u8 gvdbRayDeep_param_1,
	.param .u64 gvdbRayDeep_param_2
)
{
	.local .align 4 .b8 	__local_depot60[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<105>;
	.reg .b16 	%rs<14>;
	.reg .f32 	%f<736>;
	.reg .b32 	%r<197>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<145>;


	mov.u64 	%SPL, __local_depot60;
	ld.param.u64 	%rd20, [gvdbRayDeep_param_0];
	cvta.to.global.u64 	%rd1, %rd20;
	mov.u32 	%r59, %ntid.x;
	mov.u32 	%r60, %ctaid.x;
	mov.u32 	%r61, %tid.x;
	mad.lo.s32 	%r1, %r59, %r60, %r61;
	mov.u32 	%r62, %ntid.y;
	mov.u32 	%r63, %ctaid.y;
	mov.u32 	%r64, %tid.y;
	mad.lo.s32 	%r2, %r62, %r63, %r64;
	ld.const.v2.u32 	{%r11, %r171}, [scn];
	setp.ge.s32	%p3, %r2, %r171;
	setp.ge.s32	%p4, %r1, %r11;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB60_4;

	ld.const.f32 	%f78, [NOHIT];
	ld.const.v4.f32 	{%f206, %f207, %f208, %f209}, [scn+16];
	mov.u32 	%r17, 0;
	ld.const.v4.f32 	{%f214, %f215, %f216, %f217}, [scn+192];
	ld.const.v4.f32 	{%f221, %f222, %f223, %f224}, [scn+208];
	mul.f32 	%f228, %f207, %f221;
	fma.rn.f32 	%f229, %f206, %f214, %f228;
	ld.const.v4.f32 	{%f230, %f231, %f232, %f233}, [scn+224];
	fma.rn.f32 	%f237, %f208, %f230, %f229;
	ld.const.v4.f32 	{%f238, %f239, %f240, %f241}, [scn+240];
	add.f32 	%f2, %f238, %f237;
	mul.f32 	%f245, %f207, %f222;
	fma.rn.f32 	%f246, %f206, %f215, %f245;
	fma.rn.f32 	%f247, %f208, %f231, %f246;
	add.f32 	%f3, %f239, %f247;
	mul.f32 	%f248, %f207, %f223;
	fma.rn.f32 	%f249, %f206, %f216, %f248;
	fma.rn.f32 	%f250, %f208, %f232, %f249;
	add.f32 	%f4, %f240, %f250;
	cvt.rn.f32.s32	%f251, %r1;
	add.f32 	%f252, %f251, 0f3F000000;
	cvt.rn.f32.s32	%f253, %r11;
	div.rn.f32 	%f254, %f252, %f253;
	cvt.rn.f32.s32	%f255, %r2;
	add.f32 	%f256, %f255, 0f3F000000;
	cvt.rn.f32.s32	%f257, %r171;
	div.rn.f32 	%f258, %f256, %f257;
	ld.const.v4.f32 	{%f259, %f260, %f261, %f262}, [scn+48];
	ld.const.v4.f32 	{%f267, %f268, %f269, %f270}, [scn+32];
	mul.f32 	%f275, %f258, %f260;
	mul.f32 	%f276, %f258, %f261;
	mul.f32 	%f277, %f258, %f262;
	fma.rn.f32 	%f278, %f254, %f269, %f275;
	fma.rn.f32 	%f279, %f254, %f270, %f276;
	fma.rn.f32 	%f280, %f254, %f259, %f277;
	add.f32 	%f281, %f209, %f278;
	add.f32 	%f282, %f267, %f279;
	add.f32 	%f283, %f268, %f280;
	ld.const.v4.f32 	{%f284, %f285, %f286, %f287}, [scn+256];
	ld.const.v4.f32 	{%f291, %f292, %f293, %f294}, [scn+272];
	mul.f32 	%f298, %f291, %f282;
	fma.rn.f32 	%f299, %f284, %f281, %f298;
	ld.const.v4.f32 	{%f300, %f301, %f302, %f303}, [scn+288];
	fma.rn.f32 	%f307, %f283, %f300, %f299;
	ld.const.v4.f32 	{%f308, %f309, %f310, %f311}, [scn+304];
	add.f32 	%f315, %f308, %f307;
	mul.f32 	%f316, %f282, %f292;
	fma.rn.f32 	%f317, %f281, %f285, %f316;
	fma.rn.f32 	%f318, %f283, %f301, %f317;
	add.f32 	%f319, %f309, %f318;
	mul.f32 	%f320, %f282, %f293;
	fma.rn.f32 	%f321, %f281, %f286, %f320;
	fma.rn.f32 	%f322, %f283, %f302, %f321;
	add.f32 	%f323, %f310, %f322;
	mul.f32 	%f324, %f319, %f319;
	fma.rn.f32 	%f325, %f315, %f315, %f324;
	fma.rn.f32 	%f326, %f323, %f323, %f325;
	rsqrt.approx.f32 	%f327, %f326;
	mul.f32 	%f5, %f315, %f327;
	mul.f32 	%f6, %f319, %f327;
	mul.f32 	%f7, %f327, %f323;
	add.s64 	%rd2, %rd1, 672;
	ld.global.u32 	%r16, [%rd1+672];
	cvt.s64.s32	%rd3, %r16;
	add.u64 	%rd23, %SPL, 0;
	mul.wide.s32 	%rd24, %r16, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.local.u32 	[%rd25], %r17;
	ld.global.v4.f32 	{%f328, %f329, %f330, %f331}, [%rd1+688];
	ld.global.v2.f32 	{%f336, %f337}, [%rd1+704];
	sub.f32 	%f340, %f328, %f2;
	div.rn.f32 	%f341, %f340, %f5;
	sub.f32 	%f342, %f331, %f2;
	div.rn.f32 	%f343, %f342, %f5;
	sub.f32 	%f344, %f329, %f3;
	div.rn.f32 	%f345, %f344, %f6;
	sub.f32 	%f346, %f336, %f3;
	div.rn.f32 	%f347, %f346, %f6;
	sub.f32 	%f348, %f330, %f4;
	div.rn.f32 	%f349, %f348, %f7;
	sub.f32 	%f350, %f337, %f4;
	div.rn.f32 	%f351, %f350, %f7;
	min.f32 	%f352, %f341, %f343;
	min.f32 	%f353, %f345, %f347;
	max.f32 	%f354, %f352, %f353;
	min.f32 	%f355, %f349, %f351;
	max.f32 	%f356, %f354, %f355;
	max.f32 	%f357, %f341, %f343;
	max.f32 	%f358, %f345, %f347;
	min.f32 	%f359, %f357, %f358;
	max.f32 	%f360, %f349, %f351;
	min.f32 	%f8, %f359, %f360;
	setp.lt.f32	%p6, %f356, 0f00000000;
	selp.f32	%f9, 0f00000000, %f356, %p6;
	setp.lt.f32	%p7, %f8, %f9;
	setp.lt.f32	%p8, %f8, 0f00000000;
	or.pred  	%p9, %p7, %p8;
	selp.f32	%f361, %f78, 0f00000000, %p9;
	setp.eq.f32	%p10, %f361, %f78;
	mov.f32 	%f75, 0f00000000;
	mov.f32 	%f74, 0f3F800000;
	@%p10 bra 	BB60_2;
	bra.uni 	BB60_5;

BB60_2:
	mov.f32 	%f76, %f75;
	mov.f32 	%f77, %f75;

BB60_3:
	ld.param.u64 	%rd138, [gvdbRayDeep_param_2];
	mov.f32 	%f639, 0f3F800000;
	mov.u32 	%r169, %tid.y;
	mov.u32 	%r168, %ctaid.y;
	mov.u32 	%r167, %ntid.y;
	mad.lo.s32 	%r166, %r167, %r168, %r169;
	mov.u32 	%r165, %tid.x;
	mov.u32 	%r164, %ctaid.x;
	mov.u32 	%r163, %ntid.x;
	mad.lo.s32 	%r162, %r163, %r164, %r165;
	ld.const.v4.f32 	{%f620, %f621, %f622, %f623}, [scn+112];
	sub.f32 	%f627, %f77, %f620;
	sub.f32 	%f629, %f639, %f74;
	fma.rn.f32 	%f630, %f629, %f627, %f620;
	sub.f32 	%f631, %f76, %f621;
	fma.rn.f32 	%f632, %f629, %f631, %f621;
	sub.f32 	%f633, %f75, %f622;
	fma.rn.f32 	%f634, %f629, %f633, %f622;
	mad.lo.s32 	%r157, %r11, %r166, %r162;
	mul.f32 	%f635, %f630, 0f437F0000;
	cvt.rzi.u32.f32	%r158, %f635;
	mul.f32 	%f636, %f632, 0f437F0000;
	cvt.rzi.u32.f32	%r159, %f636;
	mul.f32 	%f637, %f634, 0f437F0000;
	cvt.rzi.u32.f32	%r160, %f637;
	mul.f32 	%f638, %f629, 0f437F0000;
	cvt.rzi.u32.f32	%r161, %f638;
	cvta.to.global.u64 	%rd135, %rd138;
	mul.wide.s32 	%rd136, %r157, 4;
	add.s64 	%rd137, %rd135, %rd136;
	cvt.u16.u32	%rs9, %r160;
	cvt.u16.u32	%rs10, %r159;
	cvt.u16.u32	%rs11, %r158;
	cvt.u16.u32	%rs12, %r161;
	st.global.v4.u8 	[%rd137], {%rs11, %rs10, %rs9, %rs12};

BB60_4:
	ret;

BB60_5:
	mul.wide.s32 	%rd26, %r16, 8;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.u64 	%rd4, [%rd27+440];
	cvta.to.global.u64 	%rd9, %rd4;
	ld.global.u32 	%r68, [%rd9+12];
	cvt.rn.f32.s32	%f362, %r68;
	ld.global.u32 	%r69, [%rd9+8];
	cvt.rn.f32.s32	%f363, %r69;
	ld.global.u32 	%r70, [%rd9+4];
	cvt.rn.f32.s32	%f364, %r70;
	ld.global.f32 	%f365, [%rd2+8];
	add.f32 	%f70, %f9, %f365;
	sub.f32 	%f366, %f8, %f365;
	add.u64 	%rd30, %SPL, 20;
	shl.b64 	%rd31, %rd3, 2;
	add.s64 	%rd32, %rd30, %rd31;
	st.local.f32 	[%rd32], %f366;
	setp.gt.f32	%p11, %f5, 0f00000000;
	selp.b32	%r71, 1, -1, %p11;
	setp.gt.f32	%p12, %f6, 0f00000000;
	selp.b32	%r72, 1, -1, %p12;
	setp.gt.f32	%p13, %f7, 0f00000000;
	selp.b32	%r73, 1, -1, %p13;
	mul.wide.s32 	%rd33, %r16, 12;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.f32 	%f367, [%rd34+80];
	div.rn.f32 	%f368, %f367, %f5;
	ld.global.f32 	%f369, [%rd34+84];
	div.rn.f32 	%f370, %f369, %f6;
	ld.global.f32 	%f371, [%rd34+88];
	div.rn.f32 	%f372, %f371, %f7;
	abs.f32 	%f67, %f368;
	abs.f32 	%f68, %f370;
	abs.f32 	%f69, %f372;
	fma.rn.f32 	%f373, %f5, %f70, %f2;
	fma.rn.f32 	%f374, %f6, %f70, %f3;
	fma.rn.f32 	%f375, %f7, %f70, %f4;
	sub.f32 	%f376, %f373, %f364;
	sub.f32 	%f377, %f374, %f363;
	sub.f32 	%f378, %f375, %f362;
	div.rn.f32 	%f379, %f376, %f367;
	div.rn.f32 	%f380, %f377, %f369;
	div.rn.f32 	%f381, %f378, %f371;
	cvt.rmi.f32.f32	%f382, %f379;
	cvt.rmi.f32.f32	%f383, %f380;
	cvt.rmi.f32.f32	%f384, %f381;
	sub.f32 	%f385, %f382, %f379;
	sub.f32 	%f386, %f383, %f380;
	sub.f32 	%f387, %f384, %f381;
	add.f32 	%f388, %f385, 0f3F000000;
	add.f32 	%f389, %f386, 0f3F000000;
	add.f32 	%f390, %f387, 0f3F000000;
	cvt.rn.f32.s32	%f14, %r71;
	cvt.rn.f32.s32	%f15, %r72;
	cvt.rn.f32.s32	%f16, %r73;
	fma.rn.f32 	%f391, %f14, %f388, 0f3F000000;
	fma.rn.f32 	%f392, %f15, %f389, 0f3F000000;
	fma.rn.f32 	%f393, %f16, %f390, 0f3F000000;
	fma.rn.f32 	%f71, %f67, %f391, %f70;
	fma.rn.f32 	%f72, %f68, %f392, %f70;
	fma.rn.f32 	%f73, %f69, %f393, %f70;
	cvt.rzi.s32.f32	%r13, %f382;
	cvt.rzi.s32.f32	%r14, %f383;
	cvt.rzi.s32.f32	%r15, %f384;
	ld.const.u64 	%rd6, [scn+400];
	setp.eq.s64	%p14, %rd6, 0;
	@%p14 bra 	BB60_7;

	not.b32 	%r74, %r2;
	ld.const.v4.f32 	{%f663, %f660, %f657, %f397}, [scn+128];
	ld.const.v4.f32 	{%f662, %f659, %f656, %f401}, [scn+144];
	mul.f32 	%f402, %f6, %f662;
	fma.rn.f32 	%f403, %f5, %f663, %f402;
	ld.const.v4.f32 	{%f661, %f658, %f655, %f407}, [scn+160];
	fma.rn.f32 	%f408, %f7, %f661, %f403;
	mul.f32 	%f409, %f6, %f659;
	fma.rn.f32 	%f410, %f5, %f660, %f409;
	fma.rn.f32 	%f411, %f7, %f658, %f410;
	mul.f32 	%f412, %f6, %f656;
	fma.rn.f32 	%f413, %f5, %f657, %f412;
	fma.rn.f32 	%f414, %f7, %f655, %f413;
	add.s32 	%r75, %r171, %r74;
	ld.const.u64 	%rd35, [scn];
	cvt.u32.u64	%r11, %rd35;
	mad.lo.s32 	%r76, %r75, %r11, %r1;
	cvta.to.global.u64 	%rd36, %rd6;
	mul.wide.s32 	%rd37, %r76, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.const.v2.f32 	{%f654, %f653}, [scn+8];
	mul.f32 	%f417, %f654, %f653;
	neg.f32 	%f418, %f417;
	sub.f32 	%f419, %f653, %f654;
	div.rn.f32 	%f420, %f418, %f419;
	div.rn.f32 	%f421, %f653, %f419;
	ld.global.f32 	%f422, [%rd38];
	sub.f32 	%f423, %f422, %f421;
	div.rn.f32 	%f424, %f420, %f423;
	mul.f32 	%f425, %f411, %f411;
	fma.rn.f32 	%f426, %f408, %f408, %f425;
	fma.rn.f32 	%f427, %f414, %f414, %f426;
	sqrt.rn.f32 	%f428, %f427;
	div.rn.f32 	%f54, %f424, %f428;
	shr.u64 	%rd39, %rd35, 32;
	cvt.u32.u64	%r171, %rd39;
	bra.uni 	BB60_8;

BB60_7:
	ld.const.v4.f32 	{%f663, %f660, %f657, %f433}, [scn+128];
	ld.const.v4.f32 	{%f662, %f659, %f656, %f437}, [scn+144];
	ld.const.v4.f32 	{%f661, %f658, %f655, %f441}, [scn+160];
	ld.const.v2.f32 	{%f654, %f653}, [scn+8];
	mov.f32 	%f54, 0f7F800000;
	mov.u64 	%rd6, 0;

BB60_8:
	ld.const.f32 	%f55, [scn+348];
	mul.f32 	%f56, %f5, %f55;
	mul.f32 	%f57, %f6, %f55;
	mul.f32 	%f58, %f7, %f55;
	mul.f32 	%f448, %f57, %f57;
	fma.rn.f32 	%f449, %f56, %f56, %f448;
	fma.rn.f32 	%f59, %f58, %f58, %f449;
	ld.const.v2.f32 	{%f450, %f451}, [scn+360];
	ld.const.v2.f32 	{%f452, %f453}, [scn+336];
	mul.f32 	%f454, %f6, %f662;
	fma.rn.f32 	%f455, %f5, %f663, %f454;
	fma.rn.f32 	%f456, %f7, %f661, %f455;
	mul.f32 	%f457, %f6, %f659;
	fma.rn.f32 	%f458, %f5, %f660, %f457;
	fma.rn.f32 	%f459, %f7, %f658, %f458;
	mul.f32 	%f460, %f6, %f656;
	fma.rn.f32 	%f461, %f5, %f657, %f460;
	fma.rn.f32 	%f462, %f7, %f655, %f461;
	not.b32 	%r78, %r2;
	add.s32 	%r79, %r171, %r78;
	mad.lo.s32 	%r80, %r79, %r11, %r1;
	cvta.to.global.u64 	%rd41, %rd6;
	mul.wide.s32 	%rd42, %r80, 4;
	add.s64 	%rd7, %rd41, %rd42;
	mul.f32 	%f463, %f654, %f653;
	neg.f32 	%f464, %f463;
	sub.f32 	%f465, %f653, %f654;
	div.rn.f32 	%f64, %f464, %f465;
	div.rn.f32 	%f65, %f653, %f465;
	mul.f32 	%f466, %f459, %f459;
	fma.rn.f32 	%f467, %f456, %f456, %f466;
	fma.rn.f32 	%f66, %f462, %f462, %f467;
	mov.f32 	%f75, 0f00000000;
	mov.f32 	%f74, 0f3F800000;
	sqrt.rn.f32 	%f94, %f59;
	sqrt.rn.f32 	%f515, %f66;
	mov.f32 	%f76, %f75;
	mov.f32 	%f77, %f75;
	bra.uni 	BB60_9;

BB60_56:
	add.s32 	%r17, %r17, 1;

BB60_9:
	setp.lt.s32	%p16, %r16, 1;
	setp.gt.s32	%p17, %r17, 255;
	mov.pred 	%p104, 0;
	or.pred  	%p18, %p17, %p16;
	@%p18 bra 	BB60_11;

	ld.global.u32 	%r81, [%rd1+672];
	setp.le.s32	%p104, %r16, %r81;

BB60_11:
	setp.lt.s32	%p19, %r13, 0;
	not.pred 	%p20, %p104;
	or.pred  	%p21, %p20, %p19;
	setp.lt.s32	%p22, %r14, 0;
	or.pred  	%p23, %p21, %p22;
	setp.lt.s32	%p24, %r15, 0;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	BB60_3;

	mul.wide.s32 	%rd45, %r16, 4;
	add.s64 	%rd46, %rd1, %rd45;
	add.s64 	%rd10, %rd46, 40;
	ld.global.u32 	%r82, [%rd46+40];
	setp.gt.s32	%p26, %r13, %r82;
	setp.gt.s32	%p27, %r14, %r82;
	or.pred  	%p28, %p26, %p27;
	setp.gt.s32	%p29, %r15, %r82;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB60_3;

	setp.geu.f32	%p31, %f71, %f72;
	setp.gtu.f32	%p32, %f71, %f73;
	or.pred  	%p33, %p31, %p32;
	setp.geu.f32	%p34, %f72, %f73;
	setp.gtu.f32	%p35, %f72, %f71;
	or.pred  	%p36, %p34, %p35;
	selp.f32	%f468, %f73, %f72, %p36;
	selp.f32	%f79, %f468, %f71, %p33;
	setp.gt.f32	%p37, %f70, %f54;
	@%p37 bra 	BB60_3;

	ld.global.u32 	%r84, [%rd10+-40];
	shl.b32 	%r85, %r15, %r84;
	add.s32 	%r86, %r85, %r14;
	shl.b32 	%r87, %r86, %r84;
	add.s32 	%r18, %r87, %r13;
	ld.global.u64 	%rd11, [%rd9+48];
	setp.eq.s64	%p38, %rd11, 4294967295;
	bfe.u64 	%rd47, %rd11, 8, 8;
	shl.b64 	%rd49, %rd47, 3;
	add.s64 	%rd50, %rd1, %rd49;
	add.s64 	%rd12, %rd50, 520;
	shl.b64 	%rd51, %rd47, 2;
	add.s64 	%rd52, %rd1, %rd51;
	add.s64 	%rd13, %rd52, 400;
	mov.u32 	%r177, -1;
	@%p38 bra 	BB60_16;

	shr.u64 	%rd53, %rd11, 16;
	cvt.u32.u64	%r88, %rd53;
	ld.global.u64 	%rd54, [%rd12];
	cvta.to.global.u64 	%rd55, %rd54;
	ld.global.u32 	%r89, [%rd13];
	mul.lo.s32 	%r90, %r89, %r88;
	cvt.s64.s32	%rd56, %r90;
	add.s64 	%rd57, %rd55, %rd56;
	mul.wide.s32 	%rd58, %r18, 8;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.u64 	%rd60, [%rd59];
	shr.u64 	%rd61, %rd60, 16;
	cvt.u32.u64	%r177, %rd61;

BB60_16:
	setp.eq.s32	%p39, %r177, -1;
	@%p39 bra 	BB60_47;
	bra.uni 	BB60_17;

BB60_47:
	setp.lt.f32	%p86, %f71, %f72;
	setp.le.f32	%p87, %f71, %f73;
	and.pred  	%p88, %p86, %p87;
	selp.f32	%f588, %f67, 0f00000000, %p88;
	setp.le.f32	%p89, %f72, %f71;
	setp.lt.f32	%p90, %f72, %f73;
	and.pred  	%p91, %p90, %p89;
	selp.f32	%f589, %f68, 0f00000000, %p91;
	setp.le.f32	%p92, %f73, %f72;
	setp.lt.f32	%p93, %f73, %f71;
	and.pred  	%p94, %p93, %p92;
	selp.f32	%f590, %f69, 0f00000000, %p94;
	add.f32 	%f71, %f71, %f588;
	add.f32 	%f72, %f72, %f589;
	add.f32 	%f73, %f73, %f590;
	selp.b32	%r138, %r71, 0, %p88;
	selp.b32	%r140, %r72, 0, %p91;
	selp.b32	%r142, %r73, 0, %p94;
	add.s32 	%r13, %r138, %r13;
	add.s32 	%r14, %r140, %r14;
	add.s32 	%r15, %r142, %r15;
	bra.uni 	BB60_48;

BB60_17:
	setp.eq.s32	%p40, %r16, 1;
	@%p40 bra 	BB60_21;
	bra.uni 	BB60_18;

BB60_21:
	setp.eq.s64	%p103, %rd11, 4294967295;
	mov.u32 	%r179, -1;
	@%p103 bra 	BB60_23;

	shr.u64 	%rd86, %rd11, 16;
	cvt.u32.u64	%r101, %rd86;
	ld.global.u64 	%rd87, [%rd12];
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.u32 	%r102, [%rd13];
	mul.lo.s32 	%r103, %r102, %r101;
	cvt.s64.s32	%rd89, %r103;
	add.s64 	%rd90, %rd88, %rd89;
	mul.wide.s32 	%rd91, %r18, 8;
	add.s64 	%rd92, %rd90, %rd91;
	ld.global.u64 	%rd93, [%rd92];
	shr.u64 	%rd94, %rd93, 16;
	cvt.u32.u64	%r179, %rd94;

BB60_23:
	st.local.u32 	[%rd23], %r179;
	ld.global.f32 	%f502, [%rd1+680];
	add.f32 	%f503, %f70, %f502;
	ld.global.u64 	%rd98, [%rd1+440];
	cvta.to.global.u64 	%rd99, %rd98;
	ld.global.u32 	%r104, [%rd1+360];
	mul.lo.s32 	%r105, %r104, %r179;
	cvt.s64.s32	%rd100, %r105;
	add.s64 	%rd101, %rd100, %rd99;
	ld.global.u32 	%r106, [%rd101+4];
	cvt.rn.f32.s32	%f504, %r106;
	ld.global.v2.u32 	{%r107, %r108}, [%rd101+8];
	cvt.rn.f32.s32	%f505, %r107;
	cvt.rn.f32.s32	%f506, %r108;
	div.rn.f32 	%f507, %f503, %f55;
	cvt.rpi.f32.f32	%f508, %f507;
	mul.f32 	%f102, %f55, %f508;
	ld.global.v4.u32 	{%r111, %r112, %r113, %r114}, [%rd101+16];
	fma.rn.f32 	%f509, %f5, %f102, %f2;
	fma.rn.f32 	%f510, %f6, %f102, %f3;
	fma.rn.f32 	%f511, %f7, %f102, %f4;
	sub.f32 	%f105, %f509, %f504;
	sub.f32 	%f104, %f510, %f505;
	sub.f32 	%f103, %f511, %f506;
	setp.eq.s64	%p43, %rd6, 0;
	mov.f32 	%f96, 0f7F800000;
	@%p43 bra 	BB60_25;

	ld.global.f32 	%f512, [%rd7];
	sub.f32 	%f513, %f512, %f65;
	div.rn.f32 	%f514, %f64, %f513;
	div.rn.f32 	%f96, %f514, %f515;

BB60_25:
	setp.ltu.f32	%p44, %f105, 0f00000000;
	setp.leu.f32	%p45, %f74, %f451;
	or.pred  	%p46, %p45, %p44;
	setp.ltu.f32	%p47, %f104, 0f00000000;
	or.pred  	%p48, %p46, %p47;
	setp.ltu.f32	%p49, %f103, 0f00000000;
	or.pred  	%p50, %p48, %p49;
	@%p50 bra 	BB60_43;

	ld.global.u32 	%r119, [%rd1+40];
	cvt.rn.f32.s32	%f97, %r119;
	mov.u32 	%r29, 0;

BB60_27:
	setp.geu.f32	%p51, %f105, %f97;
	@%p51 bra 	BB60_43;

	ld.global.u32 	%r120, [%rd1+40];
	cvt.rn.f32.s32	%f516, %r120;
	setp.geu.f32	%p52, %f104, %f516;
	setp.geu.f32	%p53, %f103, %f516;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	BB60_43;

	setp.gt.f32	%p55, %f102, %f96;
	mov.f32 	%f517, 0f3F800000;
	@%p55 bra 	BB60_30;

	cvt.rn.f32.s32	%f649, %r111;
	cvt.rn.f32.s32	%f648, %r112;
	cvt.rn.f32.s32	%f647, %r113;
	ld.param.u8 	%rs13, [gvdbRayDeep_param_1];
	cvt.u32.u16	%r121, %rs13;
	mul.wide.u32 	%rd105, %r121, 8;
	add.s64 	%rd106, %rd1, %rd105;
	ld.global.u64 	%rd107, [%rd106+712];
	add.f32 	%f518, %f647, %f103;
	add.f32 	%f519, %f648, %f104;
	add.f32 	%f520, %f649, %f105;
	tex.3d.v4.f32.f32	{%f106, %f521, %f522, %f523}, [%rd107, {%f520, %f519, %f518, %f518}];
	setp.ltu.f32	%p56, %f106, %f450;
	@%p56 bra 	BB60_42;

	setp.lt.f32	%p57, %f106, 0f3E800000;
	cvt.f64.f32	%fd1, %f106;
	@%p57 bra 	BB60_38;
	bra.uni 	BB60_33;

BB60_38:
	fma.rn.f64 	%fd8, %fd1, 0dC010000000000000, 0d3FF0000000000000;
	cvt.rn.f32.f64	%f543, %fd8;
	mul.f32 	%f544, %f543, 0f00000000;
	mul.f32 	%f545, %f106, 0f40800000;
	add.f32 	%f686, %f545, %f544;
	fma.rn.f32 	%f687, %f545, 0f00000000, %f544;
	fma.rn.f32 	%f689, %f545, 0f3D4CCCCD, %f544;
	mov.f32 	%f688, %f687;
	bra.uni 	BB60_39;

BB60_33:
	setp.lt.f32	%p58, %f106, 0f3F000000;
	@%p58 bra 	BB60_37;
	bra.uni 	BB60_34;

BB60_37:
	add.f64 	%fd6, %fd1, 0dBFD0000000000000;
	fma.rn.f64 	%fd7, %fd6, 0dC010000000000000, 0d3FF0000000000000;
	cvt.rn.f32.f64	%f536, %fd7;
	mul.f32 	%f537, %f536, 0f00000000;
	mul.f32 	%f538, %f536, 0f3D4CCCCD;
	add.f32 	%f539, %f106, 0fBE800000;
	mul.f32 	%f540, %f539, 0f3F000000;
	mul.f32 	%f541, %f539, 0f00000000;
	mul.f32 	%f542, %f539, 0f3DCCCCCD;
	fma.rn.f32 	%f686, %f539, 0f40800000, %f536;
	fma.rn.f32 	%f687, %f540, 0f40800000, %f537;
	fma.rn.f32 	%f688, %f541, 0f40800000, %f537;
	fma.rn.f32 	%f689, %f542, 0f40800000, %f538;
	bra.uni 	BB60_39;

BB60_34:
	setp.lt.f32	%p59, %f106, 0f3F400000;
	@%p59 bra 	BB60_36;
	bra.uni 	BB60_35;

BB60_36:
	add.f64 	%fd4, %fd1, 0dBFE0000000000000;
	fma.rn.f64 	%fd5, %fd4, 0dC010000000000000, 0d3FF0000000000000;
	cvt.rn.f32.f64	%f529, %fd5;
	mul.f32 	%f530, %f529, 0f3F000000;
	mul.f32 	%f531, %f529, 0f00000000;
	mul.f32 	%f532, %f529, 0f3DCCCCCD;
	add.f32 	%f533, %f106, 0fBF000000;
	mul.f32 	%f534, %f533, 0f00000000;
	mul.f32 	%f535, %f533, 0f3E19999A;
	fma.rn.f32 	%f686, %f533, 0f40800000, %f529;
	fma.rn.f32 	%f687, %f533, 0f40800000, %f530;
	fma.rn.f32 	%f688, %f534, 0f40800000, %f531;
	fma.rn.f32 	%f689, %f535, 0f40800000, %f532;
	bra.uni 	BB60_39;

BB60_35:
	add.f64 	%fd2, %fd1, 0dBFE8000000000000;
	fma.rn.f64 	%fd3, %fd2, 0dC010000000000000, 0d3FF0000000000000;
	cvt.rn.f32.f64	%f524, %fd3;
	mul.f32 	%f525, %f524, 0f00000000;
	mul.f32 	%f526, %f524, 0f3E19999A;
	add.f32 	%f527, %f106, 0fBF400000;
	mul.f32 	%f528, %f527, 0f3E4CCCCD;
	fma.rn.f32 	%f686, %f527, 0f40800000, %f524;
	fma.rn.f32 	%f688, %f527, 0f40800000, %f525;
	fma.rn.f32 	%f689, %f528, 0f40800000, %f526;
	mov.f32 	%f687, %f686;

BB60_39:
	mul.f32 	%f549, %f689, %f452;
	mul.f32 	%f550, %f549, %f55;
	mul.f32 	%f551, %f550, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f552, %f551;
	mov.f32 	%f553, 0fBF317200;
	fma.rn.f32 	%f554, %f552, %f553, %f550;
	mov.f32 	%f555, 0fB5BFBE8E;
	fma.rn.f32 	%f556, %f552, %f555, %f554;
	mul.f32 	%f557, %f556, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f558, %f557;
	add.f32 	%f559, %f552, 0f00000000;
	ex2.approx.f32 	%f560, %f559;
	mul.f32 	%f561, %f558, %f560;
	setp.lt.f32	%p60, %f550, 0fC2D20000;
	selp.f32	%f562, 0f00000000, %f561, %p60;
	setp.gt.f32	%p61, %f550, 0f42D20000;
	selp.f32	%f125, 0f7F800000, %f562, %p61;
	ld.global.u8 	%rs1, [%rd1+685];
	setp.eq.s16	%p62, %rs1, 255;
	mov.f32 	%f548, 0f3F800000;
	mov.f32 	%f690, %f548;
	mov.f32 	%f691, %f548;
	mov.f32 	%f692, %f548;
	@%p62 bra 	BB60_41;

	cvt.rn.f32.s32	%f646, %r113;
	add.f32 	%f645, %f646, %f103;
	cvt.rn.f32.s32	%f644, %r112;
	add.f32 	%f643, %f644, %f104;
	cvt.rn.f32.s32	%f642, %r111;
	add.f32 	%f641, %f642, %f105;
	cvt.u32.u16	%r122, %rs1;
	mul.wide.u32 	%rd110, %r122, 8;
	add.s64 	%rd111, %rd1, %rd110;
	ld.global.u64 	%rd112, [%rd111+712];
	cvt.rzi.s32.f32	%r123, %f641;
	cvt.rn.f32.s32	%f564, %r123;
	cvt.rzi.s32.f32	%r124, %f643;
	cvt.rn.f32.s32	%f566, %r124;
	cvt.rzi.s32.f32	%r125, %f645;
	cvt.rn.f32.s32	%f568, %r125;
	tex.3d.v4.u32.f32	{%r126, %r127, %r128, %r129}, [%rd112, {%f564, %f566, %f568, %f568}];
	cvt.u16.u32	%rs3, %r126;
	and.b16  	%rs4, %rs3, 255;
	cvt.u16.u32	%rs5, %r127;
	and.b16  	%rs6, %rs5, 255;
	cvt.u16.u32	%rs7, %r128;
	and.b16  	%rs8, %rs7, 255;
	cvt.rn.f32.u16	%f569, %rs4;
	div.rn.f32 	%f690, %f569, 0f437F0000;
	cvt.rn.f32.u16	%f570, %rs6;
	div.rn.f32 	%f691, %f570, 0f437F0000;
	cvt.rn.f32.u16	%f571, %rs8;
	div.rn.f32 	%f692, %f571, 0f437F0000;

BB60_41:
	sub.f32 	%f573, %f548, %f125;
	mul.f32 	%f574, %f74, %f686;
	mul.f32 	%f575, %f574, %f573;
	mul.f32 	%f576, %f575, %f453;
	fma.rn.f32 	%f77, %f690, %f576, %f77;
	mul.f32 	%f577, %f74, %f687;
	mul.f32 	%f578, %f577, %f573;
	mul.f32 	%f579, %f578, %f453;
	fma.rn.f32 	%f76, %f691, %f579, %f76;
	mul.f32 	%f580, %f74, %f688;
	mul.f32 	%f581, %f580, %f573;
	mul.f32 	%f582, %f581, %f453;
	fma.rn.f32 	%f75, %f692, %f582, %f75;
	mul.f32 	%f74, %f74, %f125;

BB60_42:
	add.f32 	%f102, %f94, %f102;
	add.s32 	%r29, %r29, 1;
	setp.lt.s32	%p63, %r29, 256;
	setp.gt.f32	%p64, %f74, %f451;
	and.pred  	%p65, %p64, %p63;
	add.f32 	%f105, %f56, %f105;
	setp.ge.f32	%p66, %f105, 0f00000000;
	and.pred  	%p67, %p65, %p66;
	add.f32 	%f104, %f57, %f104;
	setp.ge.f32	%p68, %f104, 0f00000000;
	and.pred  	%p69, %p67, %p68;
	add.f32 	%f103, %f58, %f103;
	setp.ge.f32	%p70, %f103, 0f00000000;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB60_27;
	bra.uni 	BB60_43;

BB60_18:
	setp.eq.s64	%p102, %rd11, 4294967295;
	add.s32 	%r16, %r16, -1;
	mov.u32 	%r178, -1;
	@%p102 bra 	BB60_20;

	shr.u64 	%rd62, %rd11, 16;
	cvt.u32.u64	%r92, %rd62;
	ld.global.u64 	%rd63, [%rd12];
	cvta.to.global.u64 	%rd64, %rd63;
	ld.global.u32 	%r93, [%rd13];
	mul.lo.s32 	%r94, %r93, %r92;
	cvt.s64.s32	%rd65, %r94;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.s32 	%rd67, %r18, 8;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.u64 	%rd69, [%rd68];
	shr.u64 	%rd70, %rd69, 16;
	cvt.u32.u64	%r178, %rd70;

BB60_20:
	mul.wide.s32 	%rd73, %r16, 4;
	add.s64 	%rd74, %rd23, %rd73;
	st.local.u32 	[%rd74], %r178;
	mul.wide.s32 	%rd76, %r16, 8;
	add.s64 	%rd77, %rd1, %rd76;
	ld.global.u64 	%rd78, [%rd77+440];
	cvta.to.global.u64 	%rd79, %rd78;
	ld.global.u32 	%r95, [%rd10+316];
	mul.lo.s32 	%r96, %r95, %r178;
	cvt.s64.s32	%rd80, %r96;
	add.s64 	%rd9, %rd79, %rd80;
	ld.global.u32 	%r97, [%rd9+4];
	cvt.rn.f32.s32	%f469, %r97;
	ld.global.u32 	%r98, [%rd9+8];
	cvt.rn.f32.s32	%f470, %r98;
	ld.global.u32 	%r99, [%rd9+12];
	cvt.rn.f32.s32	%f471, %r99;
	ld.global.f32 	%f472, [%rd1+680];
	add.f32 	%f70, %f70, %f472;
	sub.f32 	%f473, %f79, %f472;
	add.s64 	%rd83, %rd30, %rd73;
	st.local.f32 	[%rd83], %f473;
	mul.wide.s32 	%rd84, %r16, 12;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.f32 	%f474, [%rd85+80];
	div.rn.f32 	%f475, %f474, %f5;
	ld.global.f32 	%f476, [%rd85+84];
	div.rn.f32 	%f477, %f476, %f6;
	ld.global.f32 	%f478, [%rd85+88];
	div.rn.f32 	%f479, %f478, %f7;
	abs.f32 	%f67, %f475;
	abs.f32 	%f68, %f477;
	abs.f32 	%f69, %f479;
	fma.rn.f32 	%f480, %f5, %f70, %f2;
	fma.rn.f32 	%f481, %f6, %f70, %f3;
	fma.rn.f32 	%f482, %f7, %f70, %f4;
	sub.f32 	%f483, %f480, %f469;
	sub.f32 	%f484, %f481, %f470;
	sub.f32 	%f485, %f482, %f471;
	div.rn.f32 	%f486, %f483, %f474;
	div.rn.f32 	%f487, %f484, %f476;
	div.rn.f32 	%f488, %f485, %f478;
	cvt.rmi.f32.f32	%f489, %f486;
	cvt.rmi.f32.f32	%f490, %f487;
	cvt.rmi.f32.f32	%f491, %f488;
	sub.f32 	%f492, %f489, %f486;
	sub.f32 	%f493, %f490, %f487;
	sub.f32 	%f494, %f491, %f488;
	add.f32 	%f495, %f492, 0f3F000000;
	add.f32 	%f496, %f493, 0f3F000000;
	add.f32 	%f497, %f494, 0f3F000000;
	fma.rn.f32 	%f498, %f14, %f495, 0f3F000000;
	fma.rn.f32 	%f499, %f15, %f496, 0f3F000000;
	fma.rn.f32 	%f500, %f16, %f497, 0f3F000000;
	fma.rn.f32 	%f71, %f67, %f498, %f70;
	fma.rn.f32 	%f72, %f68, %f499, %f70;
	fma.rn.f32 	%f73, %f69, %f500, %f70;
	cvt.rzi.s32.f32	%r13, %f489;
	cvt.rzi.s32.f32	%r14, %f490;
	cvt.rzi.s32.f32	%r15, %f491;
	bra.uni 	BB60_49;

BB60_30:
	mov.f32 	%f78, %f517;

BB60_43:
	mov.f32 	%f584, 0f3F800000;
	min.f32 	%f77, %f77, %f584;
	min.f32 	%f76, %f76, %f584;
	min.f32 	%f75, %f75, %f584;
	mov.f32 	%f583, 0f00000000;
	max.f32 	%f74, %f74, %f583;
	setp.le.f32	%p72, %f74, 0f00000000;
	@%p72 bra 	BB60_44;

	ld.const.f32 	%f640, [NOHIT];
	setp.neu.f32	%p73, %f78, %f640;
	@%p73 bra 	BB60_3;

	setp.lt.f32	%p74, %f71, %f72;
	setp.le.f32	%p75, %f71, %f73;
	and.pred  	%p76, %p74, %p75;
	selp.f32	%f585, %f67, 0f00000000, %p76;
	setp.le.f32	%p77, %f72, %f71;
	setp.lt.f32	%p78, %f72, %f73;
	and.pred  	%p79, %p78, %p77;
	selp.f32	%f586, %f68, 0f00000000, %p79;
	setp.le.f32	%p80, %f73, %f72;
	setp.lt.f32	%p81, %f73, %f71;
	and.pred  	%p82, %p81, %p80;
	selp.f32	%f587, %f69, 0f00000000, %p82;
	add.f32 	%f71, %f71, %f585;
	add.f32 	%f72, %f72, %f586;
	add.f32 	%f73, %f73, %f587;
	mov.u32 	%r16, 1;
	selp.b32	%r132, %r71, 0, %p76;
	selp.b32	%r134, %r72, 0, %p79;
	selp.b32	%r136, %r73, 0, %p82;
	add.s32 	%r13, %r132, %r13;
	add.s32 	%r14, %r134, %r14;
	add.s32 	%r15, %r136, %r15;

BB60_48:
	mov.f32 	%f70, %f79;

BB60_49:
	mul.wide.s32 	%rd115, %r16, 4;
	add.s64 	%rd116, %rd30, %rd115;
	ld.local.f32 	%f591, [%rd116];
	setp.leu.f32	%p98, %f70, %f591;
	@%p98 bra 	BB60_56;

	ld.global.u32 	%r41, [%rd1+672];
	mov.u32 	%r185, %r16;

BB60_51:
	setp.gt.s32	%p99, %r185, %r41;
	@%p99 bra 	BB60_52;

	add.s32 	%r16, %r185, 1;
	setp.ge.s32	%p100, %r185, %r41;
	@%p100 bra 	BB60_55;

	fma.rn.f32 	%f652, %f6, %f70, %f3;
	fma.rn.f32 	%f651, %f5, %f70, %f2;
	fma.rn.f32 	%f650, %f7, %f70, %f4;
	mul.wide.s32 	%rd120, %r16, 4;
	add.s64 	%rd121, %rd23, %rd120;
	mul.wide.s32 	%rd123, %r16, 8;
	add.s64 	%rd124, %rd1, %rd123;
	ld.global.u64 	%rd125, [%rd124+440];
	cvta.to.global.u64 	%rd126, %rd125;
	add.s64 	%rd127, %rd1, %rd120;
	ld.global.u32 	%r143, [%rd127+360];
	ld.local.u32 	%r144, [%rd121];
	mul.lo.s32 	%r145, %r143, %r144;
	cvt.s64.s32	%rd128, %r145;
	add.s64 	%rd9, %rd126, %rd128;
	ld.global.u32 	%r146, [%rd9+4];
	cvt.rn.f32.s32	%f592, %r146;
	ld.global.u32 	%r147, [%rd9+8];
	cvt.rn.f32.s32	%f593, %r147;
	ld.global.u32 	%r148, [%rd9+12];
	cvt.rn.f32.s32	%f594, %r148;
	mul.wide.s32 	%rd129, %r16, 12;
	add.s64 	%rd130, %rd1, %rd129;
	ld.global.f32 	%f595, [%rd130+80];
	div.rn.f32 	%f596, %f595, %f5;
	ld.global.f32 	%f597, [%rd130+84];
	div.rn.f32 	%f598, %f597, %f6;
	ld.global.f32 	%f599, [%rd130+88];
	div.rn.f32 	%f600, %f599, %f7;
	abs.f32 	%f67, %f596;
	abs.f32 	%f68, %f598;
	abs.f32 	%f69, %f600;
	sub.f32 	%f601, %f651, %f592;
	sub.f32 	%f602, %f652, %f593;
	sub.f32 	%f603, %f650, %f594;
	div.rn.f32 	%f604, %f601, %f595;
	div.rn.f32 	%f605, %f602, %f597;
	div.rn.f32 	%f606, %f603, %f599;
	cvt.rmi.f32.f32	%f607, %f604;
	cvt.rmi.f32.f32	%f608, %f605;
	cvt.rmi.f32.f32	%f609, %f606;
	sub.f32 	%f610, %f607, %f604;
	sub.f32 	%f611, %f608, %f605;
	sub.f32 	%f612, %f609, %f606;
	add.f32 	%f613, %f610, 0f3F000000;
	add.f32 	%f614, %f611, 0f3F000000;
	add.f32 	%f615, %f612, 0f3F000000;
	fma.rn.f32 	%f616, %f14, %f613, 0f3F000000;
	fma.rn.f32 	%f617, %f15, %f614, 0f3F000000;
	fma.rn.f32 	%f618, %f16, %f615, 0f3F000000;
	fma.rn.f32 	%f71, %f67, %f616, %f70;
	fma.rn.f32 	%f72, %f68, %f617, %f70;
	fma.rn.f32 	%f73, %f69, %f618, %f70;
	cvt.rzi.s32.f32	%r13, %f607;
	cvt.rzi.s32.f32	%r14, %f608;
	cvt.rzi.s32.f32	%r15, %f609;

BB60_55:
	mul.wide.s32 	%rd133, %r16, 4;
	add.s64 	%rd134, %rd30, %rd133;
	ld.local.f32 	%f619, [%rd134];
	setp.gt.f32	%p101, %f70, %f619;
	mov.u32 	%r185, %r16;
	@%p101 bra 	BB60_51;
	bra.uni 	BB60_56;

BB60_52:
	mov.u32 	%r16, %r185;
	bra.uni 	BB60_56;

BB60_44:
	mov.f32 	%f74, %f583;
	bra.uni 	BB60_3;
}

	// .globl	gvdbRaySurfaceVoxel
.visible .entry gvdbRaySurfaceVoxel(
	.param .u64 gvdbRaySurfaceVoxel_param_0,
	.param .u8 gvdbRaySurfaceVoxel_param_1,
	.param .u64 gvdbRaySurfaceVoxel_param_2
)
{
	.local .align 4 .b8 	__local_depot61[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<198>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<1137>;
	.reg .b32 	%r<404>;
	.reg .f64 	%fd<18>;
	.reg .b64 	%rd<246>;


	mov.u64 	%SPL, __local_depot61;
	ld.param.u64 	%rd37, [gvdbRaySurfaceVoxel_param_0];
	ld.param.u8 	%rs3, [gvdbRaySurfaceVoxel_param_1];
	cvta.to.global.u64 	%rd1, %rd37;
	mov.u32 	%r142, %ntid.x;
	mov.u32 	%r143, %ctaid.x;
	mov.u32 	%r144, %tid.x;
	mad.lo.s32 	%r1, %r142, %r143, %r144;
	mov.u32 	%r145, %ntid.y;
	mov.u32 	%r146, %ctaid.y;
	mov.u32 	%r147, %tid.y;
	mad.lo.s32 	%r2, %r145, %r146, %r147;
	ld.const.v2.u32 	{%r148, %r368}, [scn];
	setp.ge.s32	%p8, %r2, %r368;
	setp.ge.s32	%p9, %r1, %r148;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB61_99;

	ld.const.f32 	%f1, [NOHIT];
	ld.const.v4.f32 	{%f328, %f329, %f330, %f331}, [scn+16];
	mov.u32 	%r17, 0;
	ld.const.v4.f32 	{%f336, %f337, %f338, %f339}, [scn+192];
	ld.const.v4.f32 	{%f343, %f344, %f345, %f346}, [scn+208];
	mul.f32 	%f350, %f329, %f343;
	fma.rn.f32 	%f351, %f328, %f336, %f350;
	ld.const.v4.f32 	{%f352, %f353, %f354, %f355}, [scn+224];
	fma.rn.f32 	%f359, %f330, %f352, %f351;
	ld.const.v4.f32 	{%f360, %f361, %f362, %f363}, [scn+240];
	add.f32 	%f2, %f360, %f359;
	mul.f32 	%f367, %f329, %f344;
	fma.rn.f32 	%f368, %f328, %f337, %f367;
	fma.rn.f32 	%f369, %f330, %f353, %f368;
	add.f32 	%f3, %f361, %f369;
	mul.f32 	%f370, %f329, %f345;
	fma.rn.f32 	%f371, %f328, %f338, %f370;
	fma.rn.f32 	%f372, %f330, %f354, %f371;
	add.f32 	%f4, %f362, %f372;
	cvt.rn.f32.s32	%f373, %r1;
	add.f32 	%f374, %f373, 0f3F000000;
	cvt.rn.f32.s32	%f375, %r148;
	div.rn.f32 	%f376, %f374, %f375;
	cvt.rn.f32.s32	%f377, %r2;
	add.f32 	%f378, %f377, 0f3F000000;
	cvt.rn.f32.s32	%f379, %r368;
	div.rn.f32 	%f380, %f378, %f379;
	ld.const.v4.f32 	{%f381, %f382, %f383, %f384}, [scn+48];
	ld.const.v4.f32 	{%f389, %f390, %f391, %f392}, [scn+32];
	mul.f32 	%f397, %f380, %f382;
	mul.f32 	%f398, %f380, %f383;
	mul.f32 	%f399, %f380, %f384;
	fma.rn.f32 	%f400, %f376, %f391, %f397;
	fma.rn.f32 	%f401, %f376, %f392, %f398;
	fma.rn.f32 	%f402, %f376, %f381, %f399;
	add.f32 	%f403, %f331, %f400;
	add.f32 	%f404, %f389, %f401;
	add.f32 	%f405, %f390, %f402;
	ld.const.v4.f32 	{%f406, %f407, %f408, %f409}, [scn+256];
	ld.const.v4.f32 	{%f413, %f414, %f415, %f416}, [scn+272];
	mul.f32 	%f420, %f413, %f404;
	fma.rn.f32 	%f421, %f406, %f403, %f420;
	ld.const.v4.f32 	{%f422, %f423, %f424, %f425}, [scn+288];
	fma.rn.f32 	%f429, %f405, %f422, %f421;
	ld.const.v4.f32 	{%f430, %f431, %f432, %f433}, [scn+304];
	add.f32 	%f437, %f430, %f429;
	mul.f32 	%f438, %f404, %f414;
	fma.rn.f32 	%f439, %f403, %f407, %f438;
	fma.rn.f32 	%f440, %f405, %f423, %f439;
	add.f32 	%f441, %f431, %f440;
	mul.f32 	%f442, %f404, %f415;
	fma.rn.f32 	%f443, %f403, %f408, %f442;
	fma.rn.f32 	%f444, %f405, %f424, %f443;
	add.f32 	%f445, %f432, %f444;
	mul.f32 	%f446, %f441, %f441;
	fma.rn.f32 	%f447, %f437, %f437, %f446;
	fma.rn.f32 	%f448, %f445, %f445, %f447;
	rsqrt.approx.f32 	%f449, %f448;
	mul.f32 	%f5, %f437, %f449;
	mul.f32 	%f6, %f441, %f449;
	mul.f32 	%f7, %f449, %f445;
	add.s64 	%rd2, %rd1, 672;
	ld.global.u32 	%r16, [%rd1+672];
	cvt.s64.s32	%rd3, %r16;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 4;
	add.s64 	%rd41, %rd39, %rd40;
	st.local.u32 	[%rd41], %r17;
	ld.global.v4.f32 	{%f450, %f451, %f452, %f453}, [%rd1+688];
	ld.global.v2.f32 	{%f458, %f459}, [%rd1+704];
	sub.f32 	%f462, %f450, %f2;
	div.rn.f32 	%f463, %f462, %f5;
	sub.f32 	%f464, %f453, %f2;
	div.rn.f32 	%f465, %f464, %f5;
	sub.f32 	%f466, %f451, %f3;
	div.rn.f32 	%f467, %f466, %f6;
	sub.f32 	%f468, %f458, %f3;
	div.rn.f32 	%f469, %f468, %f6;
	sub.f32 	%f470, %f452, %f4;
	div.rn.f32 	%f471, %f470, %f7;
	sub.f32 	%f472, %f459, %f4;
	div.rn.f32 	%f473, %f472, %f7;
	min.f32 	%f474, %f463, %f465;
	min.f32 	%f475, %f467, %f469;
	max.f32 	%f476, %f474, %f475;
	min.f32 	%f477, %f471, %f473;
	max.f32 	%f478, %f476, %f477;
	max.f32 	%f479, %f463, %f465;
	max.f32 	%f480, %f467, %f469;
	min.f32 	%f481, %f479, %f480;
	max.f32 	%f482, %f471, %f473;
	min.f32 	%f8, %f481, %f482;
	setp.lt.f32	%p11, %f478, 0f00000000;
	selp.f32	%f9, 0f00000000, %f478, %p11;
	setp.lt.f32	%p12, %f8, %f9;
	setp.lt.f32	%p13, %f8, 0f00000000;
	or.pred  	%p14, %p12, %p13;
	selp.f32	%f483, %f1, 0f00000000, %p14;
	setp.eq.f32	%p15, %f483, %f1;
	mov.f32 	%f43, 0f3F800000;
	@%p15 bra 	BB61_2;
	bra.uni 	BB61_5;

BB61_2:
	mov.u32 	%r369, %r148;
	mov.f32 	%f36, %f1;
	mov.f32 	%f37, %f1;
	mov.f32 	%f38, %f1;
	mov.f32 	%f44, %f43;
	mov.f32 	%f45, %f43;

BB61_3:
	setp.eq.f32	%p113, %f36, %f1;
	@%p113 bra 	BB61_97;
	bra.uni 	BB61_4;

BB61_97:
	ld.const.v4.f32 	{%f1133, %f1134, %f1135, %f975}, [scn+112];
	mul.f32 	%f1136, %f975, 0f437F0000;
	bra.uni 	BB61_98;

BB61_5:
	mul.wide.s32 	%rd42, %r16, 8;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.u64 	%rd4, [%rd43+440];
	cvta.to.global.u64 	%rd7, %rd4;
	ld.global.u32 	%r151, [%rd7+12];
	cvt.rn.f32.s32	%f485, %r151;
	ld.global.u32 	%r152, [%rd7+8];
	cvt.rn.f32.s32	%f486, %r152;
	ld.global.u32 	%r153, [%rd7+4];
	cvt.rn.f32.s32	%f487, %r153;
	ld.global.f32 	%f488, [%rd2+8];
	add.f32 	%f32, %f9, %f488;
	sub.f32 	%f489, %f8, %f488;
	add.u64 	%rd46, %SPL, 20;
	shl.b64 	%rd47, %rd3, 2;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f489;
	setp.gt.f32	%p16, %f5, 0f00000000;
	selp.b32	%r154, 1, -1, %p16;
	setp.gt.f32	%p17, %f6, 0f00000000;
	selp.b32	%r155, 1, -1, %p17;
	setp.gt.f32	%p18, %f7, 0f00000000;
	selp.b32	%r156, 1, -1, %p18;
	mul.wide.s32 	%rd49, %r16, 12;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.f32 	%f490, [%rd50+80];
	div.rn.f32 	%f491, %f490, %f5;
	ld.global.f32 	%f492, [%rd50+84];
	div.rn.f32 	%f493, %f492, %f6;
	ld.global.f32 	%f494, [%rd50+88];
	div.rn.f32 	%f495, %f494, %f7;
	abs.f32 	%f29, %f491;
	abs.f32 	%f30, %f493;
	abs.f32 	%f31, %f495;
	fma.rn.f32 	%f496, %f5, %f32, %f2;
	fma.rn.f32 	%f497, %f6, %f32, %f3;
	fma.rn.f32 	%f498, %f7, %f32, %f4;
	sub.f32 	%f499, %f496, %f487;
	sub.f32 	%f500, %f497, %f486;
	sub.f32 	%f501, %f498, %f485;
	div.rn.f32 	%f502, %f499, %f490;
	div.rn.f32 	%f503, %f500, %f492;
	div.rn.f32 	%f504, %f501, %f494;
	cvt.rmi.f32.f32	%f505, %f502;
	cvt.rmi.f32.f32	%f506, %f503;
	cvt.rmi.f32.f32	%f507, %f504;
	sub.f32 	%f508, %f505, %f502;
	sub.f32 	%f509, %f506, %f503;
	sub.f32 	%f510, %f507, %f504;
	add.f32 	%f511, %f508, 0f3F000000;
	add.f32 	%f512, %f509, 0f3F000000;
	add.f32 	%f513, %f510, 0f3F000000;
	cvt.rn.f32.s32	%f14, %r154;
	cvt.rn.f32.s32	%f15, %r155;
	cvt.rn.f32.s32	%f16, %r156;
	fma.rn.f32 	%f514, %f14, %f511, 0f3F000000;
	fma.rn.f32 	%f515, %f15, %f512, 0f3F000000;
	fma.rn.f32 	%f516, %f16, %f513, 0f3F000000;
	fma.rn.f32 	%f33, %f29, %f514, %f32;
	fma.rn.f32 	%f34, %f30, %f515, %f32;
	fma.rn.f32 	%f35, %f31, %f516, %f32;
	cvt.rzi.s32.f32	%r13, %f505;
	cvt.rzi.s32.f32	%r14, %f506;
	cvt.rzi.s32.f32	%r15, %f507;
	ld.const.u64 	%rd5, [scn+400];
	setp.eq.s64	%p19, %rd5, 0;
	mov.f32 	%f21, 0f7F800000;
	@%p19 bra 	BB61_6;

	ld.const.v4.f32 	{%f517, %f518, %f519, %f520}, [scn+128];
	ld.const.v4.f32 	{%f524, %f525, %f526, %f527}, [scn+144];
	mul.f32 	%f531, %f6, %f524;
	fma.rn.f32 	%f532, %f5, %f517, %f531;
	ld.const.v4.f32 	{%f533, %f534, %f535, %f536}, [scn+160];
	fma.rn.f32 	%f540, %f7, %f533, %f532;
	mul.f32 	%f541, %f6, %f525;
	fma.rn.f32 	%f542, %f5, %f518, %f541;
	fma.rn.f32 	%f543, %f7, %f534, %f542;
	mul.f32 	%f544, %f6, %f526;
	fma.rn.f32 	%f545, %f5, %f519, %f544;
	fma.rn.f32 	%f546, %f7, %f535, %f545;
	not.b32 	%r157, %r2;
	add.s32 	%r158, %r368, %r157;
	ld.const.u64 	%rd51, [scn];
	cvt.u32.u64	%r369, %rd51;
	mad.lo.s32 	%r159, %r158, %r369, %r1;
	cvta.to.global.u64 	%rd52, %rd5;
	mul.wide.s32 	%rd53, %r159, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.const.v2.f32 	{%f547, %f548}, [scn+8];
	mul.f32 	%f551, %f547, %f548;
	neg.f32 	%f552, %f551;
	sub.f32 	%f553, %f548, %f547;
	div.rn.f32 	%f554, %f552, %f553;
	div.rn.f32 	%f555, %f548, %f553;
	ld.global.f32 	%f556, [%rd54];
	sub.f32 	%f557, %f556, %f555;
	div.rn.f32 	%f558, %f554, %f557;
	mul.f32 	%f559, %f543, %f543;
	fma.rn.f32 	%f560, %f540, %f540, %f559;
	fma.rn.f32 	%f561, %f546, %f546, %f560;
	sqrt.rn.f32 	%f562, %f561;
	div.rn.f32 	%f21, %f558, %f562;
	shr.u64 	%rd55, %rd51, 32;
	cvt.u32.u64	%r368, %rd55;
	bra.uni 	BB61_8;

BB61_4:
	ld.const.v4.f32 	{%f712, %f713, %f714, %f715}, [scn+64];
	sub.f32 	%f719, %f712, %f38;
	sub.f32 	%f720, %f713, %f37;
	sub.f32 	%f721, %f714, %f36;
	mul.f32 	%f722, %f720, %f720;
	fma.rn.f32 	%f723, %f719, %f719, %f722;
	fma.rn.f32 	%f724, %f721, %f721, %f723;
	rsqrt.approx.f32 	%f725, %f724;
	mul.f32 	%f177, %f725, %f719;
	mul.f32 	%f178, %f725, %f720;
	mul.f32 	%f179, %f725, %f721;
	mul.f32 	%f726, %f40, %f178;
	fma.rn.f32 	%f727, %f41, %f177, %f726;
	fma.rn.f32 	%f728, %f39, %f179, %f727;
	mov.f32 	%f729, 0f00000000;
	max.f32 	%f730, %f729, %f728;
	cvt.f64.f32	%fd9, %f730;
	mul.f64 	%fd10, %fd9, 0d3FECCCCCCCCCCCCD;
	cvt.rn.f32.f64	%f1132, %fd10;
	ld.const.f32 	%f181, [scn+100];
	setp.leu.f32	%p114, %f181, 0f00000000;
	@%p114 bra 	BB61_54;

	ld.const.f32 	%f731, [scn+104];
	fma.rn.f32 	%f182, %f41, %f731, %f38;
	fma.rn.f32 	%f183, %f40, %f731, %f37;
	fma.rn.f32 	%f184, %f39, %f731, %f36;
	ld.global.u32 	%r84, [%rd2];
	cvt.s64.s32	%rd19, %r84;
	mul.wide.s32 	%rd138, %r84, 4;
	add.s64 	%rd139, %rd39, %rd138;
	mov.u32 	%r85, 0;
	st.local.u32 	[%rd139], %r85;
	ld.global.v4.f32 	{%f732, %f733, %f734, %f735}, [%rd2+16];
	ld.global.v2.f32 	{%f740, %f741}, [%rd2+32];
	sub.f32 	%f744, %f732, %f182;
	div.rn.f32 	%f745, %f744, %f177;
	sub.f32 	%f746, %f735, %f182;
	div.rn.f32 	%f747, %f746, %f177;
	sub.f32 	%f748, %f733, %f183;
	div.rn.f32 	%f749, %f748, %f178;
	sub.f32 	%f750, %f740, %f183;
	div.rn.f32 	%f751, %f750, %f178;
	sub.f32 	%f752, %f734, %f184;
	div.rn.f32 	%f753, %f752, %f179;
	sub.f32 	%f754, %f741, %f184;
	div.rn.f32 	%f755, %f754, %f179;
	min.f32 	%f756, %f745, %f747;
	min.f32 	%f757, %f749, %f751;
	max.f32 	%f758, %f756, %f757;
	min.f32 	%f759, %f753, %f755;
	max.f32 	%f760, %f758, %f759;
	max.f32 	%f761, %f745, %f747;
	max.f32 	%f762, %f749, %f751;
	min.f32 	%f763, %f761, %f762;
	max.f32 	%f764, %f753, %f755;
	min.f32 	%f185, %f763, %f764;
	setp.lt.f32	%p115, %f760, 0f00000000;
	selp.f32	%f186, 0f00000000, %f760, %p115;
	setp.lt.f32	%p116, %f185, %f186;
	setp.lt.f32	%p117, %f185, 0f00000000;
	or.pred  	%p118, %p116, %p117;
	selp.f32	%f765, %f1, 0f00000000, %p118;
	setp.eq.f32	%p119, %f765, %f1;
	@%p119 bra 	BB61_50;
	bra.uni 	BB61_55;

BB61_50:
	mov.f32 	%f204, %f1;

BB61_51:
	cvt.f64.f32	%fd17, %f1132;
	setp.eq.f32	%p193, %f204, %f1;
	@%p193 bra 	BB61_53;

	cvt.f64.f32	%fd12, %f181;
	mov.f64 	%fd13, 0d3FF0000000000000;
	sub.f64 	%fd14, %fd13, %fd12;
	mul.f64 	%fd17, %fd17, %fd14;

BB61_53:
	cvt.rn.f32.f64	%f1132, %fd17;

BB61_54:
	add.f32 	%f971, %f1132, 0f3DCCCCCD;
	mul.f32 	%f1133, %f45, %f971;
	mul.f32 	%f1134, %f44, %f971;
	mul.f32 	%f1135, %f43, %f971;
	mov.f32 	%f1136, 0f437F0000;

BB61_98:
	ld.param.u64 	%rd235, [gvdbRaySurfaceVoxel_param_2];
	mad.lo.s32 	%r331, %r369, %r2, %r1;
	mul.f32 	%f977, %f1133, 0f437F0000;
	cvt.rzi.u32.f32	%r332, %f977;
	mul.f32 	%f978, %f1134, 0f437F0000;
	cvt.rzi.u32.f32	%r333, %f978;
	mul.f32 	%f979, %f1135, 0f437F0000;
	cvt.rzi.u32.f32	%r334, %f979;
	cvt.rzi.u32.f32	%r335, %f1136;
	cvta.to.global.u64 	%rd232, %rd235;
	mul.wide.s32 	%rd233, %r331, 4;
	add.s64 	%rd234, %rd232, %rd233;
	cvt.u16.u32	%rs14, %r335;
	cvt.u16.u32	%rs15, %r334;
	cvt.u16.u32	%rs16, %r333;
	cvt.u16.u32	%rs17, %r332;
	st.global.v4.u8 	[%rd234], {%rs17, %rs16, %rs15, %rs14};

BB61_99:
	ret;

BB61_6:
	mov.u32 	%r369, %r148;

BB61_8:
	rcp.rn.f32 	%f22, %f5;
	rcp.rn.f32 	%f23, %f6;
	rcp.rn.f32 	%f24, %f7;
	ld.const.f32 	%f25, [scn+372];
	mul.f32 	%f26, %f5, 0f3C23D70A;
	mul.f32 	%f27, %f6, 0f3C23D70A;
	mul.f32 	%f28, %f7, 0f3C23D70A;
	mov.f32 	%f42, 0f3F800000;
	abs.f32 	%f60, %f22;
	abs.f32 	%f61, %f23;
	abs.f32 	%f62, %f24;
	mov.f32 	%f36, %f1;
	mov.f32 	%f37, %f1;
	mov.f32 	%f38, %f1;
	mov.f32 	%f43, %f42;
	mov.f32 	%f44, %f42;
	mov.f32 	%f45, %f42;
	bra.uni 	BB61_9;

BB61_48:
	add.s32 	%r17, %r17, 1;

BB61_9:
	setp.lt.s32	%p21, %r16, 1;
	setp.gt.s32	%p22, %r17, 255;
	mov.pred 	%p196, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB61_11;

	ld.global.u32 	%r161, [%rd2];
	setp.le.s32	%p196, %r16, %r161;

BB61_11:
	setp.lt.s32	%p24, %r13, 0;
	not.pred 	%p25, %p196;
	or.pred  	%p26, %p25, %p24;
	setp.lt.s32	%p27, %r14, 0;
	or.pred  	%p28, %p26, %p27;
	setp.lt.s32	%p29, %r15, 0;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB61_3;

	mul.wide.s32 	%rd56, %r16, 4;
	add.s64 	%rd57, %rd1, %rd56;
	add.s64 	%rd8, %rd57, 40;
	ld.global.u32 	%r162, [%rd57+40];
	setp.gt.s32	%p31, %r13, %r162;
	setp.gt.s32	%p32, %r14, %r162;
	or.pred  	%p33, %p31, %p32;
	setp.gt.s32	%p34, %r15, %r162;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	BB61_3;

	setp.geu.f32	%p36, %f33, %f34;
	setp.gtu.f32	%p37, %f33, %f35;
	or.pred  	%p38, %p36, %p37;
	setp.geu.f32	%p39, %f34, %f35;
	setp.gtu.f32	%p40, %f34, %f33;
	or.pred  	%p41, %p39, %p40;
	selp.f32	%f569, %f35, %f34, %p41;
	selp.f32	%f46, %f569, %f33, %p38;
	setp.gt.f32	%p42, %f32, %f21;
	mov.f32 	%f568, 0f00000000;
	@%p42 bra 	BB61_14;

	ld.global.u32 	%r164, [%rd8+-40];
	shl.b32 	%r165, %r15, %r164;
	add.s32 	%r166, %r165, %r14;
	shl.b32 	%r167, %r166, %r164;
	add.s32 	%r18, %r167, %r13;
	ld.global.u64 	%rd9, [%rd7+48];
	setp.eq.s64	%p43, %rd9, 4294967295;
	bfe.u64 	%rd58, %rd9, 8, 8;
	shl.b64 	%rd59, %rd58, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd10, %rd60, 520;
	shl.b64 	%rd61, %rd58, 2;
	add.s64 	%rd62, %rd1, %rd61;
	add.s64 	%rd11, %rd62, 400;
	mov.u32 	%r343, -1;
	@%p43 bra 	BB61_17;

	shr.u64 	%rd63, %rd9, 16;
	cvt.u32.u64	%r168, %rd63;
	ld.global.u64 	%rd64, [%rd10];
	cvta.to.global.u64 	%rd65, %rd64;
	ld.global.u32 	%r169, [%rd11];
	mul.lo.s32 	%r170, %r169, %r168;
	cvt.s64.s32	%rd66, %r170;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.s32 	%rd68, %r18, 8;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.u64 	%rd70, [%rd69];
	shr.u64 	%rd71, %rd70, 16;
	cvt.u32.u64	%r343, %rd71;

BB61_17:
	setp.eq.s32	%p44, %r343, -1;
	@%p44 bra 	BB61_39;
	bra.uni 	BB61_18;

BB61_39:
	setp.lt.f32	%p97, %f33, %f34;
	setp.le.f32	%p98, %f33, %f35;
	and.pred  	%p99, %p97, %p98;
	selp.f32	%f680, %f29, 0f00000000, %p99;
	setp.le.f32	%p100, %f34, %f33;
	setp.lt.f32	%p101, %f34, %f35;
	and.pred  	%p102, %p101, %p100;
	selp.f32	%f681, %f30, 0f00000000, %p102;
	setp.le.f32	%p103, %f35, %f34;
	setp.lt.f32	%p104, %f35, %f33;
	and.pred  	%p105, %p104, %p103;
	selp.f32	%f682, %f31, 0f00000000, %p105;
	add.f32 	%f33, %f33, %f680;
	add.f32 	%f34, %f34, %f681;
	add.f32 	%f35, %f35, %f682;
	selp.b32	%r232, %r154, 0, %p99;
	selp.b32	%r234, %r155, 0, %p102;
	selp.b32	%r236, %r156, 0, %p105;
	add.s32 	%r13, %r232, %r13;
	add.s32 	%r14, %r234, %r14;
	add.s32 	%r15, %r236, %r15;
	bra.uni 	BB61_40;

BB61_18:
	setp.eq.s32	%p45, %r16, 1;
	@%p45 bra 	BB61_22;
	bra.uni 	BB61_19;

BB61_22:
	setp.eq.s64	%p195, %rd9, 4294967295;
	mov.u32 	%r345, -1;
	@%p195 bra 	BB61_24;

	shr.u64 	%rd95, %rd9, 16;
	cvt.u32.u64	%r181, %rd95;
	ld.global.u64 	%rd96, [%rd10];
	cvta.to.global.u64 	%rd97, %rd96;
	ld.global.u32 	%r182, [%rd11];
	mul.lo.s32 	%r183, %r182, %r181;
	cvt.s64.s32	%rd98, %r183;
	add.s64 	%rd99, %rd97, %rd98;
	mul.wide.s32 	%rd100, %r18, 8;
	add.s64 	%rd101, %rd99, %rd100;
	ld.global.u64 	%rd102, [%rd101];
	shr.u64 	%rd103, %rd102, 16;
	cvt.u32.u64	%r345, %rd103;

BB61_24:
	st.local.u32 	[%rd39], %r345;
	ld.global.f32 	%f602, [%rd2+8];
	add.f32 	%f603, %f32, %f602;
	ld.global.u64 	%rd106, [%rd2+-232];
	cvta.to.global.u64 	%rd107, %rd106;
	ld.global.u32 	%r184, [%rd2+-312];
	mul.lo.s32 	%r185, %r184, %r345;
	cvt.s64.s32	%rd108, %r185;
	add.s64 	%rd109, %rd108, %rd107;
	add.s64 	%rd13, %rd109, 4;
	ld.global.u32 	%r186, [%rd109+4];
	cvt.rn.f32.s32	%f72, %r186;
	ld.global.u32 	%r187, [%rd109+8];
	cvt.rn.f32.s32	%f71, %r187;
	ld.global.u32 	%r188, [%rd109+12];
	cvt.rn.f32.s32	%f70, %r188;
	fma.rn.f32 	%f604, %f5, %f603, %f2;
	fma.rn.f32 	%f605, %f6, %f603, %f3;
	fma.rn.f32 	%f606, %f7, %f603, %f4;
	sub.f32 	%f607, %f604, %f72;
	sub.f32 	%f608, %f605, %f71;
	sub.f32 	%f609, %f606, %f70;
	cvt.rmi.f32.f32	%f610, %f607;
	cvt.rmi.f32.f32	%f611, %f608;
	cvt.rmi.f32.f32	%f612, %f609;
	sub.f32 	%f613, %f610, %f607;
	sub.f32 	%f614, %f611, %f608;
	sub.f32 	%f615, %f612, %f609;
	add.f32 	%f616, %f613, 0f3F000000;
	add.f32 	%f617, %f614, 0f3F000000;
	add.f32 	%f618, %f615, 0f3F000000;
	fma.rn.f32 	%f57, %f14, %f616, 0f3F000000;
	fma.rn.f32 	%f58, %f15, %f617, 0f3F000000;
	fma.rn.f32 	%f59, %f16, %f618, 0f3F000000;
	cvt.rzi.s32.f32	%r36, %f610;
	cvt.rzi.s32.f32	%r35, %f611;
	cvt.rzi.s32.f32	%r34, %f612;
	or.b32  	%r189, %r36, %r35;
	or.b32  	%r190, %r189, %r34;
	setp.lt.s32	%p48, %r190, 0;
	@%p48 bra 	BB61_37;

	ld.global.v4.u32 	{%r192, %r193, %r194, %r195}, [%rd13+12];
	ld.global.u32 	%r32, [%rd2+-632];
	mul.f32 	%f73, %f62, %f59;
	mul.f32 	%f74, %f61, %f58;
	mul.f32 	%f75, %f60, %f57;
	mov.u32 	%r33, 0;

BB61_26:
	setp.ge.s32	%p49, %r36, %r32;
	@%p49 bra 	BB61_37;

	ld.global.u32 	%r199, [%rd2+-632];
	setp.ge.s32	%p50, %r35, %r199;
	setp.ge.s32	%p51, %r34, %r199;
	or.pred  	%p52, %p50, %p51;
	@%p52 bra 	BB61_37;

	cvt.rn.f32.s32	%f991, %r194;
	cvt.rn.f32.s32	%f990, %r193;
	cvt.rn.f32.s32	%f989, %r192;
	cvt.u32.u16	%r200, %rs3;
	mul.wide.u32 	%rd110, %r200, 8;
	add.s64 	%rd111, %rd1, %rd110;
	ld.global.u64 	%rd112, [%rd111+712];
	cvt.rn.f32.s32	%f76, %r36;
	add.f32 	%f77, %f989, %f76;
	add.f32 	%f619, %f77, 0f3F000000;
	cvt.rn.f32.s32	%f78, %r35;
	add.f32 	%f79, %f990, %f78;
	add.f32 	%f620, %f79, 0f3F000000;
	cvt.rn.f32.s32	%f80, %r34;
	add.f32 	%f81, %f991, %f80;
	add.f32 	%f621, %f81, 0f3F000000;
	tex.3d.v4.f32.f32	{%f622, %f623, %f624, %f625}, [%rd112, {%f619, %f620, %f621, %f621}];
	setp.gt.f32	%p53, %f622, %f25;
	@%p53 bra 	BB61_31;
	bra.uni 	BB61_29;

BB61_31:
	add.f32 	%f72, %f76, %f72;
	add.f32 	%f629, %f72, 0f3F800000;
	add.f32 	%f71, %f78, %f71;
	add.f32 	%f630, %f71, 0f3F800000;
	add.f32 	%f70, %f80, %f70;
	add.f32 	%f631, %f70, 0f3F800000;
	sub.f32 	%f632, %f72, %f2;
	div.rn.f32 	%f633, %f632, %f5;
	sub.f32 	%f634, %f629, %f2;
	div.rn.f32 	%f635, %f634, %f5;
	sub.f32 	%f636, %f71, %f3;
	div.rn.f32 	%f637, %f636, %f6;
	sub.f32 	%f638, %f630, %f3;
	div.rn.f32 	%f639, %f638, %f6;
	sub.f32 	%f640, %f70, %f4;
	div.rn.f32 	%f641, %f640, %f7;
	sub.f32 	%f642, %f631, %f4;
	div.rn.f32 	%f643, %f642, %f7;
	min.f32 	%f644, %f633, %f635;
	min.f32 	%f645, %f637, %f639;
	max.f32 	%f646, %f644, %f645;
	min.f32 	%f647, %f641, %f643;
	max.f32 	%f88, %f646, %f647;
	max.f32 	%f648, %f633, %f635;
	max.f32 	%f649, %f637, %f639;
	min.f32 	%f650, %f648, %f649;
	max.f32 	%f651, %f641, %f643;
	min.f32 	%f89, %f650, %f651;
	setp.lt.f32	%p66, %f88, 0f00000000;
	mov.f64 	%fd15, 0d0000000000000000;
	@%p66 bra 	BB61_33;

	cvt.f64.f32	%fd15, %f88;

BB61_33:
	cvt.rn.f32.f64	%f90, %fd15;
	setp.lt.f32	%p67, %f89, %f90;
	setp.lt.f32	%p68, %f89, 0f00000000;
	or.pred  	%p69, %p67, %p68;
	selp.f32	%f652, %f1, 0f00000000, %p69;
	setp.eq.f32	%p70, %f652, %f1;
	@%p70 bra 	BB61_34;
	bra.uni 	BB61_35;

BB61_34:
	mov.f32 	%f36, %f1;
	bra.uni 	BB61_30;

BB61_29:
	setp.lt.f32	%p54, %f75, %f74;
	setp.le.f32	%p55, %f75, %f73;
	and.pred  	%p56, %p54, %p55;
	setp.le.f32	%p57, %f74, %f75;
	setp.lt.f32	%p58, %f74, %f73;
	and.pred  	%p59, %p58, %p57;
	setp.le.f32	%p60, %f73, %f74;
	setp.lt.f32	%p61, %f73, %f75;
	and.pred  	%p62, %p61, %p60;
	selp.f32	%f626, %f60, 0f00000000, %p56;
	selp.f32	%f627, %f61, 0f00000000, %p59;
	selp.f32	%f628, %f62, 0f00000000, %p62;
	add.f32 	%f75, %f75, %f626;
	add.f32 	%f74, %f74, %f627;
	add.f32 	%f73, %f73, %f628;
	selp.b32	%r202, %r154, 0, %p56;
	selp.b32	%r204, %r155, 0, %p59;
	selp.b32	%r206, %r156, 0, %p62;
	add.s32 	%r36, %r202, %r36;
	add.s32 	%r35, %r204, %r35;
	add.s32 	%r34, %r206, %r34;

BB61_30:
	add.s32 	%r33, %r33, 1;
	setp.lt.s32	%p75, %r33, 256;
	setp.gt.s32	%p76, %r36, -1;
	and.pred  	%p77, %p75, %p76;
	setp.gt.s32	%p78, %r35, -1;
	and.pred  	%p79, %p77, %p78;
	setp.gt.s32	%p80, %r34, -1;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	BB61_26;
	bra.uni 	BB61_37;

BB61_19:
	setp.eq.s64	%p194, %rd9, 4294967295;
	add.s32 	%r16, %r16, -1;
	mov.u32 	%r344, -1;
	@%p194 bra 	BB61_21;

	shr.u64 	%rd72, %rd9, 16;
	cvt.u32.u64	%r172, %rd72;
	ld.global.u64 	%rd73, [%rd10];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r173, [%rd11];
	mul.lo.s32 	%r174, %r173, %r172;
	cvt.s64.s32	%rd75, %r174;
	add.s64 	%rd76, %rd74, %rd75;
	mul.wide.s32 	%rd77, %r18, 8;
	add.s64 	%rd78, %rd76, %rd77;
	ld.global.u64 	%rd79, [%rd78];
	shr.u64 	%rd80, %rd79, 16;
	cvt.u32.u64	%r344, %rd80;

BB61_21:
	mul.wide.s32 	%rd83, %r16, 4;
	add.s64 	%rd84, %rd39, %rd83;
	st.local.u32 	[%rd84], %r344;
	mul.wide.s32 	%rd85, %r16, 8;
	add.s64 	%rd86, %rd1, %rd85;
	ld.global.u64 	%rd87, [%rd86+440];
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.u32 	%r175, [%rd8+316];
	mul.lo.s32 	%r176, %r175, %r344;
	cvt.s64.s32	%rd89, %r176;
	add.s64 	%rd7, %rd88, %rd89;
	ld.global.u32 	%r177, [%rd7+4];
	cvt.rn.f32.s32	%f570, %r177;
	ld.global.u32 	%r178, [%rd7+8];
	cvt.rn.f32.s32	%f571, %r178;
	ld.global.u32 	%r179, [%rd7+12];
	cvt.rn.f32.s32	%f572, %r179;
	ld.global.f32 	%f573, [%rd2+8];
	add.f32 	%f32, %f32, %f573;
	sub.f32 	%f574, %f46, %f573;
	add.s64 	%rd92, %rd46, %rd83;
	st.local.f32 	[%rd92], %f574;
	mul.wide.s32 	%rd93, %r16, 12;
	add.s64 	%rd94, %rd1, %rd93;
	ld.global.f32 	%f575, [%rd94+80];
	div.rn.f32 	%f576, %f575, %f5;
	ld.global.f32 	%f577, [%rd94+84];
	div.rn.f32 	%f578, %f577, %f6;
	ld.global.f32 	%f579, [%rd94+88];
	div.rn.f32 	%f580, %f579, %f7;
	abs.f32 	%f29, %f576;
	abs.f32 	%f30, %f578;
	abs.f32 	%f31, %f580;
	fma.rn.f32 	%f581, %f5, %f32, %f2;
	fma.rn.f32 	%f582, %f6, %f32, %f3;
	fma.rn.f32 	%f583, %f7, %f32, %f4;
	sub.f32 	%f584, %f581, %f570;
	sub.f32 	%f585, %f582, %f571;
	sub.f32 	%f586, %f583, %f572;
	div.rn.f32 	%f587, %f584, %f575;
	div.rn.f32 	%f588, %f585, %f577;
	div.rn.f32 	%f589, %f586, %f579;
	cvt.rmi.f32.f32	%f590, %f587;
	cvt.rmi.f32.f32	%f591, %f588;
	cvt.rmi.f32.f32	%f592, %f589;
	sub.f32 	%f593, %f590, %f587;
	sub.f32 	%f594, %f591, %f588;
	sub.f32 	%f595, %f592, %f589;
	add.f32 	%f596, %f593, 0f3F000000;
	add.f32 	%f597, %f594, 0f3F000000;
	add.f32 	%f598, %f595, 0f3F000000;
	fma.rn.f32 	%f599, %f14, %f596, 0f3F000000;
	fma.rn.f32 	%f600, %f15, %f597, 0f3F000000;
	fma.rn.f32 	%f601, %f16, %f598, 0f3F000000;
	fma.rn.f32 	%f33, %f29, %f599, %f32;
	fma.rn.f32 	%f34, %f30, %f600, %f32;
	fma.rn.f32 	%f35, %f31, %f601, %f32;
	cvt.rzi.s32.f32	%r13, %f590;
	cvt.rzi.s32.f32	%r14, %f591;
	cvt.rzi.s32.f32	%r15, %f592;
	bra.uni 	BB61_41;

BB61_35:
	fma.rn.f32 	%f38, %f5, %f90, %f2;
	fma.rn.f32 	%f37, %f6, %f90, %f3;
	fma.rn.f32 	%f36, %f7, %f90, %f4;
	sub.f32 	%f653, %f38, %f72;
	sub.f32 	%f654, %f37, %f71;
	sub.f32 	%f655, %f36, %f70;
	add.f32 	%f656, %f653, 0fBF000000;
	add.f32 	%f657, %f654, 0fBF000000;
	add.f32 	%f658, %f655, 0fBF000000;
	sub.f32 	%f659, %f656, %f26;
	sub.f32 	%f660, %f657, %f27;
	sub.f32 	%f661, %f658, %f28;
	abs.f32 	%f662, %f659;
	abs.f32 	%f663, %f660;
	max.f32 	%f664, %f662, %f663;
	abs.f32 	%f665, %f661;
	max.f32 	%f666, %f664, %f665;
	setp.eq.f32	%p71, %f662, %f666;
	mov.b32 	 %r207, %f659;
	and.b32  	%r208, %r207, -2147483648;
	or.b32  	%r209, %r208, 1065353216;
	mov.b32 	 %f667, %r209;
	selp.f32	%f41, %f667, 0f00000000, %p71;
	setp.eq.f32	%p72, %f663, %f666;
	mov.b32 	 %r210, %f660;
	and.b32  	%r211, %r210, -2147483648;
	or.b32  	%r212, %r211, 1065353216;
	mov.b32 	 %f668, %r212;
	selp.f32	%f40, %f668, 0f00000000, %p72;
	setp.eq.f32	%p73, %f665, %f666;
	mov.b32 	 %r213, %f661;
	and.b32  	%r214, %r213, -2147483648;
	or.b32  	%r215, %r214, 1065353216;
	mov.b32 	 %f669, %r215;
	selp.f32	%f39, %f669, 0f00000000, %p73;
	ld.global.u8 	%rs1, [%rd2+13];
	setp.eq.s16	%p74, %rs1, 255;
	@%p74 bra 	BB61_37;

	cvt.rn.f32.s32	%f988, %r34;
	cvt.rn.f32.s32	%f987, %r194;
	add.f32 	%f986, %f987, %f988;
	cvt.rn.f32.s32	%f985, %r35;
	cvt.rn.f32.s32	%f984, %r193;
	add.f32 	%f983, %f984, %f985;
	cvt.rn.f32.s32	%f982, %r36;
	cvt.rn.f32.s32	%f981, %r192;
	add.f32 	%f980, %f981, %f982;
	cvt.u32.u16	%r216, %rs1;
	mul.wide.u32 	%rd113, %r216, 8;
	add.s64 	%rd114, %rd1, %rd113;
	ld.global.u64 	%rd115, [%rd114+712];
	cvt.rzi.s32.f32	%r217, %f980;
	cvt.rn.f32.s32	%f670, %r217;
	cvt.rzi.s32.f32	%r218, %f983;
	cvt.rn.f32.s32	%f671, %r218;
	cvt.rzi.s32.f32	%r219, %f986;
	cvt.rn.f32.s32	%f672, %r219;
	tex.3d.v4.u32.f32	{%r220, %r221, %r222, %r223}, [%rd115, {%f670, %f671, %f672, %f672}];
	cvt.u16.u32	%rs4, %r220;
	and.b16  	%rs5, %rs4, 255;
	cvt.u16.u32	%rs6, %r221;
	and.b16  	%rs7, %rs6, 255;
	cvt.u16.u32	%rs8, %r222;
	and.b16  	%rs9, %rs8, 255;
	cvt.u16.u32	%rs10, %r223;
	and.b16  	%rs11, %rs10, 255;
	cvt.rn.f32.u16	%f673, %rs5;
	div.rn.f32 	%f45, %f673, 0f437F0000;
	cvt.rn.f32.u16	%f674, %rs7;
	div.rn.f32 	%f44, %f674, 0f437F0000;
	cvt.rn.f32.u16	%f675, %rs9;
	div.rn.f32 	%f43, %f675, 0f437F0000;
	cvt.rn.f32.u16	%f676, %rs11;
	div.rn.f32 	%f42, %f676, 0f437F0000;

BB61_37:
	setp.neu.f32	%p82, %f36, %f1;
	setp.le.f32	%p83, %f42, 0f00000000;
	or.pred  	%p84, %p83, %p82;
	@%p84 bra 	BB61_3;

	setp.lt.f32	%p85, %f33, %f34;
	setp.le.f32	%p86, %f33, %f35;
	and.pred  	%p87, %p85, %p86;
	selp.f32	%f677, %f29, 0f00000000, %p87;
	setp.le.f32	%p88, %f34, %f33;
	setp.lt.f32	%p89, %f34, %f35;
	and.pred  	%p90, %p89, %p88;
	selp.f32	%f678, %f30, 0f00000000, %p90;
	setp.le.f32	%p91, %f35, %f34;
	setp.lt.f32	%p92, %f35, %f33;
	and.pred  	%p93, %p92, %p91;
	selp.f32	%f679, %f31, 0f00000000, %p93;
	add.f32 	%f33, %f33, %f677;
	add.f32 	%f34, %f34, %f678;
	add.f32 	%f35, %f35, %f679;
	mov.u32 	%r16, 1;
	selp.b32	%r226, %r154, 0, %p87;
	selp.b32	%r228, %r155, 0, %p90;
	selp.b32	%r230, %r156, 0, %p93;
	add.s32 	%r13, %r226, %r13;
	add.s32 	%r14, %r228, %r14;
	add.s32 	%r15, %r230, %r15;

BB61_40:
	mov.f32 	%f32, %f46;

BB61_41:
	mul.wide.s32 	%rd118, %r16, 4;
	add.s64 	%rd119, %rd46, %rd118;
	ld.local.f32 	%f683, [%rd119];
	setp.leu.f32	%p109, %f32, %f683;
	@%p109 bra 	BB61_48;

	ld.global.u32 	%r54, [%rd2];
	fma.rn.f32 	%f141, %f5, %f32, %f2;
	fma.rn.f32 	%f142, %f6, %f32, %f3;
	fma.rn.f32 	%f143, %f7, %f32, %f4;
	mov.u32 	%r357, %r16;

BB61_43:
	setp.gt.s32	%p110, %r357, %r54;
	@%p110 bra 	BB61_44;

	add.s32 	%r16, %r357, 1;
	setp.ge.s32	%p111, %r357, %r54;
	@%p111 bra 	BB61_47;

	mul.wide.s32 	%rd122, %r16, 4;
	add.s64 	%rd123, %rd39, %rd122;
	mul.wide.s32 	%rd124, %r16, 8;
	add.s64 	%rd125, %rd1, %rd124;
	ld.global.u64 	%rd126, [%rd125+440];
	cvta.to.global.u64 	%rd127, %rd126;
	add.s64 	%rd128, %rd1, %rd122;
	ld.global.u32 	%r237, [%rd128+360];
	ld.local.u32 	%r238, [%rd123];
	mul.lo.s32 	%r239, %r237, %r238;
	cvt.s64.s32	%rd129, %r239;
	add.s64 	%rd7, %rd127, %rd129;
	ld.global.u32 	%r240, [%rd7+4];
	cvt.rn.f32.s32	%f684, %r240;
	ld.global.u32 	%r241, [%rd7+8];
	cvt.rn.f32.s32	%f685, %r241;
	ld.global.u32 	%r242, [%rd7+12];
	cvt.rn.f32.s32	%f686, %r242;
	mul.wide.s32 	%rd130, %r16, 12;
	add.s64 	%rd131, %rd1, %rd130;
	ld.global.f32 	%f687, [%rd131+80];
	div.rn.f32 	%f688, %f687, %f5;
	ld.global.f32 	%f689, [%rd131+84];
	div.rn.f32 	%f690, %f689, %f6;
	ld.global.f32 	%f691, [%rd131+88];
	div.rn.f32 	%f692, %f691, %f7;
	abs.f32 	%f29, %f688;
	abs.f32 	%f30, %f690;
	abs.f32 	%f31, %f692;
	sub.f32 	%f693, %f141, %f684;
	sub.f32 	%f694, %f142, %f685;
	sub.f32 	%f695, %f143, %f686;
	div.rn.f32 	%f696, %f693, %f687;
	div.rn.f32 	%f697, %f694, %f689;
	div.rn.f32 	%f698, %f695, %f691;
	cvt.rmi.f32.f32	%f699, %f696;
	cvt.rmi.f32.f32	%f700, %f697;
	cvt.rmi.f32.f32	%f701, %f698;
	sub.f32 	%f702, %f699, %f696;
	sub.f32 	%f703, %f700, %f697;
	sub.f32 	%f704, %f701, %f698;
	add.f32 	%f705, %f702, 0f3F000000;
	add.f32 	%f706, %f703, 0f3F000000;
	add.f32 	%f707, %f704, 0f3F000000;
	fma.rn.f32 	%f708, %f14, %f705, 0f3F000000;
	fma.rn.f32 	%f709, %f15, %f706, 0f3F000000;
	fma.rn.f32 	%f710, %f16, %f707, 0f3F000000;
	fma.rn.f32 	%f33, %f29, %f708, %f32;
	fma.rn.f32 	%f34, %f30, %f709, %f32;
	fma.rn.f32 	%f35, %f31, %f710, %f32;
	cvt.rzi.s32.f32	%r13, %f699;
	cvt.rzi.s32.f32	%r14, %f700;
	cvt.rzi.s32.f32	%r15, %f701;

BB61_47:
	mul.wide.s32 	%rd134, %r16, 4;
	add.s64 	%rd135, %rd46, %rd134;
	ld.local.f32 	%f711, [%rd135];
	setp.gt.f32	%p112, %f32, %f711;
	mov.u32 	%r357, %r16;
	@%p112 bra 	BB61_43;
	bra.uni 	BB61_48;

BB61_44:
	mov.u32 	%r16, %r357;
	bra.uni 	BB61_48;

BB61_14:
	mov.f32 	%f36, %f568;
	bra.uni 	BB61_3;

BB61_55:
	mul.wide.s32 	%rd140, %r84, 8;
	add.s64 	%rd141, %rd1, %rd140;
	ld.global.u64 	%rd20, [%rd141+440];
	cvta.to.global.u64 	%rd24, %rd20;
	ld.global.u32 	%r244, [%rd24+12];
	cvt.rn.f32.s32	%f767, %r244;
	ld.global.u32 	%r245, [%rd24+8];
	cvt.rn.f32.s32	%f768, %r245;
	ld.global.u32 	%r246, [%rd24+4];
	cvt.rn.f32.s32	%f769, %r246;
	ld.global.f32 	%f770, [%rd2+8];
	add.f32 	%f208, %f186, %f770;
	sub.f32 	%f771, %f185, %f770;
	add.u64 	%rd144, %SPL, 20;
	shl.b64 	%rd145, %rd19, 2;
	add.s64 	%rd146, %rd144, %rd145;
	st.local.f32 	[%rd146], %f771;
	setp.gt.f32	%p120, %f177, 0f00000000;
	selp.b32	%r74, 1, -1, %p120;
	setp.gt.f32	%p121, %f178, 0f00000000;
	selp.b32	%r75, 1, -1, %p121;
	setp.gt.f32	%p122, %f179, 0f00000000;
	selp.b32	%r76, 1, -1, %p122;
	mul.wide.s32 	%rd147, %r84, 12;
	add.s64 	%rd148, %rd1, %rd147;
	ld.global.f32 	%f772, [%rd148+80];
	div.rn.f32 	%f773, %f772, %f177;
	ld.global.f32 	%f774, [%rd148+84];
	div.rn.f32 	%f775, %f774, %f178;
	ld.global.f32 	%f776, [%rd148+88];
	div.rn.f32 	%f777, %f776, %f179;
	abs.f32 	%f205, %f773;
	abs.f32 	%f206, %f775;
	abs.f32 	%f207, %f777;
	fma.rn.f32 	%f778, %f177, %f208, %f182;
	fma.rn.f32 	%f779, %f178, %f208, %f183;
	fma.rn.f32 	%f780, %f179, %f208, %f184;
	sub.f32 	%f781, %f778, %f769;
	sub.f32 	%f782, %f779, %f768;
	sub.f32 	%f783, %f780, %f767;
	div.rn.f32 	%f784, %f781, %f772;
	div.rn.f32 	%f785, %f782, %f774;
	div.rn.f32 	%f786, %f783, %f776;
	cvt.rmi.f32.f32	%f787, %f784;
	cvt.rmi.f32.f32	%f788, %f785;
	cvt.rmi.f32.f32	%f789, %f786;
	sub.f32 	%f790, %f787, %f784;
	sub.f32 	%f791, %f788, %f785;
	sub.f32 	%f792, %f789, %f786;
	add.f32 	%f793, %f790, 0f3F000000;
	add.f32 	%f794, %f791, 0f3F000000;
	add.f32 	%f795, %f792, 0f3F000000;
	cvt.rn.f32.s32	%f191, %r74;
	cvt.rn.f32.s32	%f192, %r75;
	cvt.rn.f32.s32	%f193, %r76;
	fma.rn.f32 	%f796, %f191, %f793, 0f3F000000;
	fma.rn.f32 	%f797, %f192, %f794, 0f3F000000;
	fma.rn.f32 	%f798, %f193, %f795, 0f3F000000;
	fma.rn.f32 	%f209, %f205, %f796, %f208;
	fma.rn.f32 	%f210, %f206, %f797, %f208;
	fma.rn.f32 	%f211, %f207, %f798, %f208;
	cvt.rzi.s32.f32	%r81, %f787;
	cvt.rzi.s32.f32	%r82, %f788;
	cvt.rzi.s32.f32	%r83, %f789;
	ld.const.u64 	%rd21, [scn+400];
	setp.eq.s64	%p123, %rd21, 0;
	mov.f32 	%f198, 0f7F800000;
	@%p123 bra 	BB61_57;

	ld.const.v4.f32 	{%f799, %f800, %f801, %f802}, [scn+128];
	ld.const.v4.f32 	{%f806, %f807, %f808, %f809}, [scn+144];
	mul.f32 	%f813, %f178, %f806;
	fma.rn.f32 	%f814, %f177, %f799, %f813;
	ld.const.v4.f32 	{%f815, %f816, %f817, %f818}, [scn+160];
	fma.rn.f32 	%f822, %f179, %f815, %f814;
	mul.f32 	%f823, %f178, %f807;
	fma.rn.f32 	%f824, %f177, %f800, %f823;
	fma.rn.f32 	%f825, %f179, %f816, %f824;
	mul.f32 	%f826, %f178, %f808;
	fma.rn.f32 	%f827, %f177, %f801, %f826;
	fma.rn.f32 	%f828, %f179, %f817, %f827;
	not.b32 	%r251, %r2;
	add.s32 	%r252, %r368, %r251;
	mad.lo.s32 	%r257, %r252, %r148, %r1;
	cvta.to.global.u64 	%rd149, %rd21;
	mul.wide.s32 	%rd150, %r257, 4;
	add.s64 	%rd151, %rd149, %rd150;
	ld.const.v2.f32 	{%f829, %f830}, [scn+8];
	mul.f32 	%f833, %f829, %f830;
	neg.f32 	%f834, %f833;
	sub.f32 	%f835, %f830, %f829;
	div.rn.f32 	%f836, %f834, %f835;
	div.rn.f32 	%f837, %f830, %f835;
	ld.global.f32 	%f838, [%rd151];
	sub.f32 	%f839, %f838, %f837;
	div.rn.f32 	%f840, %f836, %f839;
	mul.f32 	%f841, %f825, %f825;
	fma.rn.f32 	%f842, %f822, %f822, %f841;
	fma.rn.f32 	%f843, %f828, %f828, %f842;
	sqrt.rn.f32 	%f844, %f843;
	div.rn.f32 	%f198, %f840, %f844;
	mov.u32 	%r369, %r148;

BB61_57:
	rcp.rn.f32 	%f199, %f177;
	rcp.rn.f32 	%f200, %f178;
	rcp.rn.f32 	%f201, %f179;
	ld.const.f32 	%f202, [scn+372];
	add.s64 	%rd22, %rd2, 12;
	mov.f32 	%f203, 0f3F800000;
	abs.f32 	%f226, %f199;
	abs.f32 	%f227, %f200;
	abs.f32 	%f228, %f201;
	mov.f32 	%f204, %f1;
	bra.uni 	BB61_58;

BB61_96:
	add.s32 	%r85, %r85, 1;

BB61_58:
	setp.lt.s32	%p125, %r84, 1;
	setp.gt.s32	%p126, %r85, 255;
	mov.pred 	%p197, 0;
	or.pred  	%p127, %p126, %p125;
	@%p127 bra 	BB61_60;

	ld.global.u32 	%r259, [%rd2];
	setp.le.s32	%p197, %r84, %r259;

BB61_60:
	setp.lt.s32	%p128, %r81, 0;
	not.pred 	%p129, %p197;
	or.pred  	%p130, %p129, %p128;
	setp.lt.s32	%p131, %r82, 0;
	or.pred  	%p132, %p130, %p131;
	setp.lt.s32	%p133, %r83, 0;
	or.pred  	%p134, %p132, %p133;
	@%p134 bra 	BB61_51;

	mul.wide.s32 	%rd152, %r84, 4;
	add.s64 	%rd153, %rd1, %rd152;
	add.s64 	%rd25, %rd153, 40;
	ld.global.u32 	%r260, [%rd153+40];
	setp.gt.s32	%p135, %r81, %r260;
	setp.gt.s32	%p136, %r82, %r260;
	or.pred  	%p137, %p135, %p136;
	setp.gt.s32	%p138, %r83, %r260;
	or.pred  	%p139, %p137, %p138;
	@%p139 bra 	BB61_51;

	setp.lt.f32	%p140, %f209, %f210;
	setp.le.f32	%p141, %f209, %f211;
	and.pred  	%p5, %p140, %p141;
	setp.le.f32	%p142, %f210, %f209;
	setp.lt.f32	%p143, %f210, %f211;
	and.pred  	%p6, %p143, %p142;
	setp.le.f32	%p144, %f211, %f210;
	setp.lt.f32	%p145, %f211, %f209;
	and.pred  	%p7, %p145, %p144;
	setp.geu.f32	%p146, %f209, %f210;
	setp.gtu.f32	%p147, %f209, %f211;
	or.pred  	%p148, %p146, %p147;
	setp.geu.f32	%p149, %f210, %f211;
	setp.gtu.f32	%p150, %f210, %f209;
	or.pred  	%p151, %p149, %p150;
	selp.f32	%f847, %f211, %f210, %p151;
	selp.f32	%f212, %f847, %f209, %p148;
	setp.gt.f32	%p152, %f208, %f198;
	@%p152 bra 	BB61_63;

	ld.global.u32 	%r262, [%rd25+-40];
	shl.b32 	%r263, %r83, %r262;
	add.s32 	%r264, %r263, %r82;
	shl.b32 	%r265, %r264, %r262;
	add.s32 	%r86, %r265, %r81;
	ld.global.u64 	%rd26, [%rd24+48];
	setp.eq.s64	%p153, %rd26, 4294967295;
	bfe.u64 	%rd154, %rd26, 8, 8;
	shl.b64 	%rd155, %rd154, 3;
	add.s64 	%rd156, %rd1, %rd155;
	add.s64 	%rd27, %rd156, 520;
	shl.b64 	%rd157, %rd154, 2;
	add.s64 	%rd158, %rd1, %rd157;
	add.s64 	%rd28, %rd158, 400;
	mov.u32 	%r376, -1;
	@%p153 bra 	BB61_66;

	shr.u64 	%rd159, %rd26, 16;
	cvt.u32.u64	%r266, %rd159;
	ld.global.u64 	%rd160, [%rd27];
	cvta.to.global.u64 	%rd161, %rd160;
	ld.global.u32 	%r267, [%rd28];
	mul.lo.s32 	%r268, %r267, %r266;
	cvt.s64.s32	%rd162, %r268;
	add.s64 	%rd163, %rd161, %rd162;
	mul.wide.s32 	%rd164, %r86, 8;
	add.s64 	%rd165, %rd163, %rd164;
	ld.global.u64 	%rd166, [%rd165];
	shr.u64 	%rd167, %rd166, 16;
	cvt.u32.u64	%r376, %rd167;

BB61_66:
	setp.eq.s32	%p154, %r376, -1;
	@%p154 bra 	BB61_87;
	bra.uni 	BB61_67;

BB61_87:
	selp.f32	%f938, %f205, 0f00000000, %p5;
	add.f32 	%f209, %f209, %f938;
	selp.f32	%f939, %f206, 0f00000000, %p6;
	add.f32 	%f210, %f210, %f939;
	selp.f32	%f940, %f207, 0f00000000, %p7;
	add.f32 	%f211, %f211, %f940;
	selp.b32	%r314, %r74, 0, %p5;
	add.s32 	%r81, %r314, %r81;
	selp.b32	%r315, %r75, 0, %p6;
	add.s32 	%r82, %r315, %r82;
	selp.b32	%r316, %r76, 0, %p7;
	add.s32 	%r83, %r316, %r83;
	bra.uni 	BB61_88;

BB61_67:
	setp.eq.s32	%p155, %r84, 1;
	@%p155 bra 	BB61_71;
	bra.uni 	BB61_68;

BB61_71:
	mov.u32 	%r378, -1;
	@%p153 bra 	BB61_73;

	shr.u64 	%rd191, %rd26, 16;
	cvt.u32.u64	%r279, %rd191;
	ld.global.u64 	%rd192, [%rd27];
	cvta.to.global.u64 	%rd193, %rd192;
	ld.global.u32 	%r280, [%rd28];
	mul.lo.s32 	%r281, %r280, %r279;
	cvt.s64.s32	%rd194, %r281;
	add.s64 	%rd195, %rd193, %rd194;
	mul.wide.s32 	%rd196, %r86, 8;
	add.s64 	%rd197, %rd195, %rd196;
	ld.global.u64 	%rd198, [%rd197];
	shr.u64 	%rd199, %rd198, 16;
	cvt.u32.u64	%r378, %rd199;

BB61_73:
	st.local.u32 	[%rd39], %r378;
	ld.global.f32 	%f880, [%rd2+8];
	add.f32 	%f881, %f208, %f880;
	ld.global.u64 	%rd202, [%rd2+-232];
	cvta.to.global.u64 	%rd203, %rd202;
	ld.global.u32 	%r282, [%rd2+-312];
	mul.lo.s32 	%r283, %r282, %r378;
	cvt.s64.s32	%rd204, %r283;
	add.s64 	%rd205, %rd204, %rd203;
	add.s64 	%rd30, %rd205, 4;
	ld.global.u32 	%r284, [%rd205+4];
	cvt.rn.f32.s32	%f237, %r284;
	ld.global.u32 	%r285, [%rd205+8];
	cvt.rn.f32.s32	%f236, %r285;
	ld.global.u32 	%r286, [%rd205+12];
	cvt.rn.f32.s32	%f235, %r286;
	fma.rn.f32 	%f882, %f177, %f881, %f182;
	fma.rn.f32 	%f883, %f178, %f881, %f183;
	fma.rn.f32 	%f884, %f179, %f881, %f184;
	sub.f32 	%f885, %f882, %f237;
	sub.f32 	%f886, %f883, %f236;
	sub.f32 	%f887, %f884, %f235;
	cvt.rmi.f32.f32	%f888, %f885;
	cvt.rmi.f32.f32	%f889, %f886;
	cvt.rmi.f32.f32	%f890, %f887;
	sub.f32 	%f891, %f888, %f885;
	sub.f32 	%f892, %f889, %f886;
	sub.f32 	%f893, %f890, %f887;
	add.f32 	%f894, %f891, 0f3F000000;
	add.f32 	%f895, %f892, 0f3F000000;
	add.f32 	%f896, %f893, 0f3F000000;
	fma.rn.f32 	%f223, %f191, %f894, 0f3F000000;
	fma.rn.f32 	%f224, %f192, %f895, 0f3F000000;
	fma.rn.f32 	%f225, %f193, %f896, 0f3F000000;
	cvt.rzi.s32.f32	%r104, %f888;
	cvt.rzi.s32.f32	%r103, %f889;
	cvt.rzi.s32.f32	%r102, %f890;
	or.b32  	%r287, %r104, %r103;
	or.b32  	%r288, %r287, %r102;
	setp.lt.s32	%p158, %r288, 0;
	@%p158 bra 	BB61_85;

	ld.global.v4.u32 	{%r290, %r291, %r292, %r293}, [%rd30+12];
	ld.global.u32 	%r100, [%rd2+-632];
	mul.f32 	%f238, %f228, %f225;
	mul.f32 	%f239, %f227, %f224;
	mul.f32 	%f240, %f226, %f223;
	cvt.rn.f32.s32	%f232, %r292;
	cvt.rn.f32.s32	%f233, %r291;
	mov.u32 	%r101, 0;
	cvt.rn.f32.s32	%f234, %r290;

BB61_75:
	setp.ge.s32	%p159, %r104, %r100;
	@%p159 bra 	BB61_85;

	ld.global.u32 	%r297, [%rd2+-632];
	setp.ge.s32	%p160, %r103, %r297;
	setp.ge.s32	%p161, %r102, %r297;
	or.pred  	%p162, %p160, %p161;
	@%p162 bra 	BB61_85;

	cvt.u32.u16	%r298, %rs3;
	mul.wide.u32 	%rd206, %r298, 8;
	add.s64 	%rd207, %rd1, %rd206;
	ld.global.u64 	%rd208, [%rd207+712];
	cvt.rn.f32.s32	%f242, %r104;
	add.f32 	%f243, %f234, %f242;
	add.f32 	%f897, %f243, 0f3F000000;
	cvt.rn.f32.s32	%f244, %r103;
	add.f32 	%f245, %f233, %f244;
	add.f32 	%f898, %f245, 0f3F000000;
	cvt.rn.f32.s32	%f246, %r102;
	add.f32 	%f247, %f232, %f246;
	add.f32 	%f899, %f247, 0f3F000000;
	tex.3d.v4.f32.f32	{%f900, %f901, %f902, %f903}, [%rd208, {%f897, %f898, %f899, %f899}];
	setp.gt.f32	%p163, %f900, %f202;
	@%p163 bra 	BB61_80;
	bra.uni 	BB61_78;

BB61_80:
	add.f32 	%f237, %f242, %f237;
	add.f32 	%f907, %f237, 0f3F800000;
	add.f32 	%f236, %f244, %f236;
	add.f32 	%f908, %f236, 0f3F800000;
	add.f32 	%f235, %f246, %f235;
	add.f32 	%f909, %f235, 0f3F800000;
	sub.f32 	%f910, %f237, %f182;
	div.rn.f32 	%f911, %f910, %f177;
	sub.f32 	%f912, %f907, %f182;
	div.rn.f32 	%f913, %f912, %f177;
	sub.f32 	%f914, %f236, %f183;
	div.rn.f32 	%f915, %f914, %f178;
	sub.f32 	%f916, %f908, %f183;
	div.rn.f32 	%f917, %f916, %f178;
	sub.f32 	%f918, %f235, %f184;
	div.rn.f32 	%f919, %f918, %f179;
	sub.f32 	%f920, %f909, %f184;
	div.rn.f32 	%f921, %f920, %f179;
	min.f32 	%f922, %f911, %f913;
	min.f32 	%f923, %f915, %f917;
	max.f32 	%f924, %f922, %f923;
	min.f32 	%f925, %f919, %f921;
	max.f32 	%f254, %f924, %f925;
	max.f32 	%f926, %f911, %f913;
	max.f32 	%f927, %f915, %f917;
	min.f32 	%f928, %f926, %f927;
	max.f32 	%f929, %f919, %f921;
	min.f32 	%f255, %f928, %f929;
	setp.lt.f32	%p173, %f254, 0f00000000;
	mov.f64 	%fd16, 0d0000000000000000;
	@%p173 bra 	BB61_82;

	cvt.f64.f32	%fd16, %f254;

BB61_82:
	cvt.rn.f32.f64	%f256, %fd16;
	setp.lt.f32	%p174, %f255, %f256;
	setp.lt.f32	%p175, %f255, 0f00000000;
	or.pred  	%p176, %p174, %p175;
	selp.f32	%f930, %f1, 0f00000000, %p176;
	setp.eq.f32	%p177, %f930, %f1;
	mov.f32 	%f204, %f1;
	@%p177 bra 	BB61_79;
	bra.uni 	BB61_83;

BB61_78:
	setp.lt.f32	%p164, %f240, %f239;
	setp.le.f32	%p165, %f240, %f238;
	and.pred  	%p166, %p164, %p165;
	setp.le.f32	%p167, %f239, %f240;
	setp.lt.f32	%p168, %f239, %f238;
	and.pred  	%p169, %p168, %p167;
	setp.le.f32	%p170, %f238, %f239;
	setp.lt.f32	%p171, %f238, %f240;
	and.pred  	%p172, %p171, %p170;
	selp.f32	%f904, %f226, 0f00000000, %p166;
	selp.f32	%f905, %f227, 0f00000000, %p169;
	selp.f32	%f906, %f228, 0f00000000, %p172;
	add.f32 	%f240, %f240, %f904;
	add.f32 	%f239, %f239, %f905;
	add.f32 	%f238, %f238, %f906;
	selp.b32	%r299, %r74, 0, %p166;
	selp.b32	%r300, %r75, 0, %p169;
	selp.b32	%r301, %r76, 0, %p172;
	add.s32 	%r104, %r299, %r104;
	add.s32 	%r103, %r300, %r103;
	add.s32 	%r102, %r301, %r102;

BB61_79:
	add.s32 	%r101, %r101, 1;
	setp.lt.s32	%p179, %r101, 256;
	setp.gt.s32	%p180, %r104, -1;
	and.pred  	%p181, %p179, %p180;
	setp.gt.s32	%p182, %r103, -1;
	and.pred  	%p183, %p181, %p182;
	setp.gt.s32	%p184, %r102, -1;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	BB61_75;
	bra.uni 	BB61_85;

BB61_68:
	add.s32 	%r84, %r84, -1;
	mov.u32 	%r377, -1;
	@%p153 bra 	BB61_70;

	shr.u64 	%rd168, %rd26, 16;
	cvt.u32.u64	%r270, %rd168;
	ld.global.u64 	%rd169, [%rd27];
	cvta.to.global.u64 	%rd170, %rd169;
	ld.global.u32 	%r271, [%rd28];
	mul.lo.s32 	%r272, %r271, %r270;
	cvt.s64.s32	%rd171, %r272;
	add.s64 	%rd172, %rd170, %rd171;
	mul.wide.s32 	%rd173, %r86, 8;
	add.s64 	%rd174, %rd172, %rd173;
	ld.global.u64 	%rd175, [%rd174];
	shr.u64 	%rd176, %rd175, 16;
	cvt.u32.u64	%r377, %rd176;

BB61_70:
	mul.wide.s32 	%rd179, %r84, 4;
	add.s64 	%rd180, %rd39, %rd179;
	st.local.u32 	[%rd180], %r377;
	mul.wide.s32 	%rd181, %r84, 8;
	add.s64 	%rd182, %rd1, %rd181;
	ld.global.u64 	%rd183, [%rd182+440];
	cvta.to.global.u64 	%rd184, %rd183;
	ld.global.u32 	%r273, [%rd25+316];
	mul.lo.s32 	%r274, %r273, %r377;
	cvt.s64.s32	%rd185, %r274;
	add.s64 	%rd24, %rd184, %rd185;
	ld.global.u32 	%r275, [%rd24+4];
	cvt.rn.f32.s32	%f848, %r275;
	ld.global.u32 	%r276, [%rd24+8];
	cvt.rn.f32.s32	%f849, %r276;
	ld.global.u32 	%r277, [%rd24+12];
	cvt.rn.f32.s32	%f850, %r277;
	ld.global.f32 	%f851, [%rd2+8];
	add.f32 	%f208, %f208, %f851;
	sub.f32 	%f852, %f212, %f851;
	add.s64 	%rd188, %rd144, %rd179;
	st.local.f32 	[%rd188], %f852;
	mul.wide.s32 	%rd189, %r84, 12;
	add.s64 	%rd190, %rd1, %rd189;
	ld.global.f32 	%f853, [%rd190+80];
	div.rn.f32 	%f854, %f853, %f177;
	ld.global.f32 	%f855, [%rd190+84];
	div.rn.f32 	%f856, %f855, %f178;
	ld.global.f32 	%f857, [%rd190+88];
	div.rn.f32 	%f858, %f857, %f179;
	abs.f32 	%f205, %f854;
	abs.f32 	%f206, %f856;
	abs.f32 	%f207, %f858;
	fma.rn.f32 	%f859, %f177, %f208, %f182;
	fma.rn.f32 	%f860, %f178, %f208, %f183;
	fma.rn.f32 	%f861, %f179, %f208, %f184;
	sub.f32 	%f862, %f859, %f848;
	sub.f32 	%f863, %f860, %f849;
	sub.f32 	%f864, %f861, %f850;
	div.rn.f32 	%f865, %f862, %f853;
	div.rn.f32 	%f866, %f863, %f855;
	div.rn.f32 	%f867, %f864, %f857;
	cvt.rmi.f32.f32	%f868, %f865;
	cvt.rmi.f32.f32	%f869, %f866;
	cvt.rmi.f32.f32	%f870, %f867;
	sub.f32 	%f871, %f868, %f865;
	sub.f32 	%f872, %f869, %f866;
	sub.f32 	%f873, %f870, %f867;
	add.f32 	%f874, %f871, 0f3F000000;
	add.f32 	%f875, %f872, 0f3F000000;
	add.f32 	%f876, %f873, 0f3F000000;
	fma.rn.f32 	%f877, %f191, %f874, 0f3F000000;
	fma.rn.f32 	%f878, %f192, %f875, 0f3F000000;
	fma.rn.f32 	%f879, %f193, %f876, 0f3F000000;
	fma.rn.f32 	%f209, %f205, %f877, %f208;
	fma.rn.f32 	%f210, %f206, %f878, %f208;
	fma.rn.f32 	%f211, %f207, %f879, %f208;
	cvt.rzi.s32.f32	%r81, %f868;
	cvt.rzi.s32.f32	%r82, %f869;
	cvt.rzi.s32.f32	%r83, %f870;
	bra.uni 	BB61_89;

BB61_83:
	fma.rn.f32 	%f204, %f179, %f256, %f184;
	ld.global.u8 	%rs2, [%rd22+1];
	setp.eq.s16	%p178, %rs2, 255;
	@%p178 bra 	BB61_85;

	cvt.u32.u16	%r302, %rs2;
	mul.wide.u32 	%rd209, %r302, 8;
	add.s64 	%rd210, %rd1, %rd209;
	ld.global.u64 	%rd211, [%rd210+712];
	cvt.rzi.s32.f32	%r303, %f243;
	cvt.rn.f32.s32	%f931, %r303;
	cvt.rzi.s32.f32	%r304, %f245;
	cvt.rn.f32.s32	%f932, %r304;
	cvt.rzi.s32.f32	%r305, %f247;
	cvt.rn.f32.s32	%f933, %r305;
	tex.3d.v4.u32.f32	{%r306, %r307, %r308, %r309}, [%rd211, {%f931, %f932, %f933, %f933}];
	cvt.u16.u32	%rs12, %r309;
	and.b16  	%rs13, %rs12, 255;
	cvt.rn.f32.u16	%f934, %rs13;
	div.rn.f32 	%f203, %f934, 0f437F0000;

BB61_85:
	setp.neu.f32	%p186, %f204, %f1;
	setp.le.f32	%p187, %f203, 0f00000000;
	or.pred  	%p188, %p187, %p186;
	@%p188 bra 	BB61_51;

	selp.f32	%f935, %f205, 0f00000000, %p5;
	add.f32 	%f209, %f209, %f935;
	selp.f32	%f936, %f206, 0f00000000, %p6;
	add.f32 	%f210, %f210, %f936;
	selp.f32	%f937, %f207, 0f00000000, %p7;
	add.f32 	%f211, %f211, %f937;
	selp.b32	%r311, %r74, 0, %p5;
	add.s32 	%r81, %r311, %r81;
	selp.b32	%r312, %r75, 0, %p6;
	add.s32 	%r82, %r312, %r82;
	selp.b32	%r313, %r76, 0, %p7;
	add.s32 	%r83, %r313, %r83;
	mov.u32 	%r84, 1;

BB61_88:
	mov.f32 	%f208, %f212;

BB61_89:
	mul.wide.s32 	%rd214, %r84, 4;
	add.s64 	%rd215, %rd144, %rd214;
	ld.local.f32 	%f941, [%rd215];
	setp.leu.f32	%p189, %f208, %f941;
	@%p189 bra 	BB61_96;

	ld.global.u32 	%r122, [%rd2];
	fma.rn.f32 	%f283, %f177, %f208, %f182;
	fma.rn.f32 	%f284, %f178, %f208, %f183;
	fma.rn.f32 	%f285, %f179, %f208, %f184;
	mov.u32 	%r390, %r84;

BB61_91:
	setp.gt.s32	%p190, %r390, %r122;
	@%p190 bra 	BB61_92;

	add.s32 	%r84, %r390, 1;
	setp.ge.s32	%p191, %r390, %r122;
	@%p191 bra 	BB61_95;

	mul.wide.s32 	%rd218, %r84, 4;
	add.s64 	%rd219, %rd39, %rd218;
	mul.wide.s32 	%rd220, %r84, 8;
	add.s64 	%rd221, %rd1, %rd220;
	ld.global.u64 	%rd222, [%rd221+440];
	cvta.to.global.u64 	%rd223, %rd222;
	add.s64 	%rd224, %rd1, %rd218;
	ld.global.u32 	%r317, [%rd224+360];
	ld.local.u32 	%r318, [%rd219];
	mul.lo.s32 	%r319, %r317, %r318;
	cvt.s64.s32	%rd225, %r319;
	add.s64 	%rd24, %rd223, %rd225;
	ld.global.u32 	%r320, [%rd24+4];
	cvt.rn.f32.s32	%f942, %r320;
	ld.global.u32 	%r321, [%rd24+8];
	cvt.rn.f32.s32	%f943, %r321;
	ld.global.u32 	%r322, [%rd24+12];
	cvt.rn.f32.s32	%f944, %r322;
	mul.wide.s32 	%rd226, %r84, 12;
	add.s64 	%rd227, %rd1, %rd226;
	ld.global.f32 	%f945, [%rd227+80];
	div.rn.f32 	%f946, %f945, %f177;
	ld.global.f32 	%f947, [%rd227+84];
	div.rn.f32 	%f948, %f947, %f178;
	ld.global.f32 	%f949, [%rd227+88];
	div.rn.f32 	%f950, %f949, %f179;
	abs.f32 	%f205, %f946;
	abs.f32 	%f206, %f948;
	abs.f32 	%f207, %f950;
	sub.f32 	%f951, %f283, %f942;
	sub.f32 	%f952, %f284, %f943;
	sub.f32 	%f953, %f285, %f944;
	div.rn.f32 	%f954, %f951, %f945;
	div.rn.f32 	%f955, %f952, %f947;
	div.rn.f32 	%f956, %f953, %f949;
	cvt.rmi.f32.f32	%f957, %f954;
	cvt.rmi.f32.f32	%f958, %f955;
	cvt.rmi.f32.f32	%f959, %f956;
	sub.f32 	%f960, %f957, %f954;
	sub.f32 	%f961, %f958, %f955;
	sub.f32 	%f962, %f959, %f956;
	add.f32 	%f963, %f960, 0f3F000000;
	add.f32 	%f964, %f961, 0f3F000000;
	add.f32 	%f965, %f962, 0f3F000000;
	fma.rn.f32 	%f966, %f191, %f963, 0f3F000000;
	fma.rn.f32 	%f967, %f192, %f964, 0f3F000000;
	fma.rn.f32 	%f968, %f193, %f965, 0f3F000000;
	fma.rn.f32 	%f209, %f205, %f966, %f208;
	fma.rn.f32 	%f210, %f206, %f967, %f208;
	fma.rn.f32 	%f211, %f207, %f968, %f208;
	cvt.rzi.s32.f32	%r81, %f957;
	cvt.rzi.s32.f32	%r82, %f958;
	cvt.rzi.s32.f32	%r83, %f959;

BB61_95:
	mul.wide.s32 	%rd230, %r84, 4;
	add.s64 	%rd231, %rd144, %rd230;
	ld.local.f32 	%f969, [%rd231];
	setp.gt.f32	%p192, %f208, %f969;
	mov.u32 	%r390, %r84;
	@%p192 bra 	BB61_91;
	bra.uni 	BB61_96;

BB61_92:
	mov.u32 	%r84, %r390;
	bra.uni 	BB61_96;

BB61_63:
	mov.f32 	%f204, %f729;
	bra.uni 	BB61_51;
}

	// .globl	gvdbRaySurfaceTrilinear
.visible .entry gvdbRaySurfaceTrilinear(
	.param .u64 gvdbRaySurfaceTrilinear_param_0,
	.param .u8 gvdbRaySurfaceTrilinear_param_1,
	.param .u64 gvdbRaySurfaceTrilinear_param_2
)
{
	.local .align 4 .b8 	__local_depot62[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<172>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<1044>;
	.reg .b32 	%r<349>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<264>;


	mov.u64 	%SPL, __local_depot62;
	ld.param.u64 	%rd37, [gvdbRaySurfaceTrilinear_param_0];
	ld.param.u8 	%rs3, [gvdbRaySurfaceTrilinear_param_1];
	cvta.to.global.u64 	%rd1, %rd37;
	mov.u32 	%r116, %ntid.x;
	mov.u32 	%r117, %ctaid.x;
	mov.u32 	%r118, %tid.x;
	mad.lo.s32 	%r1, %r116, %r117, %r118;
	mov.u32 	%r119, %ntid.y;
	mov.u32 	%r120, %ctaid.y;
	mov.u32 	%r121, %tid.y;
	mad.lo.s32 	%r2, %r119, %r120, %r121;
	ld.const.v2.u32 	{%r122, %r319}, [scn];
	setp.ge.s32	%p8, %r2, %r319;
	setp.ge.s32	%p9, %r1, %r122;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB62_90;

	ld.const.f32 	%f1, [NOHIT];
	ld.const.v4.f32 	{%f275, %f276, %f277, %f278}, [scn+16];
	mov.u32 	%r17, 0;
	ld.const.v4.f32 	{%f283, %f284, %f285, %f286}, [scn+192];
	ld.const.v4.f32 	{%f290, %f291, %f292, %f293}, [scn+208];
	mul.f32 	%f297, %f276, %f290;
	fma.rn.f32 	%f298, %f275, %f283, %f297;
	ld.const.v4.f32 	{%f299, %f300, %f301, %f302}, [scn+224];
	fma.rn.f32 	%f306, %f277, %f299, %f298;
	ld.const.v4.f32 	{%f307, %f308, %f309, %f310}, [scn+240];
	add.f32 	%f2, %f307, %f306;
	mul.f32 	%f314, %f276, %f291;
	fma.rn.f32 	%f315, %f275, %f284, %f314;
	fma.rn.f32 	%f316, %f277, %f300, %f315;
	add.f32 	%f3, %f308, %f316;
	mul.f32 	%f317, %f276, %f292;
	fma.rn.f32 	%f318, %f275, %f285, %f317;
	fma.rn.f32 	%f319, %f277, %f301, %f318;
	add.f32 	%f4, %f309, %f319;
	cvt.rn.f32.s32	%f320, %r1;
	add.f32 	%f321, %f320, 0f3F000000;
	cvt.rn.f32.s32	%f322, %r122;
	div.rn.f32 	%f323, %f321, %f322;
	cvt.rn.f32.s32	%f324, %r2;
	add.f32 	%f325, %f324, 0f3F000000;
	cvt.rn.f32.s32	%f326, %r319;
	div.rn.f32 	%f327, %f325, %f326;
	ld.const.v4.f32 	{%f328, %f329, %f330, %f331}, [scn+48];
	ld.const.v4.f32 	{%f336, %f337, %f338, %f339}, [scn+32];
	mul.f32 	%f344, %f327, %f329;
	mul.f32 	%f345, %f327, %f330;
	mul.f32 	%f346, %f327, %f331;
	fma.rn.f32 	%f347, %f323, %f338, %f344;
	fma.rn.f32 	%f348, %f323, %f339, %f345;
	fma.rn.f32 	%f349, %f323, %f328, %f346;
	add.f32 	%f350, %f278, %f347;
	add.f32 	%f351, %f336, %f348;
	add.f32 	%f352, %f337, %f349;
	ld.const.v4.f32 	{%f353, %f354, %f355, %f356}, [scn+256];
	ld.const.v4.f32 	{%f360, %f361, %f362, %f363}, [scn+272];
	mul.f32 	%f367, %f360, %f351;
	fma.rn.f32 	%f368, %f353, %f350, %f367;
	ld.const.v4.f32 	{%f369, %f370, %f371, %f372}, [scn+288];
	fma.rn.f32 	%f376, %f352, %f369, %f368;
	ld.const.v4.f32 	{%f377, %f378, %f379, %f380}, [scn+304];
	add.f32 	%f384, %f377, %f376;
	mul.f32 	%f385, %f351, %f361;
	fma.rn.f32 	%f386, %f350, %f354, %f385;
	fma.rn.f32 	%f387, %f352, %f370, %f386;
	add.f32 	%f388, %f378, %f387;
	mul.f32 	%f389, %f351, %f362;
	fma.rn.f32 	%f390, %f350, %f355, %f389;
	fma.rn.f32 	%f391, %f352, %f371, %f390;
	add.f32 	%f392, %f379, %f391;
	mul.f32 	%f393, %f388, %f388;
	fma.rn.f32 	%f394, %f384, %f384, %f393;
	fma.rn.f32 	%f395, %f392, %f392, %f394;
	rsqrt.approx.f32 	%f396, %f395;
	mul.f32 	%f5, %f384, %f396;
	mul.f32 	%f6, %f388, %f396;
	mul.f32 	%f7, %f396, %f392;
	add.s64 	%rd2, %rd1, 672;
	ld.global.u32 	%r16, [%rd1+672];
	cvt.s64.s32	%rd3, %r16;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 4;
	add.s64 	%rd41, %rd39, %rd40;
	st.local.u32 	[%rd41], %r17;
	ld.global.v4.f32 	{%f397, %f398, %f399, %f400}, [%rd1+688];
	ld.global.v2.f32 	{%f405, %f406}, [%rd1+704];
	sub.f32 	%f409, %f397, %f2;
	div.rn.f32 	%f410, %f409, %f5;
	sub.f32 	%f411, %f400, %f2;
	div.rn.f32 	%f412, %f411, %f5;
	sub.f32 	%f413, %f398, %f3;
	div.rn.f32 	%f414, %f413, %f6;
	sub.f32 	%f415, %f405, %f3;
	div.rn.f32 	%f416, %f415, %f6;
	sub.f32 	%f417, %f399, %f4;
	div.rn.f32 	%f418, %f417, %f7;
	sub.f32 	%f419, %f406, %f4;
	div.rn.f32 	%f420, %f419, %f7;
	min.f32 	%f421, %f410, %f412;
	min.f32 	%f422, %f414, %f416;
	max.f32 	%f423, %f421, %f422;
	min.f32 	%f424, %f418, %f420;
	max.f32 	%f425, %f423, %f424;
	max.f32 	%f426, %f410, %f412;
	max.f32 	%f427, %f414, %f416;
	min.f32 	%f428, %f426, %f427;
	max.f32 	%f429, %f418, %f420;
	min.f32 	%f8, %f428, %f429;
	setp.lt.f32	%p11, %f425, 0f00000000;
	selp.f32	%f9, 0f00000000, %f425, %p11;
	setp.lt.f32	%p12, %f8, %f9;
	setp.lt.f32	%p13, %f8, 0f00000000;
	or.pred  	%p14, %p12, %p13;
	selp.f32	%f430, %f1, 0f00000000, %p14;
	setp.eq.f32	%p15, %f430, %f1;
	mov.f32 	%f41, 0f3F800000;
	@%p15 bra 	BB62_2;
	bra.uni 	BB62_5;

BB62_2:
	mov.u32 	%r320, %r122;
	mov.f32 	%f34, %f1;
	mov.f32 	%f35, %f1;
	mov.f32 	%f36, %f1;
	mov.f32 	%f42, %f41;
	mov.f32 	%f43, %f41;

BB62_3:
	setp.eq.f32	%p97, %f34, %f1;
	@%p97 bra 	BB62_88;
	bra.uni 	BB62_4;

BB62_88:
	ld.const.v4.f32 	{%f1040, %f1041, %f1042, %f898}, [scn+112];
	mul.f32 	%f1043, %f898, 0f437F0000;
	bra.uni 	BB62_89;

BB62_5:
	mul.wide.s32 	%rd42, %r16, 8;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.u64 	%rd4, [%rd43+440];
	cvta.to.global.u64 	%rd7, %rd4;
	ld.global.u32 	%r125, [%rd7+12];
	cvt.rn.f32.s32	%f432, %r125;
	ld.global.u32 	%r126, [%rd7+8];
	cvt.rn.f32.s32	%f433, %r126;
	ld.global.u32 	%r127, [%rd7+4];
	cvt.rn.f32.s32	%f434, %r127;
	ld.global.f32 	%f435, [%rd2+8];
	add.f32 	%f30, %f9, %f435;
	sub.f32 	%f436, %f8, %f435;
	add.u64 	%rd46, %SPL, 20;
	shl.b64 	%rd47, %rd3, 2;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f436;
	setp.gt.f32	%p16, %f5, 0f00000000;
	selp.b32	%r128, 1, -1, %p16;
	setp.gt.f32	%p17, %f6, 0f00000000;
	selp.b32	%r129, 1, -1, %p17;
	setp.gt.f32	%p18, %f7, 0f00000000;
	selp.b32	%r130, 1, -1, %p18;
	mul.wide.s32 	%rd49, %r16, 12;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.f32 	%f437, [%rd50+80];
	div.rn.f32 	%f438, %f437, %f5;
	ld.global.f32 	%f439, [%rd50+84];
	div.rn.f32 	%f440, %f439, %f6;
	ld.global.f32 	%f441, [%rd50+88];
	div.rn.f32 	%f442, %f441, %f7;
	abs.f32 	%f27, %f438;
	abs.f32 	%f28, %f440;
	abs.f32 	%f29, %f442;
	fma.rn.f32 	%f443, %f5, %f30, %f2;
	fma.rn.f32 	%f444, %f6, %f30, %f3;
	fma.rn.f32 	%f445, %f7, %f30, %f4;
	sub.f32 	%f446, %f443, %f434;
	sub.f32 	%f447, %f444, %f433;
	sub.f32 	%f448, %f445, %f432;
	div.rn.f32 	%f449, %f446, %f437;
	div.rn.f32 	%f450, %f447, %f439;
	div.rn.f32 	%f451, %f448, %f441;
	cvt.rmi.f32.f32	%f452, %f449;
	cvt.rmi.f32.f32	%f453, %f450;
	cvt.rmi.f32.f32	%f454, %f451;
	sub.f32 	%f455, %f452, %f449;
	sub.f32 	%f456, %f453, %f450;
	sub.f32 	%f457, %f454, %f451;
	add.f32 	%f458, %f455, 0f3F000000;
	add.f32 	%f459, %f456, 0f3F000000;
	add.f32 	%f460, %f457, 0f3F000000;
	cvt.rn.f32.s32	%f14, %r128;
	cvt.rn.f32.s32	%f15, %r129;
	cvt.rn.f32.s32	%f16, %r130;
	fma.rn.f32 	%f461, %f14, %f458, 0f3F000000;
	fma.rn.f32 	%f462, %f15, %f459, 0f3F000000;
	fma.rn.f32 	%f463, %f16, %f460, 0f3F000000;
	fma.rn.f32 	%f31, %f27, %f461, %f30;
	fma.rn.f32 	%f32, %f28, %f462, %f30;
	fma.rn.f32 	%f33, %f29, %f463, %f30;
	cvt.rzi.s32.f32	%r13, %f452;
	cvt.rzi.s32.f32	%r14, %f453;
	cvt.rzi.s32.f32	%r15, %f454;
	ld.const.u64 	%rd5, [scn+400];
	setp.eq.s64	%p19, %rd5, 0;
	mov.f32 	%f21, 0f7F800000;
	@%p19 bra 	BB62_6;

	ld.const.v4.f32 	{%f464, %f465, %f466, %f467}, [scn+128];
	ld.const.v4.f32 	{%f471, %f472, %f473, %f474}, [scn+144];
	mul.f32 	%f478, %f6, %f471;
	fma.rn.f32 	%f479, %f5, %f464, %f478;
	ld.const.v4.f32 	{%f480, %f481, %f482, %f483}, [scn+160];
	fma.rn.f32 	%f487, %f7, %f480, %f479;
	mul.f32 	%f488, %f6, %f472;
	fma.rn.f32 	%f489, %f5, %f465, %f488;
	fma.rn.f32 	%f490, %f7, %f481, %f489;
	mul.f32 	%f491, %f6, %f473;
	fma.rn.f32 	%f492, %f5, %f466, %f491;
	fma.rn.f32 	%f493, %f7, %f482, %f492;
	not.b32 	%r131, %r2;
	add.s32 	%r132, %r319, %r131;
	ld.const.u64 	%rd51, [scn];
	cvt.u32.u64	%r320, %rd51;
	mad.lo.s32 	%r133, %r132, %r320, %r1;
	cvta.to.global.u64 	%rd52, %rd5;
	mul.wide.s32 	%rd53, %r133, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.const.v2.f32 	{%f494, %f495}, [scn+8];
	mul.f32 	%f498, %f494, %f495;
	neg.f32 	%f499, %f498;
	sub.f32 	%f500, %f495, %f494;
	div.rn.f32 	%f501, %f499, %f500;
	div.rn.f32 	%f502, %f495, %f500;
	ld.global.f32 	%f503, [%rd54];
	sub.f32 	%f504, %f503, %f502;
	div.rn.f32 	%f505, %f501, %f504;
	mul.f32 	%f506, %f490, %f490;
	fma.rn.f32 	%f507, %f487, %f487, %f506;
	fma.rn.f32 	%f508, %f493, %f493, %f507;
	sqrt.rn.f32 	%f509, %f508;
	div.rn.f32 	%f21, %f505, %f509;
	shr.u64 	%rd55, %rd51, 32;
	cvt.u32.u64	%r319, %rd55;
	bra.uni 	BB62_8;

BB62_4:
	ld.const.v4.f32 	{%f641, %f642, %f643, %f644}, [scn+64];
	sub.f32 	%f648, %f641, %f36;
	sub.f32 	%f649, %f642, %f35;
	sub.f32 	%f650, %f643, %f34;
	mul.f32 	%f651, %f649, %f649;
	fma.rn.f32 	%f652, %f648, %f648, %f651;
	fma.rn.f32 	%f653, %f650, %f650, %f652;
	rsqrt.approx.f32 	%f654, %f653;
	mul.f32 	%f150, %f654, %f648;
	mul.f32 	%f151, %f654, %f649;
	mul.f32 	%f152, %f654, %f650;
	mul.f32 	%f655, %f38, %f151;
	fma.rn.f32 	%f656, %f39, %f150, %f655;
	fma.rn.f32 	%f657, %f37, %f152, %f656;
	mov.f32 	%f658, 0f00000000;
	max.f32 	%f659, %f658, %f657;
	cvt.f64.f32	%fd4, %f659;
	mul.f64 	%fd5, %fd4, 0d3FECCCCCCCCCCCCD;
	cvt.rn.f32.f64	%f1039, %fd5;
	ld.const.f32 	%f154, [scn+100];
	setp.leu.f32	%p98, %f154, 0f00000000;
	@%p98 bra 	BB62_49;

	ld.const.f32 	%f660, [scn+104];
	fma.rn.f32 	%f155, %f39, %f660, %f36;
	fma.rn.f32 	%f156, %f38, %f660, %f35;
	fma.rn.f32 	%f157, %f37, %f660, %f34;
	ld.global.u32 	%r71, [%rd2];
	cvt.s64.s32	%rd19, %r71;
	mul.wide.s32 	%rd146, %r71, 4;
	add.s64 	%rd147, %rd39, %rd146;
	mov.u32 	%r72, 0;
	st.local.u32 	[%rd147], %r72;
	ld.global.v4.f32 	{%f661, %f662, %f663, %f664}, [%rd2+16];
	ld.global.v2.f32 	{%f669, %f670}, [%rd2+32];
	sub.f32 	%f673, %f661, %f155;
	div.rn.f32 	%f674, %f673, %f150;
	sub.f32 	%f675, %f664, %f155;
	div.rn.f32 	%f676, %f675, %f150;
	sub.f32 	%f677, %f662, %f156;
	div.rn.f32 	%f678, %f677, %f151;
	sub.f32 	%f679, %f669, %f156;
	div.rn.f32 	%f680, %f679, %f151;
	sub.f32 	%f681, %f663, %f157;
	div.rn.f32 	%f682, %f681, %f152;
	sub.f32 	%f683, %f670, %f157;
	div.rn.f32 	%f684, %f683, %f152;
	min.f32 	%f685, %f674, %f676;
	min.f32 	%f686, %f678, %f680;
	max.f32 	%f687, %f685, %f686;
	min.f32 	%f688, %f682, %f684;
	max.f32 	%f689, %f687, %f688;
	max.f32 	%f690, %f674, %f676;
	max.f32 	%f691, %f678, %f680;
	min.f32 	%f692, %f690, %f691;
	max.f32 	%f693, %f682, %f684;
	min.f32 	%f158, %f692, %f693;
	setp.lt.f32	%p99, %f689, 0f00000000;
	selp.f32	%f159, 0f00000000, %f689, %p99;
	setp.lt.f32	%p100, %f158, %f159;
	setp.lt.f32	%p101, %f158, 0f00000000;
	or.pred  	%p102, %p100, %p101;
	selp.f32	%f694, %f1, 0f00000000, %p102;
	setp.eq.f32	%p103, %f694, %f1;
	@%p103 bra 	BB62_45;
	bra.uni 	BB62_50;

BB62_45:
	mov.f32 	%f178, %f1;

BB62_46:
	cvt.f64.f32	%fd9, %f1039;
	setp.eq.f32	%p167, %f178, %f1;
	@%p167 bra 	BB62_48;

	cvt.f64.f32	%fd6, %f154;
	mov.f64 	%fd7, 0d3FF0000000000000;
	sub.f64 	%fd8, %fd7, %fd6;
	mul.f64 	%fd9, %fd9, %fd8;

BB62_48:
	cvt.rn.f32.f64	%f1039, %fd9;

BB62_49:
	add.f32 	%f894, %f1039, 0f3DCCCCCD;
	mul.f32 	%f1040, %f43, %f894;
	mul.f32 	%f1041, %f42, %f894;
	mul.f32 	%f1042, %f41, %f894;
	mov.f32 	%f1043, 0f437F0000;

BB62_89:
	ld.param.u64 	%rd253, [gvdbRaySurfaceTrilinear_param_2];
	mad.lo.s32 	%r287, %r320, %r2, %r1;
	mul.f32 	%f900, %f1040, 0f437F0000;
	cvt.rzi.u32.f32	%r288, %f900;
	mul.f32 	%f901, %f1041, 0f437F0000;
	cvt.rzi.u32.f32	%r289, %f901;
	mul.f32 	%f902, %f1042, 0f437F0000;
	cvt.rzi.u32.f32	%r290, %f902;
	cvt.rzi.u32.f32	%r291, %f1043;
	cvta.to.global.u64 	%rd248, %rd253;
	mul.wide.s32 	%rd249, %r287, 4;
	add.s64 	%rd250, %rd248, %rd249;
	cvt.u16.u32	%rs14, %r291;
	cvt.u16.u32	%rs15, %r290;
	cvt.u16.u32	%rs16, %r289;
	cvt.u16.u32	%rs17, %r288;
	st.global.v4.u8 	[%rd250], {%rs17, %rs16, %rs15, %rs14};

BB62_90:
	ret;

BB62_6:
	mov.u32 	%r320, %r122;

BB62_8:
	ld.const.f32 	%f22, [scn+372];
	ld.const.f32 	%f23, [scn+348];
	mul.f32 	%f24, %f5, %f23;
	mul.f32 	%f25, %f6, %f23;
	mul.f32 	%f26, %f7, %f23;
	mov.f32 	%f40, 0f3F800000;
	mov.f32 	%f34, %f1;
	mov.f32 	%f35, %f1;
	mov.f32 	%f36, %f1;
	mov.f32 	%f41, %f40;
	mov.f32 	%f42, %f40;
	mov.f32 	%f43, %f40;
	bra.uni 	BB62_9;

BB62_43:
	add.s32 	%r17, %r17, 1;

BB62_9:
	setp.lt.s32	%p21, %r16, 1;
	setp.gt.s32	%p22, %r17, 255;
	mov.pred 	%p170, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB62_11;

	ld.global.u32 	%r135, [%rd2];
	setp.le.s32	%p170, %r16, %r135;

BB62_11:
	setp.lt.s32	%p24, %r13, 0;
	not.pred 	%p25, %p170;
	or.pred  	%p26, %p25, %p24;
	setp.lt.s32	%p27, %r14, 0;
	or.pred  	%p28, %p26, %p27;
	setp.lt.s32	%p29, %r15, 0;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB62_3;

	mul.wide.s32 	%rd56, %r16, 4;
	add.s64 	%rd57, %rd1, %rd56;
	add.s64 	%rd8, %rd57, 40;
	ld.global.u32 	%r136, [%rd57+40];
	setp.gt.s32	%p31, %r13, %r136;
	setp.gt.s32	%p32, %r14, %r136;
	or.pred  	%p33, %p31, %p32;
	setp.gt.s32	%p34, %r15, %r136;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	BB62_3;

	setp.geu.f32	%p36, %f31, %f32;
	setp.gtu.f32	%p37, %f31, %f33;
	or.pred  	%p38, %p36, %p37;
	setp.geu.f32	%p39, %f32, %f33;
	setp.gtu.f32	%p40, %f32, %f31;
	or.pred  	%p41, %p39, %p40;
	selp.f32	%f516, %f33, %f32, %p41;
	selp.f32	%f44, %f516, %f31, %p38;
	setp.gt.f32	%p42, %f30, %f21;
	mov.f32 	%f515, 0f00000000;
	@%p42 bra 	BB62_14;

	ld.global.u32 	%r138, [%rd8+-40];
	shl.b32 	%r139, %r15, %r138;
	add.s32 	%r140, %r139, %r14;
	shl.b32 	%r141, %r140, %r138;
	add.s32 	%r18, %r141, %r13;
	ld.global.u64 	%rd9, [%rd7+48];
	setp.eq.s64	%p43, %rd9, 4294967295;
	bfe.u64 	%rd58, %rd9, 8, 8;
	shl.b64 	%rd59, %rd58, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd10, %rd60, 520;
	shl.b64 	%rd61, %rd58, 2;
	add.s64 	%rd62, %rd1, %rd61;
	add.s64 	%rd11, %rd62, 400;
	mov.u32 	%r300, -1;
	@%p43 bra 	BB62_17;

	shr.u64 	%rd63, %rd9, 16;
	cvt.u32.u64	%r142, %rd63;
	ld.global.u64 	%rd64, [%rd10];
	cvta.to.global.u64 	%rd65, %rd64;
	ld.global.u32 	%r143, [%rd11];
	mul.lo.s32 	%r144, %r143, %r142;
	cvt.s64.s32	%rd66, %r144;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.s32 	%rd68, %r18, 8;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.u64 	%rd70, [%rd69];
	shr.u64 	%rd71, %rd70, 16;
	cvt.u32.u64	%r300, %rd71;

BB62_17:
	setp.eq.s32	%p44, %r300, -1;
	@%p44 bra 	BB62_34;
	bra.uni 	BB62_18;

BB62_34:
	setp.lt.f32	%p81, %f31, %f32;
	setp.le.f32	%p82, %f31, %f33;
	and.pred  	%p83, %p81, %p82;
	selp.f32	%f609, %f27, 0f00000000, %p83;
	setp.le.f32	%p84, %f32, %f31;
	setp.lt.f32	%p85, %f32, %f33;
	and.pred  	%p86, %p85, %p84;
	selp.f32	%f610, %f28, 0f00000000, %p86;
	setp.le.f32	%p87, %f33, %f32;
	setp.lt.f32	%p88, %f33, %f31;
	and.pred  	%p89, %p88, %p87;
	selp.f32	%f611, %f29, 0f00000000, %p89;
	add.f32 	%f31, %f31, %f609;
	add.f32 	%f32, %f32, %f610;
	add.f32 	%f33, %f33, %f611;
	selp.b32	%r191, %r128, 0, %p83;
	selp.b32	%r193, %r129, 0, %p86;
	selp.b32	%r195, %r130, 0, %p89;
	add.s32 	%r13, %r191, %r13;
	add.s32 	%r14, %r193, %r14;
	add.s32 	%r15, %r195, %r15;
	bra.uni 	BB62_35;

BB62_18:
	setp.eq.s32	%p45, %r16, 1;
	@%p45 bra 	BB62_22;
	bra.uni 	BB62_19;

BB62_22:
	setp.eq.s64	%p169, %rd9, 4294967295;
	mov.u32 	%r302, -1;
	@%p169 bra 	BB62_24;

	shr.u64 	%rd95, %rd9, 16;
	cvt.u32.u64	%r155, %rd95;
	ld.global.u64 	%rd96, [%rd10];
	cvta.to.global.u64 	%rd97, %rd96;
	ld.global.u32 	%r156, [%rd11];
	mul.lo.s32 	%r157, %r156, %r155;
	cvt.s64.s32	%rd98, %r157;
	add.s64 	%rd99, %rd97, %rd98;
	mul.wide.s32 	%rd100, %r18, 8;
	add.s64 	%rd101, %rd99, %rd100;
	ld.global.u64 	%rd102, [%rd101];
	shr.u64 	%rd103, %rd102, 16;
	cvt.u32.u64	%r302, %rd103;

BB62_24:
	st.local.u32 	[%rd39], %r302;
	ld.global.f32 	%f549, [%rd2+8];
	add.f32 	%f550, %f30, %f549;
	ld.global.u64 	%rd106, [%rd2+-232];
	cvta.to.global.u64 	%rd107, %rd106;
	ld.global.u32 	%r158, [%rd2+-312];
	mul.lo.s32 	%r159, %r158, %r302;
	cvt.s64.s32	%rd108, %r159;
	add.s64 	%rd109, %rd108, %rd107;
	add.s64 	%rd13, %rd109, 4;
	ld.global.u32 	%r160, [%rd109+4];
	cvt.rn.f32.s32	%f52, %r160;
	ld.global.u32 	%r161, [%rd109+8];
	cvt.rn.f32.s32	%f53, %r161;
	ld.global.u32 	%r162, [%rd109+12];
	cvt.rn.f32.s32	%f54, %r162;
	div.rn.f32 	%f551, %f550, %f23;
	cvt.rpi.f32.f32	%f552, %f551;
	mul.f32 	%f553, %f23, %f552;
	fma.rn.f32 	%f554, %f5, %f553, %f2;
	fma.rn.f32 	%f555, %f6, %f553, %f3;
	fma.rn.f32 	%f556, %f7, %f553, %f4;
	sub.f32 	%f64, %f554, %f52;
	sub.f32 	%f63, %f555, %f53;
	sub.f32 	%f62, %f556, %f54;
	setp.ltu.f32	%p48, %f64, 0f00000000;
	setp.ltu.f32	%p49, %f63, 0f00000000;
	or.pred  	%p50, %p48, %p49;
	setp.ltu.f32	%p51, %f62, 0f00000000;
	or.pred  	%p52, %p50, %p51;
	@%p52 bra 	BB62_32;

	ld.global.v4.u32 	{%r164, %r165, %r166, %r167}, [%rd13+12];
	ld.global.u32 	%r168, [%rd2+-632];
	cvt.rn.f32.s32	%f58, %r168;
	mov.u32 	%r29, 0;

BB62_26:
	setp.geu.f32	%p53, %f64, %f58;
	@%p53 bra 	BB62_32;

	ld.global.u32 	%r172, [%rd2+-632];
	cvt.rn.f32.s32	%f557, %r172;
	setp.geu.f32	%p54, %f63, %f557;
	setp.geu.f32	%p55, %f62, %f557;
	or.pred  	%p56, %p54, %p55;
	@%p56 bra 	BB62_32;

	cvt.rn.f32.s32	%f917, %r164;
	cvt.rn.f32.s32	%f916, %r165;
	cvt.rn.f32.s32	%f915, %r166;
	cvt.u32.u16	%r173, %rs3;
	mul.wide.u32 	%rd110, %r173, 8;
	add.s64 	%rd111, %rd1, %rd110;
	ld.global.u64 	%rd112, [%rd111+712];
	add.f32 	%f65, %f915, %f62;
	add.f32 	%f66, %f916, %f63;
	add.f32 	%f67, %f917, %f64;
	tex.3d.v4.f32.f32	{%f558, %f559, %f560, %f561}, [%rd112, {%f67, %f66, %f65, %f65}];
	setp.ltu.f32	%p57, %f558, %f22;
	@%p57 bra 	BB62_31;
	bra.uni 	BB62_29;

BB62_31:
	add.f32 	%f64, %f64, %f24;
	add.s32 	%r29, %r29, 1;
	setp.lt.s32	%p59, %r29, 256;
	setp.ge.f32	%p60, %f64, 0f00000000;
	and.pred  	%p61, %p59, %p60;
	add.f32 	%f63, %f63, %f25;
	setp.ge.f32	%p62, %f63, 0f00000000;
	and.pred  	%p63, %p61, %p62;
	add.f32 	%f62, %f62, %f26;
	setp.ge.f32	%p64, %f62, 0f00000000;
	and.pred  	%p65, %p63, %p64;
	@%p65 bra 	BB62_26;
	bra.uni 	BB62_32;

BB62_19:
	setp.eq.s64	%p168, %rd9, 4294967295;
	add.s32 	%r16, %r16, -1;
	mov.u32 	%r301, -1;
	@%p168 bra 	BB62_21;

	shr.u64 	%rd72, %rd9, 16;
	cvt.u32.u64	%r146, %rd72;
	ld.global.u64 	%rd73, [%rd10];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r147, [%rd11];
	mul.lo.s32 	%r148, %r147, %r146;
	cvt.s64.s32	%rd75, %r148;
	add.s64 	%rd76, %rd74, %rd75;
	mul.wide.s32 	%rd77, %r18, 8;
	add.s64 	%rd78, %rd76, %rd77;
	ld.global.u64 	%rd79, [%rd78];
	shr.u64 	%rd80, %rd79, 16;
	cvt.u32.u64	%r301, %rd80;

BB62_21:
	mul.wide.s32 	%rd83, %r16, 4;
	add.s64 	%rd84, %rd39, %rd83;
	st.local.u32 	[%rd84], %r301;
	mul.wide.s32 	%rd85, %r16, 8;
	add.s64 	%rd86, %rd1, %rd85;
	ld.global.u64 	%rd87, [%rd86+440];
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.u32 	%r149, [%rd8+316];
	mul.lo.s32 	%r150, %r149, %r301;
	cvt.s64.s32	%rd89, %r150;
	add.s64 	%rd7, %rd88, %rd89;
	ld.global.u32 	%r151, [%rd7+4];
	cvt.rn.f32.s32	%f517, %r151;
	ld.global.u32 	%r152, [%rd7+8];
	cvt.rn.f32.s32	%f518, %r152;
	ld.global.u32 	%r153, [%rd7+12];
	cvt.rn.f32.s32	%f519, %r153;
	ld.global.f32 	%f520, [%rd2+8];
	add.f32 	%f30, %f30, %f520;
	sub.f32 	%f521, %f44, %f520;
	add.s64 	%rd92, %rd46, %rd83;
	st.local.f32 	[%rd92], %f521;
	mul.wide.s32 	%rd93, %r16, 12;
	add.s64 	%rd94, %rd1, %rd93;
	ld.global.f32 	%f522, [%rd94+80];
	div.rn.f32 	%f523, %f522, %f5;
	ld.global.f32 	%f524, [%rd94+84];
	div.rn.f32 	%f525, %f524, %f6;
	ld.global.f32 	%f526, [%rd94+88];
	div.rn.f32 	%f527, %f526, %f7;
	abs.f32 	%f27, %f523;
	abs.f32 	%f28, %f525;
	abs.f32 	%f29, %f527;
	fma.rn.f32 	%f528, %f5, %f30, %f2;
	fma.rn.f32 	%f529, %f6, %f30, %f3;
	fma.rn.f32 	%f530, %f7, %f30, %f4;
	sub.f32 	%f531, %f528, %f517;
	sub.f32 	%f532, %f529, %f518;
	sub.f32 	%f533, %f530, %f519;
	div.rn.f32 	%f534, %f531, %f522;
	div.rn.f32 	%f535, %f532, %f524;
	div.rn.f32 	%f536, %f533, %f526;
	cvt.rmi.f32.f32	%f537, %f534;
	cvt.rmi.f32.f32	%f538, %f535;
	cvt.rmi.f32.f32	%f539, %f536;
	sub.f32 	%f540, %f537, %f534;
	sub.f32 	%f541, %f538, %f535;
	sub.f32 	%f542, %f539, %f536;
	add.f32 	%f543, %f540, 0f3F000000;
	add.f32 	%f544, %f541, 0f3F000000;
	add.f32 	%f545, %f542, 0f3F000000;
	fma.rn.f32 	%f546, %f14, %f543, 0f3F000000;
	fma.rn.f32 	%f547, %f15, %f544, 0f3F000000;
	fma.rn.f32 	%f548, %f16, %f545, 0f3F000000;
	fma.rn.f32 	%f31, %f27, %f546, %f30;
	fma.rn.f32 	%f32, %f28, %f547, %f30;
	fma.rn.f32 	%f33, %f29, %f548, %f30;
	cvt.rzi.s32.f32	%r13, %f537;
	cvt.rzi.s32.f32	%r14, %f538;
	cvt.rzi.s32.f32	%r15, %f539;
	bra.uni 	BB62_36;

BB62_29:
	cvt.rn.f32.s32	%f908, %r166;
	add.f32 	%f907, %f908, %f62;
	cvt.rn.f32.s32	%f906, %r165;
	add.f32 	%f905, %f906, %f63;
	cvt.rn.f32.s32	%f904, %r164;
	add.f32 	%f903, %f904, %f64;
	cvt.u32.u16	%r292, %rs3;
	mul.wide.u32 	%rd252, %r292, 8;
	add.s64 	%rd251, %rd1, %rd252;
	add.f32 	%f36, %f52, %f64;
	ld.global.u64 	%rd115, [%rd251+712];
	add.f32 	%f562, %f903, 0fBF000000;
	tex.3d.v4.f32.f32	{%f563, %f564, %f565, %f566}, [%rd115, {%f562, %f905, %f907, %f907}];
	ld.global.u64 	%rd116, [%rd251+712];
	add.f32 	%f567, %f903, 0f3F000000;
	tex.3d.v4.f32.f32	{%f568, %f569, %f570, %f571}, [%rd116, {%f567, %f905, %f907, %f907}];
	sub.f32 	%f572, %f563, %f568;
	ld.global.u64 	%rd117, [%rd251+712];
	add.f32 	%f573, %f905, 0fBF000000;
	tex.3d.v4.f32.f32	{%f574, %f575, %f576, %f577}, [%rd117, {%f903, %f573, %f907, %f907}];
	ld.global.u64 	%rd118, [%rd251+712];
	add.f32 	%f578, %f905, 0f3F000000;
	tex.3d.v4.f32.f32	{%f579, %f580, %f581, %f582}, [%rd118, {%f903, %f578, %f907, %f907}];
	sub.f32 	%f583, %f574, %f579;
	ld.global.u64 	%rd119, [%rd251+712];
	add.f32 	%f584, %f907, 0fBF000000;
	tex.3d.v4.f32.f32	{%f585, %f586, %f587, %f588}, [%rd119, {%f903, %f905, %f584, %f584}];
	ld.global.u64 	%rd120, [%rd251+712];
	add.f32 	%f589, %f907, 0f3F000000;
	tex.3d.v4.f32.f32	{%f590, %f591, %f592, %f593}, [%rd120, {%f903, %f905, %f589, %f589}];
	add.f32 	%f35, %f53, %f63;
	add.f32 	%f34, %f54, %f62;
	sub.f32 	%f594, %f585, %f590;
	mul.f32 	%f595, %f583, %f583;
	fma.rn.f32 	%f596, %f572, %f572, %f595;
	fma.rn.f32 	%f597, %f594, %f594, %f596;
	rsqrt.approx.f32 	%f598, %f597;
	mul.f32 	%f39, %f572, %f598;
	mul.f32 	%f38, %f583, %f598;
	mul.f32 	%f37, %f598, %f594;
	ld.global.u8 	%rs1, [%rd2+13];
	setp.eq.s16	%p58, %rs1, 255;
	@%p58 bra 	BB62_32;

	cvt.rn.f32.s32	%f914, %r166;
	add.f32 	%f913, %f914, %f62;
	cvt.rn.f32.s32	%f912, %r165;
	add.f32 	%f911, %f912, %f63;
	cvt.rn.f32.s32	%f910, %r164;
	add.f32 	%f909, %f910, %f64;
	cvt.u32.u16	%r175, %rs1;
	mul.wide.u32 	%rd121, %r175, 8;
	add.s64 	%rd122, %rd1, %rd121;
	ld.global.u64 	%rd123, [%rd122+712];
	cvt.rzi.s32.f32	%r176, %f909;
	cvt.rn.f32.s32	%f599, %r176;
	cvt.rzi.s32.f32	%r177, %f911;
	cvt.rn.f32.s32	%f600, %r177;
	cvt.rzi.s32.f32	%r178, %f913;
	cvt.rn.f32.s32	%f601, %r178;
	tex.3d.v4.u32.f32	{%r179, %r180, %r181, %r182}, [%rd123, {%f599, %f600, %f601, %f601}];
	cvt.u16.u32	%rs4, %r179;
	and.b16  	%rs5, %rs4, 255;
	cvt.u16.u32	%rs6, %r180;
	and.b16  	%rs7, %rs6, 255;
	cvt.u16.u32	%rs8, %r181;
	and.b16  	%rs9, %rs8, 255;
	cvt.u16.u32	%rs10, %r182;
	and.b16  	%rs11, %rs10, 255;
	cvt.rn.f32.u16	%f602, %rs5;
	div.rn.f32 	%f43, %f602, 0f437F0000;
	cvt.rn.f32.u16	%f603, %rs7;
	div.rn.f32 	%f42, %f603, 0f437F0000;
	cvt.rn.f32.u16	%f604, %rs9;
	div.rn.f32 	%f41, %f604, 0f437F0000;
	cvt.rn.f32.u16	%f605, %rs11;
	div.rn.f32 	%f40, %f605, 0f437F0000;

BB62_32:
	setp.neu.f32	%p66, %f34, %f1;
	setp.le.f32	%p67, %f40, 0f00000000;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	BB62_3;

	setp.lt.f32	%p69, %f31, %f32;
	setp.le.f32	%p70, %f31, %f33;
	and.pred  	%p71, %p69, %p70;
	selp.f32	%f606, %f27, 0f00000000, %p71;
	setp.le.f32	%p72, %f32, %f31;
	setp.lt.f32	%p73, %f32, %f33;
	and.pred  	%p74, %p73, %p72;
	selp.f32	%f607, %f28, 0f00000000, %p74;
	setp.le.f32	%p75, %f33, %f32;
	setp.lt.f32	%p76, %f33, %f31;
	and.pred  	%p77, %p76, %p75;
	selp.f32	%f608, %f29, 0f00000000, %p77;
	add.f32 	%f31, %f31, %f606;
	add.f32 	%f32, %f32, %f607;
	add.f32 	%f33, %f33, %f608;
	mov.u32 	%r16, 1;
	selp.b32	%r185, %r128, 0, %p71;
	selp.b32	%r187, %r129, 0, %p74;
	selp.b32	%r189, %r130, 0, %p77;
	add.s32 	%r13, %r185, %r13;
	add.s32 	%r14, %r187, %r14;
	add.s32 	%r15, %r189, %r15;

BB62_35:
	mov.f32 	%f30, %f44;

BB62_36:
	mul.wide.s32 	%rd126, %r16, 4;
	add.s64 	%rd127, %rd46, %rd126;
	ld.local.f32 	%f612, [%rd127];
	setp.leu.f32	%p93, %f30, %f612;
	@%p93 bra 	BB62_43;

	ld.global.u32 	%r41, [%rd2];
	mov.u32 	%r308, %r16;

BB62_38:
	setp.gt.s32	%p94, %r308, %r41;
	@%p94 bra 	BB62_39;

	add.s32 	%r16, %r308, 1;
	setp.ge.s32	%p95, %r308, %r41;
	@%p95 bra 	BB62_42;

	fma.rn.f32 	%f920, %f6, %f30, %f3;
	fma.rn.f32 	%f919, %f5, %f30, %f2;
	fma.rn.f32 	%f918, %f7, %f30, %f4;
	mul.wide.s32 	%rd130, %r16, 4;
	add.s64 	%rd131, %rd39, %rd130;
	mul.wide.s32 	%rd132, %r16, 8;
	add.s64 	%rd133, %rd1, %rd132;
	ld.global.u64 	%rd134, [%rd133+440];
	cvta.to.global.u64 	%rd135, %rd134;
	add.s64 	%rd136, %rd1, %rd130;
	ld.global.u32 	%r196, [%rd136+360];
	ld.local.u32 	%r197, [%rd131];
	mul.lo.s32 	%r198, %r196, %r197;
	cvt.s64.s32	%rd137, %r198;
	add.s64 	%rd7, %rd135, %rd137;
	ld.global.u32 	%r199, [%rd7+4];
	cvt.rn.f32.s32	%f613, %r199;
	ld.global.u32 	%r200, [%rd7+8];
	cvt.rn.f32.s32	%f614, %r200;
	ld.global.u32 	%r201, [%rd7+12];
	cvt.rn.f32.s32	%f615, %r201;
	mul.wide.s32 	%rd138, %r16, 12;
	add.s64 	%rd139, %rd1, %rd138;
	ld.global.f32 	%f616, [%rd139+80];
	div.rn.f32 	%f617, %f616, %f5;
	ld.global.f32 	%f618, [%rd139+84];
	div.rn.f32 	%f619, %f618, %f6;
	ld.global.f32 	%f620, [%rd139+88];
	div.rn.f32 	%f621, %f620, %f7;
	abs.f32 	%f27, %f617;
	abs.f32 	%f28, %f619;
	abs.f32 	%f29, %f621;
	sub.f32 	%f622, %f919, %f613;
	sub.f32 	%f623, %f920, %f614;
	sub.f32 	%f624, %f918, %f615;
	div.rn.f32 	%f625, %f622, %f616;
	div.rn.f32 	%f626, %f623, %f618;
	div.rn.f32 	%f627, %f624, %f620;
	cvt.rmi.f32.f32	%f628, %f625;
	cvt.rmi.f32.f32	%f629, %f626;
	cvt.rmi.f32.f32	%f630, %f627;
	sub.f32 	%f631, %f628, %f625;
	sub.f32 	%f632, %f629, %f626;
	sub.f32 	%f633, %f630, %f627;
	add.f32 	%f634, %f631, 0f3F000000;
	add.f32 	%f635, %f632, 0f3F000000;
	add.f32 	%f636, %f633, 0f3F000000;
	fma.rn.f32 	%f637, %f14, %f634, 0f3F000000;
	fma.rn.f32 	%f638, %f15, %f635, 0f3F000000;
	fma.rn.f32 	%f639, %f16, %f636, 0f3F000000;
	fma.rn.f32 	%f31, %f27, %f637, %f30;
	fma.rn.f32 	%f32, %f28, %f638, %f30;
	fma.rn.f32 	%f33, %f29, %f639, %f30;
	cvt.rzi.s32.f32	%r13, %f628;
	cvt.rzi.s32.f32	%r14, %f629;
	cvt.rzi.s32.f32	%r15, %f630;

BB62_42:
	mul.wide.s32 	%rd142, %r16, 4;
	add.s64 	%rd143, %rd46, %rd142;
	ld.local.f32 	%f640, [%rd143];
	setp.gt.f32	%p96, %f30, %f640;
	mov.u32 	%r308, %r16;
	@%p96 bra 	BB62_38;
	bra.uni 	BB62_43;

BB62_39:
	mov.u32 	%r16, %r308;
	bra.uni 	BB62_43;

BB62_14:
	mov.f32 	%f34, %f515;
	bra.uni 	BB62_3;

BB62_50:
	mul.wide.s32 	%rd148, %r71, 8;
	add.s64 	%rd149, %rd1, %rd148;
	ld.global.u64 	%rd20, [%rd149+440];
	cvta.to.global.u64 	%rd24, %rd20;
	ld.global.u32 	%r203, [%rd24+12];
	cvt.rn.f32.s32	%f696, %r203;
	ld.global.u32 	%r204, [%rd24+8];
	cvt.rn.f32.s32	%f697, %r204;
	ld.global.u32 	%r205, [%rd24+4];
	cvt.rn.f32.s32	%f698, %r205;
	ld.global.f32 	%f699, [%rd2+8];
	add.f32 	%f182, %f159, %f699;
	sub.f32 	%f700, %f158, %f699;
	add.u64 	%rd152, %SPL, 20;
	shl.b64 	%rd153, %rd19, 2;
	add.s64 	%rd154, %rd152, %rd153;
	st.local.f32 	[%rd154], %f700;
	setp.gt.f32	%p104, %f150, 0f00000000;
	selp.b32	%r61, 1, -1, %p104;
	setp.gt.f32	%p105, %f151, 0f00000000;
	selp.b32	%r62, 1, -1, %p105;
	setp.gt.f32	%p106, %f152, 0f00000000;
	selp.b32	%r63, 1, -1, %p106;
	mul.wide.s32 	%rd155, %r71, 12;
	add.s64 	%rd156, %rd1, %rd155;
	ld.global.f32 	%f701, [%rd156+80];
	div.rn.f32 	%f702, %f701, %f150;
	ld.global.f32 	%f703, [%rd156+84];
	div.rn.f32 	%f704, %f703, %f151;
	ld.global.f32 	%f705, [%rd156+88];
	div.rn.f32 	%f706, %f705, %f152;
	abs.f32 	%f179, %f702;
	abs.f32 	%f180, %f704;
	abs.f32 	%f181, %f706;
	fma.rn.f32 	%f707, %f150, %f182, %f155;
	fma.rn.f32 	%f708, %f151, %f182, %f156;
	fma.rn.f32 	%f709, %f152, %f182, %f157;
	sub.f32 	%f710, %f707, %f698;
	sub.f32 	%f711, %f708, %f697;
	sub.f32 	%f712, %f709, %f696;
	div.rn.f32 	%f713, %f710, %f701;
	div.rn.f32 	%f714, %f711, %f703;
	div.rn.f32 	%f715, %f712, %f705;
	cvt.rmi.f32.f32	%f716, %f713;
	cvt.rmi.f32.f32	%f717, %f714;
	cvt.rmi.f32.f32	%f718, %f715;
	sub.f32 	%f719, %f716, %f713;
	sub.f32 	%f720, %f717, %f714;
	sub.f32 	%f721, %f718, %f715;
	add.f32 	%f722, %f719, 0f3F000000;
	add.f32 	%f723, %f720, 0f3F000000;
	add.f32 	%f724, %f721, 0f3F000000;
	cvt.rn.f32.s32	%f164, %r61;
	cvt.rn.f32.s32	%f165, %r62;
	cvt.rn.f32.s32	%f166, %r63;
	fma.rn.f32 	%f725, %f164, %f722, 0f3F000000;
	fma.rn.f32 	%f726, %f165, %f723, 0f3F000000;
	fma.rn.f32 	%f727, %f166, %f724, 0f3F000000;
	fma.rn.f32 	%f183, %f179, %f725, %f182;
	fma.rn.f32 	%f184, %f180, %f726, %f182;
	fma.rn.f32 	%f185, %f181, %f727, %f182;
	cvt.rzi.s32.f32	%r68, %f716;
	cvt.rzi.s32.f32	%r69, %f717;
	cvt.rzi.s32.f32	%r70, %f718;
	ld.const.u64 	%rd21, [scn+400];
	setp.eq.s64	%p107, %rd21, 0;
	mov.f32 	%f171, 0f7F800000;
	@%p107 bra 	BB62_52;

	ld.const.v4.f32 	{%f728, %f729, %f730, %f731}, [scn+128];
	ld.const.v4.f32 	{%f735, %f736, %f737, %f738}, [scn+144];
	mul.f32 	%f742, %f151, %f735;
	fma.rn.f32 	%f743, %f150, %f728, %f742;
	ld.const.v4.f32 	{%f744, %f745, %f746, %f747}, [scn+160];
	fma.rn.f32 	%f751, %f152, %f744, %f743;
	mul.f32 	%f752, %f151, %f736;
	fma.rn.f32 	%f753, %f150, %f729, %f752;
	fma.rn.f32 	%f754, %f152, %f745, %f753;
	mul.f32 	%f755, %f151, %f737;
	fma.rn.f32 	%f756, %f150, %f730, %f755;
	fma.rn.f32 	%f757, %f152, %f746, %f756;
	not.b32 	%r210, %r2;
	add.s32 	%r211, %r319, %r210;
	mad.lo.s32 	%r216, %r211, %r122, %r1;
	cvta.to.global.u64 	%rd157, %rd21;
	mul.wide.s32 	%rd158, %r216, 4;
	add.s64 	%rd159, %rd157, %rd158;
	ld.const.v2.f32 	{%f758, %f759}, [scn+8];
	mul.f32 	%f762, %f758, %f759;
	neg.f32 	%f763, %f762;
	sub.f32 	%f764, %f759, %f758;
	div.rn.f32 	%f765, %f763, %f764;
	div.rn.f32 	%f766, %f759, %f764;
	ld.global.f32 	%f767, [%rd159];
	sub.f32 	%f768, %f767, %f766;
	div.rn.f32 	%f769, %f765, %f768;
	mul.f32 	%f770, %f754, %f754;
	fma.rn.f32 	%f771, %f751, %f751, %f770;
	fma.rn.f32 	%f772, %f757, %f757, %f771;
	sqrt.rn.f32 	%f773, %f772;
	div.rn.f32 	%f171, %f769, %f773;
	mov.u32 	%r320, %r122;

BB62_52:
	ld.const.f32 	%f172, [scn+372];
	ld.const.f32 	%f173, [scn+348];
	mul.f32 	%f174, %f150, %f173;
	mul.f32 	%f175, %f151, %f173;
	mul.f32 	%f176, %f152, %f173;
	mov.f32 	%f177, 0f3F800000;
	mov.f32 	%f178, %f1;
	bra.uni 	BB62_53;

BB62_87:
	add.s32 	%r72, %r72, 1;

BB62_53:
	setp.lt.s32	%p109, %r71, 1;
	setp.gt.s32	%p110, %r72, 255;
	mov.pred 	%p171, 0;
	or.pred  	%p111, %p110, %p109;
	@%p111 bra 	BB62_55;

	ld.global.u32 	%r218, [%rd2];
	setp.le.s32	%p171, %r71, %r218;

BB62_55:
	setp.lt.s32	%p112, %r68, 0;
	not.pred 	%p113, %p171;
	or.pred  	%p114, %p113, %p112;
	setp.lt.s32	%p115, %r69, 0;
	or.pred  	%p116, %p114, %p115;
	setp.lt.s32	%p117, %r70, 0;
	or.pred  	%p118, %p116, %p117;
	@%p118 bra 	BB62_46;

	mul.wide.s32 	%rd160, %r71, 4;
	add.s64 	%rd161, %rd1, %rd160;
	add.s64 	%rd25, %rd161, 40;
	ld.global.u32 	%r219, [%rd161+40];
	setp.gt.s32	%p119, %r68, %r219;
	setp.gt.s32	%p120, %r69, %r219;
	or.pred  	%p121, %p119, %p120;
	setp.gt.s32	%p122, %r70, %r219;
	or.pred  	%p123, %p121, %p122;
	@%p123 bra 	BB62_46;

	setp.lt.f32	%p124, %f183, %f184;
	setp.le.f32	%p125, %f183, %f185;
	and.pred  	%p5, %p124, %p125;
	setp.le.f32	%p126, %f184, %f183;
	setp.lt.f32	%p127, %f184, %f185;
	and.pred  	%p6, %p127, %p126;
	setp.le.f32	%p128, %f185, %f184;
	setp.lt.f32	%p129, %f185, %f183;
	and.pred  	%p7, %p129, %p128;
	setp.geu.f32	%p130, %f183, %f184;
	setp.gtu.f32	%p131, %f183, %f185;
	or.pred  	%p132, %p130, %p131;
	setp.geu.f32	%p133, %f184, %f185;
	setp.gtu.f32	%p134, %f184, %f183;
	or.pred  	%p135, %p133, %p134;
	selp.f32	%f776, %f185, %f184, %p135;
	selp.f32	%f186, %f776, %f183, %p132;
	setp.gt.f32	%p136, %f182, %f171;
	@%p136 bra 	BB62_58;

	ld.global.u32 	%r221, [%rd25+-40];
	shl.b32 	%r222, %r70, %r221;
	add.s32 	%r223, %r222, %r69;
	shl.b32 	%r224, %r223, %r221;
	add.s32 	%r73, %r224, %r68;
	ld.global.u64 	%rd26, [%rd24+48];
	setp.eq.s64	%p137, %rd26, 4294967295;
	bfe.u64 	%rd162, %rd26, 8, 8;
	shl.b64 	%rd163, %rd162, 3;
	add.s64 	%rd164, %rd1, %rd163;
	add.s64 	%rd27, %rd164, 520;
	shl.b64 	%rd165, %rd162, 2;
	add.s64 	%rd166, %rd1, %rd165;
	add.s64 	%rd28, %rd166, 400;
	mov.u32 	%r327, -1;
	@%p137 bra 	BB62_61;

	shr.u64 	%rd167, %rd26, 16;
	cvt.u32.u64	%r225, %rd167;
	ld.global.u64 	%rd168, [%rd27];
	cvta.to.global.u64 	%rd169, %rd168;
	ld.global.u32 	%r226, [%rd28];
	mul.lo.s32 	%r227, %r226, %r225;
	cvt.s64.s32	%rd170, %r227;
	add.s64 	%rd171, %rd169, %rd170;
	mul.wide.s32 	%rd172, %r73, 8;
	add.s64 	%rd173, %rd171, %rd172;
	ld.global.u64 	%rd174, [%rd173];
	shr.u64 	%rd175, %rd174, 16;
	cvt.u32.u64	%r327, %rd175;

BB62_61:
	setp.eq.s32	%p138, %r327, -1;
	@%p138 bra 	BB62_78;
	bra.uni 	BB62_62;

BB62_78:
	selp.f32	%f861, %f179, 0f00000000, %p5;
	add.f32 	%f183, %f183, %f861;
	selp.f32	%f862, %f180, 0f00000000, %p6;
	add.f32 	%f184, %f184, %f862;
	selp.f32	%f863, %f181, 0f00000000, %p7;
	add.f32 	%f185, %f185, %f863;
	selp.b32	%r270, %r61, 0, %p5;
	add.s32 	%r68, %r270, %r68;
	selp.b32	%r271, %r62, 0, %p6;
	add.s32 	%r69, %r271, %r69;
	selp.b32	%r272, %r63, 0, %p7;
	add.s32 	%r70, %r272, %r70;
	bra.uni 	BB62_79;

BB62_62:
	setp.eq.s32	%p139, %r71, 1;
	@%p139 bra 	BB62_66;
	bra.uni 	BB62_63;

BB62_66:
	mov.u32 	%r329, -1;
	@%p137 bra 	BB62_68;

	shr.u64 	%rd199, %rd26, 16;
	cvt.u32.u64	%r238, %rd199;
	ld.global.u64 	%rd200, [%rd27];
	cvta.to.global.u64 	%rd201, %rd200;
	ld.global.u32 	%r239, [%rd28];
	mul.lo.s32 	%r240, %r239, %r238;
	cvt.s64.s32	%rd202, %r240;
	add.s64 	%rd203, %rd201, %rd202;
	mul.wide.s32 	%rd204, %r73, 8;
	add.s64 	%rd205, %rd203, %rd204;
	ld.global.u64 	%rd206, [%rd205];
	shr.u64 	%rd207, %rd206, 16;
	cvt.u32.u64	%r329, %rd207;

BB62_68:
	st.local.u32 	[%rd39], %r329;
	ld.global.f32 	%f809, [%rd2+8];
	add.f32 	%f810, %f182, %f809;
	ld.global.u64 	%rd210, [%rd2+-232];
	cvta.to.global.u64 	%rd211, %rd210;
	ld.global.u32 	%r241, [%rd2+-312];
	mul.lo.s32 	%r242, %r241, %r329;
	cvt.s64.s32	%rd212, %r242;
	add.s64 	%rd213, %rd212, %rd211;
	add.s64 	%rd30, %rd213, 4;
	ld.global.u32 	%r243, [%rd213+4];
	cvt.rn.f32.s32	%f811, %r243;
	ld.global.u32 	%r244, [%rd213+8];
	cvt.rn.f32.s32	%f812, %r244;
	ld.global.u32 	%r245, [%rd213+12];
	cvt.rn.f32.s32	%f194, %r245;
	div.rn.f32 	%f813, %f810, %f173;
	cvt.rpi.f32.f32	%f814, %f813;
	mul.f32 	%f815, %f173, %f814;
	fma.rn.f32 	%f816, %f150, %f815, %f155;
	fma.rn.f32 	%f817, %f151, %f815, %f156;
	fma.rn.f32 	%f818, %f152, %f815, %f157;
	sub.f32 	%f204, %f816, %f811;
	sub.f32 	%f203, %f817, %f812;
	sub.f32 	%f202, %f818, %f194;
	setp.ltu.f32	%p142, %f204, 0f00000000;
	setp.ltu.f32	%p143, %f203, 0f00000000;
	or.pred  	%p144, %p142, %p143;
	setp.ltu.f32	%p145, %f202, 0f00000000;
	or.pred  	%p146, %p144, %p145;
	@%p146 bra 	BB62_76;

	ld.global.v4.u32 	{%r247, %r248, %r249, %r250}, [%rd30+12];
	ld.global.u32 	%r251, [%rd2+-632];
	cvt.rn.f32.s32	%f198, %r251;
	cvt.rn.f32.s32	%f199, %r249;
	cvt.rn.f32.s32	%f200, %r248;
	mov.u32 	%r84, 0;
	cvt.rn.f32.s32	%f201, %r247;

BB62_70:
	setp.geu.f32	%p147, %f204, %f198;
	@%p147 bra 	BB62_76;

	ld.global.u32 	%r255, [%rd2+-632];
	cvt.rn.f32.s32	%f819, %r255;
	setp.geu.f32	%p148, %f203, %f819;
	setp.geu.f32	%p149, %f202, %f819;
	or.pred  	%p150, %p148, %p149;
	@%p150 bra 	BB62_76;

	cvt.u32.u16	%r256, %rs3;
	mul.wide.u32 	%rd214, %r256, 8;
	add.s64 	%rd215, %rd1, %rd214;
	ld.global.u64 	%rd216, [%rd215+712];
	add.f32 	%f205, %f199, %f202;
	add.f32 	%f206, %f200, %f203;
	add.f32 	%f207, %f201, %f204;
	tex.3d.v4.f32.f32	{%f820, %f821, %f822, %f823}, [%rd216, {%f207, %f206, %f205, %f205}];
	setp.ltu.f32	%p151, %f820, %f172;
	@%p151 bra 	BB62_75;
	bra.uni 	BB62_73;

BB62_75:
	add.f32 	%f204, %f204, %f174;
	add.s32 	%r84, %r84, 1;
	setp.lt.s32	%p153, %r84, 256;
	setp.ge.f32	%p154, %f204, 0f00000000;
	and.pred  	%p155, %p153, %p154;
	add.f32 	%f203, %f203, %f175;
	setp.ge.f32	%p156, %f203, 0f00000000;
	and.pred  	%p157, %p155, %p156;
	add.f32 	%f202, %f202, %f176;
	setp.ge.f32	%p158, %f202, 0f00000000;
	and.pred  	%p159, %p157, %p158;
	@%p159 bra 	BB62_70;
	bra.uni 	BB62_76;

BB62_63:
	add.s32 	%r71, %r71, -1;
	mov.u32 	%r328, -1;
	@%p137 bra 	BB62_65;

	shr.u64 	%rd176, %rd26, 16;
	cvt.u32.u64	%r229, %rd176;
	ld.global.u64 	%rd177, [%rd27];
	cvta.to.global.u64 	%rd178, %rd177;
	ld.global.u32 	%r230, [%rd28];
	mul.lo.s32 	%r231, %r230, %r229;
	cvt.s64.s32	%rd179, %r231;
	add.s64 	%rd180, %rd178, %rd179;
	mul.wide.s32 	%rd181, %r73, 8;
	add.s64 	%rd182, %rd180, %rd181;
	ld.global.u64 	%rd183, [%rd182];
	shr.u64 	%rd184, %rd183, 16;
	cvt.u32.u64	%r328, %rd184;

BB62_65:
	mul.wide.s32 	%rd187, %r71, 4;
	add.s64 	%rd188, %rd39, %rd187;
	st.local.u32 	[%rd188], %r328;
	mul.wide.s32 	%rd189, %r71, 8;
	add.s64 	%rd190, %rd1, %rd189;
	ld.global.u64 	%rd191, [%rd190+440];
	cvta.to.global.u64 	%rd192, %rd191;
	ld.global.u32 	%r232, [%rd25+316];
	mul.lo.s32 	%r233, %r232, %r328;
	cvt.s64.s32	%rd193, %r233;
	add.s64 	%rd24, %rd192, %rd193;
	ld.global.u32 	%r234, [%rd24+4];
	cvt.rn.f32.s32	%f777, %r234;
	ld.global.u32 	%r235, [%rd24+8];
	cvt.rn.f32.s32	%f778, %r235;
	ld.global.u32 	%r236, [%rd24+12];
	cvt.rn.f32.s32	%f779, %r236;
	ld.global.f32 	%f780, [%rd2+8];
	add.f32 	%f182, %f182, %f780;
	sub.f32 	%f781, %f186, %f780;
	add.s64 	%rd196, %rd152, %rd187;
	st.local.f32 	[%rd196], %f781;
	mul.wide.s32 	%rd197, %r71, 12;
	add.s64 	%rd198, %rd1, %rd197;
	ld.global.f32 	%f782, [%rd198+80];
	div.rn.f32 	%f783, %f782, %f150;
	ld.global.f32 	%f784, [%rd198+84];
	div.rn.f32 	%f785, %f784, %f151;
	ld.global.f32 	%f786, [%rd198+88];
	div.rn.f32 	%f787, %f786, %f152;
	abs.f32 	%f179, %f783;
	abs.f32 	%f180, %f785;
	abs.f32 	%f181, %f787;
	fma.rn.f32 	%f788, %f150, %f182, %f155;
	fma.rn.f32 	%f789, %f151, %f182, %f156;
	fma.rn.f32 	%f790, %f152, %f182, %f157;
	sub.f32 	%f791, %f788, %f777;
	sub.f32 	%f792, %f789, %f778;
	sub.f32 	%f793, %f790, %f779;
	div.rn.f32 	%f794, %f791, %f782;
	div.rn.f32 	%f795, %f792, %f784;
	div.rn.f32 	%f796, %f793, %f786;
	cvt.rmi.f32.f32	%f797, %f794;
	cvt.rmi.f32.f32	%f798, %f795;
	cvt.rmi.f32.f32	%f799, %f796;
	sub.f32 	%f800, %f797, %f794;
	sub.f32 	%f801, %f798, %f795;
	sub.f32 	%f802, %f799, %f796;
	add.f32 	%f803, %f800, 0f3F000000;
	add.f32 	%f804, %f801, 0f3F000000;
	add.f32 	%f805, %f802, 0f3F000000;
	fma.rn.f32 	%f806, %f164, %f803, 0f3F000000;
	fma.rn.f32 	%f807, %f165, %f804, 0f3F000000;
	fma.rn.f32 	%f808, %f166, %f805, 0f3F000000;
	fma.rn.f32 	%f183, %f179, %f806, %f182;
	fma.rn.f32 	%f184, %f180, %f807, %f182;
	fma.rn.f32 	%f185, %f181, %f808, %f182;
	cvt.rzi.s32.f32	%r68, %f797;
	cvt.rzi.s32.f32	%r69, %f798;
	cvt.rzi.s32.f32	%r70, %f799;
	bra.uni 	BB62_80;

BB62_73:
	add.f32 	%f178, %f194, %f202;
	ld.global.u64 	%rd219, [%rd215+712];
	add.f32 	%f824, %f207, 0fBF000000;
	tex.3d.v4.f32.f32	{%f825, %f826, %f827, %f828}, [%rd219, {%f824, %f206, %f205, %f205}];
	ld.global.u64 	%rd220, [%rd215+712];
	add.f32 	%f829, %f207, 0f3F000000;
	tex.3d.v4.f32.f32	{%f830, %f831, %f832, %f833}, [%rd220, {%f829, %f206, %f205, %f205}];
	ld.global.u64 	%rd221, [%rd215+712];
	add.f32 	%f834, %f206, 0fBF000000;
	tex.3d.v4.f32.f32	{%f835, %f836, %f837, %f838}, [%rd221, {%f207, %f834, %f205, %f205}];
	ld.global.u64 	%rd222, [%rd215+712];
	add.f32 	%f839, %f206, 0f3F000000;
	tex.3d.v4.f32.f32	{%f840, %f841, %f842, %f843}, [%rd222, {%f207, %f839, %f205, %f205}];
	ld.global.u64 	%rd223, [%rd215+712];
	add.f32 	%f844, %f205, 0fBF000000;
	tex.3d.v4.f32.f32	{%f845, %f846, %f847, %f848}, [%rd223, {%f207, %f206, %f844, %f844}];
	ld.global.u64 	%rd224, [%rd215+712];
	add.f32 	%f849, %f205, 0f3F000000;
	tex.3d.v4.f32.f32	{%f850, %f851, %f852, %f853}, [%rd224, {%f207, %f206, %f849, %f849}];
	ld.global.u8 	%rs2, [%rd2+13];
	setp.eq.s16	%p152, %rs2, 255;
	@%p152 bra 	BB62_76;

	cvt.u32.u16	%r258, %rs2;
	mul.wide.u32 	%rd225, %r258, 8;
	add.s64 	%rd226, %rd1, %rd225;
	ld.global.u64 	%rd227, [%rd226+712];
	cvt.rzi.s32.f32	%r259, %f207;
	cvt.rn.f32.s32	%f854, %r259;
	cvt.rzi.s32.f32	%r260, %f206;
	cvt.rn.f32.s32	%f855, %r260;
	cvt.rzi.s32.f32	%r261, %f205;
	cvt.rn.f32.s32	%f856, %r261;
	tex.3d.v4.u32.f32	{%r262, %r263, %r264, %r265}, [%rd227, {%f854, %f855, %f856, %f856}];
	cvt.u16.u32	%rs12, %r265;
	and.b16  	%rs13, %rs12, 255;
	cvt.rn.f32.u16	%f857, %rs13;
	div.rn.f32 	%f177, %f857, 0f437F0000;

BB62_76:
	setp.neu.f32	%p160, %f178, %f1;
	setp.le.f32	%p161, %f177, 0f00000000;
	or.pred  	%p162, %p161, %p160;
	@%p162 bra 	BB62_46;

	selp.f32	%f858, %f179, 0f00000000, %p5;
	add.f32 	%f183, %f183, %f858;
	selp.f32	%f859, %f180, 0f00000000, %p6;
	add.f32 	%f184, %f184, %f859;
	selp.f32	%f860, %f181, 0f00000000, %p7;
	add.f32 	%f185, %f185, %f860;
	selp.b32	%r267, %r61, 0, %p5;
	add.s32 	%r68, %r267, %r68;
	selp.b32	%r268, %r62, 0, %p6;
	add.s32 	%r69, %r268, %r69;
	selp.b32	%r269, %r63, 0, %p7;
	add.s32 	%r70, %r269, %r70;
	mov.u32 	%r71, 1;

BB62_79:
	mov.f32 	%f182, %f186;

BB62_80:
	mul.wide.s32 	%rd230, %r71, 4;
	add.s64 	%rd231, %rd152, %rd230;
	ld.local.f32 	%f864, [%rd231];
	setp.leu.f32	%p163, %f182, %f864;
	@%p163 bra 	BB62_87;

	ld.global.u32 	%r96, [%rd2];
	fma.rn.f32 	%f230, %f150, %f182, %f155;
	fma.rn.f32 	%f231, %f151, %f182, %f156;
	fma.rn.f32 	%f232, %f152, %f182, %f157;
	mov.u32 	%r335, %r71;

BB62_82:
	setp.gt.s32	%p164, %r335, %r96;
	@%p164 bra 	BB62_83;

	add.s32 	%r71, %r335, 1;
	setp.ge.s32	%p165, %r335, %r96;
	@%p165 bra 	BB62_86;

	mul.wide.s32 	%rd234, %r71, 4;
	add.s64 	%rd235, %rd39, %rd234;
	mul.wide.s32 	%rd236, %r71, 8;
	add.s64 	%rd237, %rd1, %rd236;
	ld.global.u64 	%rd238, [%rd237+440];
	cvta.to.global.u64 	%rd239, %rd238;
	add.s64 	%rd240, %rd1, %rd234;
	ld.global.u32 	%r273, [%rd240+360];
	ld.local.u32 	%r274, [%rd235];
	mul.lo.s32 	%r275, %r273, %r274;
	cvt.s64.s32	%rd241, %r275;
	add.s64 	%rd24, %rd239, %rd241;
	ld.global.u32 	%r276, [%rd24+4];
	cvt.rn.f32.s32	%f865, %r276;
	ld.global.u32 	%r277, [%rd24+8];
	cvt.rn.f32.s32	%f866, %r277;
	ld.global.u32 	%r278, [%rd24+12];
	cvt.rn.f32.s32	%f867, %r278;
	mul.wide.s32 	%rd242, %r71, 12;
	add.s64 	%rd243, %rd1, %rd242;
	ld.global.f32 	%f868, [%rd243+80];
	div.rn.f32 	%f869, %f868, %f150;
	ld.global.f32 	%f870, [%rd243+84];
	div.rn.f32 	%f871, %f870, %f151;
	ld.global.f32 	%f872, [%rd243+88];
	div.rn.f32 	%f873, %f872, %f152;
	abs.f32 	%f179, %f869;
	abs.f32 	%f180, %f871;
	abs.f32 	%f181, %f873;
	sub.f32 	%f874, %f230, %f865;
	sub.f32 	%f875, %f231, %f866;
	sub.f32 	%f876, %f232, %f867;
	div.rn.f32 	%f877, %f874, %f868;
	div.rn.f32 	%f878, %f875, %f870;
	div.rn.f32 	%f879, %f876, %f872;
	cvt.rmi.f32.f32	%f880, %f877;
	cvt.rmi.f32.f32	%f881, %f878;
	cvt.rmi.f32.f32	%f882, %f879;
	sub.f32 	%f883, %f880, %f877;
	sub.f32 	%f884, %f881, %f878;
	sub.f32 	%f885, %f882, %f879;
	add.f32 	%f886, %f883, 0f3F000000;
	add.f32 	%f887, %f884, 0f3F000000;
	add.f32 	%f888, %f885, 0f3F000000;
	fma.rn.f32 	%f889, %f164, %f886, 0f3F000000;
	fma.rn.f32 	%f890, %f165, %f887, 0f3F000000;
	fma.rn.f32 	%f891, %f166, %f888, 0f3F000000;
	fma.rn.f32 	%f183, %f179, %f889, %f182;
	fma.rn.f32 	%f184, %f180, %f890, %f182;
	fma.rn.f32 	%f185, %f181, %f891, %f182;
	cvt.rzi.s32.f32	%r68, %f880;
	cvt.rzi.s32.f32	%r69, %f881;
	cvt.rzi.s32.f32	%r70, %f882;

BB62_86:
	mul.wide.s32 	%rd246, %r71, 4;
	add.s64 	%rd247, %rd152, %rd246;
	ld.local.f32 	%f892, [%rd247];
	setp.gt.f32	%p166, %f182, %f892;
	mov.u32 	%r335, %r71;
	@%p166 bra 	BB62_82;
	bra.uni 	BB62_87;

BB62_83:
	mov.u32 	%r71, %r335;
	bra.uni 	BB62_87;

BB62_58:
	mov.f32 	%f178, %f658;
	bra.uni 	BB62_46;
}

	// .globl	gvdbRaySurfaceTricubic
.visible .entry gvdbRaySurfaceTricubic(
	.param .u64 gvdbRaySurfaceTricubic_param_0,
	.param .u8 gvdbRaySurfaceTricubic_param_1,
	.param .u64 gvdbRaySurfaceTricubic_param_2
)
{
	.local .align 4 .b8 	__local_depot63[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<170>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<2388>;
	.reg .b32 	%r<350>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<470>;


	mov.u64 	%SPL, __local_depot63;
	ld.param.u64 	%rd36, [gvdbRaySurfaceTricubic_param_0];
	ld.param.u8 	%rs3, [gvdbRaySurfaceTricubic_param_1];
	cvta.to.global.u64 	%rd1, %rd36;
	mov.u32 	%r116, %ntid.x;
	mov.u32 	%r117, %ctaid.x;
	mov.u32 	%r118, %tid.x;
	mad.lo.s32 	%r1, %r116, %r117, %r118;
	mov.u32 	%r119, %ntid.y;
	mov.u32 	%r120, %ctaid.y;
	mov.u32 	%r121, %tid.y;
	mad.lo.s32 	%r2, %r119, %r120, %r121;
	ld.const.v2.u32 	{%r122, %r320}, [scn];
	setp.ge.s32	%p8, %r2, %r320;
	setp.ge.s32	%p9, %r1, %r122;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB63_90;

	ld.const.f32 	%f1, [NOHIT];
	ld.const.v4.f32 	{%f279, %f280, %f281, %f282}, [scn+16];
	mov.u32 	%r17, 0;
	ld.const.v4.f32 	{%f287, %f288, %f289, %f290}, [scn+192];
	ld.const.v4.f32 	{%f294, %f295, %f296, %f297}, [scn+208];
	mul.f32 	%f301, %f280, %f294;
	fma.rn.f32 	%f302, %f279, %f287, %f301;
	ld.const.v4.f32 	{%f303, %f304, %f305, %f306}, [scn+224];
	fma.rn.f32 	%f310, %f281, %f303, %f302;
	ld.const.v4.f32 	{%f311, %f312, %f313, %f314}, [scn+240];
	add.f32 	%f2, %f311, %f310;
	mul.f32 	%f318, %f280, %f295;
	fma.rn.f32 	%f319, %f279, %f288, %f318;
	fma.rn.f32 	%f320, %f281, %f304, %f319;
	add.f32 	%f3, %f312, %f320;
	mul.f32 	%f321, %f280, %f296;
	fma.rn.f32 	%f322, %f279, %f289, %f321;
	fma.rn.f32 	%f323, %f281, %f305, %f322;
	add.f32 	%f4, %f313, %f323;
	cvt.rn.f32.s32	%f324, %r1;
	add.f32 	%f325, %f324, 0f3F000000;
	cvt.rn.f32.s32	%f326, %r122;
	div.rn.f32 	%f327, %f325, %f326;
	cvt.rn.f32.s32	%f328, %r2;
	add.f32 	%f329, %f328, 0f3F000000;
	cvt.rn.f32.s32	%f330, %r320;
	div.rn.f32 	%f331, %f329, %f330;
	ld.const.v4.f32 	{%f332, %f333, %f334, %f335}, [scn+48];
	ld.const.v4.f32 	{%f340, %f341, %f342, %f343}, [scn+32];
	mul.f32 	%f348, %f331, %f333;
	mul.f32 	%f349, %f331, %f334;
	mul.f32 	%f350, %f331, %f335;
	fma.rn.f32 	%f351, %f327, %f342, %f348;
	fma.rn.f32 	%f352, %f327, %f343, %f349;
	fma.rn.f32 	%f353, %f327, %f332, %f350;
	add.f32 	%f354, %f282, %f351;
	add.f32 	%f355, %f340, %f352;
	add.f32 	%f356, %f341, %f353;
	ld.const.v4.f32 	{%f357, %f358, %f359, %f360}, [scn+256];
	ld.const.v4.f32 	{%f364, %f365, %f366, %f367}, [scn+272];
	mul.f32 	%f371, %f364, %f355;
	fma.rn.f32 	%f372, %f357, %f354, %f371;
	ld.const.v4.f32 	{%f373, %f374, %f375, %f376}, [scn+288];
	fma.rn.f32 	%f380, %f356, %f373, %f372;
	ld.const.v4.f32 	{%f381, %f382, %f383, %f384}, [scn+304];
	add.f32 	%f388, %f381, %f380;
	mul.f32 	%f389, %f355, %f365;
	fma.rn.f32 	%f390, %f354, %f358, %f389;
	fma.rn.f32 	%f391, %f356, %f374, %f390;
	add.f32 	%f392, %f382, %f391;
	mul.f32 	%f393, %f355, %f366;
	fma.rn.f32 	%f394, %f354, %f359, %f393;
	fma.rn.f32 	%f395, %f356, %f375, %f394;
	add.f32 	%f396, %f383, %f395;
	mul.f32 	%f397, %f392, %f392;
	fma.rn.f32 	%f398, %f388, %f388, %f397;
	fma.rn.f32 	%f399, %f396, %f396, %f398;
	rsqrt.approx.f32 	%f400, %f399;
	mul.f32 	%f5, %f388, %f400;
	mul.f32 	%f6, %f392, %f400;
	mul.f32 	%f7, %f400, %f396;
	add.s64 	%rd2, %rd1, 672;
	ld.global.u32 	%r16, [%rd1+672];
	cvt.s64.s32	%rd3, %r16;
	add.u64 	%rd38, %SPL, 0;
	mul.wide.s32 	%rd39, %r16, 4;
	add.s64 	%rd40, %rd38, %rd39;
	st.local.u32 	[%rd40], %r17;
	ld.global.v4.f32 	{%f401, %f402, %f403, %f404}, [%rd1+688];
	ld.global.v2.f32 	{%f409, %f410}, [%rd1+704];
	sub.f32 	%f413, %f401, %f2;
	div.rn.f32 	%f414, %f413, %f5;
	sub.f32 	%f415, %f404, %f2;
	div.rn.f32 	%f416, %f415, %f5;
	sub.f32 	%f417, %f402, %f3;
	div.rn.f32 	%f418, %f417, %f6;
	sub.f32 	%f419, %f409, %f3;
	div.rn.f32 	%f420, %f419, %f6;
	sub.f32 	%f421, %f403, %f4;
	div.rn.f32 	%f422, %f421, %f7;
	sub.f32 	%f423, %f410, %f4;
	div.rn.f32 	%f424, %f423, %f7;
	min.f32 	%f425, %f414, %f416;
	min.f32 	%f426, %f418, %f420;
	max.f32 	%f427, %f425, %f426;
	min.f32 	%f428, %f422, %f424;
	max.f32 	%f429, %f427, %f428;
	max.f32 	%f430, %f414, %f416;
	max.f32 	%f431, %f418, %f420;
	min.f32 	%f432, %f430, %f431;
	max.f32 	%f433, %f422, %f424;
	min.f32 	%f8, %f432, %f433;
	setp.lt.f32	%p11, %f429, 0f00000000;
	selp.f32	%f9, 0f00000000, %f429, %p11;
	setp.lt.f32	%p12, %f8, %f9;
	setp.lt.f32	%p13, %f8, 0f00000000;
	or.pred  	%p14, %p12, %p13;
	selp.f32	%f434, %f1, 0f00000000, %p14;
	setp.eq.f32	%p15, %f434, %f1;
	mov.f32 	%f44, 0f3F800000;
	@%p15 bra 	BB63_2;
	bra.uni 	BB63_5;

BB63_2:
	mov.u32 	%r321, %r122;
	mov.f32 	%f37, %f1;
	mov.f32 	%f38, %f1;
	mov.f32 	%f39, %f1;
	mov.f32 	%f45, %f44;
	mov.f32 	%f46, %f44;

BB63_3:
	setp.eq.f32	%p97, %f37, %f1;
	@%p97 bra 	BB63_88;
	bra.uni 	BB63_4;

BB63_88:
	ld.const.v4.f32 	{%f2384, %f2385, %f2386, %f2260}, [scn+112];
	mul.f32 	%f2387, %f2260, 0f437F0000;
	bra.uni 	BB63_89;

BB63_5:
	mul.wide.s32 	%rd41, %r16, 8;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.u64 	%rd4, [%rd42+440];
	cvta.to.global.u64 	%rd7, %rd4;
	ld.global.u32 	%r125, [%rd7+12];
	cvt.rn.f32.s32	%f436, %r125;
	ld.global.u32 	%r126, [%rd7+8];
	cvt.rn.f32.s32	%f437, %r126;
	ld.global.u32 	%r127, [%rd7+4];
	cvt.rn.f32.s32	%f438, %r127;
	ld.global.f32 	%f439, [%rd2+8];
	add.f32 	%f33, %f9, %f439;
	sub.f32 	%f440, %f8, %f439;
	add.u64 	%rd45, %SPL, 20;
	shl.b64 	%rd46, %rd3, 2;
	add.s64 	%rd47, %rd45, %rd46;
	st.local.f32 	[%rd47], %f440;
	setp.gt.f32	%p16, %f5, 0f00000000;
	selp.b32	%r128, 1, -1, %p16;
	setp.gt.f32	%p17, %f6, 0f00000000;
	selp.b32	%r129, 1, -1, %p17;
	setp.gt.f32	%p18, %f7, 0f00000000;
	selp.b32	%r130, 1, -1, %p18;
	mul.wide.s32 	%rd48, %r16, 12;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.f32 	%f441, [%rd49+80];
	div.rn.f32 	%f442, %f441, %f5;
	ld.global.f32 	%f443, [%rd49+84];
	div.rn.f32 	%f444, %f443, %f6;
	ld.global.f32 	%f445, [%rd49+88];
	div.rn.f32 	%f446, %f445, %f7;
	abs.f32 	%f30, %f442;
	abs.f32 	%f31, %f444;
	abs.f32 	%f32, %f446;
	fma.rn.f32 	%f447, %f5, %f33, %f2;
	fma.rn.f32 	%f448, %f6, %f33, %f3;
	fma.rn.f32 	%f449, %f7, %f33, %f4;
	sub.f32 	%f450, %f447, %f438;
	sub.f32 	%f451, %f448, %f437;
	sub.f32 	%f452, %f449, %f436;
	div.rn.f32 	%f453, %f450, %f441;
	div.rn.f32 	%f454, %f451, %f443;
	div.rn.f32 	%f455, %f452, %f445;
	cvt.rmi.f32.f32	%f456, %f453;
	cvt.rmi.f32.f32	%f457, %f454;
	cvt.rmi.f32.f32	%f458, %f455;
	sub.f32 	%f459, %f456, %f453;
	sub.f32 	%f460, %f457, %f454;
	sub.f32 	%f461, %f458, %f455;
	add.f32 	%f462, %f459, 0f3F000000;
	add.f32 	%f463, %f460, 0f3F000000;
	add.f32 	%f464, %f461, 0f3F000000;
	cvt.rn.f32.s32	%f14, %r128;
	cvt.rn.f32.s32	%f15, %r129;
	cvt.rn.f32.s32	%f16, %r130;
	fma.rn.f32 	%f465, %f14, %f462, 0f3F000000;
	fma.rn.f32 	%f466, %f15, %f463, 0f3F000000;
	fma.rn.f32 	%f467, %f16, %f464, 0f3F000000;
	fma.rn.f32 	%f34, %f30, %f465, %f33;
	fma.rn.f32 	%f35, %f31, %f466, %f33;
	fma.rn.f32 	%f36, %f32, %f467, %f33;
	cvt.rzi.s32.f32	%r13, %f456;
	cvt.rzi.s32.f32	%r14, %f457;
	cvt.rzi.s32.f32	%r15, %f458;
	ld.const.u64 	%rd5, [scn+400];
	setp.eq.s64	%p19, %rd5, 0;
	mov.f32 	%f21, 0f7F800000;
	@%p19 bra 	BB63_6;

	ld.const.v4.f32 	{%f468, %f469, %f470, %f471}, [scn+128];
	ld.const.v4.f32 	{%f475, %f476, %f477, %f478}, [scn+144];
	mul.f32 	%f482, %f6, %f475;
	fma.rn.f32 	%f483, %f5, %f468, %f482;
	ld.const.v4.f32 	{%f484, %f485, %f486, %f487}, [scn+160];
	fma.rn.f32 	%f491, %f7, %f484, %f483;
	mul.f32 	%f492, %f6, %f476;
	fma.rn.f32 	%f493, %f5, %f469, %f492;
	fma.rn.f32 	%f494, %f7, %f485, %f493;
	mul.f32 	%f495, %f6, %f477;
	fma.rn.f32 	%f496, %f5, %f470, %f495;
	fma.rn.f32 	%f497, %f7, %f486, %f496;
	not.b32 	%r131, %r2;
	add.s32 	%r132, %r320, %r131;
	ld.const.u64 	%rd50, [scn];
	cvt.u32.u64	%r321, %rd50;
	mad.lo.s32 	%r133, %r132, %r321, %r1;
	cvta.to.global.u64 	%rd51, %rd5;
	mul.wide.s32 	%rd52, %r133, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.const.v2.f32 	{%f498, %f499}, [scn+8];
	mul.f32 	%f502, %f498, %f499;
	neg.f32 	%f503, %f502;
	sub.f32 	%f504, %f499, %f498;
	div.rn.f32 	%f505, %f503, %f504;
	div.rn.f32 	%f506, %f499, %f504;
	ld.global.f32 	%f507, [%rd53];
	sub.f32 	%f508, %f507, %f506;
	div.rn.f32 	%f509, %f505, %f508;
	mul.f32 	%f510, %f494, %f494;
	fma.rn.f32 	%f511, %f491, %f491, %f510;
	fma.rn.f32 	%f512, %f497, %f497, %f511;
	sqrt.rn.f32 	%f513, %f512;
	div.rn.f32 	%f21, %f509, %f513;
	shr.u64 	%rd54, %rd50, 32;
	cvt.u32.u64	%r320, %rd54;
	bra.uni 	BB63_8;

BB63_4:
	ld.const.v4.f32 	{%f2003, %f2004, %f2005, %f2006}, [scn+64];
	sub.f32 	%f2010, %f2003, %f39;
	sub.f32 	%f2011, %f2004, %f38;
	sub.f32 	%f2012, %f2005, %f37;
	mul.f32 	%f2013, %f2011, %f2011;
	fma.rn.f32 	%f2014, %f2010, %f2010, %f2013;
	fma.rn.f32 	%f2015, %f2012, %f2012, %f2014;
	rsqrt.approx.f32 	%f2016, %f2015;
	mul.f32 	%f154, %f2016, %f2010;
	mul.f32 	%f155, %f2016, %f2011;
	mul.f32 	%f156, %f2016, %f2012;
	mul.f32 	%f2017, %f41, %f155;
	fma.rn.f32 	%f2018, %f42, %f154, %f2017;
	fma.rn.f32 	%f2019, %f40, %f156, %f2018;
	mov.f32 	%f2020, 0f00000000;
	max.f32 	%f2021, %f2020, %f2019;
	cvt.f64.f32	%fd4, %f2021;
	mul.f64 	%fd5, %fd4, 0d3FECCCCCCCCCCCCD;
	cvt.rn.f32.f64	%f2383, %fd5;
	ld.const.f32 	%f158, [scn+100];
	setp.leu.f32	%p98, %f158, 0f00000000;
	@%p98 bra 	BB63_49;

	ld.const.f32 	%f2022, [scn+104];
	fma.rn.f32 	%f159, %f42, %f2022, %f39;
	fma.rn.f32 	%f160, %f41, %f2022, %f38;
	fma.rn.f32 	%f161, %f40, %f2022, %f37;
	ld.global.u32 	%r71, [%rd2];
	cvt.s64.s32	%rd18, %r71;
	mul.wide.s32 	%rd354, %r71, 4;
	add.s64 	%rd355, %rd38, %rd354;
	mov.u32 	%r72, 0;
	st.local.u32 	[%rd355], %r72;
	ld.global.v4.f32 	{%f2023, %f2024, %f2025, %f2026}, [%rd2+16];
	ld.global.v2.f32 	{%f2031, %f2032}, [%rd2+32];
	sub.f32 	%f2035, %f2023, %f159;
	div.rn.f32 	%f2036, %f2035, %f154;
	sub.f32 	%f2037, %f2026, %f159;
	div.rn.f32 	%f2038, %f2037, %f154;
	sub.f32 	%f2039, %f2024, %f160;
	div.rn.f32 	%f2040, %f2039, %f155;
	sub.f32 	%f2041, %f2031, %f160;
	div.rn.f32 	%f2042, %f2041, %f155;
	sub.f32 	%f2043, %f2025, %f161;
	div.rn.f32 	%f2044, %f2043, %f156;
	sub.f32 	%f2045, %f2032, %f161;
	div.rn.f32 	%f2046, %f2045, %f156;
	min.f32 	%f2047, %f2036, %f2038;
	min.f32 	%f2048, %f2040, %f2042;
	max.f32 	%f2049, %f2047, %f2048;
	min.f32 	%f2050, %f2044, %f2046;
	max.f32 	%f2051, %f2049, %f2050;
	max.f32 	%f2052, %f2036, %f2038;
	max.f32 	%f2053, %f2040, %f2042;
	min.f32 	%f2054, %f2052, %f2053;
	max.f32 	%f2055, %f2044, %f2046;
	min.f32 	%f162, %f2054, %f2055;
	setp.lt.f32	%p99, %f2051, 0f00000000;
	selp.f32	%f163, 0f00000000, %f2051, %p99;
	setp.lt.f32	%p100, %f162, %f163;
	setp.lt.f32	%p101, %f162, 0f00000000;
	or.pred  	%p102, %p100, %p101;
	selp.f32	%f2056, %f1, 0f00000000, %p102;
	setp.eq.f32	%p103, %f2056, %f1;
	@%p103 bra 	BB63_45;
	bra.uni 	BB63_50;

BB63_45:
	mov.f32 	%f182, %f1;

BB63_46:
	cvt.f64.f32	%fd9, %f2383;
	setp.eq.f32	%p167, %f182, %f1;
	@%p167 bra 	BB63_48;

	cvt.f64.f32	%fd6, %f158;
	mov.f64 	%fd7, 0d3FF0000000000000;
	sub.f64 	%fd8, %fd7, %fd6;
	mul.f64 	%fd9, %fd9, %fd8;

BB63_48:
	cvt.rn.f32.f64	%f2383, %fd9;

BB63_49:
	add.f32 	%f2256, %f2383, 0f3DCCCCCD;
	mul.f32 	%f2384, %f46, %f2256;
	mul.f32 	%f2385, %f45, %f2256;
	mul.f32 	%f2386, %f44, %f2256;
	mov.f32 	%f2387, 0f437F0000;

BB63_89:
	ld.param.u64 	%rd459, [gvdbRaySurfaceTricubic_param_2];
	mad.lo.s32 	%r289, %r321, %r2, %r1;
	mul.f32 	%f2262, %f2384, 0f437F0000;
	cvt.rzi.u32.f32	%r290, %f2262;
	mul.f32 	%f2263, %f2385, 0f437F0000;
	cvt.rzi.u32.f32	%r291, %f2263;
	mul.f32 	%f2264, %f2386, 0f437F0000;
	cvt.rzi.u32.f32	%r292, %f2264;
	cvt.rzi.u32.f32	%r293, %f2387;
	cvta.to.global.u64 	%rd456, %rd459;
	mul.wide.s32 	%rd457, %r289, 4;
	add.s64 	%rd458, %rd456, %rd457;
	cvt.u16.u32	%rs14, %r293;
	cvt.u16.u32	%rs15, %r292;
	cvt.u16.u32	%rs16, %r291;
	cvt.u16.u32	%rs17, %r290;
	st.global.v4.u8 	[%rd458], {%rs17, %rs16, %rs15, %rs14};

BB63_90:
	ret;

BB63_6:
	mov.u32 	%r321, %r122;

BB63_8:
	ld.const.f32 	%f22, [scn+372];
	ld.const.f32 	%f519, [scn+348];
	mul.f32 	%f23, %f5, %f519;
	mul.f32 	%f24, %f6, %f519;
	mul.f32 	%f25, %f7, %f519;
	ld.const.f32 	%f26, [scn+356];
	mul.f32 	%f27, %f5, %f26;
	mul.f32 	%f28, %f6, %f26;
	mul.f32 	%f29, %f7, %f26;
	mov.f32 	%f43, 0f3F800000;
	mov.f32 	%f37, %f1;
	mov.f32 	%f38, %f1;
	mov.f32 	%f39, %f1;
	mov.f32 	%f44, %f43;
	mov.f32 	%f45, %f43;
	mov.f32 	%f46, %f43;
	bra.uni 	BB63_9;

BB63_43:
	add.s32 	%r17, %r17, 1;

BB63_9:
	setp.lt.s32	%p21, %r16, 1;
	setp.gt.s32	%p22, %r17, 255;
	mov.pred 	%p168, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB63_11;

	ld.global.u32 	%r135, [%rd2];
	setp.le.s32	%p168, %r16, %r135;

BB63_11:
	setp.lt.s32	%p24, %r13, 0;
	not.pred 	%p25, %p168;
	or.pred  	%p26, %p25, %p24;
	setp.lt.s32	%p27, %r14, 0;
	or.pred  	%p28, %p26, %p27;
	setp.lt.s32	%p29, %r15, 0;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB63_3;

	mul.wide.s32 	%rd55, %r16, 4;
	add.s64 	%rd56, %rd1, %rd55;
	add.s64 	%rd8, %rd56, 40;
	ld.global.u32 	%r136, [%rd56+40];
	setp.gt.s32	%p31, %r13, %r136;
	setp.gt.s32	%p32, %r14, %r136;
	or.pred  	%p33, %p31, %p32;
	setp.gt.s32	%p34, %r15, %r136;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	BB63_3;

	setp.geu.f32	%p36, %f34, %f35;
	setp.gtu.f32	%p37, %f34, %f36;
	or.pred  	%p38, %p36, %p37;
	setp.geu.f32	%p39, %f35, %f36;
	setp.gtu.f32	%p40, %f35, %f34;
	or.pred  	%p41, %p39, %p40;
	selp.f32	%f521, %f36, %f35, %p41;
	selp.f32	%f47, %f521, %f34, %p38;
	setp.gt.f32	%p42, %f33, %f21;
	mov.f32 	%f520, 0f00000000;
	@%p42 bra 	BB63_14;

	ld.global.u32 	%r138, [%rd8+-40];
	shl.b32 	%r139, %r15, %r138;
	add.s32 	%r140, %r139, %r14;
	shl.b32 	%r141, %r140, %r138;
	add.s32 	%r18, %r141, %r13;
	ld.global.u64 	%rd9, [%rd7+48];
	setp.eq.s64	%p43, %rd9, 4294967295;
	bfe.u64 	%rd57, %rd9, 8, 8;
	shl.b64 	%rd58, %rd57, 3;
	add.s64 	%rd59, %rd1, %rd58;
	add.s64 	%rd10, %rd59, 520;
	shl.b64 	%rd60, %rd57, 2;
	add.s64 	%rd61, %rd1, %rd60;
	add.s64 	%rd11, %rd61, 400;
	mov.u32 	%r301, -1;
	@%p43 bra 	BB63_17;

	shr.u64 	%rd62, %rd9, 16;
	cvt.u32.u64	%r142, %rd62;
	ld.global.u64 	%rd63, [%rd10];
	cvta.to.global.u64 	%rd64, %rd63;
	ld.global.u32 	%r143, [%rd11];
	mul.lo.s32 	%r144, %r143, %r142;
	cvt.s64.s32	%rd65, %r144;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.s32 	%rd67, %r18, 8;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.u64 	%rd69, [%rd68];
	shr.u64 	%rd70, %rd69, 16;
	cvt.u32.u64	%r301, %rd70;

BB63_17:
	setp.eq.s32	%p44, %r301, -1;
	@%p44 bra 	BB63_34;
	bra.uni 	BB63_18;

BB63_34:
	setp.lt.f32	%p81, %f34, %f35;
	setp.le.f32	%p82, %f34, %f36;
	and.pred  	%p83, %p81, %p82;
	selp.f32	%f1971, %f30, 0f00000000, %p83;
	setp.le.f32	%p84, %f35, %f34;
	setp.lt.f32	%p85, %f35, %f36;
	and.pred  	%p86, %p85, %p84;
	selp.f32	%f1972, %f31, 0f00000000, %p86;
	setp.le.f32	%p87, %f36, %f35;
	setp.lt.f32	%p88, %f36, %f34;
	and.pred  	%p89, %p88, %p87;
	selp.f32	%f1973, %f32, 0f00000000, %p89;
	add.f32 	%f34, %f34, %f1971;
	add.f32 	%f35, %f35, %f1972;
	add.f32 	%f36, %f36, %f1973;
	selp.b32	%r193, %r128, 0, %p83;
	selp.b32	%r195, %r129, 0, %p86;
	selp.b32	%r197, %r130, 0, %p89;
	add.s32 	%r13, %r193, %r13;
	add.s32 	%r14, %r195, %r14;
	add.s32 	%r15, %r197, %r15;
	bra.uni 	BB63_35;

BB63_18:
	setp.eq.s32	%p45, %r16, 1;
	@%p45 bra 	BB63_22;
	bra.uni 	BB63_19;

BB63_22:
	mov.u32 	%r303, -1;
	@%p43 bra 	BB63_24;

	shr.u64 	%rd94, %rd9, 16;
	cvt.u32.u64	%r155, %rd94;
	ld.global.u64 	%rd95, [%rd10];
	cvta.to.global.u64 	%rd96, %rd95;
	ld.global.u32 	%r156, [%rd11];
	mul.lo.s32 	%r157, %r156, %r155;
	cvt.s64.s32	%rd97, %r157;
	add.s64 	%rd98, %rd96, %rd97;
	mul.wide.s32 	%rd99, %r18, 8;
	add.s64 	%rd100, %rd98, %rd99;
	ld.global.u64 	%rd101, [%rd100];
	shr.u64 	%rd102, %rd101, 16;
	cvt.u32.u64	%r303, %rd102;

BB63_24:
	st.local.u32 	[%rd38], %r303;
	ld.global.f32 	%f554, [%rd2+8];
	add.f32 	%f555, %f33, %f554;
	ld.global.u64 	%rd105, [%rd2+-232];
	cvta.to.global.u64 	%rd106, %rd105;
	ld.global.u32 	%r158, [%rd2+-312];
	mul.lo.s32 	%r159, %r158, %r303;
	cvt.s64.s32	%rd107, %r159;
	add.s64 	%rd108, %rd107, %rd106;
	ld.global.u32 	%r160, [%rd108+4];
	cvt.rn.f32.s32	%f55, %r160;
	ld.global.v2.u32 	{%r161, %r162}, [%rd108+8];
	cvt.rn.f32.s32	%f56, %r161;
	cvt.rn.f32.s32	%f57, %r162;
	ld.global.v4.u32 	{%r165, %r166, %r167, %r168}, [%rd108+16];
	cvt.rn.f32.s32	%f58, %r165;
	cvt.rn.f32.s32	%f59, %r166;
	cvt.rn.f32.s32	%f60, %r167;
	fma.rn.f32 	%f556, %f5, %f555, %f2;
	fma.rn.f32 	%f557, %f6, %f555, %f3;
	fma.rn.f32 	%f558, %f7, %f555, %f4;
	sub.f32 	%f67, %f556, %f55;
	sub.f32 	%f66, %f557, %f56;
	sub.f32 	%f65, %f558, %f57;
	setp.ltu.f32	%p48, %f67, 0f00000000;
	setp.ltu.f32	%p49, %f66, 0f00000000;
	or.pred  	%p50, %p48, %p49;
	setp.ltu.f32	%p51, %f65, 0f00000000;
	or.pred  	%p52, %p50, %p51;
	@%p52 bra 	BB63_32;

	ld.global.u32 	%r173, [%rd2+-632];
	cvt.rn.f32.s32	%f64, %r173;
	mov.u32 	%r29, 0;

BB63_26:
	setp.geu.f32	%p53, %f67, %f64;
	@%p53 bra 	BB63_32;

	ld.global.u32 	%r174, [%rd2+-632];
	cvt.rn.f32.s32	%f559, %r174;
	setp.geu.f32	%p54, %f66, %f559;
	setp.geu.f32	%p55, %f65, %f559;
	or.pred  	%p56, %p54, %p55;
	@%p56 bra 	BB63_32;

	add.f32 	%f560, %f58, %f67;
	cvt.rmi.f32.f32	%f561, %f560;
	add.f32 	%f562, %f59, %f66;
	cvt.rmi.f32.f32	%f563, %f562;
	add.f32 	%f564, %f60, %f65;
	cvt.rmi.f32.f32	%f565, %f564;
	add.f32 	%f566, %f561, 0fBF800000;
	add.f32 	%f567, %f563, 0fBF800000;
	add.f32 	%f568, %f565, 0fBF800000;
	cvt.u32.u16	%r175, %rs3;
	mul.wide.u32 	%rd109, %r175, 8;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.u64 	%rd111, [%rd110+712];
	tex.3d.v4.f32.f32	{%f569, %f570, %f571, %f572}, [%rd111, {%f566, %f567, %f568, %f568}];
	ld.global.u64 	%rd112, [%rd110+712];
	add.f32 	%f573, %f566, 0f3F800000;
	tex.3d.v4.f32.f32	{%f574, %f575, %f576, %f577}, [%rd112, {%f573, %f567, %f568, %f568}];
	ld.global.u64 	%rd113, [%rd110+712];
	add.f32 	%f578, %f566, 0f40000000;
	tex.3d.v4.f32.f32	{%f579, %f580, %f581, %f582}, [%rd113, {%f578, %f567, %f568, %f568}];
	ld.global.u64 	%rd114, [%rd110+712];
	add.f32 	%f583, %f567, 0f3F800000;
	tex.3d.v4.f32.f32	{%f584, %f585, %f586, %f587}, [%rd114, {%f566, %f583, %f568, %f568}];
	ld.global.u64 	%rd115, [%rd110+712];
	tex.3d.v4.f32.f32	{%f588, %f589, %f590, %f591}, [%rd115, {%f573, %f583, %f568, %f568}];
	ld.global.u64 	%rd116, [%rd110+712];
	tex.3d.v4.f32.f32	{%f592, %f593, %f594, %f595}, [%rd116, {%f578, %f583, %f568, %f568}];
	ld.global.u64 	%rd117, [%rd110+712];
	add.f32 	%f596, %f567, 0f40000000;
	tex.3d.v4.f32.f32	{%f597, %f598, %f599, %f600}, [%rd117, {%f566, %f596, %f568, %f568}];
	ld.global.u64 	%rd118, [%rd110+712];
	tex.3d.v4.f32.f32	{%f601, %f602, %f603, %f604}, [%rd118, {%f573, %f596, %f568, %f568}];
	ld.global.u64 	%rd119, [%rd110+712];
	tex.3d.v4.f32.f32	{%f605, %f606, %f607, %f608}, [%rd119, {%f578, %f596, %f568, %f568}];
	cvt.rmi.f32.f32	%f609, %f67;
	sub.f32 	%f610, %f67, %f609;
	fma.rn.f32 	%f611, %f610, 0f3F000000, 0f3E800000;
	mov.f32 	%f612, 0f3F800000;
	sub.f32 	%f613, %f612, %f611;
	mul.f32 	%f614, %f611, %f613;
	mul.f32 	%f615, %f613, %f613;
	fma.rn.f32 	%f616, %f611, %f613, %f614;
	mul.f32 	%f617, %f611, %f611;
	mul.f32 	%f618, %f616, %f574;
	fma.rn.f32 	%f619, %f569, %f615, %f618;
	fma.rn.f32 	%f620, %f617, %f579, %f619;
	mul.f32 	%f621, %f616, %f588;
	fma.rn.f32 	%f622, %f615, %f584, %f621;
	fma.rn.f32 	%f623, %f617, %f592, %f622;
	mul.f32 	%f624, %f616, %f601;
	fma.rn.f32 	%f625, %f615, %f597, %f624;
	fma.rn.f32 	%f626, %f617, %f605, %f625;
	ld.global.u64 	%rd120, [%rd110+712];
	add.f32 	%f627, %f568, 0f3F800000;
	tex.3d.v4.f32.f32	{%f628, %f629, %f630, %f631}, [%rd120, {%f566, %f567, %f627, %f627}];
	ld.global.u64 	%rd121, [%rd110+712];
	tex.3d.v4.f32.f32	{%f632, %f633, %f634, %f635}, [%rd121, {%f573, %f567, %f627, %f627}];
	ld.global.u64 	%rd122, [%rd110+712];
	tex.3d.v4.f32.f32	{%f636, %f637, %f638, %f639}, [%rd122, {%f578, %f567, %f627, %f627}];
	ld.global.u64 	%rd123, [%rd110+712];
	tex.3d.v4.f32.f32	{%f640, %f641, %f642, %f643}, [%rd123, {%f566, %f583, %f627, %f627}];
	ld.global.u64 	%rd124, [%rd110+712];
	tex.3d.v4.f32.f32	{%f644, %f645, %f646, %f647}, [%rd124, {%f573, %f583, %f627, %f627}];
	ld.global.u64 	%rd125, [%rd110+712];
	tex.3d.v4.f32.f32	{%f648, %f649, %f650, %f651}, [%rd125, {%f578, %f583, %f627, %f627}];
	ld.global.u64 	%rd126, [%rd110+712];
	tex.3d.v4.f32.f32	{%f652, %f653, %f654, %f655}, [%rd126, {%f566, %f596, %f627, %f627}];
	ld.global.u64 	%rd127, [%rd110+712];
	tex.3d.v4.f32.f32	{%f656, %f657, %f658, %f659}, [%rd127, {%f573, %f596, %f627, %f627}];
	ld.global.u64 	%rd128, [%rd110+712];
	tex.3d.v4.f32.f32	{%f660, %f661, %f662, %f663}, [%rd128, {%f578, %f596, %f627, %f627}];
	mul.f32 	%f664, %f616, %f632;
	fma.rn.f32 	%f665, %f615, %f628, %f664;
	fma.rn.f32 	%f666, %f617, %f636, %f665;
	mul.f32 	%f667, %f616, %f644;
	fma.rn.f32 	%f668, %f615, %f640, %f667;
	fma.rn.f32 	%f669, %f617, %f648, %f668;
	mul.f32 	%f670, %f616, %f656;
	fma.rn.f32 	%f671, %f615, %f652, %f670;
	fma.rn.f32 	%f672, %f617, %f660, %f671;
	ld.global.u64 	%rd129, [%rd110+712];
	add.f32 	%f673, %f568, 0f40000000;
	tex.3d.v4.f32.f32	{%f674, %f675, %f676, %f677}, [%rd129, {%f566, %f567, %f673, %f673}];
	ld.global.u64 	%rd130, [%rd110+712];
	tex.3d.v4.f32.f32	{%f678, %f679, %f680, %f681}, [%rd130, {%f573, %f567, %f673, %f673}];
	ld.global.u64 	%rd131, [%rd110+712];
	tex.3d.v4.f32.f32	{%f682, %f683, %f684, %f685}, [%rd131, {%f578, %f567, %f673, %f673}];
	ld.global.u64 	%rd132, [%rd110+712];
	tex.3d.v4.f32.f32	{%f686, %f687, %f688, %f689}, [%rd132, {%f566, %f583, %f673, %f673}];
	ld.global.u64 	%rd133, [%rd110+712];
	tex.3d.v4.f32.f32	{%f690, %f691, %f692, %f693}, [%rd133, {%f573, %f583, %f673, %f673}];
	ld.global.u64 	%rd134, [%rd110+712];
	tex.3d.v4.f32.f32	{%f694, %f695, %f696, %f697}, [%rd134, {%f578, %f583, %f673, %f673}];
	ld.global.u64 	%rd135, [%rd110+712];
	tex.3d.v4.f32.f32	{%f698, %f699, %f700, %f701}, [%rd135, {%f566, %f596, %f673, %f673}];
	ld.global.u64 	%rd136, [%rd110+712];
	tex.3d.v4.f32.f32	{%f702, %f703, %f704, %f705}, [%rd136, {%f573, %f596, %f673, %f673}];
	ld.global.u64 	%rd137, [%rd110+712];
	tex.3d.v4.f32.f32	{%f706, %f707, %f708, %f709}, [%rd137, {%f578, %f596, %f673, %f673}];
	cvt.rmi.f32.f32	%f710, %f66;
	sub.f32 	%f711, %f66, %f710;
	cvt.rmi.f32.f32	%f712, %f65;
	sub.f32 	%f713, %f65, %f712;
	fma.rn.f32 	%f714, %f711, 0f3F000000, 0f3E800000;
	fma.rn.f32 	%f715, %f713, 0f3F000000, 0f3E800000;
	sub.f32 	%f716, %f612, %f714;
	mul.f32 	%f717, %f714, %f716;
	sub.f32 	%f718, %f612, %f715;
	mul.f32 	%f719, %f715, %f718;
	mul.f32 	%f720, %f716, %f716;
	fma.rn.f32 	%f721, %f714, %f716, %f717;
	mul.f32 	%f722, %f714, %f714;
	mul.f32 	%f723, %f718, %f718;
	fma.rn.f32 	%f724, %f715, %f718, %f719;
	mul.f32 	%f725, %f715, %f715;
	mul.f32 	%f726, %f616, %f678;
	fma.rn.f32 	%f727, %f615, %f674, %f726;
	fma.rn.f32 	%f728, %f617, %f682, %f727;
	mul.f32 	%f729, %f616, %f690;
	fma.rn.f32 	%f730, %f615, %f686, %f729;
	fma.rn.f32 	%f731, %f617, %f694, %f730;
	mul.f32 	%f732, %f616, %f702;
	fma.rn.f32 	%f733, %f615, %f698, %f732;
	fma.rn.f32 	%f734, %f617, %f706, %f733;
	mul.f32 	%f735, %f721, %f623;
	fma.rn.f32 	%f736, %f720, %f620, %f735;
	fma.rn.f32 	%f737, %f722, %f626, %f736;
	mul.f32 	%f738, %f721, %f669;
	fma.rn.f32 	%f739, %f720, %f666, %f738;
	fma.rn.f32 	%f740, %f722, %f672, %f739;
	mul.f32 	%f741, %f721, %f731;
	fma.rn.f32 	%f742, %f720, %f728, %f741;
	fma.rn.f32 	%f743, %f722, %f734, %f742;
	mul.f32 	%f744, %f724, %f740;
	fma.rn.f32 	%f745, %f723, %f737, %f744;
	fma.rn.f32 	%f68, %f725, %f743, %f745;
	setp.ltu.f32	%p57, %f68, %f22;
	@%p57 bra 	BB63_31;
	bra.uni 	BB63_29;

BB63_31:
	add.f32 	%f67, %f67, %f23;
	add.s32 	%r29, %r29, 1;
	setp.lt.s32	%p59, %r29, 256;
	setp.ge.f32	%p60, %f67, 0f00000000;
	and.pred  	%p61, %p59, %p60;
	add.f32 	%f66, %f66, %f24;
	setp.ge.f32	%p62, %f66, 0f00000000;
	and.pred  	%p63, %p61, %p62;
	add.f32 	%f65, %f65, %f25;
	setp.ge.f32	%p64, %f65, 0f00000000;
	and.pred  	%p65, %p63, %p64;
	@%p65 bra 	BB63_26;
	bra.uni 	BB63_32;

BB63_19:
	add.s32 	%r16, %r16, -1;
	mov.u32 	%r302, -1;
	@%p43 bra 	BB63_21;

	shr.u64 	%rd71, %rd9, 16;
	cvt.u32.u64	%r146, %rd71;
	ld.global.u64 	%rd72, [%rd10];
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.u32 	%r147, [%rd11];
	mul.lo.s32 	%r148, %r147, %r146;
	cvt.s64.s32	%rd74, %r148;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.s32 	%rd76, %r18, 8;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.u64 	%rd78, [%rd77];
	shr.u64 	%rd79, %rd78, 16;
	cvt.u32.u64	%r302, %rd79;

BB63_21:
	mul.wide.s32 	%rd82, %r16, 4;
	add.s64 	%rd83, %rd38, %rd82;
	st.local.u32 	[%rd83], %r302;
	mul.wide.s32 	%rd84, %r16, 8;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.u64 	%rd86, [%rd85+440];
	cvta.to.global.u64 	%rd87, %rd86;
	ld.global.u32 	%r149, [%rd8+316];
	mul.lo.s32 	%r150, %r149, %r302;
	cvt.s64.s32	%rd88, %r150;
	add.s64 	%rd7, %rd87, %rd88;
	ld.global.u32 	%r151, [%rd7+4];
	cvt.rn.f32.s32	%f522, %r151;
	ld.global.u32 	%r152, [%rd7+8];
	cvt.rn.f32.s32	%f523, %r152;
	ld.global.u32 	%r153, [%rd7+12];
	cvt.rn.f32.s32	%f524, %r153;
	ld.global.f32 	%f525, [%rd2+8];
	add.f32 	%f33, %f33, %f525;
	sub.f32 	%f526, %f47, %f525;
	add.s64 	%rd91, %rd45, %rd82;
	st.local.f32 	[%rd91], %f526;
	mul.wide.s32 	%rd92, %r16, 12;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.f32 	%f527, [%rd93+80];
	div.rn.f32 	%f528, %f527, %f5;
	ld.global.f32 	%f529, [%rd93+84];
	div.rn.f32 	%f530, %f529, %f6;
	ld.global.f32 	%f531, [%rd93+88];
	div.rn.f32 	%f532, %f531, %f7;
	abs.f32 	%f30, %f528;
	abs.f32 	%f31, %f530;
	abs.f32 	%f32, %f532;
	fma.rn.f32 	%f533, %f5, %f33, %f2;
	fma.rn.f32 	%f534, %f6, %f33, %f3;
	fma.rn.f32 	%f535, %f7, %f33, %f4;
	sub.f32 	%f536, %f533, %f522;
	sub.f32 	%f537, %f534, %f523;
	sub.f32 	%f538, %f535, %f524;
	div.rn.f32 	%f539, %f536, %f527;
	div.rn.f32 	%f540, %f537, %f529;
	div.rn.f32 	%f541, %f538, %f531;
	cvt.rmi.f32.f32	%f542, %f539;
	cvt.rmi.f32.f32	%f543, %f540;
	cvt.rmi.f32.f32	%f544, %f541;
	sub.f32 	%f545, %f542, %f539;
	sub.f32 	%f546, %f543, %f540;
	sub.f32 	%f547, %f544, %f541;
	add.f32 	%f548, %f545, 0f3F000000;
	add.f32 	%f549, %f546, 0f3F000000;
	add.f32 	%f550, %f547, 0f3F000000;
	fma.rn.f32 	%f551, %f14, %f548, 0f3F000000;
	fma.rn.f32 	%f552, %f15, %f549, 0f3F000000;
	fma.rn.f32 	%f553, %f16, %f550, 0f3F000000;
	fma.rn.f32 	%f34, %f30, %f551, %f33;
	fma.rn.f32 	%f35, %f31, %f552, %f33;
	fma.rn.f32 	%f36, %f32, %f553, %f33;
	cvt.rzi.s32.f32	%r13, %f542;
	cvt.rzi.s32.f32	%r14, %f543;
	cvt.rzi.s32.f32	%r15, %f544;
	bra.uni 	BB63_36;

BB63_29:
	sub.f32 	%f746, %f67, %f27;
	add.f32 	%f747, %f58, %f746;
	sub.f32 	%f748, %f66, %f28;
	add.f32 	%f749, %f59, %f748;
	sub.f32 	%f750, %f65, %f29;
	add.f32 	%f751, %f60, %f750;
	cvt.rmi.f32.f32	%f752, %f747;
	cvt.rmi.f32.f32	%f753, %f749;
	cvt.rmi.f32.f32	%f754, %f751;
	add.f32 	%f755, %f752, 0fBF800000;
	add.f32 	%f756, %f753, 0fBF800000;
	add.f32 	%f757, %f754, 0fBF800000;
	ld.global.u64 	%rd140, [%rd110+712];
	tex.3d.v4.f32.f32	{%f758, %f759, %f760, %f761}, [%rd140, {%f755, %f756, %f757, %f757}];
	ld.global.u64 	%rd141, [%rd110+712];
	add.f32 	%f762, %f755, 0f3F800000;
	tex.3d.v4.f32.f32	{%f763, %f764, %f765, %f766}, [%rd141, {%f762, %f756, %f757, %f757}];
	ld.global.u64 	%rd142, [%rd110+712];
	add.f32 	%f767, %f755, 0f40000000;
	tex.3d.v4.f32.f32	{%f768, %f769, %f770, %f771}, [%rd142, {%f767, %f756, %f757, %f757}];
	ld.global.u64 	%rd143, [%rd110+712];
	add.f32 	%f772, %f756, 0f3F800000;
	tex.3d.v4.f32.f32	{%f773, %f774, %f775, %f776}, [%rd143, {%f755, %f772, %f757, %f757}];
	ld.global.u64 	%rd144, [%rd110+712];
	tex.3d.v4.f32.f32	{%f777, %f778, %f779, %f780}, [%rd144, {%f762, %f772, %f757, %f757}];
	ld.global.u64 	%rd145, [%rd110+712];
	tex.3d.v4.f32.f32	{%f781, %f782, %f783, %f784}, [%rd145, {%f767, %f772, %f757, %f757}];
	ld.global.u64 	%rd146, [%rd110+712];
	add.f32 	%f785, %f756, 0f40000000;
	tex.3d.v4.f32.f32	{%f786, %f787, %f788, %f789}, [%rd146, {%f755, %f785, %f757, %f757}];
	ld.global.u64 	%rd147, [%rd110+712];
	tex.3d.v4.f32.f32	{%f790, %f791, %f792, %f793}, [%rd147, {%f762, %f785, %f757, %f757}];
	ld.global.u64 	%rd148, [%rd110+712];
	tex.3d.v4.f32.f32	{%f794, %f795, %f796, %f797}, [%rd148, {%f767, %f785, %f757, %f757}];
	cvt.rmi.f32.f32	%f798, %f746;
	sub.f32 	%f799, %f746, %f798;
	fma.rn.f32 	%f800, %f799, 0f3F000000, 0f3E800000;
	sub.f32 	%f802, %f612, %f800;
	mul.f32 	%f803, %f800, %f802;
	mul.f32 	%f804, %f802, %f802;
	fma.rn.f32 	%f805, %f800, %f802, %f803;
	mul.f32 	%f806, %f800, %f800;
	mul.f32 	%f807, %f805, %f763;
	fma.rn.f32 	%f808, %f758, %f804, %f807;
	fma.rn.f32 	%f809, %f806, %f768, %f808;
	mul.f32 	%f810, %f805, %f777;
	fma.rn.f32 	%f811, %f804, %f773, %f810;
	fma.rn.f32 	%f812, %f806, %f781, %f811;
	mul.f32 	%f813, %f805, %f790;
	fma.rn.f32 	%f814, %f804, %f786, %f813;
	fma.rn.f32 	%f815, %f806, %f794, %f814;
	ld.global.u64 	%rd149, [%rd110+712];
	add.f32 	%f816, %f757, 0f3F800000;
	tex.3d.v4.f32.f32	{%f817, %f818, %f819, %f820}, [%rd149, {%f755, %f756, %f816, %f816}];
	ld.global.u64 	%rd150, [%rd110+712];
	tex.3d.v4.f32.f32	{%f821, %f822, %f823, %f824}, [%rd150, {%f762, %f756, %f816, %f816}];
	ld.global.u64 	%rd151, [%rd110+712];
	tex.3d.v4.f32.f32	{%f825, %f826, %f827, %f828}, [%rd151, {%f767, %f756, %f816, %f816}];
	ld.global.u64 	%rd152, [%rd110+712];
	tex.3d.v4.f32.f32	{%f829, %f830, %f831, %f832}, [%rd152, {%f755, %f772, %f816, %f816}];
	ld.global.u64 	%rd153, [%rd110+712];
	tex.3d.v4.f32.f32	{%f833, %f834, %f835, %f836}, [%rd153, {%f762, %f772, %f816, %f816}];
	ld.global.u64 	%rd154, [%rd110+712];
	tex.3d.v4.f32.f32	{%f837, %f838, %f839, %f840}, [%rd154, {%f767, %f772, %f816, %f816}];
	ld.global.u64 	%rd155, [%rd110+712];
	tex.3d.v4.f32.f32	{%f841, %f842, %f843, %f844}, [%rd155, {%f755, %f785, %f816, %f816}];
	ld.global.u64 	%rd156, [%rd110+712];
	tex.3d.v4.f32.f32	{%f845, %f846, %f847, %f848}, [%rd156, {%f762, %f785, %f816, %f816}];
	ld.global.u64 	%rd157, [%rd110+712];
	tex.3d.v4.f32.f32	{%f849, %f850, %f851, %f852}, [%rd157, {%f767, %f785, %f816, %f816}];
	mul.f32 	%f853, %f805, %f821;
	fma.rn.f32 	%f854, %f804, %f817, %f853;
	fma.rn.f32 	%f855, %f806, %f825, %f854;
	mul.f32 	%f856, %f805, %f833;
	fma.rn.f32 	%f857, %f804, %f829, %f856;
	fma.rn.f32 	%f858, %f806, %f837, %f857;
	mul.f32 	%f859, %f805, %f845;
	fma.rn.f32 	%f860, %f804, %f841, %f859;
	fma.rn.f32 	%f861, %f806, %f849, %f860;
	ld.global.u64 	%rd158, [%rd110+712];
	add.f32 	%f862, %f757, 0f40000000;
	tex.3d.v4.f32.f32	{%f863, %f864, %f865, %f866}, [%rd158, {%f755, %f756, %f862, %f862}];
	ld.global.u64 	%rd159, [%rd110+712];
	tex.3d.v4.f32.f32	{%f867, %f868, %f869, %f870}, [%rd159, {%f762, %f756, %f862, %f862}];
	ld.global.u64 	%rd160, [%rd110+712];
	tex.3d.v4.f32.f32	{%f871, %f872, %f873, %f874}, [%rd160, {%f767, %f756, %f862, %f862}];
	ld.global.u64 	%rd161, [%rd110+712];
	tex.3d.v4.f32.f32	{%f875, %f876, %f877, %f878}, [%rd161, {%f755, %f772, %f862, %f862}];
	ld.global.u64 	%rd162, [%rd110+712];
	tex.3d.v4.f32.f32	{%f879, %f880, %f881, %f882}, [%rd162, {%f762, %f772, %f862, %f862}];
	ld.global.u64 	%rd163, [%rd110+712];
	tex.3d.v4.f32.f32	{%f883, %f884, %f885, %f886}, [%rd163, {%f767, %f772, %f862, %f862}];
	ld.global.u64 	%rd164, [%rd110+712];
	tex.3d.v4.f32.f32	{%f887, %f888, %f889, %f890}, [%rd164, {%f755, %f785, %f862, %f862}];
	ld.global.u64 	%rd165, [%rd110+712];
	tex.3d.v4.f32.f32	{%f891, %f892, %f893, %f894}, [%rd165, {%f762, %f785, %f862, %f862}];
	ld.global.u64 	%rd166, [%rd110+712];
	tex.3d.v4.f32.f32	{%f895, %f896, %f897, %f898}, [%rd166, {%f767, %f785, %f862, %f862}];
	cvt.rmi.f32.f32	%f899, %f748;
	cvt.rmi.f32.f32	%f900, %f750;
	sub.f32 	%f901, %f748, %f899;
	sub.f32 	%f902, %f750, %f900;
	fma.rn.f32 	%f903, %f901, 0f3F000000, 0f3E800000;
	fma.rn.f32 	%f904, %f902, 0f3F000000, 0f3E800000;
	sub.f32 	%f905, %f612, %f903;
	mul.f32 	%f906, %f903, %f905;
	sub.f32 	%f907, %f612, %f904;
	mul.f32 	%f908, %f904, %f907;
	mul.f32 	%f909, %f905, %f905;
	fma.rn.f32 	%f910, %f903, %f905, %f906;
	mul.f32 	%f911, %f903, %f903;
	mul.f32 	%f912, %f907, %f907;
	fma.rn.f32 	%f913, %f904, %f907, %f908;
	mul.f32 	%f914, %f904, %f904;
	mul.f32 	%f915, %f805, %f867;
	fma.rn.f32 	%f916, %f804, %f863, %f915;
	fma.rn.f32 	%f917, %f806, %f871, %f916;
	mul.f32 	%f918, %f805, %f879;
	fma.rn.f32 	%f919, %f804, %f875, %f918;
	fma.rn.f32 	%f920, %f806, %f883, %f919;
	mul.f32 	%f921, %f805, %f891;
	fma.rn.f32 	%f922, %f804, %f887, %f921;
	fma.rn.f32 	%f923, %f806, %f895, %f922;
	mul.f32 	%f924, %f910, %f812;
	fma.rn.f32 	%f925, %f909, %f809, %f924;
	fma.rn.f32 	%f926, %f911, %f815, %f925;
	mul.f32 	%f927, %f910, %f858;
	fma.rn.f32 	%f928, %f909, %f855, %f927;
	fma.rn.f32 	%f929, %f911, %f861, %f928;
	mul.f32 	%f930, %f910, %f920;
	fma.rn.f32 	%f931, %f909, %f917, %f930;
	fma.rn.f32 	%f932, %f911, %f923, %f931;
	mul.f32 	%f933, %f913, %f929;
	fma.rn.f32 	%f934, %f912, %f926, %f933;
	fma.rn.f32 	%f935, %f914, %f932, %f934;
	sub.f32 	%f936, %f68, %f935;
	sub.f32 	%f937, %f68, %f22;
	div.rn.f32 	%f938, %f937, %f936;
	mul.f32 	%f939, %f938, %f26;
	mul.f32 	%f940, %f5, %f939;
	mul.f32 	%f941, %f6, %f939;
	mul.f32 	%f942, %f7, %f939;
	sub.f32 	%f69, %f67, %f940;
	sub.f32 	%f70, %f66, %f941;
	sub.f32 	%f71, %f65, %f942;
	add.f32 	%f39, %f55, %f69;
	add.f32 	%f38, %f56, %f70;
	add.f32 	%f37, %f57, %f71;
	add.f32 	%f943, %f69, 0fBF000000;
	add.f32 	%f944, %f70, 0f00000000;
	add.f32 	%f945, %f71, 0f00000000;
	add.f32 	%f946, %f58, %f943;
	add.f32 	%f947, %f59, %f944;
	add.f32 	%f948, %f60, %f945;
	cvt.rmi.f32.f32	%f949, %f946;
	cvt.rmi.f32.f32	%f950, %f947;
	cvt.rmi.f32.f32	%f951, %f948;
	add.f32 	%f952, %f949, 0fBF800000;
	add.f32 	%f953, %f950, 0fBF800000;
	add.f32 	%f954, %f951, 0fBF800000;
	cvt.rmi.f32.f32	%f955, %f943;
	cvt.rmi.f32.f32	%f956, %f944;
	cvt.rmi.f32.f32	%f957, %f945;
	sub.f32 	%f958, %f943, %f955;
	sub.f32 	%f959, %f944, %f956;
	sub.f32 	%f960, %f945, %f957;
	fma.rn.f32 	%f961, %f958, 0f3F000000, 0f3E800000;
	fma.rn.f32 	%f962, %f959, 0f3F000000, 0f3E800000;
	fma.rn.f32 	%f963, %f960, 0f3F000000, 0f3E800000;
	sub.f32 	%f964, %f612, %f961;
	sub.f32 	%f965, %f612, %f962;
	sub.f32 	%f966, %f612, %f963;
	mul.f32 	%f967, %f964, %f964;
	mul.f32 	%f968, %f965, %f965;
	mul.f32 	%f969, %f966, %f966;
	mul.f32 	%f970, %f961, %f961;
	mul.f32 	%f971, %f962, %f962;
	mul.f32 	%f972, %f963, %f963;
	mul.f32 	%f973, %f961, %f964;
	mul.f32 	%f974, %f962, %f965;
	mul.f32 	%f975, %f963, %f966;
	fma.rn.f32 	%f976, %f961, %f964, %f973;
	fma.rn.f32 	%f977, %f962, %f965, %f974;
	fma.rn.f32 	%f978, %f963, %f966, %f975;
	ld.global.u64 	%rd167, [%rd110+712];
	tex.3d.v4.f32.f32	{%f979, %f980, %f981, %f982}, [%rd167, {%f952, %f953, %f954, %f954}];
	ld.global.u64 	%rd168, [%rd110+712];
	add.f32 	%f983, %f952, 0f3F800000;
	tex.3d.v4.f32.f32	{%f984, %f985, %f986, %f987}, [%rd168, {%f983, %f953, %f954, %f954}];
	ld.global.u64 	%rd169, [%rd110+712];
	add.f32 	%f988, %f952, 0f40000000;
	tex.3d.v4.f32.f32	{%f989, %f990, %f991, %f992}, [%rd169, {%f988, %f953, %f954, %f954}];
	ld.global.u64 	%rd170, [%rd110+712];
	add.f32 	%f993, %f953, 0f3F800000;
	tex.3d.v4.f32.f32	{%f994, %f995, %f996, %f997}, [%rd170, {%f952, %f993, %f954, %f954}];
	ld.global.u64 	%rd171, [%rd110+712];
	tex.3d.v4.f32.f32	{%f998, %f999, %f1000, %f1001}, [%rd171, {%f983, %f993, %f954, %f954}];
	ld.global.u64 	%rd172, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1002, %f1003, %f1004, %f1005}, [%rd172, {%f988, %f993, %f954, %f954}];
	ld.global.u64 	%rd173, [%rd110+712];
	add.f32 	%f1006, %f953, 0f40000000;
	tex.3d.v4.f32.f32	{%f1007, %f1008, %f1009, %f1010}, [%rd173, {%f952, %f1006, %f954, %f954}];
	ld.global.u64 	%rd174, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1011, %f1012, %f1013, %f1014}, [%rd174, {%f983, %f1006, %f954, %f954}];
	ld.global.u64 	%rd175, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1015, %f1016, %f1017, %f1018}, [%rd175, {%f988, %f1006, %f954, %f954}];
	mul.f32 	%f1019, %f984, %f976;
	fma.rn.f32 	%f1020, %f979, %f967, %f1019;
	fma.rn.f32 	%f1021, %f970, %f989, %f1020;
	mul.f32 	%f1022, %f976, %f998;
	fma.rn.f32 	%f1023, %f967, %f994, %f1022;
	fma.rn.f32 	%f1024, %f970, %f1002, %f1023;
	mul.f32 	%f1025, %f976, %f1011;
	fma.rn.f32 	%f1026, %f967, %f1007, %f1025;
	fma.rn.f32 	%f1027, %f970, %f1015, %f1026;
	ld.global.u64 	%rd176, [%rd110+712];
	add.f32 	%f1028, %f954, 0f3F800000;
	tex.3d.v4.f32.f32	{%f1029, %f1030, %f1031, %f1032}, [%rd176, {%f952, %f953, %f1028, %f1028}];
	ld.global.u64 	%rd177, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1033, %f1034, %f1035, %f1036}, [%rd177, {%f983, %f953, %f1028, %f1028}];
	ld.global.u64 	%rd178, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1037, %f1038, %f1039, %f1040}, [%rd178, {%f988, %f953, %f1028, %f1028}];
	ld.global.u64 	%rd179, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1041, %f1042, %f1043, %f1044}, [%rd179, {%f952, %f993, %f1028, %f1028}];
	ld.global.u64 	%rd180, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1045, %f1046, %f1047, %f1048}, [%rd180, {%f983, %f993, %f1028, %f1028}];
	ld.global.u64 	%rd181, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1049, %f1050, %f1051, %f1052}, [%rd181, {%f988, %f993, %f1028, %f1028}];
	ld.global.u64 	%rd182, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1053, %f1054, %f1055, %f1056}, [%rd182, {%f952, %f1006, %f1028, %f1028}];
	ld.global.u64 	%rd183, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1057, %f1058, %f1059, %f1060}, [%rd183, {%f983, %f1006, %f1028, %f1028}];
	ld.global.u64 	%rd184, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1061, %f1062, %f1063, %f1064}, [%rd184, {%f988, %f1006, %f1028, %f1028}];
	mul.f32 	%f1065, %f976, %f1033;
	fma.rn.f32 	%f1066, %f967, %f1029, %f1065;
	fma.rn.f32 	%f1067, %f970, %f1037, %f1066;
	mul.f32 	%f1068, %f976, %f1045;
	fma.rn.f32 	%f1069, %f967, %f1041, %f1068;
	fma.rn.f32 	%f1070, %f970, %f1049, %f1069;
	mul.f32 	%f1071, %f976, %f1057;
	fma.rn.f32 	%f1072, %f967, %f1053, %f1071;
	fma.rn.f32 	%f1073, %f970, %f1061, %f1072;
	ld.global.u64 	%rd185, [%rd110+712];
	add.f32 	%f1074, %f954, 0f40000000;
	tex.3d.v4.f32.f32	{%f1075, %f1076, %f1077, %f1078}, [%rd185, {%f952, %f953, %f1074, %f1074}];
	ld.global.u64 	%rd186, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1079, %f1080, %f1081, %f1082}, [%rd186, {%f983, %f953, %f1074, %f1074}];
	ld.global.u64 	%rd187, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1083, %f1084, %f1085, %f1086}, [%rd187, {%f988, %f953, %f1074, %f1074}];
	ld.global.u64 	%rd188, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1087, %f1088, %f1089, %f1090}, [%rd188, {%f952, %f993, %f1074, %f1074}];
	ld.global.u64 	%rd189, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1091, %f1092, %f1093, %f1094}, [%rd189, {%f983, %f993, %f1074, %f1074}];
	ld.global.u64 	%rd190, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1095, %f1096, %f1097, %f1098}, [%rd190, {%f988, %f993, %f1074, %f1074}];
	ld.global.u64 	%rd191, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1099, %f1100, %f1101, %f1102}, [%rd191, {%f952, %f1006, %f1074, %f1074}];
	ld.global.u64 	%rd192, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1103, %f1104, %f1105, %f1106}, [%rd192, {%f983, %f1006, %f1074, %f1074}];
	ld.global.u64 	%rd193, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1107, %f1108, %f1109, %f1110}, [%rd193, {%f988, %f1006, %f1074, %f1074}];
	mul.f32 	%f1111, %f976, %f1079;
	fma.rn.f32 	%f1112, %f967, %f1075, %f1111;
	fma.rn.f32 	%f1113, %f970, %f1083, %f1112;
	mul.f32 	%f1114, %f976, %f1091;
	fma.rn.f32 	%f1115, %f967, %f1087, %f1114;
	fma.rn.f32 	%f1116, %f970, %f1095, %f1115;
	mul.f32 	%f1117, %f976, %f1103;
	fma.rn.f32 	%f1118, %f967, %f1099, %f1117;
	fma.rn.f32 	%f1119, %f970, %f1107, %f1118;
	mul.f32 	%f1120, %f977, %f1024;
	fma.rn.f32 	%f1121, %f968, %f1021, %f1120;
	fma.rn.f32 	%f1122, %f971, %f1027, %f1121;
	mul.f32 	%f1123, %f977, %f1070;
	fma.rn.f32 	%f1124, %f968, %f1067, %f1123;
	fma.rn.f32 	%f1125, %f971, %f1073, %f1124;
	mul.f32 	%f1126, %f977, %f1116;
	fma.rn.f32 	%f1127, %f968, %f1113, %f1126;
	fma.rn.f32 	%f1128, %f971, %f1119, %f1127;
	mul.f32 	%f1129, %f978, %f1125;
	fma.rn.f32 	%f1130, %f969, %f1122, %f1129;
	fma.rn.f32 	%f1131, %f972, %f1128, %f1130;
	add.f32 	%f1132, %f69, 0f3F000000;
	add.f32 	%f1133, %f58, %f1132;
	cvt.rmi.f32.f32	%f1134, %f1133;
	add.f32 	%f1135, %f1134, 0fBF800000;
	cvt.rmi.f32.f32	%f1136, %f1132;
	sub.f32 	%f1137, %f1132, %f1136;
	fma.rn.f32 	%f1138, %f1137, 0f3F000000, 0f3E800000;
	sub.f32 	%f1139, %f612, %f1138;
	mul.f32 	%f1140, %f1139, %f1139;
	mul.f32 	%f1141, %f1138, %f1138;
	mul.f32 	%f1142, %f1138, %f1139;
	fma.rn.f32 	%f1143, %f1138, %f1139, %f1142;
	ld.global.u64 	%rd194, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1144, %f1145, %f1146, %f1147}, [%rd194, {%f1135, %f953, %f954, %f954}];
	ld.global.u64 	%rd195, [%rd110+712];
	add.f32 	%f1148, %f1135, 0f3F800000;
	tex.3d.v4.f32.f32	{%f1149, %f1150, %f1151, %f1152}, [%rd195, {%f1148, %f953, %f954, %f954}];
	ld.global.u64 	%rd196, [%rd110+712];
	add.f32 	%f1153, %f1135, 0f40000000;
	tex.3d.v4.f32.f32	{%f1154, %f1155, %f1156, %f1157}, [%rd196, {%f1153, %f953, %f954, %f954}];
	ld.global.u64 	%rd197, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1158, %f1159, %f1160, %f1161}, [%rd197, {%f1135, %f993, %f954, %f954}];
	ld.global.u64 	%rd198, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1162, %f1163, %f1164, %f1165}, [%rd198, {%f1148, %f993, %f954, %f954}];
	ld.global.u64 	%rd199, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1166, %f1167, %f1168, %f1169}, [%rd199, {%f1153, %f993, %f954, %f954}];
	ld.global.u64 	%rd200, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1170, %f1171, %f1172, %f1173}, [%rd200, {%f1135, %f1006, %f954, %f954}];
	ld.global.u64 	%rd201, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1174, %f1175, %f1176, %f1177}, [%rd201, {%f1148, %f1006, %f954, %f954}];
	ld.global.u64 	%rd202, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1178, %f1179, %f1180, %f1181}, [%rd202, {%f1153, %f1006, %f954, %f954}];
	mul.f32 	%f1182, %f1149, %f1143;
	fma.rn.f32 	%f1183, %f1144, %f1140, %f1182;
	fma.rn.f32 	%f1184, %f1141, %f1154, %f1183;
	mul.f32 	%f1185, %f1143, %f1162;
	fma.rn.f32 	%f1186, %f1140, %f1158, %f1185;
	fma.rn.f32 	%f1187, %f1141, %f1166, %f1186;
	mul.f32 	%f1188, %f1143, %f1174;
	fma.rn.f32 	%f1189, %f1140, %f1170, %f1188;
	fma.rn.f32 	%f1190, %f1141, %f1178, %f1189;
	ld.global.u64 	%rd203, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1191, %f1192, %f1193, %f1194}, [%rd203, {%f1135, %f953, %f1028, %f1028}];
	ld.global.u64 	%rd204, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1195, %f1196, %f1197, %f1198}, [%rd204, {%f1148, %f953, %f1028, %f1028}];
	ld.global.u64 	%rd205, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1199, %f1200, %f1201, %f1202}, [%rd205, {%f1153, %f953, %f1028, %f1028}];
	ld.global.u64 	%rd206, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1203, %f1204, %f1205, %f1206}, [%rd206, {%f1135, %f993, %f1028, %f1028}];
	ld.global.u64 	%rd207, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1207, %f1208, %f1209, %f1210}, [%rd207, {%f1148, %f993, %f1028, %f1028}];
	ld.global.u64 	%rd208, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1211, %f1212, %f1213, %f1214}, [%rd208, {%f1153, %f993, %f1028, %f1028}];
	ld.global.u64 	%rd209, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1215, %f1216, %f1217, %f1218}, [%rd209, {%f1135, %f1006, %f1028, %f1028}];
	ld.global.u64 	%rd210, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1219, %f1220, %f1221, %f1222}, [%rd210, {%f1148, %f1006, %f1028, %f1028}];
	ld.global.u64 	%rd211, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1223, %f1224, %f1225, %f1226}, [%rd211, {%f1153, %f1006, %f1028, %f1028}];
	mul.f32 	%f1227, %f1143, %f1195;
	fma.rn.f32 	%f1228, %f1140, %f1191, %f1227;
	fma.rn.f32 	%f1229, %f1141, %f1199, %f1228;
	mul.f32 	%f1230, %f1143, %f1207;
	fma.rn.f32 	%f1231, %f1140, %f1203, %f1230;
	fma.rn.f32 	%f1232, %f1141, %f1211, %f1231;
	mul.f32 	%f1233, %f1143, %f1219;
	fma.rn.f32 	%f1234, %f1140, %f1215, %f1233;
	fma.rn.f32 	%f1235, %f1141, %f1223, %f1234;
	ld.global.u64 	%rd212, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1236, %f1237, %f1238, %f1239}, [%rd212, {%f1135, %f953, %f1074, %f1074}];
	ld.global.u64 	%rd213, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1240, %f1241, %f1242, %f1243}, [%rd213, {%f1148, %f953, %f1074, %f1074}];
	ld.global.u64 	%rd214, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1244, %f1245, %f1246, %f1247}, [%rd214, {%f1153, %f953, %f1074, %f1074}];
	ld.global.u64 	%rd215, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1248, %f1249, %f1250, %f1251}, [%rd215, {%f1135, %f993, %f1074, %f1074}];
	ld.global.u64 	%rd216, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1252, %f1253, %f1254, %f1255}, [%rd216, {%f1148, %f993, %f1074, %f1074}];
	ld.global.u64 	%rd217, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1256, %f1257, %f1258, %f1259}, [%rd217, {%f1153, %f993, %f1074, %f1074}];
	ld.global.u64 	%rd218, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1260, %f1261, %f1262, %f1263}, [%rd218, {%f1135, %f1006, %f1074, %f1074}];
	ld.global.u64 	%rd219, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1264, %f1265, %f1266, %f1267}, [%rd219, {%f1148, %f1006, %f1074, %f1074}];
	ld.global.u64 	%rd220, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1268, %f1269, %f1270, %f1271}, [%rd220, {%f1153, %f1006, %f1074, %f1074}];
	mul.f32 	%f1272, %f1143, %f1240;
	fma.rn.f32 	%f1273, %f1140, %f1236, %f1272;
	fma.rn.f32 	%f1274, %f1141, %f1244, %f1273;
	mul.f32 	%f1275, %f1143, %f1252;
	fma.rn.f32 	%f1276, %f1140, %f1248, %f1275;
	fma.rn.f32 	%f1277, %f1141, %f1256, %f1276;
	mul.f32 	%f1278, %f1143, %f1264;
	fma.rn.f32 	%f1279, %f1140, %f1260, %f1278;
	fma.rn.f32 	%f1280, %f1141, %f1268, %f1279;
	mul.f32 	%f1281, %f977, %f1187;
	fma.rn.f32 	%f1282, %f968, %f1184, %f1281;
	fma.rn.f32 	%f1283, %f971, %f1190, %f1282;
	mul.f32 	%f1284, %f977, %f1232;
	fma.rn.f32 	%f1285, %f968, %f1229, %f1284;
	fma.rn.f32 	%f1286, %f971, %f1235, %f1285;
	mul.f32 	%f1287, %f977, %f1277;
	fma.rn.f32 	%f1288, %f968, %f1274, %f1287;
	fma.rn.f32 	%f1289, %f971, %f1280, %f1288;
	mul.f32 	%f1290, %f978, %f1286;
	fma.rn.f32 	%f1291, %f969, %f1283, %f1290;
	fma.rn.f32 	%f1292, %f972, %f1289, %f1291;
	sub.f32 	%f1293, %f1131, %f1292;
	add.f32 	%f1294, %f69, 0f00000000;
	add.f32 	%f1295, %f70, 0fBF000000;
	add.f32 	%f1296, %f58, %f1294;
	add.f32 	%f1297, %f59, %f1295;
	cvt.rmi.f32.f32	%f1298, %f1296;
	cvt.rmi.f32.f32	%f1299, %f1297;
	add.f32 	%f1300, %f1298, 0fBF800000;
	add.f32 	%f1301, %f1299, 0fBF800000;
	cvt.rmi.f32.f32	%f1302, %f1294;
	cvt.rmi.f32.f32	%f1303, %f1295;
	sub.f32 	%f1304, %f1294, %f1302;
	sub.f32 	%f1305, %f1295, %f1303;
	fma.rn.f32 	%f1306, %f1304, 0f3F000000, 0f3E800000;
	fma.rn.f32 	%f1307, %f1305, 0f3F000000, 0f3E800000;
	sub.f32 	%f1308, %f612, %f1306;
	sub.f32 	%f1309, %f612, %f1307;
	mul.f32 	%f1310, %f1308, %f1308;
	mul.f32 	%f1311, %f1309, %f1309;
	mul.f32 	%f1312, %f1306, %f1306;
	mul.f32 	%f1313, %f1307, %f1307;
	mul.f32 	%f1314, %f1306, %f1308;
	mul.f32 	%f1315, %f1307, %f1309;
	fma.rn.f32 	%f1316, %f1306, %f1308, %f1314;
	fma.rn.f32 	%f1317, %f1307, %f1309, %f1315;
	ld.global.u64 	%rd221, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1318, %f1319, %f1320, %f1321}, [%rd221, {%f1300, %f1301, %f954, %f954}];
	ld.global.u64 	%rd222, [%rd110+712];
	add.f32 	%f1322, %f1300, 0f3F800000;
	tex.3d.v4.f32.f32	{%f1323, %f1324, %f1325, %f1326}, [%rd222, {%f1322, %f1301, %f954, %f954}];
	ld.global.u64 	%rd223, [%rd110+712];
	add.f32 	%f1327, %f1300, 0f40000000;
	tex.3d.v4.f32.f32	{%f1328, %f1329, %f1330, %f1331}, [%rd223, {%f1327, %f1301, %f954, %f954}];
	ld.global.u64 	%rd224, [%rd110+712];
	add.f32 	%f1332, %f1301, 0f3F800000;
	tex.3d.v4.f32.f32	{%f1333, %f1334, %f1335, %f1336}, [%rd224, {%f1300, %f1332, %f954, %f954}];
	ld.global.u64 	%rd225, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1337, %f1338, %f1339, %f1340}, [%rd225, {%f1322, %f1332, %f954, %f954}];
	ld.global.u64 	%rd226, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1341, %f1342, %f1343, %f1344}, [%rd226, {%f1327, %f1332, %f954, %f954}];
	ld.global.u64 	%rd227, [%rd110+712];
	add.f32 	%f1345, %f1301, 0f40000000;
	tex.3d.v4.f32.f32	{%f1346, %f1347, %f1348, %f1349}, [%rd227, {%f1300, %f1345, %f954, %f954}];
	ld.global.u64 	%rd228, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1350, %f1351, %f1352, %f1353}, [%rd228, {%f1322, %f1345, %f954, %f954}];
	ld.global.u64 	%rd229, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1354, %f1355, %f1356, %f1357}, [%rd229, {%f1327, %f1345, %f954, %f954}];
	mul.f32 	%f1358, %f1323, %f1316;
	fma.rn.f32 	%f1359, %f1318, %f1310, %f1358;
	fma.rn.f32 	%f1360, %f1312, %f1328, %f1359;
	mul.f32 	%f1361, %f1316, %f1337;
	fma.rn.f32 	%f1362, %f1310, %f1333, %f1361;
	fma.rn.f32 	%f1363, %f1312, %f1341, %f1362;
	mul.f32 	%f1364, %f1316, %f1350;
	fma.rn.f32 	%f1365, %f1310, %f1346, %f1364;
	fma.rn.f32 	%f1366, %f1312, %f1354, %f1365;
	ld.global.u64 	%rd230, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1367, %f1368, %f1369, %f1370}, [%rd230, {%f1300, %f1301, %f1028, %f1028}];
	ld.global.u64 	%rd231, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1371, %f1372, %f1373, %f1374}, [%rd231, {%f1322, %f1301, %f1028, %f1028}];
	ld.global.u64 	%rd232, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1375, %f1376, %f1377, %f1378}, [%rd232, {%f1327, %f1301, %f1028, %f1028}];
	ld.global.u64 	%rd233, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1379, %f1380, %f1381, %f1382}, [%rd233, {%f1300, %f1332, %f1028, %f1028}];
	ld.global.u64 	%rd234, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1383, %f1384, %f1385, %f1386}, [%rd234, {%f1322, %f1332, %f1028, %f1028}];
	ld.global.u64 	%rd235, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1387, %f1388, %f1389, %f1390}, [%rd235, {%f1327, %f1332, %f1028, %f1028}];
	ld.global.u64 	%rd236, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1391, %f1392, %f1393, %f1394}, [%rd236, {%f1300, %f1345, %f1028, %f1028}];
	ld.global.u64 	%rd237, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1395, %f1396, %f1397, %f1398}, [%rd237, {%f1322, %f1345, %f1028, %f1028}];
	ld.global.u64 	%rd238, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1399, %f1400, %f1401, %f1402}, [%rd238, {%f1327, %f1345, %f1028, %f1028}];
	mul.f32 	%f1403, %f1316, %f1371;
	fma.rn.f32 	%f1404, %f1310, %f1367, %f1403;
	fma.rn.f32 	%f1405, %f1312, %f1375, %f1404;
	mul.f32 	%f1406, %f1316, %f1383;
	fma.rn.f32 	%f1407, %f1310, %f1379, %f1406;
	fma.rn.f32 	%f1408, %f1312, %f1387, %f1407;
	mul.f32 	%f1409, %f1316, %f1395;
	fma.rn.f32 	%f1410, %f1310, %f1391, %f1409;
	fma.rn.f32 	%f1411, %f1312, %f1399, %f1410;
	ld.global.u64 	%rd239, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1412, %f1413, %f1414, %f1415}, [%rd239, {%f1300, %f1301, %f1074, %f1074}];
	ld.global.u64 	%rd240, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1416, %f1417, %f1418, %f1419}, [%rd240, {%f1322, %f1301, %f1074, %f1074}];
	ld.global.u64 	%rd241, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1420, %f1421, %f1422, %f1423}, [%rd241, {%f1327, %f1301, %f1074, %f1074}];
	ld.global.u64 	%rd242, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1424, %f1425, %f1426, %f1427}, [%rd242, {%f1300, %f1332, %f1074, %f1074}];
	ld.global.u64 	%rd243, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1428, %f1429, %f1430, %f1431}, [%rd243, {%f1322, %f1332, %f1074, %f1074}];
	ld.global.u64 	%rd244, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1432, %f1433, %f1434, %f1435}, [%rd244, {%f1327, %f1332, %f1074, %f1074}];
	ld.global.u64 	%rd245, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1436, %f1437, %f1438, %f1439}, [%rd245, {%f1300, %f1345, %f1074, %f1074}];
	ld.global.u64 	%rd246, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1440, %f1441, %f1442, %f1443}, [%rd246, {%f1322, %f1345, %f1074, %f1074}];
	ld.global.u64 	%rd247, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1444, %f1445, %f1446, %f1447}, [%rd247, {%f1327, %f1345, %f1074, %f1074}];
	mul.f32 	%f1448, %f1316, %f1416;
	fma.rn.f32 	%f1449, %f1310, %f1412, %f1448;
	fma.rn.f32 	%f1450, %f1312, %f1420, %f1449;
	mul.f32 	%f1451, %f1316, %f1428;
	fma.rn.f32 	%f1452, %f1310, %f1424, %f1451;
	fma.rn.f32 	%f1453, %f1312, %f1432, %f1452;
	mul.f32 	%f1454, %f1316, %f1440;
	fma.rn.f32 	%f1455, %f1310, %f1436, %f1454;
	fma.rn.f32 	%f1456, %f1312, %f1444, %f1455;
	mul.f32 	%f1457, %f1317, %f1363;
	fma.rn.f32 	%f1458, %f1311, %f1360, %f1457;
	fma.rn.f32 	%f1459, %f1313, %f1366, %f1458;
	mul.f32 	%f1460, %f1317, %f1408;
	fma.rn.f32 	%f1461, %f1311, %f1405, %f1460;
	fma.rn.f32 	%f1462, %f1313, %f1411, %f1461;
	mul.f32 	%f1463, %f1317, %f1453;
	fma.rn.f32 	%f1464, %f1311, %f1450, %f1463;
	fma.rn.f32 	%f1465, %f1313, %f1456, %f1464;
	mul.f32 	%f1466, %f978, %f1462;
	fma.rn.f32 	%f1467, %f969, %f1459, %f1466;
	fma.rn.f32 	%f1468, %f972, %f1465, %f1467;
	add.f32 	%f1469, %f70, 0f3F000000;
	add.f32 	%f1470, %f59, %f1469;
	cvt.rmi.f32.f32	%f1471, %f1470;
	add.f32 	%f1472, %f1471, 0fBF800000;
	cvt.rmi.f32.f32	%f1473, %f1469;
	sub.f32 	%f1474, %f1469, %f1473;
	fma.rn.f32 	%f1475, %f1474, 0f3F000000, 0f3E800000;
	sub.f32 	%f1476, %f612, %f1475;
	mul.f32 	%f1477, %f1476, %f1476;
	mul.f32 	%f1478, %f1475, %f1475;
	mul.f32 	%f1479, %f1475, %f1476;
	fma.rn.f32 	%f1480, %f1475, %f1476, %f1479;
	ld.global.u64 	%rd248, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1481, %f1482, %f1483, %f1484}, [%rd248, {%f1300, %f1472, %f954, %f954}];
	ld.global.u64 	%rd249, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1485, %f1486, %f1487, %f1488}, [%rd249, {%f1322, %f1472, %f954, %f954}];
	ld.global.u64 	%rd250, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1489, %f1490, %f1491, %f1492}, [%rd250, {%f1327, %f1472, %f954, %f954}];
	ld.global.u64 	%rd251, [%rd110+712];
	add.f32 	%f1493, %f1472, 0f3F800000;
	tex.3d.v4.f32.f32	{%f1494, %f1495, %f1496, %f1497}, [%rd251, {%f1300, %f1493, %f954, %f954}];
	ld.global.u64 	%rd252, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1498, %f1499, %f1500, %f1501}, [%rd252, {%f1322, %f1493, %f954, %f954}];
	ld.global.u64 	%rd253, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1502, %f1503, %f1504, %f1505}, [%rd253, {%f1327, %f1493, %f954, %f954}];
	ld.global.u64 	%rd254, [%rd110+712];
	add.f32 	%f1506, %f1472, 0f40000000;
	tex.3d.v4.f32.f32	{%f1507, %f1508, %f1509, %f1510}, [%rd254, {%f1300, %f1506, %f954, %f954}];
	ld.global.u64 	%rd255, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1511, %f1512, %f1513, %f1514}, [%rd255, {%f1322, %f1506, %f954, %f954}];
	ld.global.u64 	%rd256, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1515, %f1516, %f1517, %f1518}, [%rd256, {%f1327, %f1506, %f954, %f954}];
	mul.f32 	%f1519, %f1316, %f1485;
	fma.rn.f32 	%f1520, %f1310, %f1481, %f1519;
	fma.rn.f32 	%f1521, %f1312, %f1489, %f1520;
	mul.f32 	%f1522, %f1316, %f1498;
	fma.rn.f32 	%f1523, %f1310, %f1494, %f1522;
	fma.rn.f32 	%f1524, %f1312, %f1502, %f1523;
	mul.f32 	%f1525, %f1316, %f1511;
	fma.rn.f32 	%f1526, %f1310, %f1507, %f1525;
	fma.rn.f32 	%f1527, %f1312, %f1515, %f1526;
	ld.global.u64 	%rd257, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1528, %f1529, %f1530, %f1531}, [%rd257, {%f1300, %f1472, %f1028, %f1028}];
	ld.global.u64 	%rd258, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1532, %f1533, %f1534, %f1535}, [%rd258, {%f1322, %f1472, %f1028, %f1028}];
	ld.global.u64 	%rd259, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1536, %f1537, %f1538, %f1539}, [%rd259, {%f1327, %f1472, %f1028, %f1028}];
	ld.global.u64 	%rd260, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1540, %f1541, %f1542, %f1543}, [%rd260, {%f1300, %f1493, %f1028, %f1028}];
	ld.global.u64 	%rd261, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1544, %f1545, %f1546, %f1547}, [%rd261, {%f1322, %f1493, %f1028, %f1028}];
	ld.global.u64 	%rd262, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1548, %f1549, %f1550, %f1551}, [%rd262, {%f1327, %f1493, %f1028, %f1028}];
	ld.global.u64 	%rd263, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1552, %f1553, %f1554, %f1555}, [%rd263, {%f1300, %f1506, %f1028, %f1028}];
	ld.global.u64 	%rd264, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1556, %f1557, %f1558, %f1559}, [%rd264, {%f1322, %f1506, %f1028, %f1028}];
	ld.global.u64 	%rd265, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1560, %f1561, %f1562, %f1563}, [%rd265, {%f1327, %f1506, %f1028, %f1028}];
	mul.f32 	%f1564, %f1316, %f1532;
	fma.rn.f32 	%f1565, %f1310, %f1528, %f1564;
	fma.rn.f32 	%f1566, %f1312, %f1536, %f1565;
	mul.f32 	%f1567, %f1316, %f1544;
	fma.rn.f32 	%f1568, %f1310, %f1540, %f1567;
	fma.rn.f32 	%f1569, %f1312, %f1548, %f1568;
	mul.f32 	%f1570, %f1316, %f1556;
	fma.rn.f32 	%f1571, %f1310, %f1552, %f1570;
	fma.rn.f32 	%f1572, %f1312, %f1560, %f1571;
	ld.global.u64 	%rd266, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1573, %f1574, %f1575, %f1576}, [%rd266, {%f1300, %f1472, %f1074, %f1074}];
	ld.global.u64 	%rd267, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1577, %f1578, %f1579, %f1580}, [%rd267, {%f1322, %f1472, %f1074, %f1074}];
	ld.global.u64 	%rd268, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1581, %f1582, %f1583, %f1584}, [%rd268, {%f1327, %f1472, %f1074, %f1074}];
	ld.global.u64 	%rd269, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1585, %f1586, %f1587, %f1588}, [%rd269, {%f1300, %f1493, %f1074, %f1074}];
	ld.global.u64 	%rd270, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1589, %f1590, %f1591, %f1592}, [%rd270, {%f1322, %f1493, %f1074, %f1074}];
	ld.global.u64 	%rd271, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1593, %f1594, %f1595, %f1596}, [%rd271, {%f1327, %f1493, %f1074, %f1074}];
	ld.global.u64 	%rd272, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1597, %f1598, %f1599, %f1600}, [%rd272, {%f1300, %f1506, %f1074, %f1074}];
	ld.global.u64 	%rd273, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1601, %f1602, %f1603, %f1604}, [%rd273, {%f1322, %f1506, %f1074, %f1074}];
	ld.global.u64 	%rd274, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1605, %f1606, %f1607, %f1608}, [%rd274, {%f1327, %f1506, %f1074, %f1074}];
	mul.f32 	%f1609, %f1316, %f1577;
	fma.rn.f32 	%f1610, %f1310, %f1573, %f1609;
	fma.rn.f32 	%f1611, %f1312, %f1581, %f1610;
	mul.f32 	%f1612, %f1316, %f1589;
	fma.rn.f32 	%f1613, %f1310, %f1585, %f1612;
	fma.rn.f32 	%f1614, %f1312, %f1593, %f1613;
	mul.f32 	%f1615, %f1316, %f1601;
	fma.rn.f32 	%f1616, %f1310, %f1597, %f1615;
	fma.rn.f32 	%f1617, %f1312, %f1605, %f1616;
	mul.f32 	%f1618, %f1480, %f1524;
	fma.rn.f32 	%f1619, %f1477, %f1521, %f1618;
	fma.rn.f32 	%f1620, %f1478, %f1527, %f1619;
	mul.f32 	%f1621, %f1480, %f1569;
	fma.rn.f32 	%f1622, %f1477, %f1566, %f1621;
	fma.rn.f32 	%f1623, %f1478, %f1572, %f1622;
	mul.f32 	%f1624, %f1480, %f1614;
	fma.rn.f32 	%f1625, %f1477, %f1611, %f1624;
	fma.rn.f32 	%f1626, %f1478, %f1617, %f1625;
	mul.f32 	%f1627, %f978, %f1623;
	fma.rn.f32 	%f1628, %f969, %f1620, %f1627;
	fma.rn.f32 	%f1629, %f972, %f1626, %f1628;
	sub.f32 	%f1630, %f1468, %f1629;
	add.f32 	%f1631, %f71, 0fBF000000;
	add.f32 	%f1632, %f60, %f1631;
	cvt.rmi.f32.f32	%f1633, %f1632;
	add.f32 	%f1634, %f1633, 0fBF800000;
	cvt.rmi.f32.f32	%f1635, %f1631;
	sub.f32 	%f1636, %f1631, %f1635;
	fma.rn.f32 	%f1637, %f1636, 0f3F000000, 0f3E800000;
	sub.f32 	%f1638, %f612, %f1637;
	mul.f32 	%f1639, %f1638, %f1638;
	mul.f32 	%f1640, %f1637, %f1637;
	mul.f32 	%f1641, %f1637, %f1638;
	fma.rn.f32 	%f1642, %f1637, %f1638, %f1641;
	ld.global.u64 	%rd275, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1643, %f1644, %f1645, %f1646}, [%rd275, {%f1300, %f953, %f1634, %f1634}];
	ld.global.u64 	%rd276, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1647, %f1648, %f1649, %f1650}, [%rd276, {%f1322, %f953, %f1634, %f1634}];
	ld.global.u64 	%rd277, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1651, %f1652, %f1653, %f1654}, [%rd277, {%f1327, %f953, %f1634, %f1634}];
	ld.global.u64 	%rd278, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1655, %f1656, %f1657, %f1658}, [%rd278, {%f1300, %f993, %f1634, %f1634}];
	ld.global.u64 	%rd279, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1659, %f1660, %f1661, %f1662}, [%rd279, {%f1322, %f993, %f1634, %f1634}];
	ld.global.u64 	%rd280, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1663, %f1664, %f1665, %f1666}, [%rd280, {%f1327, %f993, %f1634, %f1634}];
	ld.global.u64 	%rd281, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1667, %f1668, %f1669, %f1670}, [%rd281, {%f1300, %f1006, %f1634, %f1634}];
	ld.global.u64 	%rd282, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1671, %f1672, %f1673, %f1674}, [%rd282, {%f1322, %f1006, %f1634, %f1634}];
	ld.global.u64 	%rd283, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1675, %f1676, %f1677, %f1678}, [%rd283, {%f1327, %f1006, %f1634, %f1634}];
	mul.f32 	%f1679, %f1316, %f1647;
	fma.rn.f32 	%f1680, %f1310, %f1643, %f1679;
	fma.rn.f32 	%f1681, %f1312, %f1651, %f1680;
	mul.f32 	%f1682, %f1316, %f1659;
	fma.rn.f32 	%f1683, %f1310, %f1655, %f1682;
	fma.rn.f32 	%f1684, %f1312, %f1663, %f1683;
	mul.f32 	%f1685, %f1316, %f1671;
	fma.rn.f32 	%f1686, %f1310, %f1667, %f1685;
	fma.rn.f32 	%f1687, %f1312, %f1675, %f1686;
	ld.global.u64 	%rd284, [%rd110+712];
	add.f32 	%f1688, %f1634, 0f3F800000;
	tex.3d.v4.f32.f32	{%f1689, %f1690, %f1691, %f1692}, [%rd284, {%f1300, %f953, %f1688, %f1688}];
	ld.global.u64 	%rd285, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1693, %f1694, %f1695, %f1696}, [%rd285, {%f1322, %f953, %f1688, %f1688}];
	ld.global.u64 	%rd286, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1697, %f1698, %f1699, %f1700}, [%rd286, {%f1327, %f953, %f1688, %f1688}];
	ld.global.u64 	%rd287, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1701, %f1702, %f1703, %f1704}, [%rd287, {%f1300, %f993, %f1688, %f1688}];
	ld.global.u64 	%rd288, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1705, %f1706, %f1707, %f1708}, [%rd288, {%f1322, %f993, %f1688, %f1688}];
	ld.global.u64 	%rd289, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1709, %f1710, %f1711, %f1712}, [%rd289, {%f1327, %f993, %f1688, %f1688}];
	ld.global.u64 	%rd290, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1713, %f1714, %f1715, %f1716}, [%rd290, {%f1300, %f1006, %f1688, %f1688}];
	ld.global.u64 	%rd291, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1717, %f1718, %f1719, %f1720}, [%rd291, {%f1322, %f1006, %f1688, %f1688}];
	ld.global.u64 	%rd292, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1721, %f1722, %f1723, %f1724}, [%rd292, {%f1327, %f1006, %f1688, %f1688}];
	mul.f32 	%f1725, %f1316, %f1693;
	fma.rn.f32 	%f1726, %f1310, %f1689, %f1725;
	fma.rn.f32 	%f1727, %f1312, %f1697, %f1726;
	mul.f32 	%f1728, %f1316, %f1705;
	fma.rn.f32 	%f1729, %f1310, %f1701, %f1728;
	fma.rn.f32 	%f1730, %f1312, %f1709, %f1729;
	mul.f32 	%f1731, %f1316, %f1717;
	fma.rn.f32 	%f1732, %f1310, %f1713, %f1731;
	fma.rn.f32 	%f1733, %f1312, %f1721, %f1732;
	ld.global.u64 	%rd293, [%rd110+712];
	add.f32 	%f1734, %f1634, 0f40000000;
	tex.3d.v4.f32.f32	{%f1735, %f1736, %f1737, %f1738}, [%rd293, {%f1300, %f953, %f1734, %f1734}];
	ld.global.u64 	%rd294, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1739, %f1740, %f1741, %f1742}, [%rd294, {%f1322, %f953, %f1734, %f1734}];
	ld.global.u64 	%rd295, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1743, %f1744, %f1745, %f1746}, [%rd295, {%f1327, %f953, %f1734, %f1734}];
	ld.global.u64 	%rd296, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1747, %f1748, %f1749, %f1750}, [%rd296, {%f1300, %f993, %f1734, %f1734}];
	ld.global.u64 	%rd297, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1751, %f1752, %f1753, %f1754}, [%rd297, {%f1322, %f993, %f1734, %f1734}];
	ld.global.u64 	%rd298, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1755, %f1756, %f1757, %f1758}, [%rd298, {%f1327, %f993, %f1734, %f1734}];
	ld.global.u64 	%rd299, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1759, %f1760, %f1761, %f1762}, [%rd299, {%f1300, %f1006, %f1734, %f1734}];
	ld.global.u64 	%rd300, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1763, %f1764, %f1765, %f1766}, [%rd300, {%f1322, %f1006, %f1734, %f1734}];
	ld.global.u64 	%rd301, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1767, %f1768, %f1769, %f1770}, [%rd301, {%f1327, %f1006, %f1734, %f1734}];
	mul.f32 	%f1771, %f1316, %f1739;
	fma.rn.f32 	%f1772, %f1310, %f1735, %f1771;
	fma.rn.f32 	%f1773, %f1312, %f1743, %f1772;
	mul.f32 	%f1774, %f1316, %f1751;
	fma.rn.f32 	%f1775, %f1310, %f1747, %f1774;
	fma.rn.f32 	%f1776, %f1312, %f1755, %f1775;
	mul.f32 	%f1777, %f1316, %f1763;
	fma.rn.f32 	%f1778, %f1310, %f1759, %f1777;
	fma.rn.f32 	%f1779, %f1312, %f1767, %f1778;
	mul.f32 	%f1780, %f977, %f1684;
	fma.rn.f32 	%f1781, %f968, %f1681, %f1780;
	fma.rn.f32 	%f1782, %f971, %f1687, %f1781;
	mul.f32 	%f1783, %f977, %f1730;
	fma.rn.f32 	%f1784, %f968, %f1727, %f1783;
	fma.rn.f32 	%f1785, %f971, %f1733, %f1784;
	mul.f32 	%f1786, %f977, %f1776;
	fma.rn.f32 	%f1787, %f968, %f1773, %f1786;
	fma.rn.f32 	%f1788, %f971, %f1779, %f1787;
	mul.f32 	%f1789, %f1642, %f1785;
	fma.rn.f32 	%f1790, %f1639, %f1782, %f1789;
	fma.rn.f32 	%f1791, %f1640, %f1788, %f1790;
	add.f32 	%f1792, %f71, 0f3F000000;
	add.f32 	%f1793, %f60, %f1792;
	cvt.rmi.f32.f32	%f1794, %f1793;
	add.f32 	%f1795, %f1794, 0fBF800000;
	cvt.rmi.f32.f32	%f1796, %f1792;
	sub.f32 	%f1797, %f1792, %f1796;
	fma.rn.f32 	%f1798, %f1797, 0f3F000000, 0f3E800000;
	sub.f32 	%f1799, %f612, %f1798;
	mul.f32 	%f1800, %f1799, %f1799;
	mul.f32 	%f1801, %f1798, %f1798;
	mul.f32 	%f1802, %f1798, %f1799;
	fma.rn.f32 	%f1803, %f1798, %f1799, %f1802;
	ld.global.u64 	%rd302, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1804, %f1805, %f1806, %f1807}, [%rd302, {%f1300, %f953, %f1795, %f1795}];
	ld.global.u64 	%rd303, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1808, %f1809, %f1810, %f1811}, [%rd303, {%f1322, %f953, %f1795, %f1795}];
	ld.global.u64 	%rd304, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1812, %f1813, %f1814, %f1815}, [%rd304, {%f1327, %f953, %f1795, %f1795}];
	ld.global.u64 	%rd305, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1816, %f1817, %f1818, %f1819}, [%rd305, {%f1300, %f993, %f1795, %f1795}];
	ld.global.u64 	%rd306, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1820, %f1821, %f1822, %f1823}, [%rd306, {%f1322, %f993, %f1795, %f1795}];
	ld.global.u64 	%rd307, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1824, %f1825, %f1826, %f1827}, [%rd307, {%f1327, %f993, %f1795, %f1795}];
	ld.global.u64 	%rd308, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1828, %f1829, %f1830, %f1831}, [%rd308, {%f1300, %f1006, %f1795, %f1795}];
	ld.global.u64 	%rd309, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1832, %f1833, %f1834, %f1835}, [%rd309, {%f1322, %f1006, %f1795, %f1795}];
	ld.global.u64 	%rd310, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1836, %f1837, %f1838, %f1839}, [%rd310, {%f1327, %f1006, %f1795, %f1795}];
	mul.f32 	%f1840, %f1316, %f1808;
	fma.rn.f32 	%f1841, %f1310, %f1804, %f1840;
	fma.rn.f32 	%f1842, %f1312, %f1812, %f1841;
	mul.f32 	%f1843, %f1316, %f1820;
	fma.rn.f32 	%f1844, %f1310, %f1816, %f1843;
	fma.rn.f32 	%f1845, %f1312, %f1824, %f1844;
	mul.f32 	%f1846, %f1316, %f1832;
	fma.rn.f32 	%f1847, %f1310, %f1828, %f1846;
	fma.rn.f32 	%f1848, %f1312, %f1836, %f1847;
	ld.global.u64 	%rd311, [%rd110+712];
	add.f32 	%f1849, %f1795, 0f3F800000;
	tex.3d.v4.f32.f32	{%f1850, %f1851, %f1852, %f1853}, [%rd311, {%f1300, %f953, %f1849, %f1849}];
	ld.global.u64 	%rd312, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1854, %f1855, %f1856, %f1857}, [%rd312, {%f1322, %f953, %f1849, %f1849}];
	ld.global.u64 	%rd313, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1858, %f1859, %f1860, %f1861}, [%rd313, {%f1327, %f953, %f1849, %f1849}];
	ld.global.u64 	%rd314, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1862, %f1863, %f1864, %f1865}, [%rd314, {%f1300, %f993, %f1849, %f1849}];
	ld.global.u64 	%rd315, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1866, %f1867, %f1868, %f1869}, [%rd315, {%f1322, %f993, %f1849, %f1849}];
	ld.global.u64 	%rd316, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1870, %f1871, %f1872, %f1873}, [%rd316, {%f1327, %f993, %f1849, %f1849}];
	ld.global.u64 	%rd317, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1874, %f1875, %f1876, %f1877}, [%rd317, {%f1300, %f1006, %f1849, %f1849}];
	ld.global.u64 	%rd318, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1878, %f1879, %f1880, %f1881}, [%rd318, {%f1322, %f1006, %f1849, %f1849}];
	ld.global.u64 	%rd319, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1882, %f1883, %f1884, %f1885}, [%rd319, {%f1327, %f1006, %f1849, %f1849}];
	mul.f32 	%f1886, %f1316, %f1854;
	fma.rn.f32 	%f1887, %f1310, %f1850, %f1886;
	fma.rn.f32 	%f1888, %f1312, %f1858, %f1887;
	mul.f32 	%f1889, %f1316, %f1866;
	fma.rn.f32 	%f1890, %f1310, %f1862, %f1889;
	fma.rn.f32 	%f1891, %f1312, %f1870, %f1890;
	mul.f32 	%f1892, %f1316, %f1878;
	fma.rn.f32 	%f1893, %f1310, %f1874, %f1892;
	fma.rn.f32 	%f1894, %f1312, %f1882, %f1893;
	ld.global.u64 	%rd320, [%rd110+712];
	add.f32 	%f1895, %f1795, 0f40000000;
	tex.3d.v4.f32.f32	{%f1896, %f1897, %f1898, %f1899}, [%rd320, {%f1300, %f953, %f1895, %f1895}];
	ld.global.u64 	%rd321, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1900, %f1901, %f1902, %f1903}, [%rd321, {%f1322, %f953, %f1895, %f1895}];
	ld.global.u64 	%rd322, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1904, %f1905, %f1906, %f1907}, [%rd322, {%f1327, %f953, %f1895, %f1895}];
	ld.global.u64 	%rd323, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1908, %f1909, %f1910, %f1911}, [%rd323, {%f1300, %f993, %f1895, %f1895}];
	ld.global.u64 	%rd324, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1912, %f1913, %f1914, %f1915}, [%rd324, {%f1322, %f993, %f1895, %f1895}];
	ld.global.u64 	%rd325, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1916, %f1917, %f1918, %f1919}, [%rd325, {%f1327, %f993, %f1895, %f1895}];
	ld.global.u64 	%rd326, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1920, %f1921, %f1922, %f1923}, [%rd326, {%f1300, %f1006, %f1895, %f1895}];
	ld.global.u64 	%rd327, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1924, %f1925, %f1926, %f1927}, [%rd327, {%f1322, %f1006, %f1895, %f1895}];
	ld.global.u64 	%rd328, [%rd110+712];
	tex.3d.v4.f32.f32	{%f1928, %f1929, %f1930, %f1931}, [%rd328, {%f1327, %f1006, %f1895, %f1895}];
	mul.f32 	%f1932, %f1316, %f1900;
	fma.rn.f32 	%f1933, %f1310, %f1896, %f1932;
	fma.rn.f32 	%f1934, %f1312, %f1904, %f1933;
	mul.f32 	%f1935, %f1316, %f1912;
	fma.rn.f32 	%f1936, %f1310, %f1908, %f1935;
	fma.rn.f32 	%f1937, %f1312, %f1916, %f1936;
	mul.f32 	%f1938, %f1316, %f1924;
	fma.rn.f32 	%f1939, %f1310, %f1920, %f1938;
	fma.rn.f32 	%f1940, %f1312, %f1928, %f1939;
	mul.f32 	%f1941, %f977, %f1845;
	fma.rn.f32 	%f1942, %f968, %f1842, %f1941;
	fma.rn.f32 	%f1943, %f971, %f1848, %f1942;
	mul.f32 	%f1944, %f977, %f1891;
	fma.rn.f32 	%f1945, %f968, %f1888, %f1944;
	fma.rn.f32 	%f1946, %f971, %f1894, %f1945;
	mul.f32 	%f1947, %f977, %f1937;
	fma.rn.f32 	%f1948, %f968, %f1934, %f1947;
	fma.rn.f32 	%f1949, %f971, %f1940, %f1948;
	mul.f32 	%f1950, %f1803, %f1946;
	fma.rn.f32 	%f1951, %f1800, %f1943, %f1950;
	fma.rn.f32 	%f1952, %f1801, %f1949, %f1951;
	sub.f32 	%f1953, %f1791, %f1952;
	mul.f32 	%f1954, %f1630, %f1630;
	fma.rn.f32 	%f1955, %f1293, %f1293, %f1954;
	fma.rn.f32 	%f1956, %f1953, %f1953, %f1955;
	rsqrt.approx.f32 	%f1957, %f1956;
	mul.f32 	%f42, %f1293, %f1957;
	mul.f32 	%f41, %f1630, %f1957;
	mul.f32 	%f40, %f1957, %f1953;
	ld.global.u8 	%rs1, [%rd2+13];
	setp.eq.s16	%p58, %rs1, 255;
	@%p58 bra 	BB63_32;

	add.f32 	%f1958, %f58, %f69;
	cvt.u32.u16	%r177, %rs1;
	mul.wide.u32 	%rd329, %r177, 8;
	add.s64 	%rd330, %rd1, %rd329;
	ld.global.u64 	%rd331, [%rd330+712];
	cvt.rzi.s32.f32	%r178, %f1958;
	cvt.rn.f32.s32	%f1959, %r178;
	add.f32 	%f1960, %f59, %f70;
	cvt.rzi.s32.f32	%r179, %f1960;
	cvt.rn.f32.s32	%f1961, %r179;
	add.f32 	%f1962, %f60, %f71;
	cvt.rzi.s32.f32	%r180, %f1962;
	cvt.rn.f32.s32	%f1963, %r180;
	tex.3d.v4.u32.f32	{%r181, %r182, %r183, %r184}, [%rd331, {%f1959, %f1961, %f1963, %f1963}];
	cvt.u16.u32	%rs4, %r181;
	and.b16  	%rs5, %rs4, 255;
	cvt.u16.u32	%rs6, %r182;
	and.b16  	%rs7, %rs6, 255;
	cvt.u16.u32	%rs8, %r183;
	and.b16  	%rs9, %rs8, 255;
	cvt.u16.u32	%rs10, %r184;
	and.b16  	%rs11, %rs10, 255;
	cvt.rn.f32.u16	%f1964, %rs5;
	div.rn.f32 	%f46, %f1964, 0f437F0000;
	cvt.rn.f32.u16	%f1965, %rs7;
	div.rn.f32 	%f45, %f1965, 0f437F0000;
	cvt.rn.f32.u16	%f1966, %rs9;
	div.rn.f32 	%f44, %f1966, 0f437F0000;
	cvt.rn.f32.u16	%f1967, %rs11;
	div.rn.f32 	%f43, %f1967, 0f437F0000;

BB63_32:
	setp.neu.f32	%p66, %f37, %f1;
	setp.le.f32	%p67, %f43, 0f00000000;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	BB63_3;

	setp.lt.f32	%p69, %f34, %f35;
	setp.le.f32	%p70, %f34, %f36;
	and.pred  	%p71, %p69, %p70;
	selp.f32	%f1968, %f30, 0f00000000, %p71;
	setp.le.f32	%p72, %f35, %f34;
	setp.lt.f32	%p73, %f35, %f36;
	and.pred  	%p74, %p73, %p72;
	selp.f32	%f1969, %f31, 0f00000000, %p74;
	setp.le.f32	%p75, %f36, %f35;
	setp.lt.f32	%p76, %f36, %f34;
	and.pred  	%p77, %p76, %p75;
	selp.f32	%f1970, %f32, 0f00000000, %p77;
	add.f32 	%f34, %f34, %f1968;
	add.f32 	%f35, %f35, %f1969;
	add.f32 	%f36, %f36, %f1970;
	mov.u32 	%r16, 1;
	selp.b32	%r187, %r128, 0, %p71;
	selp.b32	%r189, %r129, 0, %p74;
	selp.b32	%r191, %r130, 0, %p77;
	add.s32 	%r13, %r187, %r13;
	add.s32 	%r14, %r189, %r14;
	add.s32 	%r15, %r191, %r15;

BB63_35:
	mov.f32 	%f33, %f47;

BB63_36:
	mul.wide.s32 	%rd334, %r16, 4;
	add.s64 	%rd335, %rd45, %rd334;
	ld.local.f32 	%f1974, [%rd335];
	setp.leu.f32	%p93, %f33, %f1974;
	@%p93 bra 	BB63_43;

	ld.global.u32 	%r41, [%rd2];
	fma.rn.f32 	%f118, %f5, %f33, %f2;
	fma.rn.f32 	%f119, %f6, %f33, %f3;
	fma.rn.f32 	%f120, %f7, %f33, %f4;
	mov.u32 	%r309, %r16;

BB63_38:
	setp.gt.s32	%p94, %r309, %r41;
	@%p94 bra 	BB63_39;

	add.s32 	%r16, %r309, 1;
	setp.ge.s32	%p95, %r309, %r41;
	@%p95 bra 	BB63_42;

	mul.wide.s32 	%rd338, %r16, 4;
	add.s64 	%rd339, %rd38, %rd338;
	mul.wide.s32 	%rd340, %r16, 8;
	add.s64 	%rd341, %rd1, %rd340;
	ld.global.u64 	%rd342, [%rd341+440];
	cvta.to.global.u64 	%rd343, %rd342;
	add.s64 	%rd344, %rd1, %rd338;
	ld.global.u32 	%r198, [%rd344+360];
	ld.local.u32 	%r199, [%rd339];
	mul.lo.s32 	%r200, %r198, %r199;
	cvt.s64.s32	%rd345, %r200;
	add.s64 	%rd7, %rd343, %rd345;
	ld.global.u32 	%r201, [%rd7+4];
	cvt.rn.f32.s32	%f1975, %r201;
	ld.global.u32 	%r202, [%rd7+8];
	cvt.rn.f32.s32	%f1976, %r202;
	ld.global.u32 	%r203, [%rd7+12];
	cvt.rn.f32.s32	%f1977, %r203;
	mul.wide.s32 	%rd346, %r16, 12;
	add.s64 	%rd347, %rd1, %rd346;
	ld.global.f32 	%f1978, [%rd347+80];
	div.rn.f32 	%f1979, %f1978, %f5;
	ld.global.f32 	%f1980, [%rd347+84];
	div.rn.f32 	%f1981, %f1980, %f6;
	ld.global.f32 	%f1982, [%rd347+88];
	div.rn.f32 	%f1983, %f1982, %f7;
	abs.f32 	%f30, %f1979;
	abs.f32 	%f31, %f1981;
	abs.f32 	%f32, %f1983;
	sub.f32 	%f1984, %f118, %f1975;
	sub.f32 	%f1985, %f119, %f1976;
	sub.f32 	%f1986, %f120, %f1977;
	div.rn.f32 	%f1987, %f1984, %f1978;
	div.rn.f32 	%f1988, %f1985, %f1980;
	div.rn.f32 	%f1989, %f1986, %f1982;
	cvt.rmi.f32.f32	%f1990, %f1987;
	cvt.rmi.f32.f32	%f1991, %f1988;
	cvt.rmi.f32.f32	%f1992, %f1989;
	sub.f32 	%f1993, %f1990, %f1987;
	sub.f32 	%f1994, %f1991, %f1988;
	sub.f32 	%f1995, %f1992, %f1989;
	add.f32 	%f1996, %f1993, 0f3F000000;
	add.f32 	%f1997, %f1994, 0f3F000000;
	add.f32 	%f1998, %f1995, 0f3F000000;
	fma.rn.f32 	%f1999, %f14, %f1996, 0f3F000000;
	fma.rn.f32 	%f2000, %f15, %f1997, 0f3F000000;
	fma.rn.f32 	%f2001, %f16, %f1998, 0f3F000000;
	fma.rn.f32 	%f34, %f30, %f1999, %f33;
	fma.rn.f32 	%f35, %f31, %f2000, %f33;
	fma.rn.f32 	%f36, %f32, %f2001, %f33;
	cvt.rzi.s32.f32	%r13, %f1990;
	cvt.rzi.s32.f32	%r14, %f1991;
	cvt.rzi.s32.f32	%r15, %f1992;

BB63_42:
	mul.wide.s32 	%rd350, %r16, 4;
	add.s64 	%rd351, %rd45, %rd350;
	ld.local.f32 	%f2002, [%rd351];
	setp.gt.f32	%p96, %f33, %f2002;
	mov.u32 	%r309, %r16;
	@%p96 bra 	BB63_38;
	bra.uni 	BB63_43;

BB63_39:
	mov.u32 	%r16, %r309;
	bra.uni 	BB63_43;

BB63_14:
	mov.f32 	%f37, %f520;
	bra.uni 	BB63_3;

BB63_50:
	mul.wide.s32 	%rd356, %r71, 8;
	add.s64 	%rd357, %rd1, %rd356;
	ld.global.u64 	%rd19, [%rd357+440];
	cvta.to.global.u64 	%rd23, %rd19;
	ld.global.u32 	%r205, [%rd23+12];
	cvt.rn.f32.s32	%f2058, %r205;
	ld.global.u32 	%r206, [%rd23+8];
	cvt.rn.f32.s32	%f2059, %r206;
	ld.global.u32 	%r207, [%rd23+4];
	cvt.rn.f32.s32	%f2060, %r207;
	ld.global.f32 	%f2061, [%rd2+8];
	add.f32 	%f186, %f163, %f2061;
	sub.f32 	%f2062, %f162, %f2061;
	add.u64 	%rd360, %SPL, 20;
	shl.b64 	%rd361, %rd18, 2;
	add.s64 	%rd362, %rd360, %rd361;
	st.local.f32 	[%rd362], %f2062;
	setp.gt.f32	%p104, %f154, 0f00000000;
	selp.b32	%r61, 1, -1, %p104;
	setp.gt.f32	%p105, %f155, 0f00000000;
	selp.b32	%r62, 1, -1, %p105;
	setp.gt.f32	%p106, %f156, 0f00000000;
	selp.b32	%r63, 1, -1, %p106;
	mul.wide.s32 	%rd363, %r71, 12;
	add.s64 	%rd364, %rd1, %rd363;
	ld.global.f32 	%f2063, [%rd364+80];
	div.rn.f32 	%f2064, %f2063, %f154;
	ld.global.f32 	%f2065, [%rd364+84];
	div.rn.f32 	%f2066, %f2065, %f155;
	ld.global.f32 	%f2067, [%rd364+88];
	div.rn.f32 	%f2068, %f2067, %f156;
	abs.f32 	%f183, %f2064;
	abs.f32 	%f184, %f2066;
	abs.f32 	%f185, %f2068;
	fma.rn.f32 	%f2069, %f154, %f186, %f159;
	fma.rn.f32 	%f2070, %f155, %f186, %f160;
	fma.rn.f32 	%f2071, %f156, %f186, %f161;
	sub.f32 	%f2072, %f2069, %f2060;
	sub.f32 	%f2073, %f2070, %f2059;
	sub.f32 	%f2074, %f2071, %f2058;
	div.rn.f32 	%f2075, %f2072, %f2063;
	div.rn.f32 	%f2076, %f2073, %f2065;
	div.rn.f32 	%f2077, %f2074, %f2067;
	cvt.rmi.f32.f32	%f2078, %f2075;
	cvt.rmi.f32.f32	%f2079, %f2076;
	cvt.rmi.f32.f32	%f2080, %f2077;
	sub.f32 	%f2081, %f2078, %f2075;
	sub.f32 	%f2082, %f2079, %f2076;
	sub.f32 	%f2083, %f2080, %f2077;
	add.f32 	%f2084, %f2081, 0f3F000000;
	add.f32 	%f2085, %f2082, 0f3F000000;
	add.f32 	%f2086, %f2083, 0f3F000000;
	cvt.rn.f32.s32	%f168, %r61;
	cvt.rn.f32.s32	%f169, %r62;
	cvt.rn.f32.s32	%f170, %r63;
	fma.rn.f32 	%f2087, %f168, %f2084, 0f3F000000;
	fma.rn.f32 	%f2088, %f169, %f2085, 0f3F000000;
	fma.rn.f32 	%f2089, %f170, %f2086, 0f3F000000;
	fma.rn.f32 	%f187, %f183, %f2087, %f186;
	fma.rn.f32 	%f188, %f184, %f2088, %f186;
	fma.rn.f32 	%f189, %f185, %f2089, %f186;
	cvt.rzi.s32.f32	%r68, %f2078;
	cvt.rzi.s32.f32	%r69, %f2079;
	cvt.rzi.s32.f32	%r70, %f2080;
	ld.const.u64 	%rd20, [scn+400];
	setp.eq.s64	%p107, %rd20, 0;
	mov.f32 	%f175, 0f7F800000;
	@%p107 bra 	BB63_52;

	ld.const.v4.f32 	{%f2090, %f2091, %f2092, %f2093}, [scn+128];
	ld.const.v4.f32 	{%f2097, %f2098, %f2099, %f2100}, [scn+144];
	mul.f32 	%f2104, %f155, %f2097;
	fma.rn.f32 	%f2105, %f154, %f2090, %f2104;
	ld.const.v4.f32 	{%f2106, %f2107, %f2108, %f2109}, [scn+160];
	fma.rn.f32 	%f2113, %f156, %f2106, %f2105;
	mul.f32 	%f2114, %f155, %f2098;
	fma.rn.f32 	%f2115, %f154, %f2091, %f2114;
	fma.rn.f32 	%f2116, %f156, %f2107, %f2115;
	mul.f32 	%f2117, %f155, %f2099;
	fma.rn.f32 	%f2118, %f154, %f2092, %f2117;
	fma.rn.f32 	%f2119, %f156, %f2108, %f2118;
	not.b32 	%r212, %r2;
	add.s32 	%r213, %r320, %r212;
	mad.lo.s32 	%r218, %r213, %r122, %r1;
	cvta.to.global.u64 	%rd365, %rd20;
	mul.wide.s32 	%rd366, %r218, 4;
	add.s64 	%rd367, %rd365, %rd366;
	ld.const.v2.f32 	{%f2120, %f2121}, [scn+8];
	mul.f32 	%f2124, %f2120, %f2121;
	neg.f32 	%f2125, %f2124;
	sub.f32 	%f2126, %f2121, %f2120;
	div.rn.f32 	%f2127, %f2125, %f2126;
	div.rn.f32 	%f2128, %f2121, %f2126;
	ld.global.f32 	%f2129, [%rd367];
	sub.f32 	%f2130, %f2129, %f2128;
	div.rn.f32 	%f2131, %f2127, %f2130;
	mul.f32 	%f2132, %f2116, %f2116;
	fma.rn.f32 	%f2133, %f2113, %f2113, %f2132;
	fma.rn.f32 	%f2134, %f2119, %f2119, %f2133;
	sqrt.rn.f32 	%f2135, %f2134;
	div.rn.f32 	%f175, %f2131, %f2135;
	mov.u32 	%r321, %r122;

BB63_52:
	ld.const.f32 	%f176, [scn+372];
	ld.const.f32 	%f177, [scn+348];
	mul.f32 	%f178, %f154, %f177;
	mul.f32 	%f179, %f155, %f177;
	mul.f32 	%f180, %f156, %f177;
	mov.f32 	%f181, 0f3F800000;
	mov.f32 	%f182, %f1;
	bra.uni 	BB63_53;

BB63_87:
	add.s32 	%r72, %r72, 1;

BB63_53:
	setp.lt.s32	%p109, %r71, 1;
	setp.gt.s32	%p110, %r72, 255;
	mov.pred 	%p169, 0;
	or.pred  	%p111, %p110, %p109;
	@%p111 bra 	BB63_55;

	ld.global.u32 	%r220, [%rd2];
	setp.le.s32	%p169, %r71, %r220;

BB63_55:
	setp.lt.s32	%p112, %r68, 0;
	not.pred 	%p113, %p169;
	or.pred  	%p114, %p113, %p112;
	setp.lt.s32	%p115, %r69, 0;
	or.pred  	%p116, %p114, %p115;
	setp.lt.s32	%p117, %r70, 0;
	or.pred  	%p118, %p116, %p117;
	@%p118 bra 	BB63_46;

	mul.wide.s32 	%rd368, %r71, 4;
	add.s64 	%rd369, %rd1, %rd368;
	add.s64 	%rd24, %rd369, 40;
	ld.global.u32 	%r221, [%rd369+40];
	setp.gt.s32	%p119, %r68, %r221;
	setp.gt.s32	%p120, %r69, %r221;
	or.pred  	%p121, %p119, %p120;
	setp.gt.s32	%p122, %r70, %r221;
	or.pred  	%p123, %p121, %p122;
	@%p123 bra 	BB63_46;

	setp.lt.f32	%p124, %f187, %f188;
	setp.le.f32	%p125, %f187, %f189;
	and.pred  	%p5, %p124, %p125;
	setp.le.f32	%p126, %f188, %f187;
	setp.lt.f32	%p127, %f188, %f189;
	and.pred  	%p6, %p127, %p126;
	setp.le.f32	%p128, %f189, %f188;
	setp.lt.f32	%p129, %f189, %f187;
	and.pred  	%p7, %p129, %p128;
	setp.geu.f32	%p130, %f187, %f188;
	setp.gtu.f32	%p131, %f187, %f189;
	or.pred  	%p132, %p130, %p131;
	setp.geu.f32	%p133, %f188, %f189;
	setp.gtu.f32	%p134, %f188, %f187;
	or.pred  	%p135, %p133, %p134;
	selp.f32	%f2138, %f189, %f188, %p135;
	selp.f32	%f190, %f2138, %f187, %p132;
	setp.gt.f32	%p136, %f186, %f175;
	@%p136 bra 	BB63_58;

	ld.global.u32 	%r223, [%rd24+-40];
	shl.b32 	%r224, %r70, %r223;
	add.s32 	%r225, %r224, %r69;
	shl.b32 	%r226, %r225, %r223;
	add.s32 	%r73, %r226, %r68;
	ld.global.u64 	%rd25, [%rd23+48];
	setp.eq.s64	%p137, %rd25, 4294967295;
	bfe.u64 	%rd370, %rd25, 8, 8;
	shl.b64 	%rd371, %rd370, 3;
	add.s64 	%rd372, %rd1, %rd371;
	add.s64 	%rd26, %rd372, 520;
	shl.b64 	%rd373, %rd370, 2;
	add.s64 	%rd374, %rd1, %rd373;
	add.s64 	%rd27, %rd374, 400;
	mov.u32 	%r328, -1;
	@%p137 bra 	BB63_61;

	shr.u64 	%rd375, %rd25, 16;
	cvt.u32.u64	%r227, %rd375;
	ld.global.u64 	%rd376, [%rd26];
	cvta.to.global.u64 	%rd377, %rd376;
	ld.global.u32 	%r228, [%rd27];
	mul.lo.s32 	%r229, %r228, %r227;
	cvt.s64.s32	%rd378, %r229;
	add.s64 	%rd379, %rd377, %rd378;
	mul.wide.s32 	%rd380, %r73, 8;
	add.s64 	%rd381, %rd379, %rd380;
	ld.global.u64 	%rd382, [%rd381];
	shr.u64 	%rd383, %rd382, 16;
	cvt.u32.u64	%r328, %rd383;

BB63_61:
	setp.eq.s32	%p138, %r328, -1;
	@%p138 bra 	BB63_78;
	bra.uni 	BB63_62;

BB63_78:
	selp.f32	%f2223, %f183, 0f00000000, %p5;
	add.f32 	%f187, %f187, %f2223;
	selp.f32	%f2224, %f184, 0f00000000, %p6;
	add.f32 	%f188, %f188, %f2224;
	selp.f32	%f2225, %f185, 0f00000000, %p7;
	add.f32 	%f189, %f189, %f2225;
	selp.b32	%r272, %r61, 0, %p5;
	add.s32 	%r68, %r272, %r68;
	selp.b32	%r273, %r62, 0, %p6;
	add.s32 	%r69, %r273, %r69;
	selp.b32	%r274, %r63, 0, %p7;
	add.s32 	%r70, %r274, %r70;
	bra.uni 	BB63_79;

BB63_62:
	setp.eq.s32	%p139, %r71, 1;
	@%p139 bra 	BB63_66;
	bra.uni 	BB63_63;

BB63_66:
	mov.u32 	%r330, -1;
	@%p137 bra 	BB63_68;

	shr.u64 	%rd407, %rd25, 16;
	cvt.u32.u64	%r240, %rd407;
	ld.global.u64 	%rd408, [%rd26];
	cvta.to.global.u64 	%rd409, %rd408;
	ld.global.u32 	%r241, [%rd27];
	mul.lo.s32 	%r242, %r241, %r240;
	cvt.s64.s32	%rd410, %r242;
	add.s64 	%rd411, %rd409, %rd410;
	mul.wide.s32 	%rd412, %r73, 8;
	add.s64 	%rd413, %rd411, %rd412;
	ld.global.u64 	%rd414, [%rd413];
	shr.u64 	%rd415, %rd414, 16;
	cvt.u32.u64	%r330, %rd415;

BB63_68:
	st.local.u32 	[%rd38], %r330;
	ld.global.f32 	%f2171, [%rd2+8];
	add.f32 	%f2172, %f186, %f2171;
	ld.global.u64 	%rd418, [%rd2+-232];
	cvta.to.global.u64 	%rd419, %rd418;
	ld.global.u32 	%r243, [%rd2+-312];
	mul.lo.s32 	%r244, %r243, %r330;
	cvt.s64.s32	%rd420, %r244;
	add.s64 	%rd421, %rd420, %rd419;
	add.s64 	%rd29, %rd421, 4;
	ld.global.u32 	%r245, [%rd421+4];
	cvt.rn.f32.s32	%f2173, %r245;
	ld.global.u32 	%r246, [%rd421+8];
	cvt.rn.f32.s32	%f2174, %r246;
	ld.global.u32 	%r247, [%rd421+12];
	cvt.rn.f32.s32	%f198, %r247;
	div.rn.f32 	%f2175, %f2172, %f177;
	cvt.rpi.f32.f32	%f2176, %f2175;
	mul.f32 	%f2177, %f177, %f2176;
	fma.rn.f32 	%f2178, %f154, %f2177, %f159;
	fma.rn.f32 	%f2179, %f155, %f2177, %f160;
	fma.rn.f32 	%f2180, %f156, %f2177, %f161;
	sub.f32 	%f208, %f2178, %f2173;
	sub.f32 	%f207, %f2179, %f2174;
	sub.f32 	%f206, %f2180, %f198;
	setp.ltu.f32	%p142, %f208, 0f00000000;
	setp.ltu.f32	%p143, %f207, 0f00000000;
	or.pred  	%p144, %p142, %p143;
	setp.ltu.f32	%p145, %f206, 0f00000000;
	or.pred  	%p146, %p144, %p145;
	@%p146 bra 	BB63_76;

	ld.global.v4.u32 	{%r249, %r250, %r251, %r252}, [%rd29+12];
	ld.global.u32 	%r253, [%rd2+-632];
	cvt.rn.f32.s32	%f202, %r253;
	cvt.rn.f32.s32	%f203, %r251;
	cvt.rn.f32.s32	%f204, %r250;
	mov.u32 	%r84, 0;
	cvt.rn.f32.s32	%f205, %r249;

BB63_70:
	setp.geu.f32	%p147, %f208, %f202;
	@%p147 bra 	BB63_76;

	ld.global.u32 	%r257, [%rd2+-632];
	cvt.rn.f32.s32	%f2181, %r257;
	setp.geu.f32	%p148, %f207, %f2181;
	setp.geu.f32	%p149, %f206, %f2181;
	or.pred  	%p150, %p148, %p149;
	@%p150 bra 	BB63_76;

	cvt.u32.u16	%r258, %rs3;
	mul.wide.u32 	%rd422, %r258, 8;
	add.s64 	%rd423, %rd1, %rd422;
	ld.global.u64 	%rd424, [%rd423+712];
	add.f32 	%f209, %f203, %f206;
	add.f32 	%f210, %f204, %f207;
	add.f32 	%f211, %f205, %f208;
	tex.3d.v4.f32.f32	{%f2182, %f2183, %f2184, %f2185}, [%rd424, {%f211, %f210, %f209, %f209}];
	setp.ltu.f32	%p151, %f2182, %f176;
	@%p151 bra 	BB63_75;
	bra.uni 	BB63_73;

BB63_75:
	add.f32 	%f208, %f178, %f208;
	add.s32 	%r84, %r84, 1;
	setp.lt.s32	%p153, %r84, 256;
	setp.ge.f32	%p154, %f208, 0f00000000;
	and.pred  	%p155, %p153, %p154;
	add.f32 	%f207, %f179, %f207;
	setp.ge.f32	%p156, %f207, 0f00000000;
	and.pred  	%p157, %p155, %p156;
	add.f32 	%f206, %f180, %f206;
	setp.ge.f32	%p158, %f206, 0f00000000;
	and.pred  	%p159, %p157, %p158;
	@%p159 bra 	BB63_70;
	bra.uni 	BB63_76;

BB63_63:
	add.s32 	%r71, %r71, -1;
	mov.u32 	%r329, -1;
	@%p137 bra 	BB63_65;

	shr.u64 	%rd384, %rd25, 16;
	cvt.u32.u64	%r231, %rd384;
	ld.global.u64 	%rd385, [%rd26];
	cvta.to.global.u64 	%rd386, %rd385;
	ld.global.u32 	%r232, [%rd27];
	mul.lo.s32 	%r233, %r232, %r231;
	cvt.s64.s32	%rd387, %r233;
	add.s64 	%rd388, %rd386, %rd387;
	mul.wide.s32 	%rd389, %r73, 8;
	add.s64 	%rd390, %rd388, %rd389;
	ld.global.u64 	%rd391, [%rd390];
	shr.u64 	%rd392, %rd391, 16;
	cvt.u32.u64	%r329, %rd392;

BB63_65:
	mul.wide.s32 	%rd395, %r71, 4;
	add.s64 	%rd396, %rd38, %rd395;
	st.local.u32 	[%rd396], %r329;
	mul.wide.s32 	%rd397, %r71, 8;
	add.s64 	%rd398, %rd1, %rd397;
	ld.global.u64 	%rd399, [%rd398+440];
	cvta.to.global.u64 	%rd400, %rd399;
	ld.global.u32 	%r234, [%rd24+316];
	mul.lo.s32 	%r235, %r234, %r329;
	cvt.s64.s32	%rd401, %r235;
	add.s64 	%rd23, %rd400, %rd401;
	ld.global.u32 	%r236, [%rd23+4];
	cvt.rn.f32.s32	%f2139, %r236;
	ld.global.u32 	%r237, [%rd23+8];
	cvt.rn.f32.s32	%f2140, %r237;
	ld.global.u32 	%r238, [%rd23+12];
	cvt.rn.f32.s32	%f2141, %r238;
	ld.global.f32 	%f2142, [%rd2+8];
	add.f32 	%f186, %f186, %f2142;
	sub.f32 	%f2143, %f190, %f2142;
	add.s64 	%rd404, %rd360, %rd395;
	st.local.f32 	[%rd404], %f2143;
	mul.wide.s32 	%rd405, %r71, 12;
	add.s64 	%rd406, %rd1, %rd405;
	ld.global.f32 	%f2144, [%rd406+80];
	div.rn.f32 	%f2145, %f2144, %f154;
	ld.global.f32 	%f2146, [%rd406+84];
	div.rn.f32 	%f2147, %f2146, %f155;
	ld.global.f32 	%f2148, [%rd406+88];
	div.rn.f32 	%f2149, %f2148, %f156;
	abs.f32 	%f183, %f2145;
	abs.f32 	%f184, %f2147;
	abs.f32 	%f185, %f2149;
	fma.rn.f32 	%f2150, %f154, %f186, %f159;
	fma.rn.f32 	%f2151, %f155, %f186, %f160;
	fma.rn.f32 	%f2152, %f156, %f186, %f161;
	sub.f32 	%f2153, %f2150, %f2139;
	sub.f32 	%f2154, %f2151, %f2140;
	sub.f32 	%f2155, %f2152, %f2141;
	div.rn.f32 	%f2156, %f2153, %f2144;
	div.rn.f32 	%f2157, %f2154, %f2146;
	div.rn.f32 	%f2158, %f2155, %f2148;
	cvt.rmi.f32.f32	%f2159, %f2156;
	cvt.rmi.f32.f32	%f2160, %f2157;
	cvt.rmi.f32.f32	%f2161, %f2158;
	sub.f32 	%f2162, %f2159, %f2156;
	sub.f32 	%f2163, %f2160, %f2157;
	sub.f32 	%f2164, %f2161, %f2158;
	add.f32 	%f2165, %f2162, 0f3F000000;
	add.f32 	%f2166, %f2163, 0f3F000000;
	add.f32 	%f2167, %f2164, 0f3F000000;
	fma.rn.f32 	%f2168, %f168, %f2165, 0f3F000000;
	fma.rn.f32 	%f2169, %f169, %f2166, 0f3F000000;
	fma.rn.f32 	%f2170, %f170, %f2167, 0f3F000000;
	fma.rn.f32 	%f187, %f183, %f2168, %f186;
	fma.rn.f32 	%f188, %f184, %f2169, %f186;
	fma.rn.f32 	%f189, %f185, %f2170, %f186;
	cvt.rzi.s32.f32	%r68, %f2159;
	cvt.rzi.s32.f32	%r69, %f2160;
	cvt.rzi.s32.f32	%r70, %f2161;
	bra.uni 	BB63_80;

BB63_73:
	add.f32 	%f182, %f198, %f206;
	ld.global.u64 	%rd427, [%rd423+712];
	add.f32 	%f2186, %f211, 0fBF000000;
	tex.3d.v4.f32.f32	{%f2187, %f2188, %f2189, %f2190}, [%rd427, {%f2186, %f210, %f209, %f209}];
	ld.global.u64 	%rd428, [%rd423+712];
	add.f32 	%f2191, %f211, 0f3F000000;
	tex.3d.v4.f32.f32	{%f2192, %f2193, %f2194, %f2195}, [%rd428, {%f2191, %f210, %f209, %f209}];
	ld.global.u64 	%rd429, [%rd423+712];
	add.f32 	%f2196, %f210, 0fBF000000;
	tex.3d.v4.f32.f32	{%f2197, %f2198, %f2199, %f2200}, [%rd429, {%f211, %f2196, %f209, %f209}];
	ld.global.u64 	%rd430, [%rd423+712];
	add.f32 	%f2201, %f210, 0f3F000000;
	tex.3d.v4.f32.f32	{%f2202, %f2203, %f2204, %f2205}, [%rd430, {%f211, %f2201, %f209, %f209}];
	ld.global.u64 	%rd431, [%rd423+712];
	add.f32 	%f2206, %f209, 0fBF000000;
	tex.3d.v4.f32.f32	{%f2207, %f2208, %f2209, %f2210}, [%rd431, {%f211, %f210, %f2206, %f2206}];
	ld.global.u64 	%rd432, [%rd423+712];
	add.f32 	%f2211, %f209, 0f3F000000;
	tex.3d.v4.f32.f32	{%f2212, %f2213, %f2214, %f2215}, [%rd432, {%f211, %f210, %f2211, %f2211}];
	ld.global.u8 	%rs2, [%rd2+13];
	setp.eq.s16	%p152, %rs2, 255;
	@%p152 bra 	BB63_76;

	cvt.u32.u16	%r260, %rs2;
	mul.wide.u32 	%rd433, %r260, 8;
	add.s64 	%rd434, %rd1, %rd433;
	ld.global.u64 	%rd435, [%rd434+712];
	cvt.rzi.s32.f32	%r261, %f211;
	cvt.rn.f32.s32	%f2216, %r261;
	cvt.rzi.s32.f32	%r262, %f210;
	cvt.rn.f32.s32	%f2217, %r262;
	cvt.rzi.s32.f32	%r263, %f209;
	cvt.rn.f32.s32	%f2218, %r263;
	tex.3d.v4.u32.f32	{%r264, %r265, %r266, %r267}, [%rd435, {%f2216, %f2217, %f2218, %f2218}];
	cvt.u16.u32	%rs12, %r267;
	and.b16  	%rs13, %rs12, 255;
	cvt.rn.f32.u16	%f2219, %rs13;
	div.rn.f32 	%f181, %f2219, 0f437F0000;

BB63_76:
	setp.neu.f32	%p160, %f182, %f1;
	setp.le.f32	%p161, %f181, 0f00000000;
	or.pred  	%p162, %p161, %p160;
	@%p162 bra 	BB63_46;

	selp.f32	%f2220, %f183, 0f00000000, %p5;
	add.f32 	%f187, %f187, %f2220;
	selp.f32	%f2221, %f184, 0f00000000, %p6;
	add.f32 	%f188, %f188, %f2221;
	selp.f32	%f2222, %f185, 0f00000000, %p7;
	add.f32 	%f189, %f189, %f2222;
	selp.b32	%r269, %r61, 0, %p5;
	add.s32 	%r68, %r269, %r68;
	selp.b32	%r270, %r62, 0, %p6;
	add.s32 	%r69, %r270, %r69;
	selp.b32	%r271, %r63, 0, %p7;
	add.s32 	%r70, %r271, %r70;
	mov.u32 	%r71, 1;

BB63_79:
	mov.f32 	%f186, %f190;

BB63_80:
	mul.wide.s32 	%rd438, %r71, 4;
	add.s64 	%rd439, %rd360, %rd438;
	ld.local.f32 	%f2226, [%rd439];
	setp.leu.f32	%p163, %f186, %f2226;
	@%p163 bra 	BB63_87;

	ld.global.u32 	%r96, [%rd2];
	fma.rn.f32 	%f234, %f154, %f186, %f159;
	fma.rn.f32 	%f235, %f155, %f186, %f160;
	fma.rn.f32 	%f236, %f156, %f186, %f161;
	mov.u32 	%r336, %r71;

BB63_82:
	setp.gt.s32	%p164, %r336, %r96;
	@%p164 bra 	BB63_83;

	add.s32 	%r71, %r336, 1;
	setp.ge.s32	%p165, %r336, %r96;
	@%p165 bra 	BB63_86;

	mul.wide.s32 	%rd442, %r71, 4;
	add.s64 	%rd443, %rd38, %rd442;
	mul.wide.s32 	%rd444, %r71, 8;
	add.s64 	%rd445, %rd1, %rd444;
	ld.global.u64 	%rd446, [%rd445+440];
	cvta.to.global.u64 	%rd447, %rd446;
	add.s64 	%rd448, %rd1, %rd442;
	ld.global.u32 	%r275, [%rd448+360];
	ld.local.u32 	%r276, [%rd443];
	mul.lo.s32 	%r277, %r275, %r276;
	cvt.s64.s32	%rd449, %r277;
	add.s64 	%rd23, %rd447, %rd449;
	ld.global.u32 	%r278, [%rd23+4];
	cvt.rn.f32.s32	%f2227, %r278;
	ld.global.u32 	%r279, [%rd23+8];
	cvt.rn.f32.s32	%f2228, %r279;
	ld.global.u32 	%r280, [%rd23+12];
	cvt.rn.f32.s32	%f2229, %r280;
	mul.wide.s32 	%rd450, %r71, 12;
	add.s64 	%rd451, %rd1, %rd450;
	ld.global.f32 	%f2230, [%rd451+80];
	div.rn.f32 	%f2231, %f2230, %f154;
	ld.global.f32 	%f2232, [%rd451+84];
	div.rn.f32 	%f2233, %f2232, %f155;
	ld.global.f32 	%f2234, [%rd451+88];
	div.rn.f32 	%f2235, %f2234, %f156;
	abs.f32 	%f183, %f2231;
	abs.f32 	%f184, %f2233;
	abs.f32 	%f185, %f2235;
	sub.f32 	%f2236, %f234, %f2227;
	sub.f32 	%f2237, %f235, %f2228;
	sub.f32 	%f2238, %f236, %f2229;
	div.rn.f32 	%f2239, %f2236, %f2230;
	div.rn.f32 	%f2240, %f2237, %f2232;
	div.rn.f32 	%f2241, %f2238, %f2234;
	cvt.rmi.f32.f32	%f2242, %f2239;
	cvt.rmi.f32.f32	%f2243, %f2240;
	cvt.rmi.f32.f32	%f2244, %f2241;
	sub.f32 	%f2245, %f2242, %f2239;
	sub.f32 	%f2246, %f2243, %f2240;
	sub.f32 	%f2247, %f2244, %f2241;
	add.f32 	%f2248, %f2245, 0f3F000000;
	add.f32 	%f2249, %f2246, 0f3F000000;
	add.f32 	%f2250, %f2247, 0f3F000000;
	fma.rn.f32 	%f2251, %f168, %f2248, 0f3F000000;
	fma.rn.f32 	%f2252, %f169, %f2249, 0f3F000000;
	fma.rn.f32 	%f2253, %f170, %f2250, 0f3F000000;
	fma.rn.f32 	%f187, %f183, %f2251, %f186;
	fma.rn.f32 	%f188, %f184, %f2252, %f186;
	fma.rn.f32 	%f189, %f185, %f2253, %f186;
	cvt.rzi.s32.f32	%r68, %f2242;
	cvt.rzi.s32.f32	%r69, %f2243;
	cvt.rzi.s32.f32	%r70, %f2244;

BB63_86:
	mul.wide.s32 	%rd454, %r71, 4;
	add.s64 	%rd455, %rd360, %rd454;
	ld.local.f32 	%f2254, [%rd455];
	setp.gt.f32	%p166, %f186, %f2254;
	mov.u32 	%r336, %r71;
	@%p166 bra 	BB63_82;
	bra.uni 	BB63_87;

BB63_83:
	mov.u32 	%r71, %r336;
	bra.uni 	BB63_87;

BB63_58:
	mov.f32 	%f182, %f2020;
	bra.uni 	BB63_46;
}

	// .globl	gvdbRaySurfaceDepth
.visible .entry gvdbRaySurfaceDepth(
	.param .u64 gvdbRaySurfaceDepth_param_0,
	.param .u8 gvdbRaySurfaceDepth_param_1,
	.param .u64 gvdbRaySurfaceDepth_param_2
)
{
	.local .align 4 .b8 	__local_depot64[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<172>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<1044>;
	.reg .b32 	%r<349>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<264>;


	mov.u64 	%SPL, __local_depot64;
	ld.param.u64 	%rd37, [gvdbRaySurfaceDepth_param_0];
	ld.param.u8 	%rs3, [gvdbRaySurfaceDepth_param_1];
	cvta.to.global.u64 	%rd1, %rd37;
	mov.u32 	%r116, %ntid.x;
	mov.u32 	%r117, %ctaid.x;
	mov.u32 	%r118, %tid.x;
	mad.lo.s32 	%r1, %r116, %r117, %r118;
	mov.u32 	%r119, %ntid.y;
	mov.u32 	%r120, %ctaid.y;
	mov.u32 	%r121, %tid.y;
	mad.lo.s32 	%r2, %r119, %r120, %r121;
	ld.const.v2.u32 	{%r122, %r319}, [scn];
	setp.ge.s32	%p8, %r2, %r319;
	setp.ge.s32	%p9, %r1, %r122;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB64_90;

	ld.const.f32 	%f1, [NOHIT];
	ld.const.v4.f32 	{%f275, %f276, %f277, %f278}, [scn+16];
	mov.u32 	%r17, 0;
	ld.const.v4.f32 	{%f283, %f284, %f285, %f286}, [scn+192];
	ld.const.v4.f32 	{%f290, %f291, %f292, %f293}, [scn+208];
	mul.f32 	%f297, %f276, %f290;
	fma.rn.f32 	%f298, %f275, %f283, %f297;
	ld.const.v4.f32 	{%f299, %f300, %f301, %f302}, [scn+224];
	fma.rn.f32 	%f306, %f277, %f299, %f298;
	ld.const.v4.f32 	{%f307, %f308, %f309, %f310}, [scn+240];
	add.f32 	%f2, %f307, %f306;
	mul.f32 	%f314, %f276, %f291;
	fma.rn.f32 	%f315, %f275, %f284, %f314;
	fma.rn.f32 	%f316, %f277, %f300, %f315;
	add.f32 	%f3, %f308, %f316;
	mul.f32 	%f317, %f276, %f292;
	fma.rn.f32 	%f318, %f275, %f285, %f317;
	fma.rn.f32 	%f319, %f277, %f301, %f318;
	add.f32 	%f4, %f309, %f319;
	cvt.rn.f32.s32	%f320, %r1;
	add.f32 	%f321, %f320, 0f3F000000;
	cvt.rn.f32.s32	%f322, %r122;
	div.rn.f32 	%f323, %f321, %f322;
	cvt.rn.f32.s32	%f324, %r2;
	add.f32 	%f325, %f324, 0f3F000000;
	cvt.rn.f32.s32	%f326, %r319;
	div.rn.f32 	%f327, %f325, %f326;
	ld.const.v4.f32 	{%f328, %f329, %f330, %f331}, [scn+48];
	ld.const.v4.f32 	{%f336, %f337, %f338, %f339}, [scn+32];
	mul.f32 	%f344, %f327, %f329;
	mul.f32 	%f345, %f327, %f330;
	mul.f32 	%f346, %f327, %f331;
	fma.rn.f32 	%f347, %f323, %f338, %f344;
	fma.rn.f32 	%f348, %f323, %f339, %f345;
	fma.rn.f32 	%f349, %f323, %f328, %f346;
	add.f32 	%f350, %f278, %f347;
	add.f32 	%f351, %f336, %f348;
	add.f32 	%f352, %f337, %f349;
	ld.const.v4.f32 	{%f353, %f354, %f355, %f356}, [scn+256];
	ld.const.v4.f32 	{%f360, %f361, %f362, %f363}, [scn+272];
	mul.f32 	%f367, %f360, %f351;
	fma.rn.f32 	%f368, %f353, %f350, %f367;
	ld.const.v4.f32 	{%f369, %f370, %f371, %f372}, [scn+288];
	fma.rn.f32 	%f376, %f352, %f369, %f368;
	ld.const.v4.f32 	{%f377, %f378, %f379, %f380}, [scn+304];
	add.f32 	%f384, %f377, %f376;
	mul.f32 	%f385, %f351, %f361;
	fma.rn.f32 	%f386, %f350, %f354, %f385;
	fma.rn.f32 	%f387, %f352, %f370, %f386;
	add.f32 	%f388, %f378, %f387;
	mul.f32 	%f389, %f351, %f362;
	fma.rn.f32 	%f390, %f350, %f355, %f389;
	fma.rn.f32 	%f391, %f352, %f371, %f390;
	add.f32 	%f392, %f379, %f391;
	mul.f32 	%f393, %f388, %f388;
	fma.rn.f32 	%f394, %f384, %f384, %f393;
	fma.rn.f32 	%f395, %f392, %f392, %f394;
	rsqrt.approx.f32 	%f396, %f395;
	mul.f32 	%f5, %f384, %f396;
	mul.f32 	%f6, %f388, %f396;
	mul.f32 	%f7, %f396, %f392;
	add.s64 	%rd2, %rd1, 672;
	ld.global.u32 	%r16, [%rd1+672];
	cvt.s64.s32	%rd3, %r16;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 4;
	add.s64 	%rd41, %rd39, %rd40;
	st.local.u32 	[%rd41], %r17;
	ld.global.v4.f32 	{%f397, %f398, %f399, %f400}, [%rd1+688];
	ld.global.v2.f32 	{%f405, %f406}, [%rd1+704];
	sub.f32 	%f409, %f397, %f2;
	div.rn.f32 	%f410, %f409, %f5;
	sub.f32 	%f411, %f400, %f2;
	div.rn.f32 	%f412, %f411, %f5;
	sub.f32 	%f413, %f398, %f3;
	div.rn.f32 	%f414, %f413, %f6;
	sub.f32 	%f415, %f405, %f3;
	div.rn.f32 	%f416, %f415, %f6;
	sub.f32 	%f417, %f399, %f4;
	div.rn.f32 	%f418, %f417, %f7;
	sub.f32 	%f419, %f406, %f4;
	div.rn.f32 	%f420, %f419, %f7;
	min.f32 	%f421, %f410, %f412;
	min.f32 	%f422, %f414, %f416;
	max.f32 	%f423, %f421, %f422;
	min.f32 	%f424, %f418, %f420;
	max.f32 	%f425, %f423, %f424;
	max.f32 	%f426, %f410, %f412;
	max.f32 	%f427, %f414, %f416;
	min.f32 	%f428, %f426, %f427;
	max.f32 	%f429, %f418, %f420;
	min.f32 	%f8, %f428, %f429;
	setp.lt.f32	%p11, %f425, 0f00000000;
	selp.f32	%f9, 0f00000000, %f425, %p11;
	setp.lt.f32	%p12, %f8, %f9;
	setp.lt.f32	%p13, %f8, 0f00000000;
	or.pred  	%p14, %p12, %p13;
	selp.f32	%f430, %f1, 0f00000000, %p14;
	setp.eq.f32	%p15, %f430, %f1;
	mov.f32 	%f41, 0f3F800000;
	@%p15 bra 	BB64_2;
	bra.uni 	BB64_5;

BB64_2:
	mov.u32 	%r320, %r122;
	mov.f32 	%f34, %f1;
	mov.f32 	%f35, %f1;
	mov.f32 	%f36, %f1;
	mov.f32 	%f42, %f41;
	mov.f32 	%f43, %f41;

BB64_3:
	setp.eq.f32	%p97, %f34, %f1;
	@%p97 bra 	BB64_88;
	bra.uni 	BB64_4;

BB64_88:
	ld.const.v4.f32 	{%f1040, %f1041, %f1042, %f898}, [scn+112];
	mul.f32 	%f1043, %f898, 0f437F0000;
	bra.uni 	BB64_89;

BB64_5:
	mul.wide.s32 	%rd42, %r16, 8;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.u64 	%rd4, [%rd43+440];
	cvta.to.global.u64 	%rd7, %rd4;
	ld.global.u32 	%r125, [%rd7+12];
	cvt.rn.f32.s32	%f432, %r125;
	ld.global.u32 	%r126, [%rd7+8];
	cvt.rn.f32.s32	%f433, %r126;
	ld.global.u32 	%r127, [%rd7+4];
	cvt.rn.f32.s32	%f434, %r127;
	ld.global.f32 	%f435, [%rd2+8];
	add.f32 	%f30, %f9, %f435;
	sub.f32 	%f436, %f8, %f435;
	add.u64 	%rd46, %SPL, 20;
	shl.b64 	%rd47, %rd3, 2;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f436;
	setp.gt.f32	%p16, %f5, 0f00000000;
	selp.b32	%r128, 1, -1, %p16;
	setp.gt.f32	%p17, %f6, 0f00000000;
	selp.b32	%r129, 1, -1, %p17;
	setp.gt.f32	%p18, %f7, 0f00000000;
	selp.b32	%r130, 1, -1, %p18;
	mul.wide.s32 	%rd49, %r16, 12;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.f32 	%f437, [%rd50+80];
	div.rn.f32 	%f438, %f437, %f5;
	ld.global.f32 	%f439, [%rd50+84];
	div.rn.f32 	%f440, %f439, %f6;
	ld.global.f32 	%f441, [%rd50+88];
	div.rn.f32 	%f442, %f441, %f7;
	abs.f32 	%f27, %f438;
	abs.f32 	%f28, %f440;
	abs.f32 	%f29, %f442;
	fma.rn.f32 	%f443, %f5, %f30, %f2;
	fma.rn.f32 	%f444, %f6, %f30, %f3;
	fma.rn.f32 	%f445, %f7, %f30, %f4;
	sub.f32 	%f446, %f443, %f434;
	sub.f32 	%f447, %f444, %f433;
	sub.f32 	%f448, %f445, %f432;
	div.rn.f32 	%f449, %f446, %f437;
	div.rn.f32 	%f450, %f447, %f439;
	div.rn.f32 	%f451, %f448, %f441;
	cvt.rmi.f32.f32	%f452, %f449;
	cvt.rmi.f32.f32	%f453, %f450;
	cvt.rmi.f32.f32	%f454, %f451;
	sub.f32 	%f455, %f452, %f449;
	sub.f32 	%f456, %f453, %f450;
	sub.f32 	%f457, %f454, %f451;
	add.f32 	%f458, %f455, 0f3F000000;
	add.f32 	%f459, %f456, 0f3F000000;
	add.f32 	%f460, %f457, 0f3F000000;
	cvt.rn.f32.s32	%f14, %r128;
	cvt.rn.f32.s32	%f15, %r129;
	cvt.rn.f32.s32	%f16, %r130;
	fma.rn.f32 	%f461, %f14, %f458, 0f3F000000;
	fma.rn.f32 	%f462, %f15, %f459, 0f3F000000;
	fma.rn.f32 	%f463, %f16, %f460, 0f3F000000;
	fma.rn.f32 	%f31, %f27, %f461, %f30;
	fma.rn.f32 	%f32, %f28, %f462, %f30;
	fma.rn.f32 	%f33, %f29, %f463, %f30;
	cvt.rzi.s32.f32	%r13, %f452;
	cvt.rzi.s32.f32	%r14, %f453;
	cvt.rzi.s32.f32	%r15, %f454;
	ld.const.u64 	%rd5, [scn+400];
	setp.eq.s64	%p19, %rd5, 0;
	mov.f32 	%f21, 0f7F800000;
	@%p19 bra 	BB64_6;

	ld.const.v4.f32 	{%f464, %f465, %f466, %f467}, [scn+128];
	ld.const.v4.f32 	{%f471, %f472, %f473, %f474}, [scn+144];
	mul.f32 	%f478, %f6, %f471;
	fma.rn.f32 	%f479, %f5, %f464, %f478;
	ld.const.v4.f32 	{%f480, %f481, %f482, %f483}, [scn+160];
	fma.rn.f32 	%f487, %f7, %f480, %f479;
	mul.f32 	%f488, %f6, %f472;
	fma.rn.f32 	%f489, %f5, %f465, %f488;
	fma.rn.f32 	%f490, %f7, %f481, %f489;
	mul.f32 	%f491, %f6, %f473;
	fma.rn.f32 	%f492, %f5, %f466, %f491;
	fma.rn.f32 	%f493, %f7, %f482, %f492;
	not.b32 	%r131, %r2;
	add.s32 	%r132, %r319, %r131;
	ld.const.u64 	%rd51, [scn];
	cvt.u32.u64	%r320, %rd51;
	mad.lo.s32 	%r133, %r132, %r320, %r1;
	cvta.to.global.u64 	%rd52, %rd5;
	mul.wide.s32 	%rd53, %r133, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.const.v2.f32 	{%f494, %f495}, [scn+8];
	mul.f32 	%f498, %f494, %f495;
	neg.f32 	%f499, %f498;
	sub.f32 	%f500, %f495, %f494;
	div.rn.f32 	%f501, %f499, %f500;
	div.rn.f32 	%f502, %f495, %f500;
	ld.global.f32 	%f503, [%rd54];
	sub.f32 	%f504, %f503, %f502;
	div.rn.f32 	%f505, %f501, %f504;
	mul.f32 	%f506, %f490, %f490;
	fma.rn.f32 	%f507, %f487, %f487, %f506;
	fma.rn.f32 	%f508, %f493, %f493, %f507;
	sqrt.rn.f32 	%f509, %f508;
	div.rn.f32 	%f21, %f505, %f509;
	shr.u64 	%rd55, %rd51, 32;
	cvt.u32.u64	%r319, %rd55;
	bra.uni 	BB64_8;

BB64_4:
	ld.const.v4.f32 	{%f641, %f642, %f643, %f644}, [scn+64];
	sub.f32 	%f648, %f641, %f36;
	sub.f32 	%f649, %f642, %f35;
	sub.f32 	%f650, %f643, %f34;
	mul.f32 	%f651, %f649, %f649;
	fma.rn.f32 	%f652, %f648, %f648, %f651;
	fma.rn.f32 	%f653, %f650, %f650, %f652;
	rsqrt.approx.f32 	%f654, %f653;
	mul.f32 	%f150, %f654, %f648;
	mul.f32 	%f151, %f654, %f649;
	mul.f32 	%f152, %f654, %f650;
	mul.f32 	%f655, %f38, %f151;
	fma.rn.f32 	%f656, %f39, %f150, %f655;
	fma.rn.f32 	%f657, %f37, %f152, %f656;
	mov.f32 	%f658, 0f00000000;
	max.f32 	%f659, %f658, %f657;
	cvt.f64.f32	%fd4, %f659;
	mul.f64 	%fd5, %fd4, 0d3FECCCCCCCCCCCCD;
	cvt.rn.f32.f64	%f1039, %fd5;
	ld.const.f32 	%f154, [scn+100];
	setp.leu.f32	%p98, %f154, 0f00000000;
	@%p98 bra 	BB64_49;

	ld.const.f32 	%f660, [scn+104];
	fma.rn.f32 	%f155, %f39, %f660, %f36;
	fma.rn.f32 	%f156, %f38, %f660, %f35;
	fma.rn.f32 	%f157, %f37, %f660, %f34;
	ld.global.u32 	%r71, [%rd2];
	cvt.s64.s32	%rd19, %r71;
	mul.wide.s32 	%rd146, %r71, 4;
	add.s64 	%rd147, %rd39, %rd146;
	mov.u32 	%r72, 0;
	st.local.u32 	[%rd147], %r72;
	ld.global.v4.f32 	{%f661, %f662, %f663, %f664}, [%rd2+16];
	ld.global.v2.f32 	{%f669, %f670}, [%rd2+32];
	sub.f32 	%f673, %f661, %f155;
	div.rn.f32 	%f674, %f673, %f150;
	sub.f32 	%f675, %f664, %f155;
	div.rn.f32 	%f676, %f675, %f150;
	sub.f32 	%f677, %f662, %f156;
	div.rn.f32 	%f678, %f677, %f151;
	sub.f32 	%f679, %f669, %f156;
	div.rn.f32 	%f680, %f679, %f151;
	sub.f32 	%f681, %f663, %f157;
	div.rn.f32 	%f682, %f681, %f152;
	sub.f32 	%f683, %f670, %f157;
	div.rn.f32 	%f684, %f683, %f152;
	min.f32 	%f685, %f674, %f676;
	min.f32 	%f686, %f678, %f680;
	max.f32 	%f687, %f685, %f686;
	min.f32 	%f688, %f682, %f684;
	max.f32 	%f689, %f687, %f688;
	max.f32 	%f690, %f674, %f676;
	max.f32 	%f691, %f678, %f680;
	min.f32 	%f692, %f690, %f691;
	max.f32 	%f693, %f682, %f684;
	min.f32 	%f158, %f692, %f693;
	setp.lt.f32	%p99, %f689, 0f00000000;
	selp.f32	%f159, 0f00000000, %f689, %p99;
	setp.lt.f32	%p100, %f158, %f159;
	setp.lt.f32	%p101, %f158, 0f00000000;
	or.pred  	%p102, %p100, %p101;
	selp.f32	%f694, %f1, 0f00000000, %p102;
	setp.eq.f32	%p103, %f694, %f1;
	@%p103 bra 	BB64_45;
	bra.uni 	BB64_50;

BB64_45:
	mov.f32 	%f178, %f1;

BB64_46:
	cvt.f64.f32	%fd9, %f1039;
	setp.eq.f32	%p167, %f178, %f1;
	@%p167 bra 	BB64_48;

	cvt.f64.f32	%fd6, %f154;
	mov.f64 	%fd7, 0d3FF0000000000000;
	sub.f64 	%fd8, %fd7, %fd6;
	mul.f64 	%fd9, %fd9, %fd8;

BB64_48:
	cvt.rn.f32.f64	%f1039, %fd9;

BB64_49:
	add.f32 	%f894, %f1039, 0f3DCCCCCD;
	mul.f32 	%f1040, %f43, %f894;
	mul.f32 	%f1041, %f42, %f894;
	mul.f32 	%f1042, %f41, %f894;
	mov.f32 	%f1043, 0f437F0000;

BB64_89:
	ld.param.u64 	%rd253, [gvdbRaySurfaceDepth_param_2];
	mad.lo.s32 	%r287, %r320, %r2, %r1;
	mul.f32 	%f900, %f1040, 0f437F0000;
	cvt.rzi.u32.f32	%r288, %f900;
	mul.f32 	%f901, %f1041, 0f437F0000;
	cvt.rzi.u32.f32	%r289, %f901;
	mul.f32 	%f902, %f1042, 0f437F0000;
	cvt.rzi.u32.f32	%r290, %f902;
	cvt.rzi.u32.f32	%r291, %f1043;
	cvta.to.global.u64 	%rd248, %rd253;
	mul.wide.s32 	%rd249, %r287, 4;
	add.s64 	%rd250, %rd248, %rd249;
	cvt.u16.u32	%rs14, %r291;
	cvt.u16.u32	%rs15, %r290;
	cvt.u16.u32	%rs16, %r289;
	cvt.u16.u32	%rs17, %r288;
	st.global.v4.u8 	[%rd250], {%rs17, %rs16, %rs15, %rs14};

BB64_90:
	ret;

BB64_6:
	mov.u32 	%r320, %r122;

BB64_8:
	ld.const.f32 	%f22, [scn+372];
	ld.const.f32 	%f23, [scn+348];
	mul.f32 	%f24, %f5, %f23;
	mul.f32 	%f25, %f6, %f23;
	mul.f32 	%f26, %f7, %f23;
	mov.f32 	%f40, 0f3F800000;
	mov.f32 	%f34, %f1;
	mov.f32 	%f35, %f1;
	mov.f32 	%f36, %f1;
	mov.f32 	%f41, %f40;
	mov.f32 	%f42, %f40;
	mov.f32 	%f43, %f40;
	bra.uni 	BB64_9;

BB64_43:
	add.s32 	%r17, %r17, 1;

BB64_9:
	setp.lt.s32	%p21, %r16, 1;
	setp.gt.s32	%p22, %r17, 255;
	mov.pred 	%p170, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB64_11;

	ld.global.u32 	%r135, [%rd2];
	setp.le.s32	%p170, %r16, %r135;

BB64_11:
	setp.lt.s32	%p24, %r13, 0;
	not.pred 	%p25, %p170;
	or.pred  	%p26, %p25, %p24;
	setp.lt.s32	%p27, %r14, 0;
	or.pred  	%p28, %p26, %p27;
	setp.lt.s32	%p29, %r15, 0;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB64_3;

	mul.wide.s32 	%rd56, %r16, 4;
	add.s64 	%rd57, %rd1, %rd56;
	add.s64 	%rd8, %rd57, 40;
	ld.global.u32 	%r136, [%rd57+40];
	setp.gt.s32	%p31, %r13, %r136;
	setp.gt.s32	%p32, %r14, %r136;
	or.pred  	%p33, %p31, %p32;
	setp.gt.s32	%p34, %r15, %r136;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	BB64_3;

	setp.geu.f32	%p36, %f31, %f32;
	setp.gtu.f32	%p37, %f31, %f33;
	or.pred  	%p38, %p36, %p37;
	setp.geu.f32	%p39, %f32, %f33;
	setp.gtu.f32	%p40, %f32, %f31;
	or.pred  	%p41, %p39, %p40;
	selp.f32	%f516, %f33, %f32, %p41;
	selp.f32	%f44, %f516, %f31, %p38;
	setp.gt.f32	%p42, %f30, %f21;
	mov.f32 	%f515, 0f00000000;
	@%p42 bra 	BB64_14;

	ld.global.u32 	%r138, [%rd8+-40];
	shl.b32 	%r139, %r15, %r138;
	add.s32 	%r140, %r139, %r14;
	shl.b32 	%r141, %r140, %r138;
	add.s32 	%r18, %r141, %r13;
	ld.global.u64 	%rd9, [%rd7+48];
	setp.eq.s64	%p43, %rd9, 4294967295;
	bfe.u64 	%rd58, %rd9, 8, 8;
	shl.b64 	%rd59, %rd58, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd10, %rd60, 520;
	shl.b64 	%rd61, %rd58, 2;
	add.s64 	%rd62, %rd1, %rd61;
	add.s64 	%rd11, %rd62, 400;
	mov.u32 	%r300, -1;
	@%p43 bra 	BB64_17;

	shr.u64 	%rd63, %rd9, 16;
	cvt.u32.u64	%r142, %rd63;
	ld.global.u64 	%rd64, [%rd10];
	cvta.to.global.u64 	%rd65, %rd64;
	ld.global.u32 	%r143, [%rd11];
	mul.lo.s32 	%r144, %r143, %r142;
	cvt.s64.s32	%rd66, %r144;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.s32 	%rd68, %r18, 8;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.u64 	%rd70, [%rd69];
	shr.u64 	%rd71, %rd70, 16;
	cvt.u32.u64	%r300, %rd71;

BB64_17:
	setp.eq.s32	%p44, %r300, -1;
	@%p44 bra 	BB64_34;
	bra.uni 	BB64_18;

BB64_34:
	setp.lt.f32	%p81, %f31, %f32;
	setp.le.f32	%p82, %f31, %f33;
	and.pred  	%p83, %p81, %p82;
	selp.f32	%f609, %f27, 0f00000000, %p83;
	setp.le.f32	%p84, %f32, %f31;
	setp.lt.f32	%p85, %f32, %f33;
	and.pred  	%p86, %p85, %p84;
	selp.f32	%f610, %f28, 0f00000000, %p86;
	setp.le.f32	%p87, %f33, %f32;
	setp.lt.f32	%p88, %f33, %f31;
	and.pred  	%p89, %p88, %p87;
	selp.f32	%f611, %f29, 0f00000000, %p89;
	add.f32 	%f31, %f31, %f609;
	add.f32 	%f32, %f32, %f610;
	add.f32 	%f33, %f33, %f611;
	selp.b32	%r191, %r128, 0, %p83;
	selp.b32	%r193, %r129, 0, %p86;
	selp.b32	%r195, %r130, 0, %p89;
	add.s32 	%r13, %r191, %r13;
	add.s32 	%r14, %r193, %r14;
	add.s32 	%r15, %r195, %r15;
	bra.uni 	BB64_35;

BB64_18:
	setp.eq.s32	%p45, %r16, 1;
	@%p45 bra 	BB64_22;
	bra.uni 	BB64_19;

BB64_22:
	setp.eq.s64	%p169, %rd9, 4294967295;
	mov.u32 	%r302, -1;
	@%p169 bra 	BB64_24;

	shr.u64 	%rd95, %rd9, 16;
	cvt.u32.u64	%r155, %rd95;
	ld.global.u64 	%rd96, [%rd10];
	cvta.to.global.u64 	%rd97, %rd96;
	ld.global.u32 	%r156, [%rd11];
	mul.lo.s32 	%r157, %r156, %r155;
	cvt.s64.s32	%rd98, %r157;
	add.s64 	%rd99, %rd97, %rd98;
	mul.wide.s32 	%rd100, %r18, 8;
	add.s64 	%rd101, %rd99, %rd100;
	ld.global.u64 	%rd102, [%rd101];
	shr.u64 	%rd103, %rd102, 16;
	cvt.u32.u64	%r302, %rd103;

BB64_24:
	st.local.u32 	[%rd39], %r302;
	ld.global.f32 	%f549, [%rd2+8];
	add.f32 	%f550, %f30, %f549;
	ld.global.u64 	%rd106, [%rd2+-232];
	cvta.to.global.u64 	%rd107, %rd106;
	ld.global.u32 	%r158, [%rd2+-312];
	mul.lo.s32 	%r159, %r158, %r302;
	cvt.s64.s32	%rd108, %r159;
	add.s64 	%rd109, %rd108, %rd107;
	add.s64 	%rd13, %rd109, 4;
	ld.global.u32 	%r160, [%rd109+4];
	cvt.rn.f32.s32	%f52, %r160;
	ld.global.u32 	%r161, [%rd109+8];
	cvt.rn.f32.s32	%f53, %r161;
	ld.global.u32 	%r162, [%rd109+12];
	cvt.rn.f32.s32	%f54, %r162;
	div.rn.f32 	%f551, %f550, %f23;
	cvt.rpi.f32.f32	%f552, %f551;
	mul.f32 	%f553, %f23, %f552;
	fma.rn.f32 	%f554, %f5, %f553, %f2;
	fma.rn.f32 	%f555, %f6, %f553, %f3;
	fma.rn.f32 	%f556, %f7, %f553, %f4;
	sub.f32 	%f64, %f554, %f52;
	sub.f32 	%f63, %f555, %f53;
	sub.f32 	%f62, %f556, %f54;
	setp.ltu.f32	%p48, %f64, 0f00000000;
	setp.ltu.f32	%p49, %f63, 0f00000000;
	or.pred  	%p50, %p48, %p49;
	setp.ltu.f32	%p51, %f62, 0f00000000;
	or.pred  	%p52, %p50, %p51;
	@%p52 bra 	BB64_32;

	ld.global.v4.u32 	{%r164, %r165, %r166, %r167}, [%rd13+12];
	ld.global.u32 	%r168, [%rd2+-632];
	cvt.rn.f32.s32	%f58, %r168;
	mov.u32 	%r29, 0;

BB64_26:
	setp.geu.f32	%p53, %f64, %f58;
	@%p53 bra 	BB64_32;

	ld.global.u32 	%r172, [%rd2+-632];
	cvt.rn.f32.s32	%f557, %r172;
	setp.geu.f32	%p54, %f63, %f557;
	setp.geu.f32	%p55, %f62, %f557;
	or.pred  	%p56, %p54, %p55;
	@%p56 bra 	BB64_32;

	cvt.rn.f32.s32	%f917, %r164;
	cvt.rn.f32.s32	%f916, %r165;
	cvt.rn.f32.s32	%f915, %r166;
	cvt.u32.u16	%r173, %rs3;
	mul.wide.u32 	%rd110, %r173, 8;
	add.s64 	%rd111, %rd1, %rd110;
	ld.global.u64 	%rd112, [%rd111+712];
	add.f32 	%f65, %f915, %f62;
	add.f32 	%f66, %f916, %f63;
	add.f32 	%f67, %f917, %f64;
	tex.3d.v4.f32.f32	{%f558, %f559, %f560, %f561}, [%rd112, {%f67, %f66, %f65, %f65}];
	setp.ltu.f32	%p57, %f558, %f22;
	@%p57 bra 	BB64_31;
	bra.uni 	BB64_29;

BB64_31:
	add.f32 	%f64, %f64, %f24;
	add.s32 	%r29, %r29, 1;
	setp.lt.s32	%p59, %r29, 256;
	setp.ge.f32	%p60, %f64, 0f00000000;
	and.pred  	%p61, %p59, %p60;
	add.f32 	%f63, %f63, %f25;
	setp.ge.f32	%p62, %f63, 0f00000000;
	and.pred  	%p63, %p61, %p62;
	add.f32 	%f62, %f62, %f26;
	setp.ge.f32	%p64, %f62, 0f00000000;
	and.pred  	%p65, %p63, %p64;
	@%p65 bra 	BB64_26;
	bra.uni 	BB64_32;

BB64_19:
	setp.eq.s64	%p168, %rd9, 4294967295;
	add.s32 	%r16, %r16, -1;
	mov.u32 	%r301, -1;
	@%p168 bra 	BB64_21;

	shr.u64 	%rd72, %rd9, 16;
	cvt.u32.u64	%r146, %rd72;
	ld.global.u64 	%rd73, [%rd10];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r147, [%rd11];
	mul.lo.s32 	%r148, %r147, %r146;
	cvt.s64.s32	%rd75, %r148;
	add.s64 	%rd76, %rd74, %rd75;
	mul.wide.s32 	%rd77, %r18, 8;
	add.s64 	%rd78, %rd76, %rd77;
	ld.global.u64 	%rd79, [%rd78];
	shr.u64 	%rd80, %rd79, 16;
	cvt.u32.u64	%r301, %rd80;

BB64_21:
	mul.wide.s32 	%rd83, %r16, 4;
	add.s64 	%rd84, %rd39, %rd83;
	st.local.u32 	[%rd84], %r301;
	mul.wide.s32 	%rd85, %r16, 8;
	add.s64 	%rd86, %rd1, %rd85;
	ld.global.u64 	%rd87, [%rd86+440];
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.u32 	%r149, [%rd8+316];
	mul.lo.s32 	%r150, %r149, %r301;
	cvt.s64.s32	%rd89, %r150;
	add.s64 	%rd7, %rd88, %rd89;
	ld.global.u32 	%r151, [%rd7+4];
	cvt.rn.f32.s32	%f517, %r151;
	ld.global.u32 	%r152, [%rd7+8];
	cvt.rn.f32.s32	%f518, %r152;
	ld.global.u32 	%r153, [%rd7+12];
	cvt.rn.f32.s32	%f519, %r153;
	ld.global.f32 	%f520, [%rd2+8];
	add.f32 	%f30, %f30, %f520;
	sub.f32 	%f521, %f44, %f520;
	add.s64 	%rd92, %rd46, %rd83;
	st.local.f32 	[%rd92], %f521;
	mul.wide.s32 	%rd93, %r16, 12;
	add.s64 	%rd94, %rd1, %rd93;
	ld.global.f32 	%f522, [%rd94+80];
	div.rn.f32 	%f523, %f522, %f5;
	ld.global.f32 	%f524, [%rd94+84];
	div.rn.f32 	%f525, %f524, %f6;
	ld.global.f32 	%f526, [%rd94+88];
	div.rn.f32 	%f527, %f526, %f7;
	abs.f32 	%f27, %f523;
	abs.f32 	%f28, %f525;
	abs.f32 	%f29, %f527;
	fma.rn.f32 	%f528, %f5, %f30, %f2;
	fma.rn.f32 	%f529, %f6, %f30, %f3;
	fma.rn.f32 	%f530, %f7, %f30, %f4;
	sub.f32 	%f531, %f528, %f517;
	sub.f32 	%f532, %f529, %f518;
	sub.f32 	%f533, %f530, %f519;
	div.rn.f32 	%f534, %f531, %f522;
	div.rn.f32 	%f535, %f532, %f524;
	div.rn.f32 	%f536, %f533, %f526;
	cvt.rmi.f32.f32	%f537, %f534;
	cvt.rmi.f32.f32	%f538, %f535;
	cvt.rmi.f32.f32	%f539, %f536;
	sub.f32 	%f540, %f537, %f534;
	sub.f32 	%f541, %f538, %f535;
	sub.f32 	%f542, %f539, %f536;
	add.f32 	%f543, %f540, 0f3F000000;
	add.f32 	%f544, %f541, 0f3F000000;
	add.f32 	%f545, %f542, 0f3F000000;
	fma.rn.f32 	%f546, %f14, %f543, 0f3F000000;
	fma.rn.f32 	%f547, %f15, %f544, 0f3F000000;
	fma.rn.f32 	%f548, %f16, %f545, 0f3F000000;
	fma.rn.f32 	%f31, %f27, %f546, %f30;
	fma.rn.f32 	%f32, %f28, %f547, %f30;
	fma.rn.f32 	%f33, %f29, %f548, %f30;
	cvt.rzi.s32.f32	%r13, %f537;
	cvt.rzi.s32.f32	%r14, %f538;
	cvt.rzi.s32.f32	%r15, %f539;
	bra.uni 	BB64_36;

BB64_29:
	cvt.rn.f32.s32	%f908, %r166;
	add.f32 	%f907, %f908, %f62;
	cvt.rn.f32.s32	%f906, %r165;
	add.f32 	%f905, %f906, %f63;
	cvt.rn.f32.s32	%f904, %r164;
	add.f32 	%f903, %f904, %f64;
	cvt.u32.u16	%r292, %rs3;
	mul.wide.u32 	%rd252, %r292, 8;
	add.s64 	%rd251, %rd1, %rd252;
	add.f32 	%f36, %f52, %f64;
	ld.global.u64 	%rd115, [%rd251+712];
	add.f32 	%f562, %f903, 0fBF000000;
	tex.3d.v4.f32.f32	{%f563, %f564, %f565, %f566}, [%rd115, {%f562, %f905, %f907, %f907}];
	ld.global.u64 	%rd116, [%rd251+712];
	add.f32 	%f567, %f903, 0f3F000000;
	tex.3d.v4.f32.f32	{%f568, %f569, %f570, %f571}, [%rd116, {%f567, %f905, %f907, %f907}];
	sub.f32 	%f572, %f563, %f568;
	ld.global.u64 	%rd117, [%rd251+712];
	add.f32 	%f573, %f905, 0fBF000000;
	tex.3d.v4.f32.f32	{%f574, %f575, %f576, %f577}, [%rd117, {%f903, %f573, %f907, %f907}];
	ld.global.u64 	%rd118, [%rd251+712];
	add.f32 	%f578, %f905, 0f3F000000;
	tex.3d.v4.f32.f32	{%f579, %f580, %f581, %f582}, [%rd118, {%f903, %f578, %f907, %f907}];
	sub.f32 	%f583, %f574, %f579;
	ld.global.u64 	%rd119, [%rd251+712];
	add.f32 	%f584, %f907, 0fBF000000;
	tex.3d.v4.f32.f32	{%f585, %f586, %f587, %f588}, [%rd119, {%f903, %f905, %f584, %f584}];
	ld.global.u64 	%rd120, [%rd251+712];
	add.f32 	%f589, %f907, 0f3F000000;
	tex.3d.v4.f32.f32	{%f590, %f591, %f592, %f593}, [%rd120, {%f903, %f905, %f589, %f589}];
	add.f32 	%f35, %f53, %f63;
	add.f32 	%f34, %f54, %f62;
	sub.f32 	%f594, %f585, %f590;
	mul.f32 	%f595, %f583, %f583;
	fma.rn.f32 	%f596, %f572, %f572, %f595;
	fma.rn.f32 	%f597, %f594, %f594, %f596;
	rsqrt.approx.f32 	%f598, %f597;
	mul.f32 	%f39, %f572, %f598;
	mul.f32 	%f38, %f583, %f598;
	mul.f32 	%f37, %f598, %f594;
	ld.global.u8 	%rs1, [%rd2+13];
	setp.eq.s16	%p58, %rs1, 255;
	@%p58 bra 	BB64_32;

	cvt.rn.f32.s32	%f914, %r166;
	add.f32 	%f913, %f914, %f62;
	cvt.rn.f32.s32	%f912, %r165;
	add.f32 	%f911, %f912, %f63;
	cvt.rn.f32.s32	%f910, %r164;
	add.f32 	%f909, %f910, %f64;
	cvt.u32.u16	%r175, %rs1;
	mul.wide.u32 	%rd121, %r175, 8;
	add.s64 	%rd122, %rd1, %rd121;
	ld.global.u64 	%rd123, [%rd122+712];
	cvt.rzi.s32.f32	%r176, %f909;
	cvt.rn.f32.s32	%f599, %r176;
	cvt.rzi.s32.f32	%r177, %f911;
	cvt.rn.f32.s32	%f600, %r177;
	cvt.rzi.s32.f32	%r178, %f913;
	cvt.rn.f32.s32	%f601, %r178;
	tex.3d.v4.u32.f32	{%r179, %r180, %r181, %r182}, [%rd123, {%f599, %f600, %f601, %f601}];
	cvt.u16.u32	%rs4, %r179;
	and.b16  	%rs5, %rs4, 255;
	cvt.u16.u32	%rs6, %r180;
	and.b16  	%rs7, %rs6, 255;
	cvt.u16.u32	%rs8, %r181;
	and.b16  	%rs9, %rs8, 255;
	cvt.u16.u32	%rs10, %r182;
	and.b16  	%rs11, %rs10, 255;
	cvt.rn.f32.u16	%f602, %rs5;
	div.rn.f32 	%f43, %f602, 0f437F0000;
	cvt.rn.f32.u16	%f603, %rs7;
	div.rn.f32 	%f42, %f603, 0f437F0000;
	cvt.rn.f32.u16	%f604, %rs9;
	div.rn.f32 	%f41, %f604, 0f437F0000;
	cvt.rn.f32.u16	%f605, %rs11;
	div.rn.f32 	%f40, %f605, 0f437F0000;

BB64_32:
	setp.neu.f32	%p66, %f34, %f1;
	setp.le.f32	%p67, %f40, 0f00000000;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	BB64_3;

	setp.lt.f32	%p69, %f31, %f32;
	setp.le.f32	%p70, %f31, %f33;
	and.pred  	%p71, %p69, %p70;
	selp.f32	%f606, %f27, 0f00000000, %p71;
	setp.le.f32	%p72, %f32, %f31;
	setp.lt.f32	%p73, %f32, %f33;
	and.pred  	%p74, %p73, %p72;
	selp.f32	%f607, %f28, 0f00000000, %p74;
	setp.le.f32	%p75, %f33, %f32;
	setp.lt.f32	%p76, %f33, %f31;
	and.pred  	%p77, %p76, %p75;
	selp.f32	%f608, %f29, 0f00000000, %p77;
	add.f32 	%f31, %f31, %f606;
	add.f32 	%f32, %f32, %f607;
	add.f32 	%f33, %f33, %f608;
	mov.u32 	%r16, 1;
	selp.b32	%r185, %r128, 0, %p71;
	selp.b32	%r187, %r129, 0, %p74;
	selp.b32	%r189, %r130, 0, %p77;
	add.s32 	%r13, %r185, %r13;
	add.s32 	%r14, %r187, %r14;
	add.s32 	%r15, %r189, %r15;

BB64_35:
	mov.f32 	%f30, %f44;

BB64_36:
	mul.wide.s32 	%rd126, %r16, 4;
	add.s64 	%rd127, %rd46, %rd126;
	ld.local.f32 	%f612, [%rd127];
	setp.leu.f32	%p93, %f30, %f612;
	@%p93 bra 	BB64_43;

	ld.global.u32 	%r41, [%rd2];
	mov.u32 	%r308, %r16;

BB64_38:
	setp.gt.s32	%p94, %r308, %r41;
	@%p94 bra 	BB64_39;

	add.s32 	%r16, %r308, 1;
	setp.ge.s32	%p95, %r308, %r41;
	@%p95 bra 	BB64_42;

	fma.rn.f32 	%f920, %f6, %f30, %f3;
	fma.rn.f32 	%f919, %f5, %f30, %f2;
	fma.rn.f32 	%f918, %f7, %f30, %f4;
	mul.wide.s32 	%rd130, %r16, 4;
	add.s64 	%rd131, %rd39, %rd130;
	mul.wide.s32 	%rd132, %r16, 8;
	add.s64 	%rd133, %rd1, %rd132;
	ld.global.u64 	%rd134, [%rd133+440];
	cvta.to.global.u64 	%rd135, %rd134;
	add.s64 	%rd136, %rd1, %rd130;
	ld.global.u32 	%r196, [%rd136+360];
	ld.local.u32 	%r197, [%rd131];
	mul.lo.s32 	%r198, %r196, %r197;
	cvt.s64.s32	%rd137, %r198;
	add.s64 	%rd7, %rd135, %rd137;
	ld.global.u32 	%r199, [%rd7+4];
	cvt.rn.f32.s32	%f613, %r199;
	ld.global.u32 	%r200, [%rd7+8];
	cvt.rn.f32.s32	%f614, %r200;
	ld.global.u32 	%r201, [%rd7+12];
	cvt.rn.f32.s32	%f615, %r201;
	mul.wide.s32 	%rd138, %r16, 12;
	add.s64 	%rd139, %rd1, %rd138;
	ld.global.f32 	%f616, [%rd139+80];
	div.rn.f32 	%f617, %f616, %f5;
	ld.global.f32 	%f618, [%rd139+84];
	div.rn.f32 	%f619, %f618, %f6;
	ld.global.f32 	%f620, [%rd139+88];
	div.rn.f32 	%f621, %f620, %f7;
	abs.f32 	%f27, %f617;
	abs.f32 	%f28, %f619;
	abs.f32 	%f29, %f621;
	sub.f32 	%f622, %f919, %f613;
	sub.f32 	%f623, %f920, %f614;
	sub.f32 	%f624, %f918, %f615;
	div.rn.f32 	%f625, %f622, %f616;
	div.rn.f32 	%f626, %f623, %f618;
	div.rn.f32 	%f627, %f624, %f620;
	cvt.rmi.f32.f32	%f628, %f625;
	cvt.rmi.f32.f32	%f629, %f626;
	cvt.rmi.f32.f32	%f630, %f627;
	sub.f32 	%f631, %f628, %f625;
	sub.f32 	%f632, %f629, %f626;
	sub.f32 	%f633, %f630, %f627;
	add.f32 	%f634, %f631, 0f3F000000;
	add.f32 	%f635, %f632, 0f3F000000;
	add.f32 	%f636, %f633, 0f3F000000;
	fma.rn.f32 	%f637, %f14, %f634, 0f3F000000;
	fma.rn.f32 	%f638, %f15, %f635, 0f3F000000;
	fma.rn.f32 	%f639, %f16, %f636, 0f3F000000;
	fma.rn.f32 	%f31, %f27, %f637, %f30;
	fma.rn.f32 	%f32, %f28, %f638, %f30;
	fma.rn.f32 	%f33, %f29, %f639, %f30;
	cvt.rzi.s32.f32	%r13, %f628;
	cvt.rzi.s32.f32	%r14, %f629;
	cvt.rzi.s32.f32	%r15, %f630;

BB64_42:
	mul.wide.s32 	%rd142, %r16, 4;
	add.s64 	%rd143, %rd46, %rd142;
	ld.local.f32 	%f640, [%rd143];
	setp.gt.f32	%p96, %f30, %f640;
	mov.u32 	%r308, %r16;
	@%p96 bra 	BB64_38;
	bra.uni 	BB64_43;

BB64_39:
	mov.u32 	%r16, %r308;
	bra.uni 	BB64_43;

BB64_14:
	mov.f32 	%f34, %f515;
	bra.uni 	BB64_3;

BB64_50:
	mul.wide.s32 	%rd148, %r71, 8;
	add.s64 	%rd149, %rd1, %rd148;
	ld.global.u64 	%rd20, [%rd149+440];
	cvta.to.global.u64 	%rd24, %rd20;
	ld.global.u32 	%r203, [%rd24+12];
	cvt.rn.f32.s32	%f696, %r203;
	ld.global.u32 	%r204, [%rd24+8];
	cvt.rn.f32.s32	%f697, %r204;
	ld.global.u32 	%r205, [%rd24+4];
	cvt.rn.f32.s32	%f698, %r205;
	ld.global.f32 	%f699, [%rd2+8];
	add.f32 	%f182, %f159, %f699;
	sub.f32 	%f700, %f158, %f699;
	add.u64 	%rd152, %SPL, 20;
	shl.b64 	%rd153, %rd19, 2;
	add.s64 	%rd154, %rd152, %rd153;
	st.local.f32 	[%rd154], %f700;
	setp.gt.f32	%p104, %f150, 0f00000000;
	selp.b32	%r61, 1, -1, %p104;
	setp.gt.f32	%p105, %f151, 0f00000000;
	selp.b32	%r62, 1, -1, %p105;
	setp.gt.f32	%p106, %f152, 0f00000000;
	selp.b32	%r63, 1, -1, %p106;
	mul.wide.s32 	%rd155, %r71, 12;
	add.s64 	%rd156, %rd1, %rd155;
	ld.global.f32 	%f701, [%rd156+80];
	div.rn.f32 	%f702, %f701, %f150;
	ld.global.f32 	%f703, [%rd156+84];
	div.rn.f32 	%f704, %f703, %f151;
	ld.global.f32 	%f705, [%rd156+88];
	div.rn.f32 	%f706, %f705, %f152;
	abs.f32 	%f179, %f702;
	abs.f32 	%f180, %f704;
	abs.f32 	%f181, %f706;
	fma.rn.f32 	%f707, %f150, %f182, %f155;
	fma.rn.f32 	%f708, %f151, %f182, %f156;
	fma.rn.f32 	%f709, %f152, %f182, %f157;
	sub.f32 	%f710, %f707, %f698;
	sub.f32 	%f711, %f708, %f697;
	sub.f32 	%f712, %f709, %f696;
	div.rn.f32 	%f713, %f710, %f701;
	div.rn.f32 	%f714, %f711, %f703;
	div.rn.f32 	%f715, %f712, %f705;
	cvt.rmi.f32.f32	%f716, %f713;
	cvt.rmi.f32.f32	%f717, %f714;
	cvt.rmi.f32.f32	%f718, %f715;
	sub.f32 	%f719, %f716, %f713;
	sub.f32 	%f720, %f717, %f714;
	sub.f32 	%f721, %f718, %f715;
	add.f32 	%f722, %f719, 0f3F000000;
	add.f32 	%f723, %f720, 0f3F000000;
	add.f32 	%f724, %f721, 0f3F000000;
	cvt.rn.f32.s32	%f164, %r61;
	cvt.rn.f32.s32	%f165, %r62;
	cvt.rn.f32.s32	%f166, %r63;
	fma.rn.f32 	%f725, %f164, %f722, 0f3F000000;
	fma.rn.f32 	%f726, %f165, %f723, 0f3F000000;
	fma.rn.f32 	%f727, %f166, %f724, 0f3F000000;
	fma.rn.f32 	%f183, %f179, %f725, %f182;
	fma.rn.f32 	%f184, %f180, %f726, %f182;
	fma.rn.f32 	%f185, %f181, %f727, %f182;
	cvt.rzi.s32.f32	%r68, %f716;
	cvt.rzi.s32.f32	%r69, %f717;
	cvt.rzi.s32.f32	%r70, %f718;
	ld.const.u64 	%rd21, [scn+400];
	setp.eq.s64	%p107, %rd21, 0;
	mov.f32 	%f171, 0f7F800000;
	@%p107 bra 	BB64_52;

	ld.const.v4.f32 	{%f728, %f729, %f730, %f731}, [scn+128];
	ld.const.v4.f32 	{%f735, %f736, %f737, %f738}, [scn+144];
	mul.f32 	%f742, %f151, %f735;
	fma.rn.f32 	%f743, %f150, %f728, %f742;
	ld.const.v4.f32 	{%f744, %f745, %f746, %f747}, [scn+160];
	fma.rn.f32 	%f751, %f152, %f744, %f743;
	mul.f32 	%f752, %f151, %f736;
	fma.rn.f32 	%f753, %f150, %f729, %f752;
	fma.rn.f32 	%f754, %f152, %f745, %f753;
	mul.f32 	%f755, %f151, %f737;
	fma.rn.f32 	%f756, %f150, %f730, %f755;
	fma.rn.f32 	%f757, %f152, %f746, %f756;
	not.b32 	%r210, %r2;
	add.s32 	%r211, %r319, %r210;
	mad.lo.s32 	%r216, %r211, %r122, %r1;
	cvta.to.global.u64 	%rd157, %rd21;
	mul.wide.s32 	%rd158, %r216, 4;
	add.s64 	%rd159, %rd157, %rd158;
	ld.const.v2.f32 	{%f758, %f759}, [scn+8];
	mul.f32 	%f762, %f758, %f759;
	neg.f32 	%f763, %f762;
	sub.f32 	%f764, %f759, %f758;
	div.rn.f32 	%f765, %f763, %f764;
	div.rn.f32 	%f766, %f759, %f764;
	ld.global.f32 	%f767, [%rd159];
	sub.f32 	%f768, %f767, %f766;
	div.rn.f32 	%f769, %f765, %f768;
	mul.f32 	%f770, %f754, %f754;
	fma.rn.f32 	%f771, %f751, %f751, %f770;
	fma.rn.f32 	%f772, %f757, %f757, %f771;
	sqrt.rn.f32 	%f773, %f772;
	div.rn.f32 	%f171, %f769, %f773;
	mov.u32 	%r320, %r122;

BB64_52:
	ld.const.f32 	%f172, [scn+372];
	ld.const.f32 	%f173, [scn+348];
	mul.f32 	%f174, %f150, %f173;
	mul.f32 	%f175, %f151, %f173;
	mul.f32 	%f176, %f152, %f173;
	mov.f32 	%f177, 0f3F800000;
	mov.f32 	%f178, %f1;
	bra.uni 	BB64_53;

BB64_87:
	add.s32 	%r72, %r72, 1;

BB64_53:
	setp.lt.s32	%p109, %r71, 1;
	setp.gt.s32	%p110, %r72, 255;
	mov.pred 	%p171, 0;
	or.pred  	%p111, %p110, %p109;
	@%p111 bra 	BB64_55;

	ld.global.u32 	%r218, [%rd2];
	setp.le.s32	%p171, %r71, %r218;

BB64_55:
	setp.lt.s32	%p112, %r68, 0;
	not.pred 	%p113, %p171;
	or.pred  	%p114, %p113, %p112;
	setp.lt.s32	%p115, %r69, 0;
	or.pred  	%p116, %p114, %p115;
	setp.lt.s32	%p117, %r70, 0;
	or.pred  	%p118, %p116, %p117;
	@%p118 bra 	BB64_46;

	mul.wide.s32 	%rd160, %r71, 4;
	add.s64 	%rd161, %rd1, %rd160;
	add.s64 	%rd25, %rd161, 40;
	ld.global.u32 	%r219, [%rd161+40];
	setp.gt.s32	%p119, %r68, %r219;
	setp.gt.s32	%p120, %r69, %r219;
	or.pred  	%p121, %p119, %p120;
	setp.gt.s32	%p122, %r70, %r219;
	or.pred  	%p123, %p121, %p122;
	@%p123 bra 	BB64_46;

	setp.lt.f32	%p124, %f183, %f184;
	setp.le.f32	%p125, %f183, %f185;
	and.pred  	%p5, %p124, %p125;
	setp.le.f32	%p126, %f184, %f183;
	setp.lt.f32	%p127, %f184, %f185;
	and.pred  	%p6, %p127, %p126;
	setp.le.f32	%p128, %f185, %f184;
	setp.lt.f32	%p129, %f185, %f183;
	and.pred  	%p7, %p129, %p128;
	setp.geu.f32	%p130, %f183, %f184;
	setp.gtu.f32	%p131, %f183, %f185;
	or.pred  	%p132, %p130, %p131;
	setp.geu.f32	%p133, %f184, %f185;
	setp.gtu.f32	%p134, %f184, %f183;
	or.pred  	%p135, %p133, %p134;
	selp.f32	%f776, %f185, %f184, %p135;
	selp.f32	%f186, %f776, %f183, %p132;
	setp.gt.f32	%p136, %f182, %f171;
	@%p136 bra 	BB64_58;

	ld.global.u32 	%r221, [%rd25+-40];
	shl.b32 	%r222, %r70, %r221;
	add.s32 	%r223, %r222, %r69;
	shl.b32 	%r224, %r223, %r221;
	add.s32 	%r73, %r224, %r68;
	ld.global.u64 	%rd26, [%rd24+48];
	setp.eq.s64	%p137, %rd26, 4294967295;
	bfe.u64 	%rd162, %rd26, 8, 8;
	shl.b64 	%rd163, %rd162, 3;
	add.s64 	%rd164, %rd1, %rd163;
	add.s64 	%rd27, %rd164, 520;
	shl.b64 	%rd165, %rd162, 2;
	add.s64 	%rd166, %rd1, %rd165;
	add.s64 	%rd28, %rd166, 400;
	mov.u32 	%r327, -1;
	@%p137 bra 	BB64_61;

	shr.u64 	%rd167, %rd26, 16;
	cvt.u32.u64	%r225, %rd167;
	ld.global.u64 	%rd168, [%rd27];
	cvta.to.global.u64 	%rd169, %rd168;
	ld.global.u32 	%r226, [%rd28];
	mul.lo.s32 	%r227, %r226, %r225;
	cvt.s64.s32	%rd170, %r227;
	add.s64 	%rd171, %rd169, %rd170;
	mul.wide.s32 	%rd172, %r73, 8;
	add.s64 	%rd173, %rd171, %rd172;
	ld.global.u64 	%rd174, [%rd173];
	shr.u64 	%rd175, %rd174, 16;
	cvt.u32.u64	%r327, %rd175;

BB64_61:
	setp.eq.s32	%p138, %r327, -1;
	@%p138 bra 	BB64_78;
	bra.uni 	BB64_62;

BB64_78:
	selp.f32	%f861, %f179, 0f00000000, %p5;
	add.f32 	%f183, %f183, %f861;
	selp.f32	%f862, %f180, 0f00000000, %p6;
	add.f32 	%f184, %f184, %f862;
	selp.f32	%f863, %f181, 0f00000000, %p7;
	add.f32 	%f185, %f185, %f863;
	selp.b32	%r270, %r61, 0, %p5;
	add.s32 	%r68, %r270, %r68;
	selp.b32	%r271, %r62, 0, %p6;
	add.s32 	%r69, %r271, %r69;
	selp.b32	%r272, %r63, 0, %p7;
	add.s32 	%r70, %r272, %r70;
	bra.uni 	BB64_79;

BB64_62:
	setp.eq.s32	%p139, %r71, 1;
	@%p139 bra 	BB64_66;
	bra.uni 	BB64_63;

BB64_66:
	mov.u32 	%r329, -1;
	@%p137 bra 	BB64_68;

	shr.u64 	%rd199, %rd26, 16;
	cvt.u32.u64	%r238, %rd199;
	ld.global.u64 	%rd200, [%rd27];
	cvta.to.global.u64 	%rd201, %rd200;
	ld.global.u32 	%r239, [%rd28];
	mul.lo.s32 	%r240, %r239, %r238;
	cvt.s64.s32	%rd202, %r240;
	add.s64 	%rd203, %rd201, %rd202;
	mul.wide.s32 	%rd204, %r73, 8;
	add.s64 	%rd205, %rd203, %rd204;
	ld.global.u64 	%rd206, [%rd205];
	shr.u64 	%rd207, %rd206, 16;
	cvt.u32.u64	%r329, %rd207;

BB64_68:
	st.local.u32 	[%rd39], %r329;
	ld.global.f32 	%f809, [%rd2+8];
	add.f32 	%f810, %f182, %f809;
	ld.global.u64 	%rd210, [%rd2+-232];
	cvta.to.global.u64 	%rd211, %rd210;
	ld.global.u32 	%r241, [%rd2+-312];
	mul.lo.s32 	%r242, %r241, %r329;
	cvt.s64.s32	%rd212, %r242;
	add.s64 	%rd213, %rd212, %rd211;
	add.s64 	%rd30, %rd213, 4;
	ld.global.u32 	%r243, [%rd213+4];
	cvt.rn.f32.s32	%f811, %r243;
	ld.global.u32 	%r244, [%rd213+8];
	cvt.rn.f32.s32	%f812, %r244;
	ld.global.u32 	%r245, [%rd213+12];
	cvt.rn.f32.s32	%f194, %r245;
	div.rn.f32 	%f813, %f810, %f173;
	cvt.rpi.f32.f32	%f814, %f813;
	mul.f32 	%f815, %f173, %f814;
	fma.rn.f32 	%f816, %f150, %f815, %f155;
	fma.rn.f32 	%f817, %f151, %f815, %f156;
	fma.rn.f32 	%f818, %f152, %f815, %f157;
	sub.f32 	%f204, %f816, %f811;
	sub.f32 	%f203, %f817, %f812;
	sub.f32 	%f202, %f818, %f194;
	setp.ltu.f32	%p142, %f204, 0f00000000;
	setp.ltu.f32	%p143, %f203, 0f00000000;
	or.pred  	%p144, %p142, %p143;
	setp.ltu.f32	%p145, %f202, 0f00000000;
	or.pred  	%p146, %p144, %p145;
	@%p146 bra 	BB64_76;

	ld.global.v4.u32 	{%r247, %r248, %r249, %r250}, [%rd30+12];
	ld.global.u32 	%r251, [%rd2+-632];
	cvt.rn.f32.s32	%f198, %r251;
	cvt.rn.f32.s32	%f199, %r249;
	cvt.rn.f32.s32	%f200, %r248;
	mov.u32 	%r84, 0;
	cvt.rn.f32.s32	%f201, %r247;

BB64_70:
	setp.geu.f32	%p147, %f204, %f198;
	@%p147 bra 	BB64_76;

	ld.global.u32 	%r255, [%rd2+-632];
	cvt.rn.f32.s32	%f819, %r255;
	setp.geu.f32	%p148, %f203, %f819;
	setp.geu.f32	%p149, %f202, %f819;
	or.pred  	%p150, %p148, %p149;
	@%p150 bra 	BB64_76;

	cvt.u32.u16	%r256, %rs3;
	mul.wide.u32 	%rd214, %r256, 8;
	add.s64 	%rd215, %rd1, %rd214;
	ld.global.u64 	%rd216, [%rd215+712];
	add.f32 	%f205, %f199, %f202;
	add.f32 	%f206, %f200, %f203;
	add.f32 	%f207, %f201, %f204;
	tex.3d.v4.f32.f32	{%f820, %f821, %f822, %f823}, [%rd216, {%f207, %f206, %f205, %f205}];
	setp.ltu.f32	%p151, %f820, %f172;
	@%p151 bra 	BB64_75;
	bra.uni 	BB64_73;

BB64_75:
	add.f32 	%f204, %f204, %f174;
	add.s32 	%r84, %r84, 1;
	setp.lt.s32	%p153, %r84, 256;
	setp.ge.f32	%p154, %f204, 0f00000000;
	and.pred  	%p155, %p153, %p154;
	add.f32 	%f203, %f203, %f175;
	setp.ge.f32	%p156, %f203, 0f00000000;
	and.pred  	%p157, %p155, %p156;
	add.f32 	%f202, %f202, %f176;
	setp.ge.f32	%p158, %f202, 0f00000000;
	and.pred  	%p159, %p157, %p158;
	@%p159 bra 	BB64_70;
	bra.uni 	BB64_76;

BB64_63:
	add.s32 	%r71, %r71, -1;
	mov.u32 	%r328, -1;
	@%p137 bra 	BB64_65;

	shr.u64 	%rd176, %rd26, 16;
	cvt.u32.u64	%r229, %rd176;
	ld.global.u64 	%rd177, [%rd27];
	cvta.to.global.u64 	%rd178, %rd177;
	ld.global.u32 	%r230, [%rd28];
	mul.lo.s32 	%r231, %r230, %r229;
	cvt.s64.s32	%rd179, %r231;
	add.s64 	%rd180, %rd178, %rd179;
	mul.wide.s32 	%rd181, %r73, 8;
	add.s64 	%rd182, %rd180, %rd181;
	ld.global.u64 	%rd183, [%rd182];
	shr.u64 	%rd184, %rd183, 16;
	cvt.u32.u64	%r328, %rd184;

BB64_65:
	mul.wide.s32 	%rd187, %r71, 4;
	add.s64 	%rd188, %rd39, %rd187;
	st.local.u32 	[%rd188], %r328;
	mul.wide.s32 	%rd189, %r71, 8;
	add.s64 	%rd190, %rd1, %rd189;
	ld.global.u64 	%rd191, [%rd190+440];
	cvta.to.global.u64 	%rd192, %rd191;
	ld.global.u32 	%r232, [%rd25+316];
	mul.lo.s32 	%r233, %r232, %r328;
	cvt.s64.s32	%rd193, %r233;
	add.s64 	%rd24, %rd192, %rd193;
	ld.global.u32 	%r234, [%rd24+4];
	cvt.rn.f32.s32	%f777, %r234;
	ld.global.u32 	%r235, [%rd24+8];
	cvt.rn.f32.s32	%f778, %r235;
	ld.global.u32 	%r236, [%rd24+12];
	cvt.rn.f32.s32	%f779, %r236;
	ld.global.f32 	%f780, [%rd2+8];
	add.f32 	%f182, %f182, %f780;
	sub.f32 	%f781, %f186, %f780;
	add.s64 	%rd196, %rd152, %rd187;
	st.local.f32 	[%rd196], %f781;
	mul.wide.s32 	%rd197, %r71, 12;
	add.s64 	%rd198, %rd1, %rd197;
	ld.global.f32 	%f782, [%rd198+80];
	div.rn.f32 	%f783, %f782, %f150;
	ld.global.f32 	%f784, [%rd198+84];
	div.rn.f32 	%f785, %f784, %f151;
	ld.global.f32 	%f786, [%rd198+88];
	div.rn.f32 	%f787, %f786, %f152;
	abs.f32 	%f179, %f783;
	abs.f32 	%f180, %f785;
	abs.f32 	%f181, %f787;
	fma.rn.f32 	%f788, %f150, %f182, %f155;
	fma.rn.f32 	%f789, %f151, %f182, %f156;
	fma.rn.f32 	%f790, %f152, %f182, %f157;
	sub.f32 	%f791, %f788, %f777;
	sub.f32 	%f792, %f789, %f778;
	sub.f32 	%f793, %f790, %f779;
	div.rn.f32 	%f794, %f791, %f782;
	div.rn.f32 	%f795, %f792, %f784;
	div.rn.f32 	%f796, %f793, %f786;
	cvt.rmi.f32.f32	%f797, %f794;
	cvt.rmi.f32.f32	%f798, %f795;
	cvt.rmi.f32.f32	%f799, %f796;
	sub.f32 	%f800, %f797, %f794;
	sub.f32 	%f801, %f798, %f795;
	sub.f32 	%f802, %f799, %f796;
	add.f32 	%f803, %f800, 0f3F000000;
	add.f32 	%f804, %f801, 0f3F000000;
	add.f32 	%f805, %f802, 0f3F000000;
	fma.rn.f32 	%f806, %f164, %f803, 0f3F000000;
	fma.rn.f32 	%f807, %f165, %f804, 0f3F000000;
	fma.rn.f32 	%f808, %f166, %f805, 0f3F000000;
	fma.rn.f32 	%f183, %f179, %f806, %f182;
	fma.rn.f32 	%f184, %f180, %f807, %f182;
	fma.rn.f32 	%f185, %f181, %f808, %f182;
	cvt.rzi.s32.f32	%r68, %f797;
	cvt.rzi.s32.f32	%r69, %f798;
	cvt.rzi.s32.f32	%r70, %f799;
	bra.uni 	BB64_80;

BB64_73:
	add.f32 	%f178, %f194, %f202;
	ld.global.u64 	%rd219, [%rd215+712];
	add.f32 	%f824, %f207, 0fBF000000;
	tex.3d.v4.f32.f32	{%f825, %f826, %f827, %f828}, [%rd219, {%f824, %f206, %f205, %f205}];
	ld.global.u64 	%rd220, [%rd215+712];
	add.f32 	%f829, %f207, 0f3F000000;
	tex.3d.v4.f32.f32	{%f830, %f831, %f832, %f833}, [%rd220, {%f829, %f206, %f205, %f205}];
	ld.global.u64 	%rd221, [%rd215+712];
	add.f32 	%f834, %f206, 0fBF000000;
	tex.3d.v4.f32.f32	{%f835, %f836, %f837, %f838}, [%rd221, {%f207, %f834, %f205, %f205}];
	ld.global.u64 	%rd222, [%rd215+712];
	add.f32 	%f839, %f206, 0f3F000000;
	tex.3d.v4.f32.f32	{%f840, %f841, %f842, %f843}, [%rd222, {%f207, %f839, %f205, %f205}];
	ld.global.u64 	%rd223, [%rd215+712];
	add.f32 	%f844, %f205, 0fBF000000;
	tex.3d.v4.f32.f32	{%f845, %f846, %f847, %f848}, [%rd223, {%f207, %f206, %f844, %f844}];
	ld.global.u64 	%rd224, [%rd215+712];
	add.f32 	%f849, %f205, 0f3F000000;
	tex.3d.v4.f32.f32	{%f850, %f851, %f852, %f853}, [%rd224, {%f207, %f206, %f849, %f849}];
	ld.global.u8 	%rs2, [%rd2+13];
	setp.eq.s16	%p152, %rs2, 255;
	@%p152 bra 	BB64_76;

	cvt.u32.u16	%r258, %rs2;
	mul.wide.u32 	%rd225, %r258, 8;
	add.s64 	%rd226, %rd1, %rd225;
	ld.global.u64 	%rd227, [%rd226+712];
	cvt.rzi.s32.f32	%r259, %f207;
	cvt.rn.f32.s32	%f854, %r259;
	cvt.rzi.s32.f32	%r260, %f206;
	cvt.rn.f32.s32	%f855, %r260;
	cvt.rzi.s32.f32	%r261, %f205;
	cvt.rn.f32.s32	%f856, %r261;
	tex.3d.v4.u32.f32	{%r262, %r263, %r264, %r265}, [%rd227, {%f854, %f855, %f856, %f856}];
	cvt.u16.u32	%rs12, %r265;
	and.b16  	%rs13, %rs12, 255;
	cvt.rn.f32.u16	%f857, %rs13;
	div.rn.f32 	%f177, %f857, 0f437F0000;

BB64_76:
	setp.neu.f32	%p160, %f178, %f1;
	setp.le.f32	%p161, %f177, 0f00000000;
	or.pred  	%p162, %p161, %p160;
	@%p162 bra 	BB64_46;

	selp.f32	%f858, %f179, 0f00000000, %p5;
	add.f32 	%f183, %f183, %f858;
	selp.f32	%f859, %f180, 0f00000000, %p6;
	add.f32 	%f184, %f184, %f859;
	selp.f32	%f860, %f181, 0f00000000, %p7;
	add.f32 	%f185, %f185, %f860;
	selp.b32	%r267, %r61, 0, %p5;
	add.s32 	%r68, %r267, %r68;
	selp.b32	%r268, %r62, 0, %p6;
	add.s32 	%r69, %r268, %r69;
	selp.b32	%r269, %r63, 0, %p7;
	add.s32 	%r70, %r269, %r70;
	mov.u32 	%r71, 1;

BB64_79:
	mov.f32 	%f182, %f186;

BB64_80:
	mul.wide.s32 	%rd230, %r71, 4;
	add.s64 	%rd231, %rd152, %rd230;
	ld.local.f32 	%f864, [%rd231];
	setp.leu.f32	%p163, %f182, %f864;
	@%p163 bra 	BB64_87;

	ld.global.u32 	%r96, [%rd2];
	fma.rn.f32 	%f230, %f150, %f182, %f155;
	fma.rn.f32 	%f231, %f151, %f182, %f156;
	fma.rn.f32 	%f232, %f152, %f182, %f157;
	mov.u32 	%r335, %r71;

BB64_82:
	setp.gt.s32	%p164, %r335, %r96;
	@%p164 bra 	BB64_83;

	add.s32 	%r71, %r335, 1;
	setp.ge.s32	%p165, %r335, %r96;
	@%p165 bra 	BB64_86;

	mul.wide.s32 	%rd234, %r71, 4;
	add.s64 	%rd235, %rd39, %rd234;
	mul.wide.s32 	%rd236, %r71, 8;
	add.s64 	%rd237, %rd1, %rd236;
	ld.global.u64 	%rd238, [%rd237+440];
	cvta.to.global.u64 	%rd239, %rd238;
	add.s64 	%rd240, %rd1, %rd234;
	ld.global.u32 	%r273, [%rd240+360];
	ld.local.u32 	%r274, [%rd235];
	mul.lo.s32 	%r275, %r273, %r274;
	cvt.s64.s32	%rd241, %r275;
	add.s64 	%rd24, %rd239, %rd241;
	ld.global.u32 	%r276, [%rd24+4];
	cvt.rn.f32.s32	%f865, %r276;
	ld.global.u32 	%r277, [%rd24+8];
	cvt.rn.f32.s32	%f866, %r277;
	ld.global.u32 	%r278, [%rd24+12];
	cvt.rn.f32.s32	%f867, %r278;
	mul.wide.s32 	%rd242, %r71, 12;
	add.s64 	%rd243, %rd1, %rd242;
	ld.global.f32 	%f868, [%rd243+80];
	div.rn.f32 	%f869, %f868, %f150;
	ld.global.f32 	%f870, [%rd243+84];
	div.rn.f32 	%f871, %f870, %f151;
	ld.global.f32 	%f872, [%rd243+88];
	div.rn.f32 	%f873, %f872, %f152;
	abs.f32 	%f179, %f869;
	abs.f32 	%f180, %f871;
	abs.f32 	%f181, %f873;
	sub.f32 	%f874, %f230, %f865;
	sub.f32 	%f875, %f231, %f866;
	sub.f32 	%f876, %f232, %f867;
	div.rn.f32 	%f877, %f874, %f868;
	div.rn.f32 	%f878, %f875, %f870;
	div.rn.f32 	%f879, %f876, %f872;
	cvt.rmi.f32.f32	%f880, %f877;
	cvt.rmi.f32.f32	%f881, %f878;
	cvt.rmi.f32.f32	%f882, %f879;
	sub.f32 	%f883, %f880, %f877;
	sub.f32 	%f884, %f881, %f878;
	sub.f32 	%f885, %f882, %f879;
	add.f32 	%f886, %f883, 0f3F000000;
	add.f32 	%f887, %f884, 0f3F000000;
	add.f32 	%f888, %f885, 0f3F000000;
	fma.rn.f32 	%f889, %f164, %f886, 0f3F000000;
	fma.rn.f32 	%f890, %f165, %f887, 0f3F000000;
	fma.rn.f32 	%f891, %f166, %f888, 0f3F000000;
	fma.rn.f32 	%f183, %f179, %f889, %f182;
	fma.rn.f32 	%f184, %f180, %f890, %f182;
	fma.rn.f32 	%f185, %f181, %f891, %f182;
	cvt.rzi.s32.f32	%r68, %f880;
	cvt.rzi.s32.f32	%r69, %f881;
	cvt.rzi.s32.f32	%r70, %f882;

BB64_86:
	mul.wide.s32 	%rd246, %r71, 4;
	add.s64 	%rd247, %rd152, %rd246;
	ld.local.f32 	%f892, [%rd247];
	setp.gt.f32	%p166, %f182, %f892;
	mov.u32 	%r335, %r71;
	@%p166 bra 	BB64_82;
	bra.uni 	BB64_87;

BB64_83:
	mov.u32 	%r71, %r335;
	bra.uni 	BB64_87;

BB64_58:
	mov.f32 	%f178, %f658;
	bra.uni 	BB64_46;
}

	// .globl	gvdbRayLevelSet
.visible .entry gvdbRayLevelSet(
	.param .u64 gvdbRayLevelSet_param_0,
	.param .u8 gvdbRayLevelSet_param_1,
	.param .u64 gvdbRayLevelSet_param_2
)
{
	.local .align 4 .b8 	__local_depot65[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<192>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<1273>;
	.reg .b32 	%r<362>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<266>;


	mov.u64 	%SPL, __local_depot65;
	ld.param.u64 	%rd37, [gvdbRayLevelSet_param_0];
	ld.param.u8 	%rs3, [gvdbRayLevelSet_param_1];
	cvta.to.global.u64 	%rd1, %rd37;
	mov.u32 	%r120, %ntid.x;
	mov.u32 	%r121, %ctaid.x;
	mov.u32 	%r122, %tid.x;
	mad.lo.s32 	%r1, %r120, %r121, %r122;
	mov.u32 	%r123, %ntid.y;
	mov.u32 	%r124, %ctaid.y;
	mov.u32 	%r125, %tid.y;
	mad.lo.s32 	%r2, %r123, %r124, %r125;
	ld.const.v2.u32 	{%r126, %r331}, [scn];
	setp.ge.s32	%p8, %r2, %r331;
	setp.ge.s32	%p9, %r1, %r126;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB65_116;

	ld.const.f32 	%f1, [NOHIT];
	ld.const.v4.f32 	{%f365, %f366, %f367, %f368}, [scn+16];
	mov.u32 	%r17, 0;
	ld.const.v4.f32 	{%f373, %f374, %f375, %f376}, [scn+192];
	ld.const.v4.f32 	{%f380, %f381, %f382, %f383}, [scn+208];
	mul.f32 	%f387, %f366, %f380;
	fma.rn.f32 	%f388, %f365, %f373, %f387;
	ld.const.v4.f32 	{%f389, %f390, %f391, %f392}, [scn+224];
	fma.rn.f32 	%f396, %f367, %f389, %f388;
	ld.const.v4.f32 	{%f397, %f398, %f399, %f400}, [scn+240];
	add.f32 	%f2, %f397, %f396;
	mul.f32 	%f404, %f366, %f381;
	fma.rn.f32 	%f405, %f365, %f374, %f404;
	fma.rn.f32 	%f406, %f367, %f390, %f405;
	add.f32 	%f3, %f398, %f406;
	mul.f32 	%f407, %f366, %f382;
	fma.rn.f32 	%f408, %f365, %f375, %f407;
	fma.rn.f32 	%f409, %f367, %f391, %f408;
	add.f32 	%f4, %f399, %f409;
	cvt.rn.f32.s32	%f410, %r1;
	add.f32 	%f411, %f410, 0f3F000000;
	cvt.rn.f32.s32	%f412, %r126;
	div.rn.f32 	%f413, %f411, %f412;
	cvt.rn.f32.s32	%f414, %r2;
	add.f32 	%f415, %f414, 0f3F000000;
	cvt.rn.f32.s32	%f416, %r331;
	div.rn.f32 	%f417, %f415, %f416;
	ld.const.v4.f32 	{%f418, %f419, %f420, %f421}, [scn+48];
	ld.const.v4.f32 	{%f426, %f427, %f428, %f429}, [scn+32];
	mul.f32 	%f434, %f417, %f419;
	mul.f32 	%f435, %f417, %f420;
	mul.f32 	%f436, %f417, %f421;
	fma.rn.f32 	%f437, %f413, %f428, %f434;
	fma.rn.f32 	%f438, %f413, %f429, %f435;
	fma.rn.f32 	%f439, %f413, %f418, %f436;
	add.f32 	%f440, %f368, %f437;
	add.f32 	%f441, %f426, %f438;
	add.f32 	%f442, %f427, %f439;
	ld.const.v4.f32 	{%f443, %f444, %f445, %f446}, [scn+256];
	ld.const.v4.f32 	{%f450, %f451, %f452, %f453}, [scn+272];
	mul.f32 	%f457, %f450, %f441;
	fma.rn.f32 	%f458, %f443, %f440, %f457;
	ld.const.v4.f32 	{%f459, %f460, %f461, %f462}, [scn+288];
	fma.rn.f32 	%f466, %f442, %f459, %f458;
	ld.const.v4.f32 	{%f467, %f468, %f469, %f470}, [scn+304];
	add.f32 	%f474, %f467, %f466;
	mul.f32 	%f475, %f441, %f451;
	fma.rn.f32 	%f476, %f440, %f444, %f475;
	fma.rn.f32 	%f477, %f442, %f460, %f476;
	add.f32 	%f478, %f468, %f477;
	mul.f32 	%f479, %f441, %f452;
	fma.rn.f32 	%f480, %f440, %f445, %f479;
	fma.rn.f32 	%f481, %f442, %f461, %f480;
	add.f32 	%f482, %f469, %f481;
	mul.f32 	%f483, %f478, %f478;
	fma.rn.f32 	%f484, %f474, %f474, %f483;
	fma.rn.f32 	%f485, %f482, %f482, %f484;
	rsqrt.approx.f32 	%f486, %f485;
	mul.f32 	%f5, %f474, %f486;
	mul.f32 	%f6, %f478, %f486;
	mul.f32 	%f7, %f486, %f482;
	add.s64 	%rd2, %rd1, 672;
	ld.global.u32 	%r16, [%rd1+672];
	cvt.s64.s32	%rd3, %r16;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 4;
	add.s64 	%rd41, %rd39, %rd40;
	st.local.u32 	[%rd41], %r17;
	ld.global.v4.f32 	{%f487, %f488, %f489, %f490}, [%rd1+688];
	ld.global.v2.f32 	{%f495, %f496}, [%rd1+704];
	sub.f32 	%f499, %f487, %f2;
	div.rn.f32 	%f500, %f499, %f5;
	sub.f32 	%f501, %f490, %f2;
	div.rn.f32 	%f502, %f501, %f5;
	sub.f32 	%f503, %f488, %f3;
	div.rn.f32 	%f504, %f503, %f6;
	sub.f32 	%f505, %f495, %f3;
	div.rn.f32 	%f506, %f505, %f6;
	sub.f32 	%f507, %f489, %f4;
	div.rn.f32 	%f508, %f507, %f7;
	sub.f32 	%f509, %f496, %f4;
	div.rn.f32 	%f510, %f509, %f7;
	min.f32 	%f511, %f500, %f502;
	min.f32 	%f512, %f504, %f506;
	max.f32 	%f513, %f511, %f512;
	min.f32 	%f514, %f508, %f510;
	max.f32 	%f515, %f513, %f514;
	max.f32 	%f516, %f500, %f502;
	max.f32 	%f517, %f504, %f506;
	min.f32 	%f518, %f516, %f517;
	max.f32 	%f519, %f508, %f510;
	min.f32 	%f8, %f518, %f519;
	setp.lt.f32	%p11, %f515, 0f00000000;
	selp.f32	%f9, 0f00000000, %f515, %p11;
	setp.lt.f32	%p12, %f8, %f9;
	setp.lt.f32	%p13, %f8, 0f00000000;
	or.pred  	%p14, %p12, %p13;
	selp.f32	%f520, %f1, 0f00000000, %p14;
	setp.eq.f32	%p15, %f520, %f1;
	mov.f32 	%f40, 0f3F800000;
	mov.f32 	%f65, 0f00000000;
	@%p15 bra 	BB65_2;
	bra.uni 	BB65_5;

BB65_2:
	mov.u32 	%r332, %r126;
	mov.f32 	%f66, %f1;
	mov.f32 	%f64, %f65;
	mov.f32 	%f41, %f40;
	mov.f32 	%f42, %f40;

BB65_3:
	setp.eq.f32	%p107, %f66, %f1;
	@%p107 bra 	BB65_114;
	bra.uni 	BB65_4;

BB65_114:
	ld.const.v4.f32 	{%f1269, %f1270, %f1271, %f1106}, [scn+112];
	mul.f32 	%f1272, %f1106, 0f437F0000;
	bra.uni 	BB65_115;

BB65_5:
	mul.wide.s32 	%rd42, %r16, 8;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.u64 	%rd4, [%rd43+440];
	cvta.to.global.u64 	%rd7, %rd4;
	ld.global.u32 	%r129, [%rd7+12];
	cvt.rn.f32.s32	%f522, %r129;
	ld.global.u32 	%r130, [%rd7+8];
	cvt.rn.f32.s32	%f523, %r130;
	ld.global.u32 	%r131, [%rd7+4];
	cvt.rn.f32.s32	%f524, %r131;
	ld.global.f32 	%f525, [%rd2+8];
	add.f32 	%f32, %f9, %f525;
	sub.f32 	%f526, %f8, %f525;
	add.u64 	%rd46, %SPL, 20;
	shl.b64 	%rd47, %rd3, 2;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f526;
	setp.gt.f32	%p16, %f5, 0f00000000;
	selp.b32	%r132, 1, -1, %p16;
	setp.gt.f32	%p17, %f6, 0f00000000;
	selp.b32	%r133, 1, -1, %p17;
	setp.gt.f32	%p18, %f7, 0f00000000;
	selp.b32	%r134, 1, -1, %p18;
	mul.wide.s32 	%rd49, %r16, 12;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.f32 	%f527, [%rd50+80];
	div.rn.f32 	%f528, %f527, %f5;
	ld.global.f32 	%f529, [%rd50+84];
	div.rn.f32 	%f530, %f529, %f6;
	ld.global.f32 	%f531, [%rd50+88];
	div.rn.f32 	%f532, %f531, %f7;
	abs.f32 	%f29, %f528;
	abs.f32 	%f30, %f530;
	abs.f32 	%f31, %f532;
	fma.rn.f32 	%f533, %f5, %f32, %f2;
	fma.rn.f32 	%f534, %f6, %f32, %f3;
	fma.rn.f32 	%f535, %f7, %f32, %f4;
	sub.f32 	%f536, %f533, %f524;
	sub.f32 	%f537, %f534, %f523;
	sub.f32 	%f538, %f535, %f522;
	div.rn.f32 	%f539, %f536, %f527;
	div.rn.f32 	%f540, %f537, %f529;
	div.rn.f32 	%f541, %f538, %f531;
	cvt.rmi.f32.f32	%f542, %f539;
	cvt.rmi.f32.f32	%f543, %f540;
	cvt.rmi.f32.f32	%f544, %f541;
	sub.f32 	%f545, %f542, %f539;
	sub.f32 	%f546, %f543, %f540;
	sub.f32 	%f547, %f544, %f541;
	add.f32 	%f548, %f545, 0f3F000000;
	add.f32 	%f549, %f546, 0f3F000000;
	add.f32 	%f550, %f547, 0f3F000000;
	cvt.rn.f32.s32	%f14, %r132;
	cvt.rn.f32.s32	%f15, %r133;
	cvt.rn.f32.s32	%f16, %r134;
	fma.rn.f32 	%f551, %f14, %f548, 0f3F000000;
	fma.rn.f32 	%f552, %f15, %f549, 0f3F000000;
	fma.rn.f32 	%f553, %f16, %f550, 0f3F000000;
	fma.rn.f32 	%f33, %f29, %f551, %f32;
	fma.rn.f32 	%f34, %f30, %f552, %f32;
	fma.rn.f32 	%f35, %f31, %f553, %f32;
	cvt.rzi.s32.f32	%r13, %f542;
	cvt.rzi.s32.f32	%r14, %f543;
	cvt.rzi.s32.f32	%r15, %f544;
	ld.const.u64 	%rd5, [scn+400];
	setp.eq.s64	%p19, %rd5, 0;
	mov.f32 	%f21, 0f7F800000;
	@%p19 bra 	BB65_6;

	ld.const.v4.f32 	{%f554, %f555, %f556, %f557}, [scn+128];
	ld.const.v4.f32 	{%f561, %f562, %f563, %f564}, [scn+144];
	mul.f32 	%f568, %f6, %f561;
	fma.rn.f32 	%f569, %f5, %f554, %f568;
	ld.const.v4.f32 	{%f570, %f571, %f572, %f573}, [scn+160];
	fma.rn.f32 	%f577, %f7, %f570, %f569;
	mul.f32 	%f578, %f6, %f562;
	fma.rn.f32 	%f579, %f5, %f555, %f578;
	fma.rn.f32 	%f580, %f7, %f571, %f579;
	mul.f32 	%f581, %f6, %f563;
	fma.rn.f32 	%f582, %f5, %f556, %f581;
	fma.rn.f32 	%f583, %f7, %f572, %f582;
	not.b32 	%r135, %r2;
	add.s32 	%r136, %r331, %r135;
	ld.const.u64 	%rd51, [scn];
	cvt.u32.u64	%r332, %rd51;
	mad.lo.s32 	%r137, %r136, %r332, %r1;
	cvta.to.global.u64 	%rd52, %rd5;
	mul.wide.s32 	%rd53, %r137, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.const.v2.f32 	{%f584, %f585}, [scn+8];
	mul.f32 	%f588, %f584, %f585;
	neg.f32 	%f589, %f588;
	sub.f32 	%f590, %f585, %f584;
	div.rn.f32 	%f591, %f589, %f590;
	div.rn.f32 	%f592, %f585, %f590;
	ld.global.f32 	%f593, [%rd54];
	sub.f32 	%f594, %f593, %f592;
	div.rn.f32 	%f595, %f591, %f594;
	mul.f32 	%f596, %f580, %f580;
	fma.rn.f32 	%f597, %f577, %f577, %f596;
	fma.rn.f32 	%f598, %f583, %f583, %f597;
	sqrt.rn.f32 	%f599, %f598;
	div.rn.f32 	%f21, %f595, %f599;
	shr.u64 	%rd55, %rd51, 32;
	cvt.u32.u64	%r331, %rd55;
	bra.uni 	BB65_8;

BB65_4:
	ld.const.v4.f32 	{%f791, %f792, %f793, %f794}, [scn+64];
	sub.f32 	%f798, %f791, %f64;
	sub.f32 	%f799, %f792, %f65;
	sub.f32 	%f800, %f793, %f66;
	mul.f32 	%f801, %f799, %f799;
	fma.rn.f32 	%f802, %f798, %f798, %f801;
	fma.rn.f32 	%f803, %f800, %f800, %f802;
	rsqrt.approx.f32 	%f804, %f803;
	mul.f32 	%f197, %f804, %f798;
	mul.f32 	%f198, %f804, %f799;
	mul.f32 	%f199, %f804, %f800;
	mul.f32 	%f805, %f44, %f198;
	fma.rn.f32 	%f806, %f45, %f197, %f805;
	fma.rn.f32 	%f807, %f43, %f199, %f806;
	mov.f32 	%f808, 0f00000000;
	max.f32 	%f809, %f808, %f807;
	cvt.f64.f32	%fd4, %f809;
	mul.f64 	%fd5, %fd4, 0d3FECCCCCCCCCCCCD;
	cvt.rn.f32.f64	%f1268, %fd5;
	ld.const.f32 	%f201, [scn+100];
	setp.leu.f32	%p108, %f201, 0f00000000;
	@%p108 bra 	BB65_62;

	ld.const.f32 	%f810, [scn+104];
	fma.rn.f32 	%f202, %f45, %f810, %f64;
	fma.rn.f32 	%f203, %f44, %f810, %f65;
	fma.rn.f32 	%f204, %f43, %f810, %f66;
	ld.global.u32 	%r73, [%rd2];
	cvt.s64.s32	%rd19, %r73;
	mul.wide.s32 	%rd148, %r73, 4;
	add.s64 	%rd149, %rd39, %rd148;
	mov.u32 	%r74, 0;
	st.local.u32 	[%rd149], %r74;
	ld.global.v4.f32 	{%f811, %f812, %f813, %f814}, [%rd2+16];
	ld.global.v2.f32 	{%f819, %f820}, [%rd2+32];
	sub.f32 	%f823, %f811, %f202;
	div.rn.f32 	%f824, %f823, %f197;
	sub.f32 	%f825, %f814, %f202;
	div.rn.f32 	%f826, %f825, %f197;
	sub.f32 	%f827, %f812, %f203;
	div.rn.f32 	%f828, %f827, %f198;
	sub.f32 	%f829, %f819, %f203;
	div.rn.f32 	%f830, %f829, %f198;
	sub.f32 	%f831, %f813, %f204;
	div.rn.f32 	%f832, %f831, %f199;
	sub.f32 	%f833, %f820, %f204;
	div.rn.f32 	%f834, %f833, %f199;
	min.f32 	%f835, %f824, %f826;
	min.f32 	%f836, %f828, %f830;
	max.f32 	%f837, %f835, %f836;
	min.f32 	%f838, %f832, %f834;
	max.f32 	%f839, %f837, %f838;
	max.f32 	%f840, %f824, %f826;
	max.f32 	%f841, %f828, %f830;
	min.f32 	%f842, %f840, %f841;
	max.f32 	%f843, %f832, %f834;
	min.f32 	%f205, %f842, %f843;
	setp.lt.f32	%p109, %f839, 0f00000000;
	selp.f32	%f206, 0f00000000, %f839, %p109;
	setp.lt.f32	%p110, %f205, %f206;
	setp.lt.f32	%p111, %f205, 0f00000000;
	or.pred  	%p112, %p110, %p111;
	selp.f32	%f844, %f1, 0f00000000, %p112;
	setp.eq.f32	%p113, %f844, %f1;
	@%p113 bra 	BB65_58;
	bra.uni 	BB65_63;

BB65_58:
	mov.f32 	%f254, %f1;

BB65_59:
	cvt.f64.f32	%fd9, %f1268;
	setp.eq.f32	%p187, %f254, %f1;
	@%p187 bra 	BB65_61;

	cvt.f64.f32	%fd6, %f201;
	mov.f64 	%fd7, 0d3FF0000000000000;
	sub.f64 	%fd8, %fd7, %fd6;
	mul.f64 	%fd9, %fd9, %fd8;

BB65_61:
	cvt.rn.f32.f64	%f1268, %fd9;

BB65_62:
	add.f32 	%f1102, %f1268, 0f3DCCCCCD;
	mul.f32 	%f1269, %f42, %f1102;
	mul.f32 	%f1270, %f41, %f1102;
	mul.f32 	%f1271, %f40, %f1102;
	mov.f32 	%f1272, 0f437F0000;

BB65_115:
	ld.param.u64 	%rd255, [gvdbRayLevelSet_param_2];
	mad.lo.s32 	%r299, %r332, %r2, %r1;
	mul.f32 	%f1108, %f1269, 0f437F0000;
	cvt.rzi.u32.f32	%r300, %f1108;
	mul.f32 	%f1109, %f1270, 0f437F0000;
	cvt.rzi.u32.f32	%r301, %f1109;
	mul.f32 	%f1110, %f1271, 0f437F0000;
	cvt.rzi.u32.f32	%r302, %f1110;
	cvt.rzi.u32.f32	%r303, %f1272;
	cvta.to.global.u64 	%rd252, %rd255;
	mul.wide.s32 	%rd253, %r299, 4;
	add.s64 	%rd254, %rd252, %rd253;
	cvt.u16.u32	%rs14, %r303;
	cvt.u16.u32	%rs15, %r302;
	cvt.u16.u32	%rs16, %r301;
	cvt.u16.u32	%rs17, %r300;
	st.global.v4.u8 	[%rd254], {%rs17, %rs16, %rs15, %rs14};

BB65_116:
	ret;

BB65_6:
	mov.u32 	%r332, %r126;

BB65_8:
	ld.const.f32 	%f22, [scn+372];
	ld.const.f32 	%f607, [scn+356];
	mul.f32 	%f23, %f5, %f607;
	mul.f32 	%f24, %f6, %f607;
	mul.f32 	%f25, %f7, %f607;
	ld.const.f32 	%f608, [scn+348];
	mul.f32 	%f26, %f5, %f608;
	mul.f32 	%f27, %f6, %f608;
	mul.f32 	%f28, %f7, %f608;
	mov.f32 	%f39, 0f3F800000;
	mov.f32 	%f65, 0f00000000;
	mov.f32 	%f66, %f1;
	mov.f32 	%f64, %f65;
	mov.f32 	%f40, %f39;
	mov.f32 	%f41, %f39;
	mov.f32 	%f42, %f39;
	bra.uni 	BB65_9;

BB65_56:
	add.s32 	%r17, %r17, 1;

BB65_9:
	setp.lt.s32	%p21, %r16, 1;
	setp.gt.s32	%p22, %r17, 255;
	mov.pred 	%p190, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB65_11;

	ld.global.u32 	%r139, [%rd2];
	setp.le.s32	%p190, %r16, %r139;

BB65_11:
	setp.lt.s32	%p24, %r13, 0;
	not.pred 	%p25, %p190;
	or.pred  	%p26, %p25, %p24;
	setp.lt.s32	%p27, %r14, 0;
	or.pred  	%p28, %p26, %p27;
	setp.lt.s32	%p29, %r15, 0;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB65_3;

	mul.wide.s32 	%rd56, %r16, 4;
	add.s64 	%rd57, %rd1, %rd56;
	add.s64 	%rd8, %rd57, 40;
	ld.global.u32 	%r140, [%rd57+40];
	setp.gt.s32	%p31, %r13, %r140;
	setp.gt.s32	%p32, %r14, %r140;
	or.pred  	%p33, %p31, %p32;
	setp.gt.s32	%p34, %r15, %r140;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	BB65_3;

	setp.geu.f32	%p36, %f33, %f34;
	setp.gtu.f32	%p37, %f33, %f35;
	or.pred  	%p38, %p36, %p37;
	setp.geu.f32	%p39, %f34, %f35;
	setp.gtu.f32	%p40, %f34, %f33;
	or.pred  	%p41, %p39, %p40;
	selp.f32	%f610, %f35, %f34, %p41;
	selp.f32	%f46, %f610, %f33, %p38;
	setp.gt.f32	%p42, %f32, %f21;
	mov.f32 	%f609, 0f00000000;
	@%p42 bra 	BB65_14;

	ld.global.u32 	%r142, [%rd8+-40];
	shl.b32 	%r143, %r15, %r142;
	add.s32 	%r144, %r143, %r14;
	shl.b32 	%r145, %r144, %r142;
	add.s32 	%r18, %r145, %r13;
	ld.global.u64 	%rd9, [%rd7+48];
	setp.eq.s64	%p43, %rd9, 4294967295;
	bfe.u64 	%rd58, %rd9, 8, 8;
	shl.b64 	%rd59, %rd58, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd10, %rd60, 520;
	shl.b64 	%rd61, %rd58, 2;
	add.s64 	%rd62, %rd1, %rd61;
	add.s64 	%rd11, %rd62, 400;
	mov.u32 	%r311, -1;
	@%p43 bra 	BB65_17;

	shr.u64 	%rd63, %rd9, 16;
	cvt.u32.u64	%r146, %rd63;
	ld.global.u64 	%rd64, [%rd10];
	cvta.to.global.u64 	%rd65, %rd64;
	ld.global.u32 	%r147, [%rd11];
	mul.lo.s32 	%r148, %r147, %r146;
	cvt.s64.s32	%rd66, %r148;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.s32 	%rd68, %r18, 8;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.u64 	%rd70, [%rd69];
	shr.u64 	%rd71, %rd70, 16;
	cvt.u32.u64	%r311, %rd71;

BB65_17:
	setp.eq.s32	%p44, %r311, -1;
	@%p44 bra 	BB65_47;
	bra.uni 	BB65_18;

BB65_47:
	setp.lt.f32	%p91, %f33, %f34;
	setp.le.f32	%p92, %f33, %f35;
	and.pred  	%p93, %p91, %p92;
	selp.f32	%f759, %f29, 0f00000000, %p93;
	setp.le.f32	%p94, %f34, %f33;
	setp.lt.f32	%p95, %f34, %f35;
	and.pred  	%p96, %p95, %p94;
	selp.f32	%f760, %f30, 0f00000000, %p96;
	setp.le.f32	%p97, %f35, %f34;
	setp.lt.f32	%p98, %f35, %f33;
	and.pred  	%p99, %p98, %p97;
	selp.f32	%f761, %f31, 0f00000000, %p99;
	add.f32 	%f33, %f33, %f759;
	add.f32 	%f34, %f34, %f760;
	add.f32 	%f35, %f35, %f761;
	selp.b32	%r199, %r132, 0, %p93;
	selp.b32	%r201, %r133, 0, %p96;
	selp.b32	%r203, %r134, 0, %p99;
	add.s32 	%r13, %r199, %r13;
	add.s32 	%r14, %r201, %r14;
	add.s32 	%r15, %r203, %r15;
	bra.uni 	BB65_48;

BB65_18:
	setp.eq.s32	%p45, %r16, 1;
	@%p45 bra 	BB65_22;
	bra.uni 	BB65_19;

BB65_22:
	setp.eq.s64	%p189, %rd9, 4294967295;
	mov.u32 	%r313, -1;
	@%p189 bra 	BB65_24;

	shr.u64 	%rd95, %rd9, 16;
	cvt.u32.u64	%r159, %rd95;
	ld.global.u64 	%rd96, [%rd10];
	cvta.to.global.u64 	%rd97, %rd96;
	ld.global.u32 	%r160, [%rd11];
	mul.lo.s32 	%r161, %r160, %r159;
	cvt.s64.s32	%rd98, %r161;
	add.s64 	%rd99, %rd97, %rd98;
	mul.wide.s32 	%rd100, %r18, 8;
	add.s64 	%rd101, %rd99, %rd100;
	ld.global.u64 	%rd102, [%rd101];
	shr.u64 	%rd103, %rd102, 16;
	cvt.u32.u64	%r313, %rd103;

BB65_24:
	st.local.u32 	[%rd39], %r313;
	ld.global.f32 	%f643, [%rd2+8];
	add.f32 	%f644, %f32, %f643;
	ld.global.u64 	%rd106, [%rd2+-232];
	cvta.to.global.u64 	%rd107, %rd106;
	ld.global.u32 	%r162, [%rd2+-312];
	mul.lo.s32 	%r163, %r162, %r313;
	cvt.s64.s32	%rd108, %r163;
	add.s64 	%rd109, %rd108, %rd107;
	ld.global.u32 	%r164, [%rd109+4];
	cvt.rn.f32.s32	%f54, %r164;
	ld.global.v2.u32 	{%r165, %r166}, [%rd109+8];
	cvt.rn.f32.s32	%f55, %r165;
	cvt.rn.f32.s32	%f56, %r166;
	ld.global.v4.u32 	{%r169, %r170, %r171, %r172}, [%rd109+16];
	cvt.rn.f32.s32	%f57, %r169;
	cvt.rn.f32.s32	%f58, %r170;
	cvt.rn.f32.s32	%f59, %r171;
	fma.rn.f32 	%f645, %f5, %f644, %f2;
	fma.rn.f32 	%f646, %f6, %f644, %f3;
	fma.rn.f32 	%f647, %f7, %f644, %f4;
	sub.f32 	%f1141, %f645, %f54;
	sub.f32 	%f1142, %f646, %f55;
	sub.f32 	%f1143, %f647, %f56;
	setp.ltu.f32	%p48, %f1141, 0f00000000;
	setp.ltu.f32	%p49, %f1142, 0f00000000;
	or.pred  	%p50, %p48, %p49;
	setp.ltu.f32	%p51, %f1143, 0f00000000;
	or.pred  	%p52, %p50, %p51;
	@%p52 bra 	BB65_45;

	ld.global.u32 	%r177, [%rd2+-632];
	cvt.rn.f32.s32	%f63, %r177;
	mov.u32 	%r29, 0;

BB65_26:
	setp.gtu.f32	%p53, %f1141, %f63;
	@%p53 bra 	BB65_45;

	ld.global.u32 	%r178, [%rd2+-632];
	cvt.rn.f32.s32	%f648, %r178;
	setp.gtu.f32	%p54, %f1142, %f648;
	setp.gtu.f32	%p55, %f1143, %f648;
	or.pred  	%p56, %p54, %p55;
	@%p56 bra 	BB65_45;

	cvt.u32.u16	%r179, %rs3;
	mul.wide.u32 	%rd110, %r179, 8;
	add.s64 	%rd111, %rd1, %rd110;
	ld.global.u64 	%rd112, [%rd111+712];
	add.f32 	%f649, %f59, %f1143;
	add.f32 	%f650, %f58, %f1142;
	add.f32 	%f651, %f57, %f1141;
	tex.3d.v4.f32.f32	{%f652, %f653, %f654, %f655}, [%rd112, {%f651, %f650, %f649, %f649}];
	setp.geu.f32	%p57, %f652, %f22;
	@%p57 bra 	BB65_42;

	ld.global.u64 	%rd13, [%rd111+712];
	mov.u32 	%r30, 0;

BB65_30:
	add.f32 	%f656, %f59, %f1143;
	add.f32 	%f657, %f58, %f1142;
	add.f32 	%f658, %f57, %f1141;
	tex.3d.v4.f32.f32	{%f659, %f660, %f661, %f662}, [%rd13, {%f658, %f657, %f656, %f656}];
	setp.lt.f32	%p58, %f659, %f22;
	@%p58 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f663, %f57, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f664, %f58, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.f32 	%f665, %f59, %f1143;
	tex.3d.v4.f32.f32	{%f666, %f667, %f668, %f669}, [%rd13, {%f663, %f664, %f665, %f665}];
	setp.lt.f32	%p59, %f666, %f22;
	@%p59 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f670, %f57, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f671, %f58, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.f32 	%f672, %f59, %f1143;
	tex.3d.v4.f32.f32	{%f673, %f674, %f675, %f676}, [%rd13, {%f670, %f671, %f672, %f672}];
	setp.lt.f32	%p60, %f673, %f22;
	@%p60 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f677, %f57, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f678, %f58, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.f32 	%f679, %f59, %f1143;
	tex.3d.v4.f32.f32	{%f680, %f681, %f682, %f683}, [%rd13, {%f677, %f678, %f679, %f679}];
	setp.lt.f32	%p61, %f680, %f22;
	@%p61 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f684, %f57, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f685, %f58, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.f32 	%f686, %f59, %f1143;
	tex.3d.v4.f32.f32	{%f687, %f688, %f689, %f690}, [%rd13, {%f684, %f685, %f686, %f686}];
	setp.lt.f32	%p62, %f687, %f22;
	@%p62 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f691, %f57, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f692, %f58, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.f32 	%f693, %f59, %f1143;
	tex.3d.v4.f32.f32	{%f694, %f695, %f696, %f697}, [%rd13, {%f691, %f692, %f693, %f693}];
	setp.lt.f32	%p63, %f694, %f22;
	@%p63 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f698, %f57, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f699, %f58, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.f32 	%f700, %f59, %f1143;
	tex.3d.v4.f32.f32	{%f701, %f702, %f703, %f704}, [%rd13, {%f698, %f699, %f700, %f700}];
	setp.lt.f32	%p64, %f701, %f22;
	@%p64 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f705, %f57, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f706, %f58, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.f32 	%f707, %f59, %f1143;
	tex.3d.v4.f32.f32	{%f708, %f709, %f710, %f711}, [%rd13, {%f705, %f706, %f707, %f707}];
	setp.lt.f32	%p65, %f708, %f22;
	@%p65 bra 	BB65_40;

	add.f32 	%f1141, %f23, %f1141;
	add.f32 	%f1142, %f24, %f1142;
	add.f32 	%f1143, %f25, %f1143;
	add.s32 	%r30, %r30, 8;
	setp.lt.s32	%p66, %r30, 512;
	@%p66 bra 	BB65_30;

	mov.f32 	%f64, %f1;
	mov.f32 	%f65, %f1;
	mov.f32 	%f66, %f1;
	bra.uni 	BB65_41;

BB65_40:
	add.f32 	%f64, %f54, %f1141;
	add.f32 	%f65, %f55, %f1142;
	add.f32 	%f66, %f56, %f1143;

BB65_41:
	setp.neu.f32	%p67, %f66, %f1;
	@%p67 bra 	BB65_43;

BB65_42:
	add.s32 	%r29, %r29, 1;
	setp.lt.s32	%p68, %r29, 256;
	add.f32 	%f1141, %f1141, %f26;
	setp.ge.f32	%p69, %f1141, 0f00000000;
	and.pred  	%p70, %p68, %p69;
	add.f32 	%f1142, %f1142, %f27;
	setp.ge.f32	%p71, %f1142, 0f00000000;
	and.pred  	%p72, %p70, %p71;
	add.f32 	%f1143, %f1143, %f28;
	setp.ge.f32	%p73, %f1143, 0f00000000;
	and.pred  	%p74, %p72, %p73;
	@%p74 bra 	BB65_26;
	bra.uni 	BB65_45;

BB65_19:
	setp.eq.s64	%p188, %rd9, 4294967295;
	add.s32 	%r16, %r16, -1;
	mov.u32 	%r312, -1;
	@%p188 bra 	BB65_21;

	shr.u64 	%rd72, %rd9, 16;
	cvt.u32.u64	%r150, %rd72;
	ld.global.u64 	%rd73, [%rd10];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r151, [%rd11];
	mul.lo.s32 	%r152, %r151, %r150;
	cvt.s64.s32	%rd75, %r152;
	add.s64 	%rd76, %rd74, %rd75;
	mul.wide.s32 	%rd77, %r18, 8;
	add.s64 	%rd78, %rd76, %rd77;
	ld.global.u64 	%rd79, [%rd78];
	shr.u64 	%rd80, %rd79, 16;
	cvt.u32.u64	%r312, %rd80;

BB65_21:
	mul.wide.s32 	%rd83, %r16, 4;
	add.s64 	%rd84, %rd39, %rd83;
	st.local.u32 	[%rd84], %r312;
	mul.wide.s32 	%rd85, %r16, 8;
	add.s64 	%rd86, %rd1, %rd85;
	ld.global.u64 	%rd87, [%rd86+440];
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.u32 	%r153, [%rd8+316];
	mul.lo.s32 	%r154, %r153, %r312;
	cvt.s64.s32	%rd89, %r154;
	add.s64 	%rd7, %rd88, %rd89;
	ld.global.u32 	%r155, [%rd7+4];
	cvt.rn.f32.s32	%f611, %r155;
	ld.global.u32 	%r156, [%rd7+8];
	cvt.rn.f32.s32	%f612, %r156;
	ld.global.u32 	%r157, [%rd7+12];
	cvt.rn.f32.s32	%f613, %r157;
	ld.global.f32 	%f614, [%rd2+8];
	add.f32 	%f32, %f32, %f614;
	sub.f32 	%f615, %f46, %f614;
	add.s64 	%rd92, %rd46, %rd83;
	st.local.f32 	[%rd92], %f615;
	mul.wide.s32 	%rd93, %r16, 12;
	add.s64 	%rd94, %rd1, %rd93;
	ld.global.f32 	%f616, [%rd94+80];
	div.rn.f32 	%f617, %f616, %f5;
	ld.global.f32 	%f618, [%rd94+84];
	div.rn.f32 	%f619, %f618, %f6;
	ld.global.f32 	%f620, [%rd94+88];
	div.rn.f32 	%f621, %f620, %f7;
	abs.f32 	%f29, %f617;
	abs.f32 	%f30, %f619;
	abs.f32 	%f31, %f621;
	fma.rn.f32 	%f622, %f5, %f32, %f2;
	fma.rn.f32 	%f623, %f6, %f32, %f3;
	fma.rn.f32 	%f624, %f7, %f32, %f4;
	sub.f32 	%f625, %f622, %f611;
	sub.f32 	%f626, %f623, %f612;
	sub.f32 	%f627, %f624, %f613;
	div.rn.f32 	%f628, %f625, %f616;
	div.rn.f32 	%f629, %f626, %f618;
	div.rn.f32 	%f630, %f627, %f620;
	cvt.rmi.f32.f32	%f631, %f628;
	cvt.rmi.f32.f32	%f632, %f629;
	cvt.rmi.f32.f32	%f633, %f630;
	sub.f32 	%f634, %f631, %f628;
	sub.f32 	%f635, %f632, %f629;
	sub.f32 	%f636, %f633, %f630;
	add.f32 	%f637, %f634, 0f3F000000;
	add.f32 	%f638, %f635, 0f3F000000;
	add.f32 	%f639, %f636, 0f3F000000;
	fma.rn.f32 	%f640, %f14, %f637, 0f3F000000;
	fma.rn.f32 	%f641, %f15, %f638, 0f3F000000;
	fma.rn.f32 	%f642, %f16, %f639, 0f3F000000;
	fma.rn.f32 	%f33, %f29, %f640, %f32;
	fma.rn.f32 	%f34, %f30, %f641, %f32;
	fma.rn.f32 	%f35, %f31, %f642, %f32;
	cvt.rzi.s32.f32	%r13, %f631;
	cvt.rzi.s32.f32	%r14, %f632;
	cvt.rzi.s32.f32	%r15, %f633;
	bra.uni 	BB65_49;

BB65_43:
	add.f32 	%f118, %f57, %f1141;
	ld.global.u64 	%rd117, [%rd111+712];
	add.f32 	%f712, %f118, 0f3F000000;
	add.f32 	%f119, %f59, %f1143;
	add.f32 	%f120, %f58, %f1142;
	tex.3d.v4.f32.f32	{%f713, %f714, %f715, %f716}, [%rd117, {%f712, %f120, %f119, %f119}];
	ld.global.u64 	%rd118, [%rd111+712];
	add.f32 	%f717, %f118, 0fBF000000;
	tex.3d.v4.f32.f32	{%f718, %f719, %f720, %f721}, [%rd118, {%f717, %f120, %f119, %f119}];
	sub.f32 	%f722, %f713, %f718;
	ld.global.u64 	%rd119, [%rd111+712];
	add.f32 	%f723, %f120, 0f3F000000;
	tex.3d.v4.f32.f32	{%f724, %f725, %f726, %f727}, [%rd119, {%f118, %f723, %f119, %f119}];
	ld.global.u64 	%rd120, [%rd111+712];
	add.f32 	%f728, %f120, 0fBF000000;
	tex.3d.v4.f32.f32	{%f729, %f730, %f731, %f732}, [%rd120, {%f118, %f728, %f119, %f119}];
	sub.f32 	%f733, %f724, %f729;
	ld.global.u64 	%rd121, [%rd111+712];
	add.f32 	%f734, %f119, 0f3F000000;
	tex.3d.v4.f32.f32	{%f735, %f736, %f737, %f738}, [%rd121, {%f118, %f120, %f734, %f734}];
	ld.global.u64 	%rd122, [%rd111+712];
	add.f32 	%f739, %f119, 0fBF000000;
	tex.3d.v4.f32.f32	{%f740, %f741, %f742, %f743}, [%rd122, {%f118, %f120, %f739, %f739}];
	sub.f32 	%f744, %f735, %f740;
	mul.f32 	%f745, %f733, %f733;
	fma.rn.f32 	%f746, %f722, %f722, %f745;
	fma.rn.f32 	%f747, %f744, %f744, %f746;
	rsqrt.approx.f32 	%f748, %f747;
	mul.f32 	%f45, %f722, %f748;
	mul.f32 	%f44, %f733, %f748;
	mul.f32 	%f43, %f748, %f744;
	ld.global.u8 	%rs1, [%rd2+13];
	setp.eq.s16	%p75, %rs1, 255;
	@%p75 bra 	BB65_45;

	cvt.u32.u16	%r183, %rs1;
	mul.wide.u32 	%rd123, %r183, 8;
	add.s64 	%rd124, %rd1, %rd123;
	ld.global.u64 	%rd125, [%rd124+712];
	cvt.rzi.s32.f32	%r184, %f118;
	cvt.rn.f32.s32	%f749, %r184;
	cvt.rzi.s32.f32	%r185, %f120;
	cvt.rn.f32.s32	%f750, %r185;
	cvt.rzi.s32.f32	%r186, %f119;
	cvt.rn.f32.s32	%f751, %r186;
	tex.3d.v4.u32.f32	{%r187, %r188, %r189, %r190}, [%rd125, {%f749, %f750, %f751, %f751}];
	cvt.u16.u32	%rs4, %r187;
	and.b16  	%rs5, %rs4, 255;
	cvt.u16.u32	%rs6, %r188;
	and.b16  	%rs7, %rs6, 255;
	cvt.u16.u32	%rs8, %r189;
	and.b16  	%rs9, %rs8, 255;
	cvt.u16.u32	%rs10, %r190;
	and.b16  	%rs11, %rs10, 255;
	cvt.rn.f32.u16	%f752, %rs5;
	div.rn.f32 	%f42, %f752, 0f437F0000;
	cvt.rn.f32.u16	%f753, %rs7;
	div.rn.f32 	%f41, %f753, 0f437F0000;
	cvt.rn.f32.u16	%f754, %rs9;
	div.rn.f32 	%f40, %f754, 0f437F0000;
	cvt.rn.f32.u16	%f755, %rs11;
	div.rn.f32 	%f39, %f755, 0f437F0000;

BB65_45:
	setp.neu.f32	%p76, %f66, %f1;
	setp.le.f32	%p77, %f39, 0f00000000;
	or.pred  	%p78, %p77, %p76;
	@%p78 bra 	BB65_3;

	setp.lt.f32	%p79, %f33, %f34;
	setp.le.f32	%p80, %f33, %f35;
	and.pred  	%p81, %p79, %p80;
	selp.f32	%f756, %f29, 0f00000000, %p81;
	setp.le.f32	%p82, %f34, %f33;
	setp.lt.f32	%p83, %f34, %f35;
	and.pred  	%p84, %p83, %p82;
	selp.f32	%f757, %f30, 0f00000000, %p84;
	setp.le.f32	%p85, %f35, %f34;
	setp.lt.f32	%p86, %f35, %f33;
	and.pred  	%p87, %p86, %p85;
	selp.f32	%f758, %f31, 0f00000000, %p87;
	add.f32 	%f33, %f33, %f756;
	add.f32 	%f34, %f34, %f757;
	add.f32 	%f35, %f35, %f758;
	mov.u32 	%r16, 1;
	selp.b32	%r193, %r132, 0, %p81;
	selp.b32	%r195, %r133, 0, %p84;
	selp.b32	%r197, %r134, 0, %p87;
	add.s32 	%r13, %r193, %r13;
	add.s32 	%r14, %r195, %r14;
	add.s32 	%r15, %r197, %r15;

BB65_48:
	mov.f32 	%f32, %f46;

BB65_49:
	mul.wide.s32 	%rd128, %r16, 4;
	add.s64 	%rd129, %rd46, %rd128;
	ld.local.f32 	%f762, [%rd129];
	setp.leu.f32	%p103, %f32, %f762;
	@%p103 bra 	BB65_56;

	ld.global.u32 	%r43, [%rd2];
	mov.u32 	%r320, %r16;

BB65_51:
	setp.gt.s32	%p104, %r320, %r43;
	@%p104 bra 	BB65_52;

	add.s32 	%r16, %r320, 1;
	setp.ge.s32	%p105, %r320, %r43;
	@%p105 bra 	BB65_55;

	fma.rn.f32 	%f1113, %f6, %f32, %f3;
	fma.rn.f32 	%f1112, %f5, %f32, %f2;
	fma.rn.f32 	%f1111, %f7, %f32, %f4;
	mul.wide.s32 	%rd132, %r16, 4;
	add.s64 	%rd133, %rd39, %rd132;
	mul.wide.s32 	%rd134, %r16, 8;
	add.s64 	%rd135, %rd1, %rd134;
	ld.global.u64 	%rd136, [%rd135+440];
	cvta.to.global.u64 	%rd137, %rd136;
	add.s64 	%rd138, %rd1, %rd132;
	ld.global.u32 	%r204, [%rd138+360];
	ld.local.u32 	%r205, [%rd133];
	mul.lo.s32 	%r206, %r204, %r205;
	cvt.s64.s32	%rd139, %r206;
	add.s64 	%rd7, %rd137, %rd139;
	ld.global.u32 	%r207, [%rd7+4];
	cvt.rn.f32.s32	%f763, %r207;
	ld.global.u32 	%r208, [%rd7+8];
	cvt.rn.f32.s32	%f764, %r208;
	ld.global.u32 	%r209, [%rd7+12];
	cvt.rn.f32.s32	%f765, %r209;
	mul.wide.s32 	%rd140, %r16, 12;
	add.s64 	%rd141, %rd1, %rd140;
	ld.global.f32 	%f766, [%rd141+80];
	div.rn.f32 	%f767, %f766, %f5;
	ld.global.f32 	%f768, [%rd141+84];
	div.rn.f32 	%f769, %f768, %f6;
	ld.global.f32 	%f770, [%rd141+88];
	div.rn.f32 	%f771, %f770, %f7;
	abs.f32 	%f29, %f767;
	abs.f32 	%f30, %f769;
	abs.f32 	%f31, %f771;
	sub.f32 	%f772, %f1112, %f763;
	sub.f32 	%f773, %f1113, %f764;
	sub.f32 	%f774, %f1111, %f765;
	div.rn.f32 	%f775, %f772, %f766;
	div.rn.f32 	%f776, %f773, %f768;
	div.rn.f32 	%f777, %f774, %f770;
	cvt.rmi.f32.f32	%f778, %f775;
	cvt.rmi.f32.f32	%f779, %f776;
	cvt.rmi.f32.f32	%f780, %f777;
	sub.f32 	%f781, %f778, %f775;
	sub.f32 	%f782, %f779, %f776;
	sub.f32 	%f783, %f780, %f777;
	add.f32 	%f784, %f781, 0f3F000000;
	add.f32 	%f785, %f782, 0f3F000000;
	add.f32 	%f786, %f783, 0f3F000000;
	fma.rn.f32 	%f787, %f14, %f784, 0f3F000000;
	fma.rn.f32 	%f788, %f15, %f785, 0f3F000000;
	fma.rn.f32 	%f789, %f16, %f786, 0f3F000000;
	fma.rn.f32 	%f33, %f29, %f787, %f32;
	fma.rn.f32 	%f34, %f30, %f788, %f32;
	fma.rn.f32 	%f35, %f31, %f789, %f32;
	cvt.rzi.s32.f32	%r13, %f778;
	cvt.rzi.s32.f32	%r14, %f779;
	cvt.rzi.s32.f32	%r15, %f780;

BB65_55:
	mul.wide.s32 	%rd144, %r16, 4;
	add.s64 	%rd145, %rd46, %rd144;
	ld.local.f32 	%f790, [%rd145];
	setp.gt.f32	%p106, %f32, %f790;
	mov.u32 	%r320, %r16;
	@%p106 bra 	BB65_51;
	bra.uni 	BB65_56;

BB65_52:
	mov.u32 	%r16, %r320;
	bra.uni 	BB65_56;

BB65_14:
	mov.f32 	%f66, %f609;
	bra.uni 	BB65_3;

BB65_63:
	mul.wide.s32 	%rd150, %r73, 8;
	add.s64 	%rd151, %rd1, %rd150;
	ld.global.u64 	%rd20, [%rd151+440];
	cvta.to.global.u64 	%rd24, %rd20;
	ld.global.u32 	%r211, [%rd24+12];
	cvt.rn.f32.s32	%f846, %r211;
	ld.global.u32 	%r212, [%rd24+8];
	cvt.rn.f32.s32	%f847, %r212;
	ld.global.u32 	%r213, [%rd24+4];
	cvt.rn.f32.s32	%f848, %r213;
	ld.global.f32 	%f849, [%rd2+8];
	add.f32 	%f231, %f206, %f849;
	sub.f32 	%f850, %f205, %f849;
	add.u64 	%rd154, %SPL, 20;
	shl.b64 	%rd155, %rd19, 2;
	add.s64 	%rd156, %rd154, %rd155;
	st.local.f32 	[%rd156], %f850;
	setp.gt.f32	%p114, %f197, 0f00000000;
	selp.b32	%r63, 1, -1, %p114;
	setp.gt.f32	%p115, %f198, 0f00000000;
	selp.b32	%r64, 1, -1, %p115;
	setp.gt.f32	%p116, %f199, 0f00000000;
	selp.b32	%r65, 1, -1, %p116;
	mul.wide.s32 	%rd157, %r73, 12;
	add.s64 	%rd158, %rd1, %rd157;
	ld.global.f32 	%f851, [%rd158+80];
	div.rn.f32 	%f852, %f851, %f197;
	ld.global.f32 	%f853, [%rd158+84];
	div.rn.f32 	%f854, %f853, %f198;
	ld.global.f32 	%f855, [%rd158+88];
	div.rn.f32 	%f856, %f855, %f199;
	abs.f32 	%f228, %f852;
	abs.f32 	%f229, %f854;
	abs.f32 	%f230, %f856;
	fma.rn.f32 	%f857, %f197, %f231, %f202;
	fma.rn.f32 	%f858, %f198, %f231, %f203;
	fma.rn.f32 	%f859, %f199, %f231, %f204;
	sub.f32 	%f860, %f857, %f848;
	sub.f32 	%f861, %f858, %f847;
	sub.f32 	%f862, %f859, %f846;
	div.rn.f32 	%f863, %f860, %f851;
	div.rn.f32 	%f864, %f861, %f853;
	div.rn.f32 	%f865, %f862, %f855;
	cvt.rmi.f32.f32	%f866, %f863;
	cvt.rmi.f32.f32	%f867, %f864;
	cvt.rmi.f32.f32	%f868, %f865;
	sub.f32 	%f869, %f866, %f863;
	sub.f32 	%f870, %f867, %f864;
	sub.f32 	%f871, %f868, %f865;
	add.f32 	%f872, %f869, 0f3F000000;
	add.f32 	%f873, %f870, 0f3F000000;
	add.f32 	%f874, %f871, 0f3F000000;
	cvt.rn.f32.s32	%f211, %r63;
	cvt.rn.f32.s32	%f212, %r64;
	cvt.rn.f32.s32	%f213, %r65;
	fma.rn.f32 	%f875, %f211, %f872, 0f3F000000;
	fma.rn.f32 	%f876, %f212, %f873, 0f3F000000;
	fma.rn.f32 	%f877, %f213, %f874, 0f3F000000;
	fma.rn.f32 	%f232, %f228, %f875, %f231;
	fma.rn.f32 	%f233, %f229, %f876, %f231;
	fma.rn.f32 	%f234, %f230, %f877, %f231;
	cvt.rzi.s32.f32	%r70, %f866;
	cvt.rzi.s32.f32	%r71, %f867;
	cvt.rzi.s32.f32	%r72, %f868;
	ld.const.u64 	%rd21, [scn+400];
	setp.eq.s64	%p117, %rd21, 0;
	mov.f32 	%f218, 0f7F800000;
	@%p117 bra 	BB65_65;

	ld.const.v4.f32 	{%f878, %f879, %f880, %f881}, [scn+128];
	ld.const.v4.f32 	{%f885, %f886, %f887, %f888}, [scn+144];
	mul.f32 	%f892, %f198, %f885;
	fma.rn.f32 	%f893, %f197, %f878, %f892;
	ld.const.v4.f32 	{%f894, %f895, %f896, %f897}, [scn+160];
	fma.rn.f32 	%f901, %f199, %f894, %f893;
	mul.f32 	%f902, %f198, %f886;
	fma.rn.f32 	%f903, %f197, %f879, %f902;
	fma.rn.f32 	%f904, %f199, %f895, %f903;
	mul.f32 	%f905, %f198, %f887;
	fma.rn.f32 	%f906, %f197, %f880, %f905;
	fma.rn.f32 	%f907, %f199, %f896, %f906;
	not.b32 	%r218, %r2;
	add.s32 	%r219, %r331, %r218;
	mad.lo.s32 	%r224, %r219, %r126, %r1;
	cvta.to.global.u64 	%rd159, %rd21;
	mul.wide.s32 	%rd160, %r224, 4;
	add.s64 	%rd161, %rd159, %rd160;
	ld.const.v2.f32 	{%f908, %f909}, [scn+8];
	mul.f32 	%f912, %f908, %f909;
	neg.f32 	%f913, %f912;
	sub.f32 	%f914, %f909, %f908;
	div.rn.f32 	%f915, %f913, %f914;
	div.rn.f32 	%f916, %f909, %f914;
	ld.global.f32 	%f917, [%rd161];
	sub.f32 	%f918, %f917, %f916;
	div.rn.f32 	%f919, %f915, %f918;
	mul.f32 	%f920, %f904, %f904;
	fma.rn.f32 	%f921, %f901, %f901, %f920;
	fma.rn.f32 	%f922, %f907, %f907, %f921;
	sqrt.rn.f32 	%f923, %f922;
	div.rn.f32 	%f218, %f919, %f923;
	mov.u32 	%r332, %r126;

BB65_65:
	ld.const.f32 	%f219, [scn+372];
	ld.const.f32 	%f925, [scn+356];
	mul.f32 	%f220, %f197, %f925;
	mul.f32 	%f221, %f198, %f925;
	mul.f32 	%f222, %f199, %f925;
	ld.const.f32 	%f926, [scn+348];
	mul.f32 	%f223, %f197, %f926;
	mul.f32 	%f224, %f198, %f926;
	mul.f32 	%f225, %f199, %f926;
	mov.f32 	%f226, 0f3F800000;
	mov.f32 	%f254, %f1;
	bra.uni 	BB65_66;

BB65_113:
	add.s32 	%r74, %r74, 1;

BB65_66:
	setp.lt.s32	%p119, %r73, 1;
	setp.gt.s32	%p120, %r74, 255;
	mov.pred 	%p191, 0;
	or.pred  	%p121, %p120, %p119;
	@%p121 bra 	BB65_68;

	ld.global.u32 	%r226, [%rd2];
	setp.le.s32	%p191, %r73, %r226;

BB65_68:
	setp.lt.s32	%p122, %r70, 0;
	not.pred 	%p123, %p191;
	or.pred  	%p124, %p123, %p122;
	setp.lt.s32	%p125, %r71, 0;
	or.pred  	%p126, %p124, %p125;
	setp.lt.s32	%p127, %r72, 0;
	or.pred  	%p128, %p126, %p127;
	@%p128 bra 	BB65_59;

	mul.wide.s32 	%rd162, %r73, 4;
	add.s64 	%rd163, %rd1, %rd162;
	add.s64 	%rd25, %rd163, 40;
	ld.global.u32 	%r227, [%rd163+40];
	setp.gt.s32	%p129, %r70, %r227;
	setp.gt.s32	%p130, %r71, %r227;
	or.pred  	%p131, %p129, %p130;
	setp.gt.s32	%p132, %r72, %r227;
	or.pred  	%p133, %p131, %p132;
	@%p133 bra 	BB65_59;

	setp.lt.f32	%p134, %f232, %f233;
	setp.le.f32	%p135, %f232, %f234;
	and.pred  	%p5, %p134, %p135;
	setp.le.f32	%p136, %f233, %f232;
	setp.lt.f32	%p137, %f233, %f234;
	and.pred  	%p6, %p137, %p136;
	setp.le.f32	%p138, %f234, %f233;
	setp.lt.f32	%p139, %f234, %f232;
	and.pred  	%p7, %p139, %p138;
	setp.geu.f32	%p140, %f232, %f233;
	setp.gtu.f32	%p141, %f232, %f234;
	or.pred  	%p142, %p140, %p141;
	setp.geu.f32	%p143, %f233, %f234;
	setp.gtu.f32	%p144, %f233, %f232;
	or.pred  	%p145, %p143, %p144;
	selp.f32	%f928, %f234, %f233, %p145;
	selp.f32	%f235, %f928, %f232, %p142;
	setp.gt.f32	%p146, %f231, %f218;
	@%p146 bra 	BB65_71;

	ld.global.u32 	%r229, [%rd25+-40];
	shl.b32 	%r230, %r72, %r229;
	add.s32 	%r231, %r230, %r71;
	shl.b32 	%r232, %r231, %r229;
	add.s32 	%r75, %r232, %r70;
	ld.global.u64 	%rd26, [%rd24+48];
	setp.eq.s64	%p147, %rd26, 4294967295;
	bfe.u64 	%rd164, %rd26, 8, 8;
	shl.b64 	%rd165, %rd164, 3;
	add.s64 	%rd166, %rd1, %rd165;
	add.s64 	%rd27, %rd166, 520;
	shl.b64 	%rd167, %rd164, 2;
	add.s64 	%rd168, %rd1, %rd167;
	add.s64 	%rd28, %rd168, 400;
	mov.u32 	%r339, -1;
	@%p147 bra 	BB65_74;

	shr.u64 	%rd169, %rd26, 16;
	cvt.u32.u64	%r233, %rd169;
	ld.global.u64 	%rd170, [%rd27];
	cvta.to.global.u64 	%rd171, %rd170;
	ld.global.u32 	%r234, [%rd28];
	mul.lo.s32 	%r235, %r234, %r233;
	cvt.s64.s32	%rd172, %r235;
	add.s64 	%rd173, %rd171, %rd172;
	mul.wide.s32 	%rd174, %r75, 8;
	add.s64 	%rd175, %rd173, %rd174;
	ld.global.u64 	%rd176, [%rd175];
	shr.u64 	%rd177, %rd176, 16;
	cvt.u32.u64	%r339, %rd177;

BB65_74:
	setp.eq.s32	%p148, %r339, -1;
	@%p148 bra 	BB65_104;
	bra.uni 	BB65_75;

BB65_104:
	selp.f32	%f1069, %f228, 0f00000000, %p5;
	add.f32 	%f232, %f232, %f1069;
	selp.f32	%f1070, %f229, 0f00000000, %p6;
	add.f32 	%f233, %f233, %f1070;
	selp.f32	%f1071, %f230, 0f00000000, %p7;
	add.f32 	%f234, %f234, %f1071;
	selp.b32	%r282, %r63, 0, %p5;
	add.s32 	%r70, %r282, %r70;
	selp.b32	%r283, %r64, 0, %p6;
	add.s32 	%r71, %r283, %r71;
	selp.b32	%r284, %r65, 0, %p7;
	add.s32 	%r72, %r284, %r72;
	bra.uni 	BB65_105;

BB65_75:
	setp.eq.s32	%p149, %r73, 1;
	@%p149 bra 	BB65_79;
	bra.uni 	BB65_76;

BB65_79:
	mov.u32 	%r341, -1;
	@%p147 bra 	BB65_81;

	shr.u64 	%rd201, %rd26, 16;
	cvt.u32.u64	%r246, %rd201;
	ld.global.u64 	%rd202, [%rd27];
	cvta.to.global.u64 	%rd203, %rd202;
	ld.global.u32 	%r247, [%rd28];
	mul.lo.s32 	%r248, %r247, %r246;
	cvt.s64.s32	%rd204, %r248;
	add.s64 	%rd205, %rd203, %rd204;
	mul.wide.s32 	%rd206, %r75, 8;
	add.s64 	%rd207, %rd205, %rd206;
	ld.global.u64 	%rd208, [%rd207];
	shr.u64 	%rd209, %rd208, 16;
	cvt.u32.u64	%r341, %rd209;

BB65_81:
	st.local.u32 	[%rd39], %r341;
	ld.global.f32 	%f961, [%rd2+8];
	add.f32 	%f962, %f231, %f961;
	ld.global.u64 	%rd212, [%rd2+-232];
	cvta.to.global.u64 	%rd213, %rd212;
	ld.global.u32 	%r249, [%rd2+-312];
	mul.lo.s32 	%r250, %r249, %r341;
	cvt.s64.s32	%rd214, %r250;
	add.s64 	%rd215, %rd214, %rd213;
	ld.global.u32 	%r251, [%rd215+4];
	cvt.rn.f32.s32	%f963, %r251;
	ld.global.v2.u32 	{%r252, %r253}, [%rd215+8];
	cvt.rn.f32.s32	%f964, %r252;
	cvt.rn.f32.s32	%f243, %r253;
	ld.global.v4.u32 	{%r256, %r257, %r258, %r259}, [%rd215+16];
	cvt.rn.f32.s32	%f244, %r256;
	cvt.rn.f32.s32	%f245, %r257;
	cvt.rn.f32.s32	%f246, %r258;
	fma.rn.f32 	%f965, %f197, %f962, %f202;
	fma.rn.f32 	%f966, %f198, %f962, %f203;
	fma.rn.f32 	%f967, %f199, %f962, %f204;
	sub.f32 	%f1227, %f965, %f963;
	sub.f32 	%f1228, %f966, %f964;
	sub.f32 	%f1229, %f967, %f243;
	setp.ltu.f32	%p152, %f1227, 0f00000000;
	setp.ltu.f32	%p153, %f1228, 0f00000000;
	or.pred  	%p154, %p152, %p153;
	setp.ltu.f32	%p155, %f1229, 0f00000000;
	or.pred  	%p156, %p154, %p155;
	@%p156 bra 	BB65_102;

	ld.global.u32 	%r264, [%rd2+-632];
	cvt.rn.f32.s32	%f250, %r264;
	mov.u32 	%r86, 0;

BB65_83:
	setp.gtu.f32	%p157, %f1227, %f250;
	@%p157 bra 	BB65_102;

	ld.global.u32 	%r265, [%rd2+-632];
	cvt.rn.f32.s32	%f968, %r265;
	setp.gtu.f32	%p158, %f1228, %f968;
	setp.gtu.f32	%p159, %f1229, %f968;
	or.pred  	%p160, %p158, %p159;
	@%p160 bra 	BB65_102;

	cvt.u32.u16	%r266, %rs3;
	mul.wide.u32 	%rd216, %r266, 8;
	add.s64 	%rd217, %rd1, %rd216;
	ld.global.u64 	%rd218, [%rd217+712];
	add.f32 	%f969, %f246, %f1229;
	add.f32 	%f970, %f245, %f1228;
	add.f32 	%f971, %f244, %f1227;
	tex.3d.v4.f32.f32	{%f972, %f973, %f974, %f975}, [%rd218, {%f971, %f970, %f969, %f969}];
	setp.geu.f32	%p161, %f972, %f219;
	@%p161 bra 	BB65_99;

	ld.global.u64 	%rd30, [%rd217+712];
	mov.u32 	%r87, 0;

BB65_87:
	add.f32 	%f976, %f246, %f1229;
	add.f32 	%f977, %f245, %f1228;
	add.f32 	%f978, %f244, %f1227;
	tex.3d.v4.f32.f32	{%f979, %f980, %f981, %f982}, [%rd30, {%f978, %f977, %f976, %f976}];
	setp.lt.f32	%p162, %f979, %f219;
	@%p162 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f983, %f244, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f984, %f245, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.f32 	%f985, %f246, %f1229;
	tex.3d.v4.f32.f32	{%f986, %f987, %f988, %f989}, [%rd30, {%f983, %f984, %f985, %f985}];
	setp.lt.f32	%p163, %f986, %f219;
	@%p163 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f990, %f244, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f991, %f245, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.f32 	%f992, %f246, %f1229;
	tex.3d.v4.f32.f32	{%f993, %f994, %f995, %f996}, [%rd30, {%f990, %f991, %f992, %f992}];
	setp.lt.f32	%p164, %f993, %f219;
	@%p164 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f997, %f244, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f998, %f245, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.f32 	%f999, %f246, %f1229;
	tex.3d.v4.f32.f32	{%f1000, %f1001, %f1002, %f1003}, [%rd30, {%f997, %f998, %f999, %f999}];
	setp.lt.f32	%p165, %f1000, %f219;
	@%p165 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f1004, %f244, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f1005, %f245, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.f32 	%f1006, %f246, %f1229;
	tex.3d.v4.f32.f32	{%f1007, %f1008, %f1009, %f1010}, [%rd30, {%f1004, %f1005, %f1006, %f1006}];
	setp.lt.f32	%p166, %f1007, %f219;
	@%p166 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f1011, %f244, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f1012, %f245, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.f32 	%f1013, %f246, %f1229;
	tex.3d.v4.f32.f32	{%f1014, %f1015, %f1016, %f1017}, [%rd30, {%f1011, %f1012, %f1013, %f1013}];
	setp.lt.f32	%p167, %f1014, %f219;
	@%p167 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f1018, %f244, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f1019, %f245, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.f32 	%f1020, %f246, %f1229;
	tex.3d.v4.f32.f32	{%f1021, %f1022, %f1023, %f1024}, [%rd30, {%f1018, %f1019, %f1020, %f1020}];
	setp.lt.f32	%p168, %f1021, %f219;
	@%p168 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f1025, %f244, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f1026, %f245, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.f32 	%f1027, %f246, %f1229;
	tex.3d.v4.f32.f32	{%f1028, %f1029, %f1030, %f1031}, [%rd30, {%f1025, %f1026, %f1027, %f1027}];
	setp.lt.f32	%p169, %f1028, %f219;
	@%p169 bra 	BB65_97;

	add.f32 	%f1227, %f220, %f1227;
	add.f32 	%f1228, %f221, %f1228;
	add.f32 	%f1229, %f222, %f1229;
	add.s32 	%r87, %r87, 8;
	setp.lt.s32	%p170, %r87, 512;
	@%p170 bra 	BB65_87;

	mov.f32 	%f254, %f1;
	bra.uni 	BB65_98;

BB65_97:
	add.f32 	%f254, %f243, %f1229;

BB65_98:
	setp.neu.f32	%p171, %f254, %f1;
	@%p171 bra 	BB65_100;

BB65_99:
	add.s32 	%r86, %r86, 1;
	setp.lt.s32	%p172, %r86, 256;
	add.f32 	%f1227, %f1227, %f223;
	setp.ge.f32	%p173, %f1227, 0f00000000;
	and.pred  	%p174, %p172, %p173;
	add.f32 	%f1228, %f1228, %f224;
	setp.ge.f32	%p175, %f1228, 0f00000000;
	and.pred  	%p176, %p174, %p175;
	add.f32 	%f1229, %f1229, %f225;
	setp.ge.f32	%p177, %f1229, 0f00000000;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	BB65_83;
	bra.uni 	BB65_102;

BB65_76:
	add.s32 	%r73, %r73, -1;
	mov.u32 	%r340, -1;
	@%p147 bra 	BB65_78;

	shr.u64 	%rd178, %rd26, 16;
	cvt.u32.u64	%r237, %rd178;
	ld.global.u64 	%rd179, [%rd27];
	cvta.to.global.u64 	%rd180, %rd179;
	ld.global.u32 	%r238, [%rd28];
	mul.lo.s32 	%r239, %r238, %r237;
	cvt.s64.s32	%rd181, %r239;
	add.s64 	%rd182, %rd180, %rd181;
	mul.wide.s32 	%rd183, %r75, 8;
	add.s64 	%rd184, %rd182, %rd183;
	ld.global.u64 	%rd185, [%rd184];
	shr.u64 	%rd186, %rd185, 16;
	cvt.u32.u64	%r340, %rd186;

BB65_78:
	mul.wide.s32 	%rd189, %r73, 4;
	add.s64 	%rd190, %rd39, %rd189;
	st.local.u32 	[%rd190], %r340;
	mul.wide.s32 	%rd191, %r73, 8;
	add.s64 	%rd192, %rd1, %rd191;
	ld.global.u64 	%rd193, [%rd192+440];
	cvta.to.global.u64 	%rd194, %rd193;
	ld.global.u32 	%r240, [%rd25+316];
	mul.lo.s32 	%r241, %r240, %r340;
	cvt.s64.s32	%rd195, %r241;
	add.s64 	%rd24, %rd194, %rd195;
	ld.global.u32 	%r242, [%rd24+4];
	cvt.rn.f32.s32	%f929, %r242;
	ld.global.u32 	%r243, [%rd24+8];
	cvt.rn.f32.s32	%f930, %r243;
	ld.global.u32 	%r244, [%rd24+12];
	cvt.rn.f32.s32	%f931, %r244;
	ld.global.f32 	%f932, [%rd2+8];
	add.f32 	%f231, %f231, %f932;
	sub.f32 	%f933, %f235, %f932;
	add.s64 	%rd198, %rd154, %rd189;
	st.local.f32 	[%rd198], %f933;
	mul.wide.s32 	%rd199, %r73, 12;
	add.s64 	%rd200, %rd1, %rd199;
	ld.global.f32 	%f934, [%rd200+80];
	div.rn.f32 	%f935, %f934, %f197;
	ld.global.f32 	%f936, [%rd200+84];
	div.rn.f32 	%f937, %f936, %f198;
	ld.global.f32 	%f938, [%rd200+88];
	div.rn.f32 	%f939, %f938, %f199;
	abs.f32 	%f228, %f935;
	abs.f32 	%f229, %f937;
	abs.f32 	%f230, %f939;
	fma.rn.f32 	%f940, %f197, %f231, %f202;
	fma.rn.f32 	%f941, %f198, %f231, %f203;
	fma.rn.f32 	%f942, %f199, %f231, %f204;
	sub.f32 	%f943, %f940, %f929;
	sub.f32 	%f944, %f941, %f930;
	sub.f32 	%f945, %f942, %f931;
	div.rn.f32 	%f946, %f943, %f934;
	div.rn.f32 	%f947, %f944, %f936;
	div.rn.f32 	%f948, %f945, %f938;
	cvt.rmi.f32.f32	%f949, %f946;
	cvt.rmi.f32.f32	%f950, %f947;
	cvt.rmi.f32.f32	%f951, %f948;
	sub.f32 	%f952, %f949, %f946;
	sub.f32 	%f953, %f950, %f947;
	sub.f32 	%f954, %f951, %f948;
	add.f32 	%f955, %f952, 0f3F000000;
	add.f32 	%f956, %f953, 0f3F000000;
	add.f32 	%f957, %f954, 0f3F000000;
	fma.rn.f32 	%f958, %f211, %f955, 0f3F000000;
	fma.rn.f32 	%f959, %f212, %f956, 0f3F000000;
	fma.rn.f32 	%f960, %f213, %f957, 0f3F000000;
	fma.rn.f32 	%f232, %f228, %f958, %f231;
	fma.rn.f32 	%f233, %f229, %f959, %f231;
	fma.rn.f32 	%f234, %f230, %f960, %f231;
	cvt.rzi.s32.f32	%r70, %f949;
	cvt.rzi.s32.f32	%r71, %f950;
	cvt.rzi.s32.f32	%r72, %f951;
	bra.uni 	BB65_106;

BB65_100:
	add.f32 	%f297, %f244, %f1227;
	ld.global.u64 	%rd223, [%rd217+712];
	add.f32 	%f1032, %f297, 0f3F000000;
	add.f32 	%f298, %f246, %f1229;
	add.f32 	%f299, %f245, %f1228;
	tex.3d.v4.f32.f32	{%f1033, %f1034, %f1035, %f1036}, [%rd223, {%f1032, %f299, %f298, %f298}];
	ld.global.u64 	%rd224, [%rd217+712];
	add.f32 	%f1037, %f297, 0fBF000000;
	tex.3d.v4.f32.f32	{%f1038, %f1039, %f1040, %f1041}, [%rd224, {%f1037, %f299, %f298, %f298}];
	ld.global.u64 	%rd225, [%rd217+712];
	add.f32 	%f1042, %f299, 0f3F000000;
	tex.3d.v4.f32.f32	{%f1043, %f1044, %f1045, %f1046}, [%rd225, {%f297, %f1042, %f298, %f298}];
	ld.global.u64 	%rd226, [%rd217+712];
	add.f32 	%f1047, %f299, 0fBF000000;
	tex.3d.v4.f32.f32	{%f1048, %f1049, %f1050, %f1051}, [%rd226, {%f297, %f1047, %f298, %f298}];
	ld.global.u64 	%rd227, [%rd217+712];
	add.f32 	%f1052, %f298, 0f3F000000;
	tex.3d.v4.f32.f32	{%f1053, %f1054, %f1055, %f1056}, [%rd227, {%f297, %f299, %f1052, %f1052}];
	ld.global.u64 	%rd228, [%rd217+712];
	add.f32 	%f1057, %f298, 0fBF000000;
	tex.3d.v4.f32.f32	{%f1058, %f1059, %f1060, %f1061}, [%rd228, {%f297, %f299, %f1057, %f1057}];
	ld.global.u8 	%rs2, [%rd2+13];
	setp.eq.s16	%p179, %rs2, 255;
	@%p179 bra 	BB65_102;

	cvt.u32.u16	%r270, %rs2;
	mul.wide.u32 	%rd229, %r270, 8;
	add.s64 	%rd230, %rd1, %rd229;
	ld.global.u64 	%rd231, [%rd230+712];
	cvt.rzi.s32.f32	%r271, %f297;
	cvt.rn.f32.s32	%f1062, %r271;
	cvt.rzi.s32.f32	%r272, %f299;
	cvt.rn.f32.s32	%f1063, %r272;
	cvt.rzi.s32.f32	%r273, %f298;
	cvt.rn.f32.s32	%f1064, %r273;
	tex.3d.v4.u32.f32	{%r274, %r275, %r276, %r277}, [%rd231, {%f1062, %f1063, %f1064, %f1064}];
	cvt.u16.u32	%rs12, %r277;
	and.b16  	%rs13, %rs12, 255;
	cvt.rn.f32.u16	%f1065, %rs13;
	div.rn.f32 	%f226, %f1065, 0f437F0000;

BB65_102:
	setp.neu.f32	%p180, %f254, %f1;
	setp.le.f32	%p181, %f226, 0f00000000;
	or.pred  	%p182, %p181, %p180;
	@%p182 bra 	BB65_59;

	selp.f32	%f1066, %f228, 0f00000000, %p5;
	add.f32 	%f232, %f232, %f1066;
	selp.f32	%f1067, %f229, 0f00000000, %p6;
	add.f32 	%f233, %f233, %f1067;
	selp.f32	%f1068, %f230, 0f00000000, %p7;
	add.f32 	%f234, %f234, %f1068;
	selp.b32	%r279, %r63, 0, %p5;
	add.s32 	%r70, %r279, %r70;
	selp.b32	%r280, %r64, 0, %p6;
	add.s32 	%r71, %r280, %r71;
	selp.b32	%r281, %r65, 0, %p7;
	add.s32 	%r72, %r281, %r72;
	mov.u32 	%r73, 1;

BB65_105:
	mov.f32 	%f231, %f235;

BB65_106:
	mul.wide.s32 	%rd234, %r73, 4;
	add.s64 	%rd235, %rd154, %rd234;
	ld.local.f32 	%f1072, [%rd235];
	setp.leu.f32	%p183, %f231, %f1072;
	@%p183 bra 	BB65_113;

	ld.global.u32 	%r100, [%rd2];
	fma.rn.f32 	%f318, %f197, %f231, %f202;
	fma.rn.f32 	%f319, %f198, %f231, %f203;
	fma.rn.f32 	%f320, %f199, %f231, %f204;
	mov.u32 	%r348, %r73;

BB65_108:
	setp.gt.s32	%p184, %r348, %r100;
	@%p184 bra 	BB65_109;

	add.s32 	%r73, %r348, 1;
	setp.ge.s32	%p185, %r348, %r100;
	@%p185 bra 	BB65_112;

	mul.wide.s32 	%rd238, %r73, 4;
	add.s64 	%rd239, %rd39, %rd238;
	mul.wide.s32 	%rd240, %r73, 8;
	add.s64 	%rd241, %rd1, %rd240;
	ld.global.u64 	%rd242, [%rd241+440];
	cvta.to.global.u64 	%rd243, %rd242;
	add.s64 	%rd244, %rd1, %rd238;
	ld.global.u32 	%r285, [%rd244+360];
	ld.local.u32 	%r286, [%rd239];
	mul.lo.s32 	%r287, %r285, %r286;
	cvt.s64.s32	%rd245, %r287;
	add.s64 	%rd24, %rd243, %rd245;
	ld.global.u32 	%r288, [%rd24+4];
	cvt.rn.f32.s32	%f1073, %r288;
	ld.global.u32 	%r289, [%rd24+8];
	cvt.rn.f32.s32	%f1074, %r289;
	ld.global.u32 	%r290, [%rd24+12];
	cvt.rn.f32.s32	%f1075, %r290;
	mul.wide.s32 	%rd246, %r73, 12;
	add.s64 	%rd247, %rd1, %rd246;
	ld.global.f32 	%f1076, [%rd247+80];
	div.rn.f32 	%f1077, %f1076, %f197;
	ld.global.f32 	%f1078, [%rd247+84];
	div.rn.f32 	%f1079, %f1078, %f198;
	ld.global.f32 	%f1080, [%rd247+88];
	div.rn.f32 	%f1081, %f1080, %f199;
	abs.f32 	%f228, %f1077;
	abs.f32 	%f229, %f1079;
	abs.f32 	%f230, %f1081;
	sub.f32 	%f1082, %f318, %f1073;
	sub.f32 	%f1083, %f319, %f1074;
	sub.f32 	%f1084, %f320, %f1075;
	div.rn.f32 	%f1085, %f1082, %f1076;
	div.rn.f32 	%f1086, %f1083, %f1078;
	div.rn.f32 	%f1087, %f1084, %f1080;
	cvt.rmi.f32.f32	%f1088, %f1085;
	cvt.rmi.f32.f32	%f1089, %f1086;
	cvt.rmi.f32.f32	%f1090, %f1087;
	sub.f32 	%f1091, %f1088, %f1085;
	sub.f32 	%f1092, %f1089, %f1086;
	sub.f32 	%f1093, %f1090, %f1087;
	add.f32 	%f1094, %f1091, 0f3F000000;
	add.f32 	%f1095, %f1092, 0f3F000000;
	add.f32 	%f1096, %f1093, 0f3F000000;
	fma.rn.f32 	%f1097, %f211, %f1094, 0f3F000000;
	fma.rn.f32 	%f1098, %f212, %f1095, 0f3F000000;
	fma.rn.f32 	%f1099, %f213, %f1096, 0f3F000000;
	fma.rn.f32 	%f232, %f228, %f1097, %f231;
	fma.rn.f32 	%f233, %f229, %f1098, %f231;
	fma.rn.f32 	%f234, %f230, %f1099, %f231;
	cvt.rzi.s32.f32	%r70, %f1088;
	cvt.rzi.s32.f32	%r71, %f1089;
	cvt.rzi.s32.f32	%r72, %f1090;

BB65_112:
	mul.wide.s32 	%rd250, %r73, 4;
	add.s64 	%rd251, %rd154, %rd250;
	ld.local.f32 	%f1100, [%rd251];
	setp.gt.f32	%p186, %f231, %f1100;
	mov.u32 	%r348, %r73;
	@%p186 bra 	BB65_108;
	bra.uni 	BB65_113;

BB65_109:
	mov.u32 	%r73, %r348;
	bra.uni 	BB65_113;

BB65_71:
	mov.f32 	%f254, %f808;
	bra.uni 	BB65_59;
}

	// .globl	gvdbRayEmptySkip
.visible .entry gvdbRayEmptySkip(
	.param .u64 gvdbRayEmptySkip_param_0,
	.param .u8 gvdbRayEmptySkip_param_1,
	.param .u64 gvdbRayEmptySkip_param_2
)
{
	.local .align 4 .b8 	__local_depot66[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<58>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<457>;
	.reg .b32 	%r<149>;
	.reg .b64 	%rd<105>;


	mov.u64 	%SPL, __local_depot66;
	ld.param.u64 	%rd21, [gvdbRayEmptySkip_param_0];
	cvta.to.global.u64 	%rd1, %rd21;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd3, %SPL, 20;
	mov.u32 	%r54, %ntid.x;
	mov.u32 	%r55, %ctaid.x;
	mov.u32 	%r56, %tid.x;
	mad.lo.s32 	%r1, %r54, %r55, %r56;
	mov.u32 	%r57, %ntid.y;
	mov.u32 	%r58, %ctaid.y;
	mov.u32 	%r59, %tid.y;
	mad.lo.s32 	%r2, %r57, %r58, %r59;
	ld.const.v2.u32 	{%r60, %r61}, [scn];
	setp.ge.s32	%p4, %r2, %r61;
	setp.ge.s32	%p5, %r1, %r60;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB66_34;

	ld.const.f32 	%f1, [NOHIT];
	ld.const.v4.f32 	{%f99, %f100, %f101, %f102}, [scn+16];
	mov.u32 	%r62, 0;
	ld.const.v4.f32 	{%f107, %f108, %f109, %f110}, [scn+192];
	ld.const.v4.f32 	{%f114, %f115, %f116, %f117}, [scn+208];
	mul.f32 	%f121, %f100, %f114;
	fma.rn.f32 	%f122, %f99, %f107, %f121;
	ld.const.v4.f32 	{%f123, %f124, %f125, %f126}, [scn+224];
	fma.rn.f32 	%f130, %f101, %f123, %f122;
	ld.const.v4.f32 	{%f131, %f132, %f133, %f134}, [scn+240];
	add.f32 	%f2, %f131, %f130;
	mul.f32 	%f138, %f100, %f115;
	fma.rn.f32 	%f139, %f99, %f108, %f138;
	fma.rn.f32 	%f140, %f101, %f124, %f139;
	add.f32 	%f3, %f132, %f140;
	mul.f32 	%f141, %f100, %f116;
	fma.rn.f32 	%f142, %f99, %f109, %f141;
	fma.rn.f32 	%f143, %f101, %f125, %f142;
	add.f32 	%f4, %f133, %f143;
	cvt.rn.f32.s32	%f144, %r1;
	add.f32 	%f145, %f144, 0f3F000000;
	cvt.rn.f32.s32	%f146, %r60;
	div.rn.f32 	%f147, %f145, %f146;
	cvt.rn.f32.s32	%f148, %r2;
	add.f32 	%f149, %f148, 0f3F000000;
	cvt.rn.f32.s32	%f150, %r61;
	div.rn.f32 	%f151, %f149, %f150;
	ld.const.v4.f32 	{%f152, %f153, %f154, %f155}, [scn+48];
	ld.const.v4.f32 	{%f160, %f161, %f162, %f163}, [scn+32];
	mul.f32 	%f168, %f151, %f153;
	mul.f32 	%f169, %f151, %f154;
	mul.f32 	%f170, %f151, %f155;
	fma.rn.f32 	%f171, %f147, %f162, %f168;
	fma.rn.f32 	%f172, %f147, %f163, %f169;
	fma.rn.f32 	%f173, %f147, %f152, %f170;
	add.f32 	%f174, %f102, %f171;
	add.f32 	%f175, %f160, %f172;
	add.f32 	%f176, %f161, %f173;
	ld.const.v4.f32 	{%f177, %f178, %f179, %f180}, [scn+256];
	ld.const.v4.f32 	{%f184, %f185, %f186, %f187}, [scn+272];
	mul.f32 	%f191, %f184, %f175;
	fma.rn.f32 	%f192, %f177, %f174, %f191;
	ld.const.v4.f32 	{%f193, %f194, %f195, %f196}, [scn+288];
	fma.rn.f32 	%f200, %f176, %f193, %f192;
	ld.const.v4.f32 	{%f201, %f202, %f203, %f204}, [scn+304];
	add.f32 	%f208, %f201, %f200;
	mul.f32 	%f209, %f175, %f185;
	fma.rn.f32 	%f210, %f174, %f178, %f209;
	fma.rn.f32 	%f211, %f176, %f194, %f210;
	add.f32 	%f212, %f202, %f211;
	mul.f32 	%f213, %f175, %f186;
	fma.rn.f32 	%f214, %f174, %f179, %f213;
	fma.rn.f32 	%f215, %f176, %f195, %f214;
	add.f32 	%f216, %f203, %f215;
	mul.f32 	%f217, %f212, %f212;
	fma.rn.f32 	%f218, %f208, %f208, %f217;
	fma.rn.f32 	%f219, %f216, %f216, %f218;
	rsqrt.approx.f32 	%f220, %f219;
	mul.f32 	%f5, %f208, %f220;
	mul.f32 	%f6, %f212, %f220;
	mul.f32 	%f7, %f220, %f216;
	ld.global.u32 	%r5, [%rd1+672];
	mul.wide.s32 	%rd24, %r5, 4;
	add.s64 	%rd25, %rd2, %rd24;
	st.local.u32 	[%rd25], %r62;
	ld.global.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd1+688];
	ld.global.v2.f32 	{%f229, %f230}, [%rd1+704];
	sub.f32 	%f233, %f221, %f2;
	div.rn.f32 	%f234, %f233, %f5;
	sub.f32 	%f235, %f224, %f2;
	div.rn.f32 	%f236, %f235, %f5;
	sub.f32 	%f237, %f222, %f3;
	div.rn.f32 	%f238, %f237, %f6;
	sub.f32 	%f239, %f229, %f3;
	div.rn.f32 	%f240, %f239, %f6;
	sub.f32 	%f241, %f223, %f4;
	div.rn.f32 	%f242, %f241, %f7;
	sub.f32 	%f243, %f230, %f4;
	div.rn.f32 	%f244, %f243, %f7;
	min.f32 	%f245, %f234, %f236;
	min.f32 	%f246, %f238, %f240;
	max.f32 	%f247, %f245, %f246;
	min.f32 	%f248, %f242, %f244;
	max.f32 	%f249, %f247, %f248;
	max.f32 	%f250, %f234, %f236;
	max.f32 	%f251, %f238, %f240;
	min.f32 	%f252, %f250, %f251;
	max.f32 	%f253, %f242, %f244;
	min.f32 	%f8, %f252, %f253;
	setp.lt.f32	%p7, %f249, 0f00000000;
	selp.f32	%f9, 0f00000000, %f249, %p7;
	setp.lt.f32	%p8, %f8, %f9;
	setp.lt.f32	%p9, %f8, 0f00000000;
	or.pred  	%p10, %p8, %p9;
	selp.f32	%f254, %f1, 0f00000000, %p10;
	setp.eq.f32	%p11, %f254, %f1;
	mov.f32 	%f26, %f1;
	mov.f32 	%f27, %f1;
	mov.f32 	%f28, %f1;
	@%p11 bra 	BB66_9;

	cvt.s64.s32	%rd99, %r5;
	add.s64 	%rd98, %rd1, 672;
	mul.wide.s32 	%rd26, %r5, 8;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.u64 	%rd6, [%rd27+440];
	cvta.to.global.u64 	%rd9, %rd6;
	ld.global.u32 	%r63, [%rd9+12];
	cvt.rn.f32.s32	%f256, %r63;
	ld.global.u32 	%r64, [%rd9+8];
	cvt.rn.f32.s32	%f257, %r64;
	ld.global.u32 	%r65, [%rd9+4];
	cvt.rn.f32.s32	%f258, %r65;
	ld.global.f32 	%f10, [%rd98+8];
	add.f32 	%f29, %f9, %f10;
	sub.f32 	%f259, %f8, %f10;
	shl.b64 	%rd29, %rd99, 2;
	add.s64 	%rd30, %rd3, %rd29;
	st.local.f32 	[%rd30], %f259;
	setp.gt.f32	%p12, %f5, 0f00000000;
	selp.b32	%r6, 1, -1, %p12;
	setp.gt.f32	%p13, %f6, 0f00000000;
	selp.b32	%r7, 1, -1, %p13;
	setp.gt.f32	%p14, %f7, 0f00000000;
	selp.b32	%r8, 1, -1, %p14;
	mul.wide.s32 	%rd31, %r5, 12;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.f32 	%f260, [%rd32+80];
	div.rn.f32 	%f261, %f260, %f5;
	ld.global.f32 	%f262, [%rd32+84];
	div.rn.f32 	%f263, %f262, %f6;
	ld.global.f32 	%f264, [%rd32+88];
	div.rn.f32 	%f265, %f264, %f7;
	abs.f32 	%f23, %f261;
	abs.f32 	%f24, %f263;
	abs.f32 	%f25, %f265;
	fma.rn.f32 	%f266, %f5, %f29, %f2;
	fma.rn.f32 	%f267, %f6, %f29, %f3;
	fma.rn.f32 	%f268, %f7, %f29, %f4;
	sub.f32 	%f269, %f266, %f258;
	sub.f32 	%f270, %f267, %f257;
	sub.f32 	%f271, %f268, %f256;
	div.rn.f32 	%f272, %f269, %f260;
	div.rn.f32 	%f273, %f270, %f262;
	div.rn.f32 	%f274, %f271, %f264;
	cvt.rmi.f32.f32	%f275, %f272;
	cvt.rmi.f32.f32	%f276, %f273;
	cvt.rmi.f32.f32	%f277, %f274;
	sub.f32 	%f278, %f275, %f272;
	sub.f32 	%f279, %f276, %f273;
	sub.f32 	%f280, %f277, %f274;
	add.f32 	%f281, %f278, 0f3F000000;
	add.f32 	%f282, %f279, 0f3F000000;
	add.f32 	%f283, %f280, 0f3F000000;
	cvt.rn.f32.s32	%f15, %r6;
	cvt.rn.f32.s32	%f16, %r7;
	cvt.rn.f32.s32	%f17, %r8;
	fma.rn.f32 	%f284, %f15, %f281, 0f3F000000;
	fma.rn.f32 	%f285, %f16, %f282, 0f3F000000;
	fma.rn.f32 	%f286, %f17, %f283, 0f3F000000;
	fma.rn.f32 	%f30, %f23, %f284, %f29;
	fma.rn.f32 	%f31, %f24, %f285, %f29;
	fma.rn.f32 	%f32, %f25, %f286, %f29;
	cvt.rzi.s32.f32	%r12, %f275;
	cvt.rzi.s32.f32	%r13, %f276;
	cvt.rzi.s32.f32	%r14, %f277;
	ld.const.u64 	%rd7, [scn+400];
	setp.eq.s64	%p15, %rd7, 0;
	mov.f32 	%f22, 0f7F800000;
	@%p15 bra 	BB66_4;

	mov.u32 	%r125, %tid.y;
	mov.u32 	%r124, %ctaid.y;
	mov.u32 	%r123, %ntid.y;
	mad.lo.s32 	%r122, %r123, %r124, %r125;
	mov.u32 	%r121, %tid.x;
	mov.u32 	%r120, %ctaid.x;
	mov.u32 	%r119, %ntid.x;
	mad.lo.s32 	%r118, %r119, %r120, %r121;
	ld.const.v4.f32 	{%f287, %f288, %f289, %f290}, [scn+128];
	ld.const.v4.f32 	{%f294, %f295, %f296, %f297}, [scn+144];
	mul.f32 	%f301, %f6, %f294;
	fma.rn.f32 	%f302, %f5, %f287, %f301;
	ld.const.v4.f32 	{%f303, %f304, %f305, %f306}, [scn+160];
	fma.rn.f32 	%f310, %f7, %f303, %f302;
	mul.f32 	%f311, %f6, %f295;
	fma.rn.f32 	%f312, %f5, %f288, %f311;
	fma.rn.f32 	%f313, %f7, %f304, %f312;
	mul.f32 	%f314, %f6, %f296;
	fma.rn.f32 	%f315, %f5, %f289, %f314;
	fma.rn.f32 	%f316, %f7, %f305, %f315;
	not.b32 	%r66, %r122;
	add.s32 	%r67, %r61, %r66;
	mad.lo.s32 	%r68, %r67, %r60, %r118;
	cvta.to.global.u64 	%rd33, %rd7;
	mul.wide.s32 	%rd34, %r68, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.const.v2.f32 	{%f317, %f318}, [scn+8];
	mul.f32 	%f321, %f317, %f318;
	neg.f32 	%f322, %f321;
	sub.f32 	%f323, %f318, %f317;
	div.rn.f32 	%f324, %f322, %f323;
	div.rn.f32 	%f325, %f318, %f323;
	ld.global.f32 	%f326, [%rd35];
	sub.f32 	%f327, %f326, %f325;
	div.rn.f32 	%f328, %f324, %f327;
	mul.f32 	%f329, %f313, %f313;
	fma.rn.f32 	%f330, %f310, %f310, %f329;
	fma.rn.f32 	%f331, %f316, %f316, %f330;
	sqrt.rn.f32 	%f332, %f331;
	div.rn.f32 	%f22, %f328, %f332;

BB66_4:
	mov.u32 	%r16, 0;
	mov.f32 	%f26, %f1;
	mov.f32 	%f27, %f1;
	mov.f32 	%f28, %f1;
	mov.u32 	%r15, %r5;
	bra.uni 	BB66_5;

BB66_31:
	add.s32 	%r16, %r16, 1;

BB66_5:
	setp.lt.s32	%p16, %r15, 1;
	setp.gt.s32	%p17, %r16, 255;
	or.pred  	%p18, %p17, %p16;
	setp.gt.s32	%p19, %r15, %r5;
	or.pred  	%p20, %p18, %p19;
	setp.lt.s32	%p21, %r12, 0;
	or.pred  	%p22, %p20, %p21;
	setp.lt.s32	%p23, %r13, 0;
	or.pred  	%p24, %p22, %p23;
	setp.lt.s32	%p25, %r14, 0;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB66_9;

	mul.wide.s32 	%rd36, %r15, 4;
	add.s64 	%rd37, %rd1, %rd36;
	add.s64 	%rd10, %rd37, 40;
	ld.global.u32 	%r70, [%rd37+40];
	setp.gt.s32	%p27, %r12, %r70;
	setp.gt.s32	%p28, %r13, %r70;
	or.pred  	%p29, %p27, %p28;
	setp.gt.s32	%p30, %r14, %r70;
	or.pred  	%p31, %p29, %p30;
	@%p31 bra 	BB66_9;

	setp.lt.f32	%p32, %f30, %f31;
	setp.le.f32	%p33, %f30, %f32;
	and.pred  	%p1, %p32, %p33;
	setp.le.f32	%p34, %f31, %f30;
	setp.lt.f32	%p35, %f31, %f32;
	and.pred  	%p2, %p35, %p34;
	setp.le.f32	%p36, %f32, %f31;
	setp.lt.f32	%p37, %f32, %f30;
	and.pred  	%p3, %p37, %p36;
	setp.geu.f32	%p38, %f30, %f31;
	setp.gtu.f32	%p39, %f30, %f32;
	or.pred  	%p40, %p38, %p39;
	setp.geu.f32	%p41, %f31, %f32;
	setp.gtu.f32	%p42, %f31, %f30;
	or.pred  	%p43, %p41, %p42;
	selp.f32	%f334, %f32, %f31, %p43;
	selp.f32	%f33, %f334, %f30, %p40;
	setp.gt.f32	%p44, %f29, %f22;
	mov.f32 	%f333, 0f00000000;
	@%p44 bra 	BB66_8;

	ld.global.u32 	%r72, [%rd10+-40];
	shl.b32 	%r73, %r14, %r72;
	add.s32 	%r74, %r73, %r13;
	shl.b32 	%r75, %r74, %r72;
	add.s32 	%r17, %r75, %r12;
	ld.global.u64 	%rd11, [%rd9+48];
	setp.eq.s64	%p45, %rd11, 4294967295;
	bfe.u64 	%rd38, %rd11, 8, 8;
	shl.b64 	%rd39, %rd38, 3;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd12, %rd40, 520;
	shl.b64 	%rd41, %rd38, 2;
	add.s64 	%rd42, %rd1, %rd41;
	add.s64 	%rd13, %rd42, 400;
	mov.u32 	%r131, -1;
	@%p45 bra 	BB66_13;

	shr.u64 	%rd43, %rd11, 16;
	cvt.u32.u64	%r76, %rd43;
	ld.global.u64 	%rd44, [%rd12];
	cvta.to.global.u64 	%rd45, %rd44;
	ld.global.u32 	%r77, [%rd13];
	mul.lo.s32 	%r78, %r77, %r76;
	cvt.s64.s32	%rd46, %r78;
	add.s64 	%rd47, %rd45, %rd46;
	mul.wide.s32 	%rd48, %r17, 8;
	add.s64 	%rd49, %rd47, %rd48;
	ld.global.u64 	%rd50, [%rd49];
	shr.u64 	%rd51, %rd50, 16;
	cvt.u32.u64	%r131, %rd51;

BB66_13:
	setp.eq.s32	%p46, %r131, -1;
	@%p46 bra 	BB66_22;
	bra.uni 	BB66_14;

BB66_22:
	selp.f32	%f370, %f23, 0f00000000, %p1;
	add.f32 	%f30, %f30, %f370;
	selp.f32	%f371, %f24, 0f00000000, %p2;
	add.f32 	%f31, %f31, %f371;
	selp.f32	%f372, %f25, 0f00000000, %p3;
	add.f32 	%f32, %f32, %f372;
	selp.b32	%r96, %r6, 0, %p1;
	add.s32 	%r12, %r96, %r12;
	selp.b32	%r97, %r7, 0, %p2;
	add.s32 	%r13, %r97, %r13;
	selp.b32	%r98, %r8, 0, %p3;
	add.s32 	%r14, %r98, %r14;
	bra.uni 	BB66_23;

BB66_14:
	setp.eq.s32	%p47, %r15, 1;
	@%p47 bra 	BB66_18;
	bra.uni 	BB66_15;

BB66_18:
	setp.eq.s64	%p57, %rd11, 4294967295;
	mov.u32 	%r133, -1;
	@%p57 bra 	BB66_20;

	shr.u64 	%rd71, %rd11, 16;
	cvt.u32.u64	%r89, %rd71;
	ld.global.u64 	%rd72, [%rd12];
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.u32 	%r90, [%rd13];
	mul.lo.s32 	%r91, %r90, %r89;
	cvt.s64.s32	%rd74, %r91;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.s32 	%rd76, %r17, 8;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.u64 	%rd78, [%rd77];
	shr.u64 	%rd79, %rd78, 16;
	cvt.u32.u64	%r133, %rd79;

BB66_20:
	st.local.u32 	[%rd2], %r133;
	add.f32 	%f366, %f29, %f10;
	fma.rn.f32 	%f28, %f5, %f366, %f2;
	fma.rn.f32 	%f27, %f6, %f366, %f3;
	fma.rn.f32 	%f26, %f7, %f366, %f4;
	setp.neu.f32	%p50, %f26, %f1;
	@%p50 bra 	BB66_9;

	selp.f32	%f367, %f23, 0f00000000, %p1;
	add.f32 	%f30, %f30, %f367;
	selp.f32	%f368, %f24, 0f00000000, %p2;
	add.f32 	%f31, %f31, %f368;
	selp.f32	%f369, %f25, 0f00000000, %p3;
	add.f32 	%f32, %f32, %f369;
	selp.b32	%r93, %r6, 0, %p1;
	add.s32 	%r12, %r93, %r12;
	selp.b32	%r94, %r7, 0, %p2;
	add.s32 	%r13, %r94, %r13;
	selp.b32	%r95, %r8, 0, %p3;
	add.s32 	%r14, %r95, %r14;
	mov.u32 	%r15, 1;

BB66_23:
	mov.f32 	%f29, %f33;
	bra.uni 	BB66_24;

BB66_15:
	setp.eq.s64	%p56, %rd11, 4294967295;
	add.s32 	%r15, %r15, -1;
	mov.u32 	%r132, -1;
	@%p56 bra 	BB66_17;

	shr.u64 	%rd52, %rd11, 16;
	cvt.u32.u64	%r80, %rd52;
	ld.global.u64 	%rd53, [%rd12];
	cvta.to.global.u64 	%rd54, %rd53;
	ld.global.u32 	%r81, [%rd13];
	mul.lo.s32 	%r82, %r81, %r80;
	cvt.s64.s32	%rd55, %r82;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.s32 	%rd57, %r17, 8;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.u64 	%rd59, [%rd58];
	shr.u64 	%rd60, %rd59, 16;
	cvt.u32.u64	%r132, %rd60;

BB66_17:
	mul.wide.s32 	%rd61, %r15, 4;
	add.s64 	%rd62, %rd2, %rd61;
	st.local.u32 	[%rd62], %r132;
	mul.wide.s32 	%rd63, %r15, 8;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.u64 	%rd65, [%rd64+440];
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r83, [%rd10+316];
	mul.lo.s32 	%r84, %r83, %r132;
	cvt.s64.s32	%rd67, %r84;
	add.s64 	%rd9, %rd66, %rd67;
	ld.global.u32 	%r85, [%rd9+4];
	cvt.rn.f32.s32	%f335, %r85;
	ld.global.u32 	%r86, [%rd9+8];
	cvt.rn.f32.s32	%f336, %r86;
	ld.global.u32 	%r87, [%rd9+12];
	cvt.rn.f32.s32	%f337, %r87;
	add.s64 	%rd68, %rd3, %rd61;
	sub.f32 	%f338, %f33, %f10;
	st.local.f32 	[%rd68], %f338;
	mul.wide.s32 	%rd69, %r15, 12;
	add.s64 	%rd70, %rd1, %rd69;
	ld.global.f32 	%f339, [%rd70+80];
	div.rn.f32 	%f340, %f339, %f5;
	ld.global.f32 	%f341, [%rd70+84];
	div.rn.f32 	%f342, %f341, %f6;
	ld.global.f32 	%f343, [%rd70+88];
	div.rn.f32 	%f344, %f343, %f7;
	abs.f32 	%f23, %f340;
	abs.f32 	%f24, %f342;
	abs.f32 	%f25, %f344;
	add.f32 	%f29, %f29, %f10;
	fma.rn.f32 	%f345, %f5, %f29, %f2;
	fma.rn.f32 	%f346, %f6, %f29, %f3;
	fma.rn.f32 	%f347, %f7, %f29, %f4;
	sub.f32 	%f348, %f345, %f335;
	sub.f32 	%f349, %f346, %f336;
	sub.f32 	%f350, %f347, %f337;
	div.rn.f32 	%f351, %f348, %f339;
	div.rn.f32 	%f352, %f349, %f341;
	div.rn.f32 	%f353, %f350, %f343;
	cvt.rmi.f32.f32	%f354, %f351;
	cvt.rmi.f32.f32	%f355, %f352;
	cvt.rmi.f32.f32	%f356, %f353;
	sub.f32 	%f357, %f354, %f351;
	sub.f32 	%f358, %f355, %f352;
	sub.f32 	%f359, %f356, %f353;
	add.f32 	%f360, %f357, 0f3F000000;
	add.f32 	%f361, %f358, 0f3F000000;
	add.f32 	%f362, %f359, 0f3F000000;
	fma.rn.f32 	%f363, %f15, %f360, 0f3F000000;
	fma.rn.f32 	%f364, %f16, %f361, 0f3F000000;
	fma.rn.f32 	%f365, %f17, %f362, 0f3F000000;
	fma.rn.f32 	%f30, %f23, %f363, %f29;
	fma.rn.f32 	%f31, %f24, %f364, %f29;
	fma.rn.f32 	%f32, %f25, %f365, %f29;
	cvt.rzi.s32.f32	%r12, %f354;
	cvt.rzi.s32.f32	%r13, %f355;
	cvt.rzi.s32.f32	%r14, %f356;

BB66_24:
	mul.wide.s32 	%rd80, %r15, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.local.f32 	%f373, [%rd81];
	setp.leu.f32	%p51, %f29, %f373;
	@%p51 bra 	BB66_31;

	mov.u32 	%r138, %r15;

BB66_26:
	setp.gt.s32	%p52, %r138, %r5;
	@%p52 bra 	BB66_27;

	add.s32 	%r15, %r138, 1;
	setp.ge.s32	%p53, %r138, %r5;
	@%p53 bra 	BB66_30;

	fma.rn.f32 	%f411, %f6, %f29, %f3;
	fma.rn.f32 	%f410, %f5, %f29, %f2;
	fma.rn.f32 	%f409, %f7, %f29, %f4;
	mul.wide.s32 	%rd82, %r15, 4;
	add.s64 	%rd83, %rd2, %rd82;
	mul.wide.s32 	%rd84, %r15, 8;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.u64 	%rd86, [%rd85+440];
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd1, %rd82;
	ld.global.u32 	%r99, [%rd88+360];
	ld.local.u32 	%r100, [%rd83];
	mul.lo.s32 	%r101, %r99, %r100;
	cvt.s64.s32	%rd89, %r101;
	add.s64 	%rd9, %rd87, %rd89;
	ld.global.u32 	%r102, [%rd9+4];
	cvt.rn.f32.s32	%f374, %r102;
	ld.global.u32 	%r103, [%rd9+8];
	cvt.rn.f32.s32	%f375, %r103;
	ld.global.u32 	%r104, [%rd9+12];
	cvt.rn.f32.s32	%f376, %r104;
	mul.wide.s32 	%rd90, %r15, 12;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.f32 	%f377, [%rd91+80];
	div.rn.f32 	%f378, %f377, %f5;
	ld.global.f32 	%f379, [%rd91+84];
	div.rn.f32 	%f380, %f379, %f6;
	ld.global.f32 	%f381, [%rd91+88];
	div.rn.f32 	%f382, %f381, %f7;
	abs.f32 	%f23, %f378;
	abs.f32 	%f24, %f380;
	abs.f32 	%f25, %f382;
	sub.f32 	%f383, %f410, %f374;
	sub.f32 	%f384, %f411, %f375;
	sub.f32 	%f385, %f409, %f376;
	div.rn.f32 	%f386, %f383, %f377;
	div.rn.f32 	%f387, %f384, %f379;
	div.rn.f32 	%f388, %f385, %f381;
	cvt.rmi.f32.f32	%f389, %f386;
	cvt.rmi.f32.f32	%f390, %f387;
	cvt.rmi.f32.f32	%f391, %f388;
	sub.f32 	%f392, %f389, %f386;
	sub.f32 	%f393, %f390, %f387;
	sub.f32 	%f394, %f391, %f388;
	add.f32 	%f395, %f392, 0f3F000000;
	add.f32 	%f396, %f393, 0f3F000000;
	add.f32 	%f397, %f394, 0f3F000000;
	fma.rn.f32 	%f398, %f15, %f395, 0f3F000000;
	fma.rn.f32 	%f399, %f16, %f396, 0f3F000000;
	fma.rn.f32 	%f400, %f17, %f397, 0f3F000000;
	fma.rn.f32 	%f30, %f23, %f398, %f29;
	fma.rn.f32 	%f31, %f24, %f399, %f29;
	fma.rn.f32 	%f32, %f25, %f400, %f29;
	cvt.rzi.s32.f32	%r12, %f389;
	cvt.rzi.s32.f32	%r13, %f390;
	cvt.rzi.s32.f32	%r14, %f391;

BB66_30:
	mul.wide.s32 	%rd92, %r15, 4;
	add.s64 	%rd93, %rd3, %rd92;
	ld.local.f32 	%f401, [%rd93];
	setp.gt.f32	%p54, %f29, %f401;
	mov.u32 	%r138, %r15;
	@%p54 bra 	BB66_26;
	bra.uni 	BB66_31;

BB66_27:
	mov.u32 	%r15, %r138;
	bra.uni 	BB66_31;

BB66_8:
	mov.f32 	%f26, %f333;

BB66_9:
	setp.neu.f32	%p55, %f26, %f1;
	@%p55 bra 	BB66_32;
	bra.uni 	BB66_10;

BB66_32:
	mul.f32 	%f456, %f28, 0f3C23D70A;
	mul.f32 	%f455, %f27, 0f3C23D70A;
	mul.f32 	%f454, %f26, 0f3C23D70A;
	bra.uni 	BB66_33;

BB66_10:
	ld.const.v4.f32 	{%f456, %f455, %f454, %f405}, [scn+112];

BB66_33:
	ld.param.u64 	%rd97, [gvdbRayEmptySkip_param_2];
	mov.u32 	%r116, %tid.y;
	mov.u32 	%r115, %ctaid.y;
	mov.u32 	%r114, %ntid.y;
	mad.lo.s32 	%r113, %r114, %r115, %r116;
	mov.u32 	%r112, %tid.x;
	mov.u32 	%r111, %ctaid.x;
	mov.u32 	%r110, %ntid.x;
	mad.lo.s32 	%r109, %r110, %r111, %r112;
	cvta.to.global.u64 	%rd94, %rd97;
	mad.lo.s32 	%r105, %r60, %r113, %r109;
	mul.f32 	%f406, %f456, 0f437F0000;
	cvt.rzi.u32.f32	%r106, %f406;
	mul.f32 	%f407, %f455, 0f437F0000;
	cvt.rzi.u32.f32	%r107, %f407;
	mul.f32 	%f408, %f454, 0f437F0000;
	cvt.rzi.u32.f32	%r108, %f408;
	mul.wide.s32 	%rd95, %r105, 4;
	add.s64 	%rd96, %rd94, %rd95;
	cvt.u16.u32	%rs1, %r108;
	cvt.u16.u32	%rs2, %r107;
	cvt.u16.u32	%rs3, %r106;
	mov.u16 	%rs4, 255;
	st.global.v4.u8 	[%rd96], {%rs3, %rs2, %rs1, %rs4};

BB66_34:
	ret;
}

	// .globl	gvdbRaytrace
.visible .entry gvdbRaytrace(
	.param .u64 gvdbRaytrace_param_0,
	.param .u8 gvdbRaytrace_param_1,
	.param .u32 gvdbRaytrace_param_2,
	.param .u64 gvdbRaytrace_param_3,
	.param .f32 gvdbRaytrace_param_4
)
{
	.local .align 4 .b8 	__local_depot67[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<78>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<432>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<121>;


	mov.u64 	%SPL, __local_depot67;
	ld.param.u64 	%rd25, [gvdbRaytrace_param_0];
	ld.param.u32 	%r54, [gvdbRaytrace_param_2];
	ld.param.u64 	%rd24, [gvdbRaytrace_param_3];
	cvta.to.global.u64 	%rd1, %rd25;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd3, %SPL, 20;
	mov.u32 	%r55, %ntid.x;
	mov.u32 	%r56, %ctaid.x;
	mov.u32 	%r57, %tid.x;
	mad.lo.s32 	%r1, %r55, %r56, %r57;
	setp.ge.s32	%p6, %r1, %r54;
	@%p6 bra 	BB67_44;

	cvta.to.global.u64 	%rd28, %rd24;
	mul.wide.s32 	%rd29, %r1, 64;
	add.s64 	%rd4, %rd28, %rd29;
	ld.const.f32 	%f1, [NOHIT];
	mov.u32 	%r58, 0;
	st.global.v2.f32 	[%rd4], {%f1, %f1};
	st.global.f32 	[%rd4+8], %f1;
	ld.global.v2.f32 	{%f111, %f112}, [%rd4+24];
	ld.global.v2.f32 	{%f113, %f114}, [%rd4+32];
	ld.global.v2.f32 	{%f115, %f116}, [%rd4+40];
	add.s64 	%rd5, %rd1, 672;
	ld.global.u32 	%r12, [%rd1+672];
	cvt.s64.s32	%rd6, %r12;
	mul.wide.s32 	%rd30, %r12, 4;
	add.s64 	%rd31, %rd2, %rd30;
	st.local.u32 	[%rd31], %r58;
	ld.global.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd1+688];
	ld.global.v2.f32 	{%f125, %f126}, [%rd1+704];
	sub.f32 	%f129, %f117, %f111;
	div.rn.f32 	%f130, %f129, %f114;
	sub.f32 	%f131, %f120, %f111;
	div.rn.f32 	%f132, %f131, %f114;
	sub.f32 	%f133, %f118, %f112;
	div.rn.f32 	%f134, %f133, %f115;
	sub.f32 	%f135, %f125, %f112;
	div.rn.f32 	%f136, %f135, %f115;
	sub.f32 	%f137, %f119, %f113;
	div.rn.f32 	%f138, %f137, %f116;
	sub.f32 	%f139, %f126, %f113;
	div.rn.f32 	%f140, %f139, %f116;
	min.f32 	%f141, %f130, %f132;
	min.f32 	%f142, %f134, %f136;
	max.f32 	%f143, %f141, %f142;
	min.f32 	%f144, %f138, %f140;
	max.f32 	%f145, %f143, %f144;
	max.f32 	%f146, %f130, %f132;
	max.f32 	%f147, %f134, %f136;
	min.f32 	%f148, %f146, %f147;
	max.f32 	%f149, %f138, %f140;
	min.f32 	%f8, %f148, %f149;
	setp.lt.f32	%p7, %f145, 0f00000000;
	selp.f32	%f9, 0f00000000, %f145, %p7;
	setp.lt.f32	%p8, %f8, %f9;
	setp.lt.f32	%p9, %f8, 0f00000000;
	or.pred  	%p10, %p8, %p9;
	selp.f32	%f150, %f1, 0f00000000, %p10;
	setp.eq.f32	%p11, %f150, %f1;
	mov.f32 	%f27, %f1;
	@%p11 bra 	BB67_42;

	mul.wide.s32 	%rd32, %r12, 8;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.u64 	%rd7, [%rd33+440];
	cvta.to.global.u64 	%rd12, %rd7;
	ld.global.u32 	%r59, [%rd12+12];
	cvt.rn.f32.s32	%f152, %r59;
	ld.global.u32 	%r60, [%rd12+8];
	cvt.rn.f32.s32	%f153, %r60;
	ld.global.u32 	%r61, [%rd12+4];
	cvt.rn.f32.s32	%f154, %r61;
	ld.global.f32 	%f155, [%rd5+8];
	add.f32 	%f31, %f9, %f155;
	sub.f32 	%f156, %f8, %f155;
	shl.b64 	%rd35, %rd6, 2;
	add.s64 	%rd36, %rd3, %rd35;
	st.local.f32 	[%rd36], %f156;
	setp.gt.f32	%p12, %f114, 0f00000000;
	selp.b32	%r3, 1, -1, %p12;
	setp.gt.f32	%p13, %f115, 0f00000000;
	selp.b32	%r4, 1, -1, %p13;
	setp.gt.f32	%p14, %f116, 0f00000000;
	selp.b32	%r5, 1, -1, %p14;
	mul.wide.s32 	%rd37, %r12, 12;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.f32 	%f157, [%rd38+80];
	div.rn.f32 	%f158, %f157, %f114;
	ld.global.f32 	%f159, [%rd38+84];
	div.rn.f32 	%f160, %f159, %f115;
	ld.global.f32 	%f161, [%rd38+88];
	div.rn.f32 	%f162, %f161, %f116;
	abs.f32 	%f28, %f158;
	abs.f32 	%f29, %f160;
	abs.f32 	%f30, %f162;
	fma.rn.f32 	%f163, %f114, %f31, %f111;
	fma.rn.f32 	%f164, %f115, %f31, %f112;
	fma.rn.f32 	%f165, %f116, %f31, %f113;
	sub.f32 	%f166, %f163, %f154;
	sub.f32 	%f167, %f164, %f153;
	sub.f32 	%f168, %f165, %f152;
	div.rn.f32 	%f169, %f166, %f157;
	div.rn.f32 	%f170, %f167, %f159;
	div.rn.f32 	%f171, %f168, %f161;
	cvt.rmi.f32.f32	%f172, %f169;
	cvt.rmi.f32.f32	%f173, %f170;
	cvt.rmi.f32.f32	%f174, %f171;
	sub.f32 	%f175, %f172, %f169;
	sub.f32 	%f176, %f173, %f170;
	sub.f32 	%f177, %f174, %f171;
	add.f32 	%f178, %f175, 0f3F000000;
	add.f32 	%f179, %f176, 0f3F000000;
	add.f32 	%f180, %f177, 0f3F000000;
	cvt.rn.f32.s32	%f14, %r3;
	cvt.rn.f32.s32	%f15, %r4;
	cvt.rn.f32.s32	%f16, %r5;
	fma.rn.f32 	%f181, %f14, %f178, 0f3F000000;
	fma.rn.f32 	%f182, %f15, %f179, 0f3F000000;
	fma.rn.f32 	%f183, %f16, %f180, 0f3F000000;
	fma.rn.f32 	%f32, %f28, %f181, %f31;
	fma.rn.f32 	%f33, %f29, %f182, %f31;
	fma.rn.f32 	%f34, %f30, %f183, %f31;
	cvt.rzi.s32.f32	%r9, %f172;
	cvt.rzi.s32.f32	%r10, %f173;
	cvt.rzi.s32.f32	%r11, %f174;
	ld.const.u64 	%rd8, [scn+400];
	setp.eq.s64	%p15, %rd8, 0;
	mov.f32 	%f21, 0f7F800000;
	@%p15 bra 	BB67_4;

	mov.u32 	%r143, %tid.x;
	mov.u32 	%r142, %ctaid.x;
	mov.u32 	%r141, %ntid.x;
	mad.lo.s32 	%r140, %r141, %r142, %r143;
	ld.const.v4.f32 	{%f184, %f185, %f186, %f187}, [scn+128];
	ld.const.v4.f32 	{%f191, %f192, %f193, %f194}, [scn+144];
	mul.f32 	%f198, %f115, %f191;
	fma.rn.f32 	%f199, %f114, %f184, %f198;
	ld.const.v4.f32 	{%f200, %f201, %f202, %f203}, [scn+160];
	fma.rn.f32 	%f207, %f116, %f200, %f199;
	mul.f32 	%f208, %f115, %f192;
	fma.rn.f32 	%f209, %f114, %f185, %f208;
	fma.rn.f32 	%f210, %f116, %f201, %f209;
	mul.f32 	%f211, %f115, %f193;
	fma.rn.f32 	%f212, %f114, %f186, %f211;
	fma.rn.f32 	%f213, %f116, %f202, %f212;
	mov.u32 	%r62, %ntid.y;
	mov.u32 	%r63, %ctaid.y;
	mul.lo.s32 	%r64, %r62, %r63;
	mov.u32 	%r65, %tid.y;
	not.b32 	%r66, %r65;
	sub.s32 	%r67, %r66, %r64;
	ld.const.v4.u32 	{%r68, %r69, %r70, %r71}, [scn];
	add.s32 	%r73, %r67, %r69;
	mov.b32 	 %f214, %r71;
	mov.b32 	 %f215, %r70;
	mad.lo.s32 	%r77, %r73, %r68, %r140;
	cvta.to.global.u64 	%rd39, %rd8;
	mul.wide.s32 	%rd40, %r77, 4;
	add.s64 	%rd41, %rd39, %rd40;
	mul.f32 	%f216, %f215, %f214;
	neg.f32 	%f217, %f216;
	sub.f32 	%f218, %f214, %f215;
	div.rn.f32 	%f219, %f217, %f218;
	div.rn.f32 	%f220, %f214, %f218;
	ld.global.f32 	%f221, [%rd41];
	sub.f32 	%f222, %f221, %f220;
	div.rn.f32 	%f223, %f219, %f222;
	mul.f32 	%f224, %f210, %f210;
	fma.rn.f32 	%f225, %f207, %f207, %f224;
	fma.rn.f32 	%f226, %f213, %f213, %f225;
	sqrt.rn.f32 	%f227, %f226;
	div.rn.f32 	%f21, %f223, %f227;

BB67_4:
	mov.u32 	%r13, 0;
	ld.param.u8 	%rs5, [gvdbRaytrace_param_1];
	cvt.u32.u16	%r79, %rs5;
	mul.wide.u32 	%rd42, %r79, 8;
	add.s64 	%rd43, %rd1, %rd42;
	add.s64 	%rd9, %rd43, 712;
	ld.const.f32 	%f23, [scn+348];
	mul.f32 	%f24, %f114, %f23;
	mul.f32 	%f25, %f115, %f23;
	mul.f32 	%f26, %f116, %f23;
	mov.f32 	%f35, 0f3F800000;
	mov.f32 	%f27, %f1;
	bra.uni 	BB67_5;

BB67_40:
	add.s32 	%r13, %r13, 1;

BB67_5:
	setp.lt.s32	%p17, %r12, 1;
	setp.gt.s32	%p18, %r13, 255;
	mov.pred 	%p77, 0;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	BB67_7;

	ld.global.u32 	%r80, [%rd5];
	setp.le.s32	%p77, %r12, %r80;

BB67_7:
	setp.lt.s32	%p20, %r9, 0;
	not.pred 	%p21, %p77;
	or.pred  	%p22, %p21, %p20;
	setp.lt.s32	%p23, %r10, 0;
	or.pred  	%p24, %p22, %p23;
	setp.lt.s32	%p25, %r11, 0;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB67_42;

	mul.wide.s32 	%rd44, %r12, 4;
	add.s64 	%rd45, %rd1, %rd44;
	add.s64 	%rd13, %rd45, 40;
	ld.global.u32 	%r81, [%rd45+40];
	setp.gt.s32	%p27, %r9, %r81;
	setp.gt.s32	%p28, %r10, %r81;
	or.pred  	%p29, %p27, %p28;
	setp.gt.s32	%p30, %r11, %r81;
	or.pred  	%p31, %p29, %p30;
	@%p31 bra 	BB67_42;

	setp.lt.f32	%p32, %f32, %f33;
	setp.le.f32	%p33, %f32, %f34;
	and.pred  	%p3, %p32, %p33;
	setp.le.f32	%p34, %f33, %f32;
	setp.lt.f32	%p35, %f33, %f34;
	and.pred  	%p4, %p35, %p34;
	setp.le.f32	%p36, %f34, %f33;
	setp.lt.f32	%p37, %f34, %f32;
	and.pred  	%p5, %p37, %p36;
	setp.geu.f32	%p38, %f32, %f33;
	setp.gtu.f32	%p39, %f32, %f34;
	or.pred  	%p40, %p38, %p39;
	setp.geu.f32	%p41, %f33, %f34;
	setp.gtu.f32	%p42, %f33, %f32;
	or.pred  	%p43, %p41, %p42;
	selp.f32	%f229, %f34, %f33, %p43;
	selp.f32	%f36, %f229, %f32, %p40;
	setp.gt.f32	%p44, %f31, %f21;
	@%p44 bra 	BB67_41;

	ld.global.u32 	%r83, [%rd13+-40];
	shl.b32 	%r84, %r11, %r83;
	add.s32 	%r85, %r84, %r10;
	shl.b32 	%r86, %r85, %r83;
	add.s32 	%r14, %r86, %r9;
	ld.global.u64 	%rd14, [%rd12+48];
	setp.eq.s64	%p45, %rd14, 4294967295;
	bfe.u64 	%rd46, %rd14, 8, 8;
	shl.b64 	%rd47, %rd46, 3;
	add.s64 	%rd48, %rd1, %rd47;
	add.s64 	%rd15, %rd48, 520;
	shl.b64 	%rd49, %rd46, 2;
	add.s64 	%rd50, %rd1, %rd49;
	add.s64 	%rd16, %rd50, 400;
	mov.u32 	%r150, -1;
	@%p45 bra 	BB67_12;

	shr.u64 	%rd51, %rd14, 16;
	cvt.u32.u64	%r87, %rd51;
	ld.global.u64 	%rd52, [%rd15];
	cvta.to.global.u64 	%rd53, %rd52;
	ld.global.u32 	%r88, [%rd16];
	mul.lo.s32 	%r89, %r88, %r87;
	cvt.s64.s32	%rd54, %r89;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.s32 	%rd56, %r14, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.u64 	%rd58, [%rd57];
	shr.u64 	%rd59, %rd58, 16;
	cvt.u32.u64	%r150, %rd59;

BB67_12:
	setp.eq.s32	%p46, %r150, -1;
	@%p46 bra 	BB67_31;
	bra.uni 	BB67_13;

BB67_31:
	selp.f32	%f325, %f28, 0f00000000, %p3;
	add.f32 	%f32, %f32, %f325;
	selp.f32	%f326, %f29, 0f00000000, %p4;
	add.f32 	%f33, %f33, %f326;
	selp.f32	%f327, %f30, 0f00000000, %p5;
	add.f32 	%f34, %f34, %f327;
	selp.b32	%r130, %r3, 0, %p3;
	add.s32 	%r9, %r130, %r9;
	selp.b32	%r131, %r4, 0, %p4;
	add.s32 	%r10, %r131, %r10;
	selp.b32	%r132, %r5, 0, %p5;
	add.s32 	%r11, %r132, %r11;
	bra.uni 	BB67_32;

BB67_13:
	setp.eq.s32	%p47, %r12, 1;
	@%p47 bra 	BB67_17;
	bra.uni 	BB67_14;

BB67_17:
	setp.eq.s64	%p76, %rd14, 4294967295;
	mov.u32 	%r152, -1;
	@%p76 bra 	BB67_19;

	shr.u64 	%rd79, %rd14, 16;
	cvt.u32.u64	%r100, %rd79;
	ld.global.u64 	%rd80, [%rd15];
	cvta.to.global.u64 	%rd81, %rd80;
	ld.global.u32 	%r101, [%rd16];
	mul.lo.s32 	%r102, %r101, %r100;
	cvt.s64.s32	%rd82, %r102;
	add.s64 	%rd83, %rd81, %rd82;
	mul.wide.s32 	%rd84, %r14, 8;
	add.s64 	%rd85, %rd83, %rd84;
	ld.global.u64 	%rd86, [%rd85];
	shr.u64 	%rd87, %rd86, 16;
	cvt.u32.u64	%r152, %rd87;

BB67_19:
	ld.const.f32 	%f382, [scn+348];
	st.local.u32 	[%rd2], %r152;
	ld.global.f32 	%f262, [%rd5+8];
	add.f32 	%f263, %f31, %f262;
	ld.global.u64 	%rd88, [%rd5+-232];
	cvta.to.global.u64 	%rd89, %rd88;
	ld.global.u32 	%r103, [%rd5+-312];
	mul.lo.s32 	%r104, %r103, %r152;
	cvt.s64.s32	%rd90, %r104;
	add.s64 	%rd91, %rd90, %rd89;
	add.s64 	%rd18, %rd91, 4;
	ld.global.u32 	%r105, [%rd91+4];
	cvt.rn.f32.s32	%f44, %r105;
	ld.global.u32 	%r106, [%rd91+8];
	cvt.rn.f32.s32	%f45, %r106;
	ld.global.u32 	%r107, [%rd91+12];
	cvt.rn.f32.s32	%f46, %r107;
	div.rn.f32 	%f264, %f263, %f382;
	cvt.rpi.f32.f32	%f265, %f264;
	mul.f32 	%f266, %f382, %f265;
	fma.rn.f32 	%f267, %f114, %f266, %f111;
	fma.rn.f32 	%f268, %f115, %f266, %f112;
	fma.rn.f32 	%f269, %f116, %f266, %f113;
	sub.f32 	%f56, %f267, %f44;
	sub.f32 	%f55, %f268, %f45;
	sub.f32 	%f54, %f269, %f46;
	setp.ltu.f32	%p50, %f56, 0f00000000;
	setp.ltu.f32	%p51, %f55, 0f00000000;
	or.pred  	%p52, %p50, %p51;
	setp.ltu.f32	%p53, %f54, 0f00000000;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	BB67_27;

	ld.global.v4.u32 	{%r109, %r110, %r111, %r112}, [%rd18+12];
	ld.global.u32 	%r113, [%rd5+-632];
	cvt.rn.f32.s32	%f50, %r113;
	mov.u32 	%r25, 0;

BB67_21:
	setp.geu.f32	%p55, %f56, %f50;
	@%p55 bra 	BB67_27;

	ld.global.u32 	%r117, [%rd5+-632];
	cvt.rn.f32.s32	%f270, %r117;
	setp.geu.f32	%p56, %f55, %f270;
	setp.geu.f32	%p57, %f54, %f270;
	or.pred  	%p58, %p56, %p57;
	@%p58 bra 	BB67_27;

	cvt.rn.f32.s32	%f386, %r109;
	cvt.rn.f32.s32	%f385, %r110;
	cvt.rn.f32.s32	%f384, %r111;
	ld.const.f32 	%f383, [scn+372];
	ld.global.u64 	%rd92, [%rd9];
	add.f32 	%f57, %f384, %f54;
	add.f32 	%f58, %f385, %f55;
	add.f32 	%f59, %f386, %f56;
	tex.3d.v4.f32.f32	{%f271, %f272, %f273, %f274}, [%rd92, {%f59, %f58, %f57, %f57}];
	setp.ltu.f32	%p59, %f271, %f383;
	@%p59 bra 	BB67_26;
	bra.uni 	BB67_24;

BB67_26:
	add.f32 	%f56, %f56, %f24;
	add.s32 	%r25, %r25, 1;
	setp.lt.s32	%p61, %r25, 256;
	setp.ge.f32	%p62, %f56, 0f00000000;
	and.pred  	%p63, %p61, %p62;
	add.f32 	%f55, %f55, %f25;
	setp.ge.f32	%p64, %f55, 0f00000000;
	and.pred  	%p65, %p63, %p64;
	add.f32 	%f54, %f54, %f26;
	setp.ge.f32	%p66, %f54, 0f00000000;
	and.pred  	%p67, %p65, %p66;
	@%p67 bra 	BB67_21;
	bra.uni 	BB67_27;

BB67_14:
	setp.eq.s64	%p75, %rd14, 4294967295;
	add.s32 	%r12, %r12, -1;
	mov.u32 	%r151, -1;
	@%p75 bra 	BB67_16;

	shr.u64 	%rd60, %rd14, 16;
	cvt.u32.u64	%r91, %rd60;
	ld.global.u64 	%rd61, [%rd15];
	cvta.to.global.u64 	%rd62, %rd61;
	ld.global.u32 	%r92, [%rd16];
	mul.lo.s32 	%r93, %r92, %r91;
	cvt.s64.s32	%rd63, %r93;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.s32 	%rd65, %r14, 8;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.u64 	%rd67, [%rd66];
	shr.u64 	%rd68, %rd67, 16;
	cvt.u32.u64	%r151, %rd68;

BB67_16:
	mul.wide.s32 	%rd69, %r12, 4;
	add.s64 	%rd70, %rd2, %rd69;
	st.local.u32 	[%rd70], %r151;
	mul.wide.s32 	%rd71, %r12, 8;
	add.s64 	%rd72, %rd1, %rd71;
	ld.global.u64 	%rd73, [%rd72+440];
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r94, [%rd13+316];
	mul.lo.s32 	%r95, %r94, %r151;
	cvt.s64.s32	%rd75, %r95;
	add.s64 	%rd12, %rd74, %rd75;
	ld.global.u32 	%r96, [%rd12+4];
	cvt.rn.f32.s32	%f230, %r96;
	ld.global.u32 	%r97, [%rd12+8];
	cvt.rn.f32.s32	%f231, %r97;
	ld.global.u32 	%r98, [%rd12+12];
	cvt.rn.f32.s32	%f232, %r98;
	ld.global.f32 	%f233, [%rd5+8];
	add.f32 	%f31, %f31, %f233;
	sub.f32 	%f234, %f36, %f233;
	add.s64 	%rd76, %rd3, %rd69;
	st.local.f32 	[%rd76], %f234;
	mul.wide.s32 	%rd77, %r12, 12;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.f32 	%f235, [%rd78+80];
	div.rn.f32 	%f236, %f235, %f114;
	ld.global.f32 	%f237, [%rd78+84];
	div.rn.f32 	%f238, %f237, %f115;
	ld.global.f32 	%f239, [%rd78+88];
	div.rn.f32 	%f240, %f239, %f116;
	abs.f32 	%f28, %f236;
	abs.f32 	%f29, %f238;
	abs.f32 	%f30, %f240;
	fma.rn.f32 	%f241, %f114, %f31, %f111;
	fma.rn.f32 	%f242, %f115, %f31, %f112;
	fma.rn.f32 	%f243, %f116, %f31, %f113;
	sub.f32 	%f244, %f241, %f230;
	sub.f32 	%f245, %f242, %f231;
	sub.f32 	%f246, %f243, %f232;
	div.rn.f32 	%f247, %f244, %f235;
	div.rn.f32 	%f248, %f245, %f237;
	div.rn.f32 	%f249, %f246, %f239;
	cvt.rmi.f32.f32	%f250, %f247;
	cvt.rmi.f32.f32	%f251, %f248;
	cvt.rmi.f32.f32	%f252, %f249;
	sub.f32 	%f253, %f250, %f247;
	sub.f32 	%f254, %f251, %f248;
	sub.f32 	%f255, %f252, %f249;
	add.f32 	%f256, %f253, 0f3F000000;
	add.f32 	%f257, %f254, 0f3F000000;
	add.f32 	%f258, %f255, 0f3F000000;
	fma.rn.f32 	%f259, %f14, %f256, 0f3F000000;
	fma.rn.f32 	%f260, %f15, %f257, 0f3F000000;
	fma.rn.f32 	%f261, %f16, %f258, 0f3F000000;
	fma.rn.f32 	%f32, %f28, %f259, %f31;
	fma.rn.f32 	%f33, %f29, %f260, %f31;
	fma.rn.f32 	%f34, %f30, %f261, %f31;
	cvt.rzi.s32.f32	%r9, %f250;
	cvt.rzi.s32.f32	%r10, %f251;
	cvt.rzi.s32.f32	%r11, %f252;
	bra.uni 	BB67_33;

BB67_24:
	cvt.rn.f32.s32	%f374, %r111;
	add.f32 	%f373, %f374, %f54;
	cvt.rn.f32.s32	%f372, %r110;
	add.f32 	%f371, %f372, %f55;
	cvt.rn.f32.s32	%f370, %r109;
	add.f32 	%f369, %f370, %f56;
	add.f32 	%f275, %f44, %f56;
	st.global.f32 	[%rd4], %f275;
	add.f32 	%f276, %f45, %f55;
	st.global.f32 	[%rd4+4], %f276;
	add.f32 	%f277, %f46, %f54;
	st.global.f32 	[%rd4+8], %f277;
	ld.global.u64 	%rd93, [%rd9];
	add.f32 	%f278, %f369, 0fBF000000;
	tex.3d.v4.f32.f32	{%f279, %f280, %f281, %f282}, [%rd93, {%f278, %f371, %f373, %f373}];
	ld.global.u64 	%rd94, [%rd9];
	add.f32 	%f283, %f369, 0f3F000000;
	tex.3d.v4.f32.f32	{%f284, %f285, %f286, %f287}, [%rd94, {%f283, %f371, %f373, %f373}];
	sub.f32 	%f288, %f279, %f284;
	ld.global.u64 	%rd95, [%rd9];
	add.f32 	%f289, %f371, 0fBF000000;
	tex.3d.v4.f32.f32	{%f290, %f291, %f292, %f293}, [%rd95, {%f369, %f289, %f373, %f373}];
	ld.global.u64 	%rd96, [%rd9];
	add.f32 	%f294, %f371, 0f3F000000;
	tex.3d.v4.f32.f32	{%f295, %f296, %f297, %f298}, [%rd96, {%f369, %f294, %f373, %f373}];
	sub.f32 	%f299, %f290, %f295;
	ld.global.u64 	%rd97, [%rd9];
	add.f32 	%f300, %f373, 0fBF000000;
	tex.3d.v4.f32.f32	{%f301, %f302, %f303, %f304}, [%rd97, {%f369, %f371, %f300, %f300}];
	ld.global.u64 	%rd98, [%rd9];
	add.f32 	%f305, %f373, 0f3F000000;
	tex.3d.v4.f32.f32	{%f306, %f307, %f308, %f309}, [%rd98, {%f369, %f371, %f305, %f305}];
	sub.f32 	%f310, %f301, %f306;
	mul.f32 	%f311, %f299, %f299;
	fma.rn.f32 	%f312, %f288, %f288, %f311;
	fma.rn.f32 	%f313, %f310, %f310, %f312;
	rsqrt.approx.f32 	%f314, %f313;
	mul.f32 	%f315, %f288, %f314;
	mul.f32 	%f316, %f299, %f314;
	mul.f32 	%f317, %f314, %f310;
	st.global.f32 	[%rd4+12], %f315;
	st.global.f32 	[%rd4+16], %f316;
	st.global.f32 	[%rd4+20], %f317;
	ld.global.u8 	%rs1, [%rd5+13];
	setp.eq.s16	%p60, %rs1, 255;
	@%p60 bra 	BB67_27;

	cvt.rn.f32.s32	%f380, %r111;
	add.f32 	%f379, %f380, %f54;
	cvt.rn.f32.s32	%f378, %r110;
	add.f32 	%f377, %f378, %f55;
	cvt.rn.f32.s32	%f376, %r109;
	add.f32 	%f375, %f376, %f56;
	cvt.u32.u16	%r118, %rs1;
	mul.wide.u32 	%rd99, %r118, 8;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.u64 	%rd101, [%rd100+712];
	cvt.rzi.s32.f32	%r119, %f375;
	cvt.rn.f32.s32	%f318, %r119;
	cvt.rzi.s32.f32	%r120, %f377;
	cvt.rn.f32.s32	%f319, %r120;
	cvt.rzi.s32.f32	%r121, %f379;
	cvt.rn.f32.s32	%f320, %r121;
	tex.3d.v4.u32.f32	{%r122, %r123, %r124, %r125}, [%rd101, {%f318, %f319, %f320, %f320}];
	cvt.u16.u32	%rs3, %r125;
	and.b16  	%rs4, %rs3, 255;
	cvt.rn.f32.u16	%f321, %rs4;
	div.rn.f32 	%f35, %f321, 0f437F0000;

BB67_27:
	setp.gtu.f32	%p68, %f35, 0f00000000;
	@%p68 bra 	BB67_29;
	bra.uni 	BB67_28;

BB67_29:
	ld.global.f32 	%f27, [%rd4+8];
	setp.neu.f32	%p69, %f27, %f1;
	@%p69 bra 	BB67_42;

	selp.f32	%f322, %f28, 0f00000000, %p3;
	add.f32 	%f32, %f32, %f322;
	selp.f32	%f323, %f29, 0f00000000, %p4;
	add.f32 	%f33, %f33, %f323;
	selp.f32	%f324, %f30, 0f00000000, %p5;
	add.f32 	%f34, %f34, %f324;
	selp.b32	%r127, %r3, 0, %p3;
	add.s32 	%r9, %r127, %r9;
	selp.b32	%r128, %r4, 0, %p4;
	add.s32 	%r10, %r128, %r10;
	selp.b32	%r129, %r5, 0, %p5;
	add.s32 	%r11, %r129, %r11;
	mov.u32 	%r12, 1;

BB67_32:
	mov.f32 	%f31, %f36;

BB67_33:
	mul.wide.s32 	%rd102, %r12, 4;
	add.s64 	%rd103, %rd3, %rd102;
	ld.local.f32 	%f328, [%rd103];
	setp.leu.f32	%p70, %f31, %f328;
	@%p70 bra 	BB67_40;

	ld.global.u32 	%r37, [%rd5];
	mov.u32 	%r158, %r12;

BB67_35:
	setp.gt.s32	%p71, %r158, %r37;
	@%p71 bra 	BB67_36;

	add.s32 	%r12, %r158, 1;
	setp.ge.s32	%p72, %r158, %r37;
	@%p72 bra 	BB67_39;

	fma.rn.f32 	%f389, %f116, %f31, %f113;
	fma.rn.f32 	%f388, %f115, %f31, %f112;
	fma.rn.f32 	%f387, %f114, %f31, %f111;
	mul.wide.s32 	%rd104, %r12, 4;
	add.s64 	%rd105, %rd2, %rd104;
	mul.wide.s32 	%rd106, %r12, 8;
	add.s64 	%rd107, %rd1, %rd106;
	ld.global.u64 	%rd108, [%rd107+440];
	cvta.to.global.u64 	%rd109, %rd108;
	add.s64 	%rd110, %rd1, %rd104;
	ld.global.u32 	%r133, [%rd110+360];
	ld.local.u32 	%r134, [%rd105];
	mul.lo.s32 	%r135, %r133, %r134;
	cvt.s64.s32	%rd111, %r135;
	add.s64 	%rd12, %rd109, %rd111;
	ld.global.u32 	%r136, [%rd12+4];
	cvt.rn.f32.s32	%f329, %r136;
	ld.global.u32 	%r137, [%rd12+8];
	cvt.rn.f32.s32	%f330, %r137;
	ld.global.u32 	%r138, [%rd12+12];
	cvt.rn.f32.s32	%f331, %r138;
	mul.wide.s32 	%rd112, %r12, 12;
	add.s64 	%rd113, %rd1, %rd112;
	ld.global.f32 	%f332, [%rd113+80];
	div.rn.f32 	%f333, %f332, %f114;
	ld.global.f32 	%f334, [%rd113+84];
	div.rn.f32 	%f335, %f334, %f115;
	ld.global.f32 	%f336, [%rd113+88];
	div.rn.f32 	%f337, %f336, %f116;
	abs.f32 	%f28, %f333;
	abs.f32 	%f29, %f335;
	abs.f32 	%f30, %f337;
	sub.f32 	%f338, %f387, %f329;
	sub.f32 	%f339, %f388, %f330;
	sub.f32 	%f340, %f389, %f331;
	div.rn.f32 	%f341, %f338, %f332;
	div.rn.f32 	%f342, %f339, %f334;
	div.rn.f32 	%f343, %f340, %f336;
	cvt.rmi.f32.f32	%f344, %f341;
	cvt.rmi.f32.f32	%f345, %f342;
	cvt.rmi.f32.f32	%f346, %f343;
	sub.f32 	%f347, %f344, %f341;
	sub.f32 	%f348, %f345, %f342;
	sub.f32 	%f349, %f346, %f343;
	add.f32 	%f350, %f347, 0f3F000000;
	add.f32 	%f351, %f348, 0f3F000000;
	add.f32 	%f352, %f349, 0f3F000000;
	fma.rn.f32 	%f353, %f14, %f350, 0f3F000000;
	fma.rn.f32 	%f354, %f15, %f351, 0f3F000000;
	fma.rn.f32 	%f355, %f16, %f352, 0f3F000000;
	fma.rn.f32 	%f32, %f28, %f353, %f31;
	fma.rn.f32 	%f33, %f29, %f354, %f31;
	fma.rn.f32 	%f34, %f30, %f355, %f31;
	cvt.rzi.s32.f32	%r9, %f344;
	cvt.rzi.s32.f32	%r10, %f345;
	cvt.rzi.s32.f32	%r11, %f346;

BB67_39:
	mul.wide.s32 	%rd114, %r12, 4;
	add.s64 	%rd115, %rd3, %rd114;
	ld.local.f32 	%f356, [%rd115];
	setp.gt.f32	%p73, %f31, %f356;
	mov.u32 	%r158, %r12;
	@%p73 bra 	BB67_35;
	bra.uni 	BB67_40;

BB67_36:
	mov.u32 	%r12, %r158;
	bra.uni 	BB67_40;

BB67_41:
	mov.u32 	%r139, 0;
	st.global.u32 	[%rd4+8], %r139;
	mov.f32 	%f27, 0f00000000;
	bra.uni 	BB67_42;

BB67_28:
	ld.global.f32 	%f27, [%rd4+8];

BB67_42:
	setp.eq.f32	%p74, %f27, %f1;
	@%p74 bra 	BB67_44;

	ld.param.f32 	%f381, [gvdbRaytrace_param_4];
	ld.global.f32 	%f358, [%rd4+36];
	mul.f32 	%f359, %f358, %f381;
	ld.global.f32 	%f360, [%rd4+40];
	mul.f32 	%f361, %f360, %f381;
	ld.global.f32 	%f362, [%rd4+44];
	mul.f32 	%f363, %f362, %f381;
	ld.global.f32 	%f364, [%rd4];
	sub.f32 	%f365, %f364, %f359;
	ld.global.f32 	%f366, [%rd4+4];
	st.global.f32 	[%rd4], %f365;
	sub.f32 	%f367, %f366, %f361;
	st.global.f32 	[%rd4+4], %f367;
	sub.f32 	%f368, %f27, %f363;
	st.global.f32 	[%rd4+8], %f368;

BB67_44:
	ret;
}

	// .globl	gvdbSection3D
.visible .entry gvdbSection3D(
	.param .u64 gvdbSection3D_param_0,
	.param .u8 gvdbSection3D_param_1,
	.param .u64 gvdbSection3D_param_2
)
{
	.local .align 4 .b8 	__local_depot68[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<121>;
	.reg .b16 	%rs<24>;
	.reg .f32 	%f<795>;
	.reg .b32 	%r<251>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<230>;


	mov.u64 	%SPL, __local_depot68;
	ld.param.u64 	%rd45, [gvdbSection3D_param_0];
	ld.param.u8 	%rs3, [gvdbSection3D_param_1];
	cvta.to.global.u64 	%rd1, %rd45;
	mov.u32 	%r62, %ntid.x;
	mov.u32 	%r63, %ctaid.x;
	mov.u32 	%r64, %tid.x;
	mad.lo.s32 	%r1, %r62, %r63, %r64;
	mov.u32 	%r65, %ntid.y;
	mov.u32 	%r66, %ctaid.y;
	mov.u32 	%r67, %tid.y;
	mad.lo.s32 	%r2, %r65, %r66, %r67;
	ld.const.v2.u32 	{%r68, %r69}, [scn];
	setp.ge.s32	%p3, %r2, %r69;
	setp.ge.s32	%p4, %r1, %r68;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB68_66;

	cvt.rn.f32.s32	%f210, %r1;
	add.f32 	%f211, %f210, 0f3F000000;
	cvt.rn.f32.s32	%f212, %r68;
	div.rn.f32 	%f213, %f211, %f212;
	cvt.rn.f32.s32	%f214, %r2;
	add.f32 	%f215, %f214, 0f3F000000;
	cvt.rn.f32.s32	%f216, %r69;
	div.rn.f32 	%f217, %f215, %f216;
	ld.const.v4.f32 	{%f218, %f219, %f220, %f221}, [scn+48];
	ld.const.v4.f32 	{%f226, %f227, %f228, %f229}, [scn+32];
	mul.f32 	%f234, %f217, %f219;
	mul.f32 	%f235, %f217, %f220;
	mul.f32 	%f236, %f217, %f221;
	fma.rn.f32 	%f237, %f213, %f228, %f234;
	fma.rn.f32 	%f238, %f213, %f229, %f235;
	fma.rn.f32 	%f239, %f213, %f218, %f236;
	ld.const.v4.f32 	{%f240, %f241, %f242, %f243}, [scn+16];
	add.f32 	%f248, %f243, %f237;
	add.f32 	%f249, %f226, %f238;
	add.f32 	%f250, %f227, %f239;
	ld.const.v4.f32 	{%f251, %f252, %f253, %f254}, [scn+256];
	ld.const.v4.f32 	{%f258, %f259, %f260, %f261}, [scn+272];
	mul.f32 	%f265, %f258, %f249;
	fma.rn.f32 	%f266, %f251, %f248, %f265;
	ld.const.v4.f32 	{%f267, %f268, %f269, %f270}, [scn+288];
	fma.rn.f32 	%f274, %f250, %f267, %f266;
	ld.const.v4.f32 	{%f275, %f276, %f277, %f278}, [scn+304];
	add.f32 	%f282, %f275, %f274;
	mul.f32 	%f283, %f249, %f259;
	fma.rn.f32 	%f284, %f248, %f252, %f283;
	fma.rn.f32 	%f285, %f250, %f268, %f284;
	add.f32 	%f286, %f276, %f285;
	mul.f32 	%f287, %f249, %f260;
	fma.rn.f32 	%f288, %f248, %f253, %f287;
	fma.rn.f32 	%f289, %f250, %f269, %f288;
	add.f32 	%f290, %f277, %f289;
	mul.f32 	%f291, %f286, %f286;
	fma.rn.f32 	%f292, %f282, %f282, %f291;
	fma.rn.f32 	%f293, %f290, %f290, %f292;
	rsqrt.approx.f32 	%f294, %f293;
	mul.f32 	%f1, %f282, %f294;
	mul.f32 	%f2, %f286, %f294;
	mul.f32 	%f3, %f294, %f290;
	ld.const.v4.f32 	{%f295, %f296, %f297, %f298}, [scn+192];
	ld.const.v4.f32 	{%f302, %f303, %f304, %f305}, [scn+208];
	mul.f32 	%f309, %f241, %f302;
	fma.rn.f32 	%f310, %f240, %f295, %f309;
	ld.const.v4.f32 	{%f311, %f312, %f313, %f314}, [scn+224];
	fma.rn.f32 	%f318, %f242, %f311, %f310;
	ld.const.v4.f32 	{%f319, %f320, %f321, %f322}, [scn+240];
	add.f32 	%f38, %f319, %f318;
	mul.f32 	%f326, %f241, %f303;
	fma.rn.f32 	%f327, %f240, %f296, %f326;
	fma.rn.f32 	%f328, %f242, %f312, %f327;
	add.f32 	%f39, %f320, %f328;
	mul.f32 	%f329, %f241, %f304;
	fma.rn.f32 	%f330, %f240, %f297, %f329;
	fma.rn.f32 	%f331, %f242, %f313, %f330;
	add.f32 	%f40, %f321, %f331;
	ld.const.v2.f32 	{%f332, %f333}, [scn+88];
	ld.const.f32 	%f336, [scn+76];
	sub.f32 	%f337, %f336, %f38;
	ld.const.v2.f32 	{%f338, %f339}, [scn+80];
	sub.f32 	%f341, %f338, %f39;
	mul.f32 	%f342, %f333, %f341;
	fma.rn.f32 	%f343, %f332, %f337, %f342;
	sub.f32 	%f345, %f339, %f40;
	ld.const.f32 	%f346, [scn+96];
	fma.rn.f32 	%f347, %f346, %f345, %f343;
	mul.f32 	%f348, %f2, %f333;
	fma.rn.f32 	%f349, %f1, %f332, %f348;
	fma.rn.f32 	%f350, %f3, %f346, %f349;
	div.rn.f32 	%f351, %f347, %f350;
	setp.gt.f32	%p6, %f351, 0f00000000;
	ld.const.f32 	%f7, [NOHIT];
	selp.f32	%f715, %f351, %f7, %p6;
	add.s64 	%rd2, %rd1, 672;
	mov.f32 	%f714, 0f00000000;
	mov.f32 	%f65, 0f3F800000;
	setp.leu.f32	%p7, %f715, 0f00000000;
	@%p7 bra 	BB68_2;

	fma.rn.f32 	%f38, %f1, %f715, %f38;
	fma.rn.f32 	%f39, %f2, %f715, %f39;
	fma.rn.f32 	%f40, %f3, %f715, %f40;
	ld.global.u32 	%r224, [%rd2];
	mul.wide.s32 	%rd47, %r224, 8;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd223, [%rd48+440];
	cvta.to.global.u64 	%rd221, %rd223;
	setp.lt.s32	%p8, %r224, 1;
	setp.eq.s64	%p9, %rd223, 0;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB68_13;

	add.s64 	%rd220, %rd221, 8;
	add.s64 	%rd219, %rd221, 4;
	add.s64 	%rd218, %rd221, 12;

BB68_5:
	ld.global.u32 	%r70, [%rd220];
	cvt.rn.f32.s32	%f12, %r70;
	ld.global.u32 	%r71, [%rd219];
	cvt.rn.f32.s32	%f13, %r71;
	ld.global.u32 	%r72, [%rd218];
	cvt.rn.f32.s32	%f14, %r72;
	cvt.s64.s32	%rd13, %r224;
	mul.wide.s32 	%rd51, %r224, 12;
	add.s64 	%rd52, %rd1, %rd51;
	add.s64 	%rd14, %rd52, 200;
	ld.global.u32 	%r73, [%rd52+200];
	cvt.rn.f32.s32	%f352, %r73;
	ld.global.u32 	%r74, [%rd52+204];
	cvt.rn.f32.s32	%f353, %r74;
	ld.global.u32 	%r75, [%rd52+208];
	cvt.rn.f32.s32	%f354, %r75;
	add.f32 	%f355, %f13, %f352;
	add.f32 	%f356, %f12, %f353;
	add.f32 	%f357, %f14, %f354;
	setp.lt.f32	%p11, %f38, %f13;
	setp.lt.f32	%p12, %f39, %f12;
	or.pred  	%p13, %p11, %p12;
	setp.lt.f32	%p14, %f40, %f14;
	or.pred  	%p15, %p13, %p14;
	setp.ge.f32	%p16, %f38, %f355;
	or.pred  	%p17, %p15, %p16;
	setp.ge.f32	%p18, %f39, %f356;
	or.pred  	%p19, %p17, %p18;
	setp.ge.f32	%p20, %f40, %f357;
	or.pred  	%p21, %p19, %p20;
	mov.u64 	%rd222, 0;
	@%p21 bra 	BB68_6;

	cvt.u32.u64	%r77, %rd13;
	ld.global.f32 	%f358, [%rd14+-120];
	sub.f32 	%f359, %f38, %f13;
	div.rn.f32 	%f360, %f359, %f358;
	ld.global.f32 	%f361, [%rd14+-116];
	sub.f32 	%f362, %f39, %f12;
	div.rn.f32 	%f363, %f362, %f361;
	ld.global.f32 	%f364, [%rd14+-112];
	sub.f32 	%f365, %f40, %f14;
	div.rn.f32 	%f366, %f365, %f364;
	cvt.rzi.s32.f32	%r78, %f360;
	cvt.rzi.s32.f32	%r79, %f363;
	cvt.rzi.s32.f32	%r80, %f366;
	shl.b64 	%rd53, %rd13, 2;
	add.s64 	%rd15, %rd1, %rd53;
	ld.global.u32 	%r81, [%rd15];
	shl.b32 	%r82, %r80, %r81;
	add.s32 	%r83, %r82, %r79;
	shl.b32 	%r84, %r83, %r81;
	add.s32 	%r7, %r84, %r78;
	add.s32 	%r224, %r77, -1;
	mov.u32 	%r225, -1;
	ld.global.u64 	%rd16, [%rd221+48];
	setp.eq.s64	%p22, %rd16, 4294967295;
	shr.u64 	%rd54, %rd16, 5;
	and.b64  	%rd55, %rd54, 2040;
	add.s64 	%rd56, %rd1, %rd55;
	add.s64 	%rd17, %rd56, 520;
	shr.u64 	%rd57, %rd16, 6;
	and.b64  	%rd58, %rd57, 1020;
	add.s64 	%rd59, %rd1, %rd58;
	add.s64 	%rd18, %rd59, 400;
	@%p22 bra 	BB68_9;

	shr.u64 	%rd60, %rd16, 16;
	cvt.u32.u64	%r85, %rd60;
	ld.global.u64 	%rd61, [%rd17];
	cvta.to.global.u64 	%rd62, %rd61;
	ld.global.u32 	%r86, [%rd18];
	mul.lo.s32 	%r87, %r86, %r85;
	cvt.s64.s32	%rd63, %r87;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.s32 	%rd65, %r7, 8;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.u64 	%rd67, [%rd66];
	shr.u64 	%rd68, %rd67, 16;
	cvt.u32.u64	%r225, %rd68;

BB68_9:
	setp.eq.s32	%p23, %r225, -1;
	mov.u64 	%rd223, %rd222;
	@%p23 bra 	BB68_14;

	mov.u32 	%r226, -1;
	@%p22 bra 	BB68_12;

	shr.u64 	%rd71, %rd16, 16;
	cvt.u32.u64	%r89, %rd71;
	ld.global.u64 	%rd72, [%rd17];
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.u32 	%r90, [%rd18];
	mul.lo.s32 	%r91, %r90, %r89;
	cvt.s64.s32	%rd74, %r91;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.s32 	%rd76, %r7, 8;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.u64 	%rd78, [%rd77];
	shr.u64 	%rd79, %rd78, 16;
	cvt.u32.u64	%r226, %rd79;

BB68_12:
	mul.wide.s32 	%rd80, %r224, 8;
	add.s64 	%rd81, %rd1, %rd80;
	ld.global.u64 	%rd82, [%rd81+440];
	cvta.to.global.u64 	%rd83, %rd82;
	ld.global.u32 	%r92, [%rd15+356];
	mul.lo.s32 	%r93, %r92, %r226;
	cvt.s64.s32	%rd84, %r93;
	add.s64 	%rd221, %rd83, %rd84;
	add.s64 	%rd223, %rd82, %rd84;
	setp.ne.s64	%p25, %rd223, 0;
	setp.gt.s32	%p26, %r224, 0;
	and.pred  	%p27, %p26, %p25;
	add.s64 	%rd219, %rd221, 4;
	add.s64 	%rd220, %rd221, 8;
	add.s64 	%rd218, %rd221, 12;
	@%p27 bra 	BB68_5;

BB68_13:
	mov.u64 	%rd222, %rd221;
	bra.uni 	BB68_14;

BB68_2:
	mov.f32 	%f711, %f65;
	mov.f32 	%f712, %f65;
	mov.f32 	%f713, %f65;
	bra.uni 	BB68_20;

BB68_6:
	mov.u64 	%rd223, %rd222;

BB68_14:
	setp.eq.s64	%p28, %rd223, 0;
	mov.u64 	%rd224, 0;
	@%p28 bra 	BB68_16;

	ld.global.u32 	%r94, [%rd222+4];
	cvt.rn.f32.s32	%f702, %r94;
	ld.global.v2.u32 	{%r95, %r96}, [%rd222+8];
	cvt.rn.f32.s32	%f703, %r95;
	cvt.rn.f32.s32	%f704, %r96;
	ld.global.v4.u32 	{%r99, %r100, %r101, %r102}, [%rd222+16];
	cvt.rn.f32.s32	%f705, %r99;
	cvt.rn.f32.s32	%f706, %r100;
	cvt.rn.f32.s32	%f707, %r101;
	mov.u64 	%rd224, %rd223;

BB68_16:
	setp.eq.s64	%p29, %rd224, 0;
	mov.f32 	%f714, 0f00000000;
	@%p29 bra 	BB68_17;

	sub.f32 	%f373, %f38, %f702;
	add.f32 	%f27, %f373, %f705;
	sub.f32 	%f374, %f39, %f703;
	add.f32 	%f28, %f374, %f706;
	sub.f32 	%f375, %f40, %f704;
	add.f32 	%f29, %f375, %f707;
	cvt.u32.u16	%r106, %rs3;
	mul.wide.u32 	%rd86, %r106, 8;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.u64 	%rd88, [%rd87+712];
	tex.3d.v4.f32.f32	{%f715, %f376, %f377, %f378}, [%rd88, {%f27, %f28, %f29, %f29}];
	ld.const.u64 	%rd89, [scn+384];
	cvta.to.global.u64 	%rd90, %rd89;
	ld.const.f32 	%f379, [scn+372];
	sub.f32 	%f380, %f715, %f379;
	ld.const.v2.f32 	{%f381, %f382}, [scn+376];
	sub.f32 	%f385, %f382, %f381;
	div.rn.f32 	%f386, %f380, %f385;
	cvt.f64.f32	%fd1, %f386;
	cvt.sat.f64.f64	%fd2, %fd1;
	mul.f64 	%fd3, %fd2, 0d40CFD60000000000;
	cvt.rzi.s32.f64	%r107, %fd3;
	mul.wide.s32 	%rd91, %r107, 16;
	add.s64 	%rd92, %rd90, %rd91;
	ld.global.v4.f32 	{%f711, %f712, %f713, %f714}, [%rd92];
	ld.global.u8 	%rs1, [%rd2+13];
	setp.eq.s16	%p30, %rs1, 255;
	@%p30 bra 	BB68_20;

	cvt.u32.u16	%r108, %rs1;
	mul.wide.u32 	%rd93, %r108, 8;
	add.s64 	%rd94, %rd1, %rd93;
	ld.global.u64 	%rd95, [%rd94+712];
	cvt.rzi.s32.f32	%r109, %f27;
	cvt.rn.f32.s32	%f391, %r109;
	cvt.rzi.s32.f32	%r110, %f28;
	cvt.rn.f32.s32	%f392, %r110;
	cvt.rzi.s32.f32	%r111, %f29;
	cvt.rn.f32.s32	%f393, %r111;
	tex.3d.v4.u32.f32	{%r112, %r113, %r114, %r115}, [%rd95, {%f391, %f392, %f393, %f393}];
	cvt.u16.u32	%rs4, %r112;
	and.b16  	%rs5, %rs4, 255;
	cvt.u16.u32	%rs6, %r113;
	and.b16  	%rs7, %rs6, 255;
	cvt.u16.u32	%rs8, %r114;
	and.b16  	%rs9, %rs8, 255;
	cvt.rn.f32.u16	%f394, %rs5;
	div.rn.f32 	%f395, %f394, 0f437F0000;
	cvt.rn.f32.u16	%f396, %rs7;
	div.rn.f32 	%f397, %f396, 0f437F0000;
	cvt.rn.f32.u16	%f398, %rs9;
	div.rn.f32 	%f399, %f398, 0f437F0000;
	mul.f32 	%f711, %f711, %f395;
	mul.f32 	%f712, %f712, %f397;
	mul.f32 	%f713, %f713, %f399;
	bra.uni 	BB68_20;

BB68_17:
	mov.f32 	%f711, %f65;
	mov.f32 	%f712, %f65;
	mov.f32 	%f713, %f65;
	mov.f32 	%f715, %f714;

BB68_20:
	ld.global.u32 	%r20, [%rd2];
	cvt.s64.s32	%rd29, %r20;
	add.u64 	%rd97, %SPL, 0;
	mul.wide.s32 	%rd98, %r20, 4;
	add.s64 	%rd99, %rd97, %rd98;
	mov.u32 	%r116, 0;
	st.local.u32 	[%rd99], %r116;
	ld.global.v4.f32 	{%f405, %f406, %f407, %f408}, [%rd2+16];
	ld.global.v2.f32 	{%f413, %f414}, [%rd2+32];
	sub.f32 	%f417, %f405, %f38;
	div.rn.f32 	%f418, %f417, %f1;
	sub.f32 	%f419, %f408, %f38;
	div.rn.f32 	%f420, %f419, %f1;
	sub.f32 	%f421, %f406, %f39;
	div.rn.f32 	%f422, %f421, %f2;
	sub.f32 	%f423, %f413, %f39;
	div.rn.f32 	%f424, %f423, %f2;
	sub.f32 	%f425, %f407, %f40;
	div.rn.f32 	%f426, %f425, %f3;
	sub.f32 	%f427, %f414, %f40;
	div.rn.f32 	%f428, %f427, %f3;
	min.f32 	%f429, %f418, %f420;
	min.f32 	%f430, %f422, %f424;
	max.f32 	%f431, %f429, %f430;
	min.f32 	%f432, %f426, %f428;
	max.f32 	%f433, %f431, %f432;
	max.f32 	%f434, %f418, %f420;
	max.f32 	%f435, %f422, %f424;
	min.f32 	%f436, %f434, %f435;
	max.f32 	%f437, %f426, %f428;
	min.f32 	%f46, %f436, %f437;
	setp.lt.f32	%p31, %f433, 0f00000000;
	selp.f32	%f47, 0f00000000, %f433, %p31;
	setp.lt.f32	%p32, %f46, %f47;
	setp.lt.f32	%p33, %f46, 0f00000000;
	or.pred  	%p34, %p32, %p33;
	selp.f32	%f438, %f7, 0f00000000, %p34;
	setp.eq.f32	%p35, %f438, %f7;
	mov.f32 	%f66, %f65;
	mov.f32 	%f67, %f65;
	mov.f32 	%f69, %f7;
	mov.f32 	%f70, %f7;
	mov.f32 	%f71, %f7;
	@%p35 bra 	BB68_30;

	mul.wide.s32 	%rd100, %r20, 8;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.u64 	%rd30, [%rd101+440];
	cvta.to.global.u64 	%rd33, %rd30;
	ld.global.u32 	%r117, [%rd33+12];
	cvt.rn.f32.s32	%f440, %r117;
	ld.global.u32 	%r118, [%rd33+8];
	cvt.rn.f32.s32	%f441, %r118;
	ld.global.u32 	%r119, [%rd33+4];
	cvt.rn.f32.s32	%f442, %r119;
	ld.global.f32 	%f443, [%rd2+8];
	add.f32 	%f78, %f47, %f443;
	sub.f32 	%f444, %f46, %f443;
	add.u64 	%rd104, %SPL, 20;
	shl.b64 	%rd105, %rd29, 2;
	add.s64 	%rd106, %rd104, %rd105;
	st.local.f32 	[%rd106], %f444;
	setp.gt.f32	%p36, %f1, 0f00000000;
	selp.b32	%r120, 1, -1, %p36;
	setp.gt.f32	%p37, %f2, 0f00000000;
	selp.b32	%r121, 1, -1, %p37;
	setp.gt.f32	%p38, %f3, 0f00000000;
	selp.b32	%r122, 1, -1, %p38;
	mul.wide.s32 	%rd107, %r20, 12;
	add.s64 	%rd108, %rd1, %rd107;
	ld.global.f32 	%f445, [%rd108+80];
	div.rn.f32 	%f446, %f445, %f1;
	ld.global.f32 	%f447, [%rd108+84];
	div.rn.f32 	%f448, %f447, %f2;
	ld.global.f32 	%f449, [%rd108+88];
	div.rn.f32 	%f450, %f449, %f3;
	abs.f32 	%f75, %f446;
	abs.f32 	%f76, %f448;
	abs.f32 	%f77, %f450;
	fma.rn.f32 	%f451, %f1, %f78, %f38;
	fma.rn.f32 	%f452, %f2, %f78, %f39;
	fma.rn.f32 	%f453, %f3, %f78, %f40;
	sub.f32 	%f454, %f451, %f442;
	sub.f32 	%f455, %f452, %f441;
	sub.f32 	%f456, %f453, %f440;
	div.rn.f32 	%f457, %f454, %f445;
	div.rn.f32 	%f458, %f455, %f447;
	div.rn.f32 	%f459, %f456, %f449;
	cvt.rmi.f32.f32	%f460, %f457;
	cvt.rmi.f32.f32	%f461, %f458;
	cvt.rmi.f32.f32	%f462, %f459;
	sub.f32 	%f463, %f460, %f457;
	sub.f32 	%f464, %f461, %f458;
	sub.f32 	%f465, %f462, %f459;
	add.f32 	%f466, %f463, 0f3F000000;
	add.f32 	%f467, %f464, 0f3F000000;
	add.f32 	%f468, %f465, 0f3F000000;
	cvt.rn.f32.s32	%f52, %r120;
	cvt.rn.f32.s32	%f53, %r121;
	cvt.rn.f32.s32	%f54, %r122;
	fma.rn.f32 	%f469, %f52, %f466, 0f3F000000;
	fma.rn.f32 	%f470, %f53, %f467, 0f3F000000;
	fma.rn.f32 	%f471, %f54, %f468, 0f3F000000;
	fma.rn.f32 	%f79, %f75, %f469, %f78;
	fma.rn.f32 	%f80, %f76, %f470, %f78;
	fma.rn.f32 	%f81, %f77, %f471, %f78;
	cvt.rzi.s32.f32	%r17, %f460;
	cvt.rzi.s32.f32	%r18, %f461;
	cvt.rzi.s32.f32	%r19, %f462;
	ld.const.u64 	%rd31, [scn+400];
	setp.eq.s64	%p39, %rd31, 0;
	mov.f32 	%f59, 0f7F800000;
	@%p39 bra 	BB68_23;

	mov.u32 	%r221, %tid.y;
	mov.u32 	%r220, %ctaid.y;
	mov.u32 	%r219, %ntid.y;
	mad.lo.s32 	%r218, %r219, %r220, %r221;
	mov.u32 	%r217, %tid.x;
	mov.u32 	%r216, %ctaid.x;
	mov.u32 	%r215, %ntid.x;
	mad.lo.s32 	%r214, %r215, %r216, %r217;
	ld.const.v4.f32 	{%f472, %f473, %f474, %f475}, [scn+128];
	ld.const.v4.f32 	{%f479, %f480, %f481, %f482}, [scn+144];
	mul.f32 	%f486, %f2, %f479;
	fma.rn.f32 	%f487, %f1, %f472, %f486;
	ld.const.v4.f32 	{%f488, %f489, %f490, %f491}, [scn+160];
	fma.rn.f32 	%f495, %f3, %f488, %f487;
	mul.f32 	%f496, %f2, %f480;
	fma.rn.f32 	%f497, %f1, %f473, %f496;
	fma.rn.f32 	%f498, %f3, %f489, %f497;
	mul.f32 	%f499, %f2, %f481;
	fma.rn.f32 	%f500, %f1, %f474, %f499;
	fma.rn.f32 	%f501, %f3, %f490, %f500;
	not.b32 	%r123, %r218;
	add.s32 	%r124, %r69, %r123;
	mad.lo.s32 	%r125, %r124, %r68, %r214;
	cvta.to.global.u64 	%rd109, %rd31;
	mul.wide.s32 	%rd110, %r125, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.const.v2.f32 	{%f502, %f503}, [scn+8];
	mul.f32 	%f506, %f502, %f503;
	neg.f32 	%f507, %f506;
	sub.f32 	%f508, %f503, %f502;
	div.rn.f32 	%f509, %f507, %f508;
	div.rn.f32 	%f510, %f503, %f508;
	ld.global.f32 	%f511, [%rd111];
	sub.f32 	%f512, %f511, %f510;
	div.rn.f32 	%f513, %f509, %f512;
	mul.f32 	%f514, %f498, %f498;
	fma.rn.f32 	%f515, %f495, %f495, %f514;
	fma.rn.f32 	%f516, %f501, %f501, %f515;
	sqrt.rn.f32 	%f517, %f516;
	div.rn.f32 	%f59, %f513, %f517;

BB68_23:
	mov.u32 	%r21, 0;
	ld.const.f32 	%f60, [scn+372];
	ld.const.f32 	%f61, [scn+348];
	mul.f32 	%f62, %f1, %f61;
	mul.f32 	%f63, %f2, %f61;
	mul.f32 	%f64, %f3, %f61;
	mov.f32 	%f65, 0f3F800000;
	mov.f32 	%f66, %f65;
	mov.f32 	%f67, %f65;
	mov.f32 	%f68, %f65;
	mov.f32 	%f69, %f7;
	mov.f32 	%f70, %f7;
	mov.f32 	%f71, %f7;
	bra.uni 	BB68_24;

BB68_61:
	add.s32 	%r21, %r21, 1;

BB68_24:
	setp.lt.s32	%p41, %r20, 1;
	setp.gt.s32	%p42, %r21, 255;
	mov.pred 	%p120, 0;
	or.pred  	%p43, %p42, %p41;
	@%p43 bra 	BB68_26;

	ld.global.u32 	%r127, [%rd1+672];
	setp.le.s32	%p120, %r20, %r127;

BB68_26:
	setp.lt.s32	%p44, %r17, 0;
	not.pred 	%p45, %p120;
	or.pred  	%p46, %p45, %p44;
	setp.lt.s32	%p47, %r18, 0;
	or.pred  	%p48, %p46, %p47;
	setp.lt.s32	%p49, %r19, 0;
	or.pred  	%p50, %p48, %p49;
	@%p50 bra 	BB68_30;

	mul.wide.s32 	%rd114, %r20, 4;
	add.s64 	%rd115, %rd1, %rd114;
	add.s64 	%rd34, %rd115, 40;
	ld.global.u32 	%r128, [%rd115+40];
	setp.gt.s32	%p51, %r17, %r128;
	setp.gt.s32	%p52, %r18, %r128;
	or.pred  	%p53, %p51, %p52;
	setp.gt.s32	%p54, %r19, %r128;
	or.pred  	%p55, %p53, %p54;
	@%p55 bra 	BB68_30;

	setp.geu.f32	%p56, %f79, %f80;
	setp.gtu.f32	%p57, %f79, %f81;
	or.pred  	%p58, %p56, %p57;
	setp.geu.f32	%p59, %f80, %f81;
	setp.gtu.f32	%p60, %f80, %f79;
	or.pred  	%p61, %p59, %p60;
	selp.f32	%f524, %f81, %f80, %p61;
	selp.f32	%f82, %f524, %f79, %p58;
	setp.gt.f32	%p62, %f78, %f59;
	mov.f32 	%f523, 0f00000000;
	@%p62 bra 	BB68_29;

	ld.global.u32 	%r130, [%rd34+-40];
	shl.b32 	%r131, %r19, %r130;
	add.s32 	%r132, %r131, %r18;
	shl.b32 	%r133, %r132, %r130;
	add.s32 	%r22, %r133, %r17;
	ld.global.u64 	%rd35, [%rd33+48];
	setp.eq.s64	%p63, %rd35, 4294967295;
	bfe.u64 	%rd116, %rd35, 8, 8;
	shl.b64 	%rd118, %rd116, 3;
	add.s64 	%rd119, %rd1, %rd118;
	add.s64 	%rd36, %rd119, 520;
	shl.b64 	%rd120, %rd116, 2;
	add.s64 	%rd121, %rd1, %rd120;
	add.s64 	%rd37, %rd121, 400;
	mov.u32 	%r232, -1;
	@%p63 bra 	BB68_34;

	shr.u64 	%rd122, %rd35, 16;
	cvt.u32.u64	%r134, %rd122;
	ld.global.u64 	%rd123, [%rd36];
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r135, [%rd37];
	mul.lo.s32 	%r136, %r135, %r134;
	cvt.s64.s32	%rd125, %r136;
	add.s64 	%rd126, %rd124, %rd125;
	mul.wide.s32 	%rd127, %r22, 8;
	add.s64 	%rd128, %rd126, %rd127;
	ld.global.u64 	%rd129, [%rd128];
	shr.u64 	%rd130, %rd129, 16;
	cvt.u32.u64	%r232, %rd130;

BB68_34:
	setp.eq.s32	%p64, %r232, -1;
	@%p64 bra 	BB68_52;
	bra.uni 	BB68_35;

BB68_52:
	setp.lt.f32	%p100, %f79, %f80;
	setp.le.f32	%p101, %f79, %f81;
	and.pred  	%p102, %p100, %p101;
	selp.f32	%f618, %f75, 0f00000000, %p102;
	setp.le.f32	%p103, %f80, %f79;
	setp.lt.f32	%p104, %f80, %f81;
	and.pred  	%p105, %p104, %p103;
	selp.f32	%f619, %f76, 0f00000000, %p105;
	setp.le.f32	%p106, %f81, %f80;
	setp.lt.f32	%p107, %f81, %f79;
	and.pred  	%p108, %p107, %p106;
	selp.f32	%f620, %f77, 0f00000000, %p108;
	add.f32 	%f79, %f79, %f618;
	add.f32 	%f80, %f80, %f619;
	add.f32 	%f81, %f81, %f620;
	selp.b32	%r183, %r120, 0, %p102;
	selp.b32	%r185, %r121, 0, %p105;
	selp.b32	%r187, %r122, 0, %p108;
	add.s32 	%r17, %r183, %r17;
	add.s32 	%r18, %r185, %r18;
	add.s32 	%r19, %r187, %r19;
	bra.uni 	BB68_53;

BB68_35:
	setp.eq.s32	%p65, %r20, 1;
	@%p65 bra 	BB68_39;
	bra.uni 	BB68_36;

BB68_39:
	setp.eq.s64	%p119, %rd35, 4294967295;
	mov.u32 	%r234, -1;
	@%p119 bra 	BB68_41;

	shr.u64 	%rd155, %rd35, 16;
	cvt.u32.u64	%r147, %rd155;
	ld.global.u64 	%rd156, [%rd36];
	cvta.to.global.u64 	%rd157, %rd156;
	ld.global.u32 	%r148, [%rd37];
	mul.lo.s32 	%r149, %r148, %r147;
	cvt.s64.s32	%rd158, %r149;
	add.s64 	%rd159, %rd157, %rd158;
	mul.wide.s32 	%rd160, %r22, 8;
	add.s64 	%rd161, %rd159, %rd160;
	ld.global.u64 	%rd162, [%rd161];
	shr.u64 	%rd163, %rd162, 16;
	cvt.u32.u64	%r234, %rd163;

BB68_41:
	st.local.u32 	[%rd97], %r234;
	ld.global.f32 	%f557, [%rd1+680];
	add.f32 	%f558, %f78, %f557;
	ld.global.u64 	%rd167, [%rd1+440];
	cvta.to.global.u64 	%rd168, %rd167;
	ld.global.u32 	%r150, [%rd1+360];
	mul.lo.s32 	%r151, %r150, %r234;
	cvt.s64.s32	%rd169, %r151;
	add.s64 	%rd170, %rd169, %rd168;
	add.s64 	%rd39, %rd170, 4;
	ld.global.u32 	%r152, [%rd170+4];
	cvt.rn.f32.s32	%f90, %r152;
	ld.global.u32 	%r153, [%rd170+8];
	cvt.rn.f32.s32	%f91, %r153;
	ld.global.u32 	%r154, [%rd170+12];
	cvt.rn.f32.s32	%f92, %r154;
	div.rn.f32 	%f559, %f558, %f61;
	cvt.rpi.f32.f32	%f560, %f559;
	mul.f32 	%f561, %f61, %f560;
	fma.rn.f32 	%f562, %f1, %f561, %f38;
	fma.rn.f32 	%f563, %f2, %f561, %f39;
	fma.rn.f32 	%f564, %f3, %f561, %f40;
	sub.f32 	%f102, %f562, %f90;
	sub.f32 	%f101, %f563, %f91;
	sub.f32 	%f100, %f564, %f92;
	setp.ltu.f32	%p68, %f102, 0f00000000;
	setp.ltu.f32	%p69, %f101, 0f00000000;
	or.pred  	%p70, %p68, %p69;
	setp.ltu.f32	%p71, %f100, 0f00000000;
	or.pred  	%p72, %p70, %p71;
	@%p72 bra 	BB68_49;

	ld.global.v4.u32 	{%r156, %r157, %r158, %r159}, [%rd39+12];
	ld.global.u32 	%r160, [%rd1+40];
	cvt.rn.f32.s32	%f96, %r160;
	mov.u32 	%r33, 0;

BB68_43:
	setp.geu.f32	%p73, %f102, %f96;
	@%p73 bra 	BB68_49;

	ld.global.u32 	%r164, [%rd1+40];
	cvt.rn.f32.s32	%f565, %r164;
	setp.geu.f32	%p74, %f101, %f565;
	setp.geu.f32	%p75, %f100, %f565;
	or.pred  	%p76, %p74, %p75;
	@%p76 bra 	BB68_49;

	cvt.rn.f32.s32	%f698, %r156;
	cvt.rn.f32.s32	%f697, %r157;
	cvt.rn.f32.s32	%f696, %r158;
	ld.param.u8 	%rs22, [gvdbSection3D_param_1];
	cvt.u32.u16	%r165, %rs22;
	mul.wide.u32 	%rd174, %r165, 8;
	add.s64 	%rd175, %rd1, %rd174;
	ld.global.u64 	%rd176, [%rd175+712];
	add.f32 	%f103, %f696, %f100;
	add.f32 	%f104, %f697, %f101;
	add.f32 	%f105, %f698, %f102;
	tex.3d.v4.f32.f32	{%f566, %f567, %f568, %f569}, [%rd176, {%f105, %f104, %f103, %f103}];
	setp.ltu.f32	%p77, %f566, %f60;
	@%p77 bra 	BB68_48;
	bra.uni 	BB68_46;

BB68_48:
	add.f32 	%f102, %f102, %f62;
	add.s32 	%r33, %r33, 1;
	setp.lt.s32	%p79, %r33, 256;
	setp.ge.f32	%p80, %f102, 0f00000000;
	and.pred  	%p81, %p79, %p80;
	add.f32 	%f101, %f101, %f63;
	setp.ge.f32	%p82, %f101, 0f00000000;
	and.pred  	%p83, %p81, %p82;
	add.f32 	%f100, %f100, %f64;
	setp.ge.f32	%p84, %f100, 0f00000000;
	and.pred  	%p85, %p83, %p84;
	@%p85 bra 	BB68_43;
	bra.uni 	BB68_49;

BB68_36:
	setp.eq.s64	%p118, %rd35, 4294967295;
	add.s32 	%r20, %r20, -1;
	mov.u32 	%r233, -1;
	@%p118 bra 	BB68_38;

	shr.u64 	%rd131, %rd35, 16;
	cvt.u32.u64	%r138, %rd131;
	ld.global.u64 	%rd132, [%rd36];
	cvta.to.global.u64 	%rd133, %rd132;
	ld.global.u32 	%r139, [%rd37];
	mul.lo.s32 	%r140, %r139, %r138;
	cvt.s64.s32	%rd134, %r140;
	add.s64 	%rd135, %rd133, %rd134;
	mul.wide.s32 	%rd136, %r22, 8;
	add.s64 	%rd137, %rd135, %rd136;
	ld.global.u64 	%rd138, [%rd137];
	shr.u64 	%rd139, %rd138, 16;
	cvt.u32.u64	%r233, %rd139;

BB68_38:
	mul.wide.s32 	%rd142, %r20, 4;
	add.s64 	%rd143, %rd97, %rd142;
	st.local.u32 	[%rd143], %r233;
	mul.wide.s32 	%rd145, %r20, 8;
	add.s64 	%rd146, %rd1, %rd145;
	ld.global.u64 	%rd147, [%rd146+440];
	cvta.to.global.u64 	%rd148, %rd147;
	ld.global.u32 	%r141, [%rd34+316];
	mul.lo.s32 	%r142, %r141, %r233;
	cvt.s64.s32	%rd149, %r142;
	add.s64 	%rd33, %rd148, %rd149;
	ld.global.u32 	%r143, [%rd33+4];
	cvt.rn.f32.s32	%f525, %r143;
	ld.global.u32 	%r144, [%rd33+8];
	cvt.rn.f32.s32	%f526, %r144;
	ld.global.u32 	%r145, [%rd33+12];
	cvt.rn.f32.s32	%f527, %r145;
	ld.global.f32 	%f528, [%rd1+680];
	add.f32 	%f78, %f78, %f528;
	sub.f32 	%f529, %f82, %f528;
	add.s64 	%rd152, %rd104, %rd142;
	st.local.f32 	[%rd152], %f529;
	mul.wide.s32 	%rd153, %r20, 12;
	add.s64 	%rd154, %rd1, %rd153;
	ld.global.f32 	%f530, [%rd154+80];
	div.rn.f32 	%f531, %f530, %f1;
	ld.global.f32 	%f532, [%rd154+84];
	div.rn.f32 	%f533, %f532, %f2;
	ld.global.f32 	%f534, [%rd154+88];
	div.rn.f32 	%f535, %f534, %f3;
	abs.f32 	%f75, %f531;
	abs.f32 	%f76, %f533;
	abs.f32 	%f77, %f535;
	fma.rn.f32 	%f536, %f1, %f78, %f38;
	fma.rn.f32 	%f537, %f2, %f78, %f39;
	fma.rn.f32 	%f538, %f3, %f78, %f40;
	sub.f32 	%f539, %f536, %f525;
	sub.f32 	%f540, %f537, %f526;
	sub.f32 	%f541, %f538, %f527;
	div.rn.f32 	%f542, %f539, %f530;
	div.rn.f32 	%f543, %f540, %f532;
	div.rn.f32 	%f544, %f541, %f534;
	cvt.rmi.f32.f32	%f545, %f542;
	cvt.rmi.f32.f32	%f546, %f543;
	cvt.rmi.f32.f32	%f547, %f544;
	sub.f32 	%f548, %f545, %f542;
	sub.f32 	%f549, %f546, %f543;
	sub.f32 	%f550, %f547, %f544;
	add.f32 	%f551, %f548, 0f3F000000;
	add.f32 	%f552, %f549, 0f3F000000;
	add.f32 	%f553, %f550, 0f3F000000;
	fma.rn.f32 	%f554, %f52, %f551, 0f3F000000;
	fma.rn.f32 	%f555, %f53, %f552, 0f3F000000;
	fma.rn.f32 	%f556, %f54, %f553, 0f3F000000;
	fma.rn.f32 	%f79, %f75, %f554, %f78;
	fma.rn.f32 	%f80, %f76, %f555, %f78;
	fma.rn.f32 	%f81, %f77, %f556, %f78;
	cvt.rzi.s32.f32	%r17, %f545;
	cvt.rzi.s32.f32	%r18, %f546;
	cvt.rzi.s32.f32	%r19, %f547;
	bra.uni 	BB68_54;

BB68_46:
	ld.param.u8 	%rs23, [gvdbSection3D_param_1];
	cvt.u32.u16	%r223, %rs23;
	mul.wide.u32 	%rd217, %r223, 8;
	add.s64 	%rd216, %rd1, %rd217;
	cvt.rn.f32.s32	%f689, %r158;
	add.f32 	%f688, %f689, %f100;
	cvt.rn.f32.s32	%f687, %r157;
	add.f32 	%f686, %f687, %f101;
	cvt.rn.f32.s32	%f685, %r156;
	add.f32 	%f684, %f685, %f102;
	add.f32 	%f69, %f90, %f102;
	ld.global.u64 	%rd180, [%rd216+712];
	add.f32 	%f570, %f684, 0fBF000000;
	tex.3d.v4.f32.f32	{%f571, %f572, %f573, %f574}, [%rd180, {%f570, %f686, %f688, %f688}];
	ld.global.u64 	%rd181, [%rd216+712];
	add.f32 	%f575, %f684, 0f3F000000;
	tex.3d.v4.f32.f32	{%f576, %f577, %f578, %f579}, [%rd181, {%f575, %f686, %f688, %f688}];
	sub.f32 	%f580, %f571, %f576;
	ld.global.u64 	%rd182, [%rd216+712];
	add.f32 	%f581, %f686, 0fBF000000;
	tex.3d.v4.f32.f32	{%f582, %f583, %f584, %f585}, [%rd182, {%f684, %f581, %f688, %f688}];
	ld.global.u64 	%rd183, [%rd216+712];
	add.f32 	%f586, %f686, 0f3F000000;
	tex.3d.v4.f32.f32	{%f587, %f588, %f589, %f590}, [%rd183, {%f684, %f586, %f688, %f688}];
	sub.f32 	%f591, %f582, %f587;
	ld.global.u64 	%rd184, [%rd216+712];
	add.f32 	%f592, %f688, 0fBF000000;
	tex.3d.v4.f32.f32	{%f593, %f594, %f595, %f596}, [%rd184, {%f684, %f686, %f592, %f592}];
	ld.global.u64 	%rd185, [%rd216+712];
	add.f32 	%f597, %f688, 0f3F000000;
	tex.3d.v4.f32.f32	{%f598, %f599, %f600, %f601}, [%rd185, {%f684, %f686, %f597, %f597}];
	add.f32 	%f70, %f91, %f101;
	add.f32 	%f71, %f92, %f100;
	sub.f32 	%f602, %f593, %f598;
	mul.f32 	%f603, %f591, %f591;
	fma.rn.f32 	%f604, %f580, %f580, %f603;
	fma.rn.f32 	%f605, %f602, %f602, %f604;
	rsqrt.approx.f32 	%f606, %f605;
	mul.f32 	%f72, %f580, %f606;
	mul.f32 	%f73, %f591, %f606;
	mul.f32 	%f74, %f606, %f602;
	ld.global.u8 	%rs2, [%rd1+685];
	setp.eq.s16	%p78, %rs2, 255;
	@%p78 bra 	BB68_49;

	cvt.rn.f32.s32	%f695, %r158;
	add.f32 	%f694, %f695, %f100;
	cvt.rn.f32.s32	%f693, %r157;
	add.f32 	%f692, %f693, %f101;
	cvt.rn.f32.s32	%f691, %r156;
	add.f32 	%f690, %f691, %f102;
	cvt.u32.u16	%r167, %rs2;
	mul.wide.u32 	%rd187, %r167, 8;
	add.s64 	%rd188, %rd1, %rd187;
	ld.global.u64 	%rd189, [%rd188+712];
	cvt.rzi.s32.f32	%r168, %f690;
	cvt.rn.f32.s32	%f607, %r168;
	cvt.rzi.s32.f32	%r169, %f692;
	cvt.rn.f32.s32	%f608, %r169;
	cvt.rzi.s32.f32	%r170, %f694;
	cvt.rn.f32.s32	%f609, %r170;
	tex.3d.v4.u32.f32	{%r171, %r172, %r173, %r174}, [%rd189, {%f607, %f608, %f609, %f609}];
	cvt.u16.u32	%rs10, %r171;
	and.b16  	%rs11, %rs10, 255;
	cvt.u16.u32	%rs12, %r172;
	and.b16  	%rs13, %rs12, 255;
	cvt.u16.u32	%rs14, %r173;
	and.b16  	%rs15, %rs14, 255;
	cvt.u16.u32	%rs16, %r174;
	and.b16  	%rs17, %rs16, 255;
	cvt.rn.f32.u16	%f610, %rs11;
	div.rn.f32 	%f65, %f610, 0f437F0000;
	cvt.rn.f32.u16	%f611, %rs13;
	div.rn.f32 	%f66, %f611, 0f437F0000;
	cvt.rn.f32.u16	%f612, %rs15;
	div.rn.f32 	%f67, %f612, 0f437F0000;
	cvt.rn.f32.u16	%f613, %rs17;
	div.rn.f32 	%f68, %f613, 0f437F0000;

BB68_49:
	setp.le.f32	%p86, %f68, 0f00000000;
	@%p86 bra 	BB68_30;

	setp.neu.f32	%p87, %f71, %f7;
	@%p87 bra 	BB68_30;

	setp.lt.f32	%p88, %f79, %f80;
	setp.le.f32	%p89, %f79, %f81;
	and.pred  	%p90, %p88, %p89;
	selp.f32	%f615, %f75, 0f00000000, %p90;
	setp.le.f32	%p91, %f80, %f79;
	setp.lt.f32	%p92, %f80, %f81;
	and.pred  	%p93, %p92, %p91;
	selp.f32	%f616, %f76, 0f00000000, %p93;
	setp.le.f32	%p94, %f81, %f80;
	setp.lt.f32	%p95, %f81, %f79;
	and.pred  	%p96, %p95, %p94;
	selp.f32	%f617, %f77, 0f00000000, %p96;
	add.f32 	%f79, %f79, %f615;
	add.f32 	%f80, %f80, %f616;
	add.f32 	%f81, %f81, %f617;
	mov.u32 	%r20, 1;
	selp.b32	%r177, %r120, 0, %p90;
	selp.b32	%r179, %r121, 0, %p93;
	selp.b32	%r181, %r122, 0, %p96;
	add.s32 	%r17, %r177, %r17;
	add.s32 	%r18, %r179, %r18;
	add.s32 	%r19, %r181, %r19;

BB68_53:
	mov.f32 	%f78, %f82;

BB68_54:
	mul.wide.s32 	%rd192, %r20, 4;
	add.s64 	%rd193, %rd104, %rd192;
	ld.local.f32 	%f621, [%rd193];
	setp.leu.f32	%p112, %f78, %f621;
	@%p112 bra 	BB68_61;

	ld.global.u32 	%r45, [%rd1+672];
	mov.u32 	%r240, %r20;

BB68_56:
	setp.gt.s32	%p113, %r240, %r45;
	@%p113 bra 	BB68_57;

	add.s32 	%r20, %r240, 1;
	setp.ge.s32	%p114, %r240, %r45;
	@%p114 bra 	BB68_60;

	fma.rn.f32 	%f701, %f2, %f78, %f39;
	fma.rn.f32 	%f700, %f1, %f78, %f38;
	fma.rn.f32 	%f699, %f3, %f78, %f40;
	mul.wide.s32 	%rd197, %r20, 4;
	add.s64 	%rd198, %rd97, %rd197;
	mul.wide.s32 	%rd200, %r20, 8;
	add.s64 	%rd201, %rd1, %rd200;
	ld.global.u64 	%rd202, [%rd201+440];
	cvta.to.global.u64 	%rd203, %rd202;
	add.s64 	%rd204, %rd1, %rd197;
	ld.global.u32 	%r188, [%rd204+360];
	ld.local.u32 	%r189, [%rd198];
	mul.lo.s32 	%r190, %r188, %r189;
	cvt.s64.s32	%rd205, %r190;
	add.s64 	%rd33, %rd203, %rd205;
	ld.global.u32 	%r191, [%rd33+4];
	cvt.rn.f32.s32	%f622, %r191;
	ld.global.u32 	%r192, [%rd33+8];
	cvt.rn.f32.s32	%f623, %r192;
	ld.global.u32 	%r193, [%rd33+12];
	cvt.rn.f32.s32	%f624, %r193;
	mul.wide.s32 	%rd206, %r20, 12;
	add.s64 	%rd207, %rd1, %rd206;
	ld.global.f32 	%f625, [%rd207+80];
	div.rn.f32 	%f626, %f625, %f1;
	ld.global.f32 	%f627, [%rd207+84];
	div.rn.f32 	%f628, %f627, %f2;
	ld.global.f32 	%f629, [%rd207+88];
	div.rn.f32 	%f630, %f629, %f3;
	abs.f32 	%f75, %f626;
	abs.f32 	%f76, %f628;
	abs.f32 	%f77, %f630;
	sub.f32 	%f631, %f700, %f622;
	sub.f32 	%f632, %f701, %f623;
	sub.f32 	%f633, %f699, %f624;
	div.rn.f32 	%f634, %f631, %f625;
	div.rn.f32 	%f635, %f632, %f627;
	div.rn.f32 	%f636, %f633, %f629;
	cvt.rmi.f32.f32	%f637, %f634;
	cvt.rmi.f32.f32	%f638, %f635;
	cvt.rmi.f32.f32	%f639, %f636;
	sub.f32 	%f640, %f637, %f634;
	sub.f32 	%f641, %f638, %f635;
	sub.f32 	%f642, %f639, %f636;
	add.f32 	%f643, %f640, 0f3F000000;
	add.f32 	%f644, %f641, 0f3F000000;
	add.f32 	%f645, %f642, 0f3F000000;
	fma.rn.f32 	%f646, %f52, %f643, 0f3F000000;
	fma.rn.f32 	%f647, %f53, %f644, 0f3F000000;
	fma.rn.f32 	%f648, %f54, %f645, 0f3F000000;
	fma.rn.f32 	%f79, %f75, %f646, %f78;
	fma.rn.f32 	%f80, %f76, %f647, %f78;
	fma.rn.f32 	%f81, %f77, %f648, %f78;
	cvt.rzi.s32.f32	%r17, %f637;
	cvt.rzi.s32.f32	%r18, %f638;
	cvt.rzi.s32.f32	%r19, %f639;

BB68_60:
	mul.wide.s32 	%rd210, %r20, 4;
	add.s64 	%rd211, %rd104, %rd210;
	ld.local.f32 	%f649, [%rd211];
	setp.gt.f32	%p115, %f78, %f649;
	mov.u32 	%r240, %r20;
	@%p115 bra 	BB68_56;
	bra.uni 	BB68_61;

BB68_57:
	mov.u32 	%r20, %r240;
	bra.uni 	BB68_61;

BB68_29:
	mov.f32 	%f71, %f523;

BB68_30:
	setp.neu.f32	%p116, %f71, %f7;
	@%p116 bra 	BB68_62;
	bra.uni 	BB68_31;

BB68_62:
	ld.const.v4.f32 	{%f655, %f656, %f657, %f658}, [scn+64];
	sub.f32 	%f662, %f655, %f69;
	sub.f32 	%f663, %f656, %f70;
	sub.f32 	%f664, %f657, %f71;
	mul.f32 	%f665, %f663, %f663;
	fma.rn.f32 	%f666, %f662, %f662, %f665;
	fma.rn.f32 	%f667, %f664, %f664, %f666;
	rsqrt.approx.f32 	%f668, %f667;
	mul.f32 	%f193, %f668, %f662;
	mul.f32 	%f194, %f668, %f663;
	mul.f32 	%f195, %f668, %f664;
	ld.const.f32 	%f669, [scn+372];
	setp.gt.f32	%p117, %f715, %f669;
	mov.f32 	%f791, 0f3F800000;
	@%p117 bra 	BB68_64;

	mul.f32 	%f670, %f73, %f194;
	fma.rn.f32 	%f671, %f72, %f193, %f670;
	fma.rn.f32 	%f672, %f74, %f195, %f671;
	mov.f32 	%f673, 0f00000000;
	max.f32 	%f674, %f673, %f672;
	cvt.f64.f32	%fd4, %f674;
	mul.f64 	%fd5, %fd4, 0d3FE999999999999A;
	cvt.rn.f32.f64	%f791, %fd5;

BB68_64:
	mul.f32 	%f792, %f65, %f791;
	mul.f32 	%f793, %f66, %f791;
	mul.f32 	%f794, %f67, %f791;
	bra.uni 	BB68_65;

BB68_31:
	ld.const.v4.f32 	{%f792, %f793, %f794, %f653}, [scn+112];

BB68_65:
	ld.param.u64 	%rd215, [gvdbSection3D_param_2];
	mov.u32 	%r213, %tid.y;
	mov.u32 	%r212, %ctaid.y;
	mov.u32 	%r211, %ntid.y;
	mad.lo.s32 	%r210, %r211, %r212, %r213;
	mov.u32 	%r209, %tid.x;
	mov.u32 	%r208, %ctaid.x;
	mov.u32 	%r207, %ntid.x;
	mad.lo.s32 	%r206, %r207, %r208, %r209;
	sub.f32 	%f675, %f711, %f792;
	fma.rn.f32 	%f676, %f714, %f675, %f792;
	sub.f32 	%f677, %f712, %f793;
	fma.rn.f32 	%f678, %f714, %f677, %f793;
	sub.f32 	%f679, %f713, %f794;
	fma.rn.f32 	%f680, %f714, %f679, %f794;
	mad.lo.s32 	%r202, %r68, %r210, %r206;
	mul.f32 	%f681, %f676, 0f437F0000;
	cvt.rzi.u32.f32	%r203, %f681;
	mul.f32 	%f682, %f678, 0f437F0000;
	cvt.rzi.u32.f32	%r204, %f682;
	mul.f32 	%f683, %f680, 0f437F0000;
	cvt.rzi.u32.f32	%r205, %f683;
	cvta.to.global.u64 	%rd212, %rd215;
	mul.wide.s32 	%rd213, %r202, 4;
	add.s64 	%rd214, %rd212, %rd213;
	cvt.u16.u32	%rs18, %r203;
	cvt.u16.u32	%rs19, %r204;
	cvt.u16.u32	%rs20, %r205;
	mov.u16 	%rs21, 255;
	st.global.v4.u8 	[%rd214], {%rs18, %rs19, %rs20, %rs21};

BB68_66:
	ret;
}

	// .globl	gvdbSection2D
.visible .entry gvdbSection2D(
	.param .u64 gvdbSection2D_param_0,
	.param .u8 gvdbSection2D_param_1,
	.param .u64 gvdbSection2D_param_2
)
{
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<8>;
	.reg .f32 	%f<88>;
	.reg .b32 	%r<75>;
	.reg .f64 	%fd<14>;
	.reg .b64 	%rd<90>;


	ld.param.u64 	%rd28, [gvdbSection2D_param_0];
	ld.param.u64 	%rd29, [gvdbSection2D_param_2];
	ld.param.u8 	%rs1, [gvdbSection2D_param_1];
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r16, %r17, %r18;
	ld.const.v2.u32 	{%r19, %r20}, [scn];
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r19;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB69_17;

	cvta.to.global.u64 	%rd30, %rd28;
	cvt.rn.f32.s32	%f19, %r1;
	cvt.f64.f32	%fd1, %f19;
	add.f64 	%fd2, %fd1, %fd1;
	cvt.rn.f64.s32	%fd3, %r19;
	div.rn.f64 	%fd4, %fd2, %fd3;
	add.f64 	%fd5, %fd4, 0dBFF0000000000000;
	cvt.rn.f32.f64	%f20, %fd5;
	cvt.rn.f32.s32	%f21, %r2;
	cvt.f64.f32	%fd6, %f21;
	add.f64 	%fd7, %fd6, %fd6;
	cvt.rn.f64.s32	%fd8, %r20;
	div.rn.f64 	%fd9, %fd7, %fd8;
	add.f64 	%fd10, %fd9, 0dBFF0000000000000;
	cvt.rn.f32.f64	%f22, %fd10;
	ld.const.v2.f32 	{%f23, %f24}, [scn+88];
	ld.const.f32 	%f27, [scn+96];
	ld.const.f32 	%f28, [scn+76];
	fma.rn.f32 	%f1, %f20, %f23, %f28;
	ld.const.v2.f32 	{%f29, %f30}, [scn+80];
	fma.rn.f32 	%f2, %f24, 0f00000000, %f29;
	fma.rn.f32 	%f3, %f22, %f27, %f30;
	ld.global.u32 	%r72, [%rd30+672];
	mul.wide.s32 	%rd31, %r72, 8;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.u64 	%rd88, [%rd32+440];
	cvta.to.global.u64 	%rd86, %rd88;
	setp.lt.s32	%p4, %r72, 1;
	setp.eq.s64	%p5, %rd88, 0;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB69_11;

	add.s64 	%rd85, %rd86, 8;
	add.s64 	%rd84, %rd86, 4;
	add.s64 	%rd83, %rd86, 12;

BB69_3:
	ld.global.u32 	%r21, [%rd85];
	cvt.rn.f32.s32	%f4, %r21;
	ld.global.u32 	%r22, [%rd84];
	cvt.rn.f32.s32	%f5, %r22;
	ld.global.u32 	%r23, [%rd83];
	cvt.rn.f32.s32	%f6, %r23;
	cvt.s64.s32	%rd11, %r72;
	mul.wide.s32 	%rd36, %r72, 12;
	add.s64 	%rd37, %rd30, %rd36;
	add.s64 	%rd12, %rd37, 200;
	ld.global.u32 	%r24, [%rd37+200];
	cvt.rn.f32.s32	%f33, %r24;
	ld.global.u32 	%r25, [%rd37+204];
	cvt.rn.f32.s32	%f34, %r25;
	ld.global.u32 	%r26, [%rd37+208];
	cvt.rn.f32.s32	%f35, %r26;
	add.f32 	%f36, %f5, %f33;
	add.f32 	%f37, %f4, %f34;
	add.f32 	%f38, %f6, %f35;
	setp.lt.f32	%p7, %f1, %f5;
	setp.lt.f32	%p8, %f2, %f4;
	or.pred  	%p9, %p7, %p8;
	setp.lt.f32	%p10, %f3, %f6;
	or.pred  	%p11, %p9, %p10;
	setp.ge.f32	%p12, %f1, %f36;
	or.pred  	%p13, %p11, %p12;
	setp.ge.f32	%p14, %f2, %f37;
	or.pred  	%p15, %p13, %p14;
	setp.ge.f32	%p16, %f3, %f38;
	or.pred  	%p17, %p15, %p16;
	mov.u64 	%rd87, 0;
	@%p17 bra 	BB69_4;

	cvt.u32.u64	%r28, %rd11;
	ld.global.f32 	%f39, [%rd12+-120];
	sub.f32 	%f40, %f1, %f5;
	div.rn.f32 	%f41, %f40, %f39;
	ld.global.f32 	%f42, [%rd12+-116];
	sub.f32 	%f43, %f2, %f4;
	div.rn.f32 	%f44, %f43, %f42;
	ld.global.f32 	%f45, [%rd12+-112];
	sub.f32 	%f46, %f3, %f6;
	div.rn.f32 	%f47, %f46, %f45;
	cvt.rzi.s32.f32	%r29, %f41;
	cvt.rzi.s32.f32	%r30, %f44;
	cvt.rzi.s32.f32	%r31, %f47;
	shl.b64 	%rd39, %rd11, 2;
	add.s64 	%rd13, %rd30, %rd39;
	ld.global.u32 	%r32, [%rd13];
	shl.b32 	%r33, %r31, %r32;
	add.s32 	%r34, %r33, %r30;
	shl.b32 	%r35, %r34, %r32;
	add.s32 	%r7, %r35, %r29;
	add.s32 	%r72, %r28, -1;
	mov.u32 	%r73, -1;
	ld.global.u64 	%rd14, [%rd86+48];
	setp.eq.s64	%p18, %rd14, 4294967295;
	shr.u64 	%rd40, %rd14, 5;
	and.b64  	%rd41, %rd40, 2040;
	add.s64 	%rd42, %rd30, %rd41;
	add.s64 	%rd15, %rd42, 520;
	shr.u64 	%rd43, %rd14, 6;
	and.b64  	%rd44, %rd43, 1020;
	add.s64 	%rd45, %rd30, %rd44;
	add.s64 	%rd16, %rd45, 400;
	@%p18 bra 	BB69_7;

	shr.u64 	%rd46, %rd14, 16;
	cvt.u32.u64	%r36, %rd46;
	ld.global.u64 	%rd47, [%rd15];
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.u32 	%r37, [%rd16];
	mul.lo.s32 	%r38, %r37, %r36;
	cvt.s64.s32	%rd49, %r38;
	add.s64 	%rd50, %rd48, %rd49;
	mul.wide.s32 	%rd51, %r7, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.u64 	%rd53, [%rd52];
	shr.u64 	%rd54, %rd53, 16;
	cvt.u32.u64	%r73, %rd54;

BB69_7:
	setp.eq.s32	%p19, %r73, -1;
	mov.u64 	%rd88, %rd87;
	@%p19 bra 	BB69_12;

	mov.u32 	%r74, -1;
	@%p18 bra 	BB69_10;

	shr.u64 	%rd57, %rd14, 16;
	cvt.u32.u64	%r40, %rd57;
	ld.global.u64 	%rd58, [%rd15];
	cvta.to.global.u64 	%rd59, %rd58;
	ld.global.u32 	%r41, [%rd16];
	mul.lo.s32 	%r42, %r41, %r40;
	cvt.s64.s32	%rd60, %r42;
	add.s64 	%rd61, %rd59, %rd60;
	mul.wide.s32 	%rd62, %r7, 8;
	add.s64 	%rd63, %rd61, %rd62;
	ld.global.u64 	%rd64, [%rd63];
	shr.u64 	%rd65, %rd64, 16;
	cvt.u32.u64	%r74, %rd65;

BB69_10:
	mul.wide.s32 	%rd67, %r72, 8;
	add.s64 	%rd68, %rd30, %rd67;
	ld.global.u64 	%rd69, [%rd68+440];
	cvta.to.global.u64 	%rd70, %rd69;
	ld.global.u32 	%r43, [%rd13+356];
	mul.lo.s32 	%r44, %r43, %r74;
	cvt.s64.s32	%rd71, %r44;
	add.s64 	%rd86, %rd70, %rd71;
	add.s64 	%rd88, %rd69, %rd71;
	add.s64 	%rd84, %rd86, 4;
	add.s64 	%rd85, %rd86, 8;
	add.s64 	%rd83, %rd86, 12;
	setp.ne.s64	%p21, %rd88, 0;
	setp.gt.s32	%p22, %r72, 0;
	and.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB69_3;

BB69_11:
	mov.u64 	%rd87, %rd86;
	bra.uni 	BB69_12;

BB69_4:
	mov.u64 	%rd88, %rd87;

BB69_12:
	setp.eq.s64	%p24, %rd88, 0;
	mov.u64 	%rd89, 0;
	@%p24 bra 	BB69_14;

	ld.global.u32 	%r45, [%rd87+4];
	cvt.rn.f32.s32	%f87, %r45;
	ld.global.v2.u32 	{%r46, %r47}, [%rd87+8];
	cvt.rn.f32.s32	%f86, %r46;
	cvt.rn.f32.s32	%f85, %r47;
	ld.global.v4.u32 	{%r50, %r51, %r52, %r53}, [%rd87+16];
	cvt.rn.f32.s32	%f84, %r50;
	cvt.rn.f32.s32	%f83, %r51;
	cvt.rn.f32.s32	%f82, %r52;
	mov.u64 	%rd89, %rd88;

BB69_14:
	mad.lo.s32 	%r65, %r19, %r2, %r1;
	cvta.to.global.u64 	%rd73, %rd29;
	mul.wide.s32 	%rd74, %r65, 4;
	add.s64 	%rd27, %rd73, %rd74;
	setp.eq.s64	%p25, %rd89, 0;
	@%p25 bra 	BB69_16;

	sub.f32 	%f49, %f1, %f87;
	add.f32 	%f50, %f84, %f49;
	sub.f32 	%f51, %f2, %f86;
	add.f32 	%f52, %f83, %f51;
	sub.f32 	%f53, %f3, %f85;
	add.f32 	%f54, %f82, %f53;
	cvt.u32.u16	%r66, %rs1;
	mul.wide.u32 	%rd76, %r66, 8;
	add.s64 	%rd77, %rd30, %rd76;
	ld.global.u64 	%rd78, [%rd77+712];
	tex.3d.v4.f32.f32	{%f55, %f56, %f57, %f58}, [%rd78, {%f50, %f52, %f54, %f54}];
	ld.const.u64 	%rd79, [scn+384];
	cvta.to.global.u64 	%rd80, %rd79;
	ld.const.f32 	%f59, [scn+372];
	sub.f32 	%f60, %f55, %f59;
	ld.const.v2.f32 	{%f61, %f62}, [scn+376];
	sub.f32 	%f65, %f62, %f61;
	div.rn.f32 	%f66, %f60, %f65;
	cvt.f64.f32	%fd11, %f66;
	cvt.sat.f64.f64	%fd12, %fd11;
	mul.f64 	%fd13, %fd12, 0d40CFD60000000000;
	cvt.rzi.s32.f64	%r67, %fd13;
	mul.wide.s32 	%rd81, %r67, 16;
	add.s64 	%rd82, %rd80, %rd81;
	ld.global.v4.f32 	{%f67, %f68, %f69, %f70}, [%rd82];
	fma.rn.f32 	%f75, %f67, %f70, 0f00000000;
	fma.rn.f32 	%f76, %f68, %f70, 0f00000000;
	fma.rn.f32 	%f77, %f69, %f70, 0f00000000;
	mul.f32 	%f78, %f75, 0f437F0000;
	cvt.rzi.u32.f32	%r68, %f78;
	mul.f32 	%f79, %f76, 0f437F0000;
	cvt.rzi.u32.f32	%r69, %f79;
	mul.f32 	%f80, %f77, 0f437F0000;
	cvt.rzi.u32.f32	%r70, %f80;
	cvt.u16.u32	%rs2, %r70;
	cvt.u16.u32	%rs3, %r69;
	cvt.u16.u32	%rs4, %r68;
	mov.u16 	%rs5, 255;
	st.global.v4.u8 	[%rd27], {%rs4, %rs3, %rs2, %rs5};
	bra.uni 	BB69_17;

BB69_16:
	mov.f32 	%f81, 0f00000000;
	cvt.rzi.u32.f32	%r71, %f81;
	cvt.u16.u32	%rs6, %r71;
	mov.u16 	%rs7, 255;
	st.global.v4.u8 	[%rd27], {%rs6, %rs6, %rs6, %rs7};

BB69_17:
	ret;
}


