{
  "module_name": "kirin_ade_reg.h",
  "hash_id": "46e56f0f9c7bfbc93abb2c182bcf5a3fbf1f354e4321a80f47b5c49d1f9613ae",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/hisilicon/kirin/kirin_ade_reg.h",
  "human_readable_source": " \n \n\n#ifndef __KIRIN_ADE_REG_H__\n#define __KIRIN_ADE_REG_H__\n\n \n#define MASK(x)\t\t\t\t(BIT(x) - 1)\n\n#define ADE_CTRL\t\t\t0x0004\n#define FRM_END_START_OFST\t\t0\n#define FRM_END_START_MASK\t\tMASK(2)\n#define AUTO_CLK_GATE_EN_OFST\t\t0\n#define AUTO_CLK_GATE_EN\t\tBIT(0)\n#define ADE_DISP_SRC_CFG\t\t0x0018\n#define ADE_CTRL1\t\t\t0x008C\n#define ADE_EN\t\t\t\t0x0100\n#define ADE_DISABLE\t\t\t0\n#define ADE_ENABLE\t\t\t1\n \n#define ADE_SOFT_RST_SEL(x)\t\t(0x0078 + (x) * 0x4)\n#define ADE_RELOAD_DIS(x)\t\t(0x00AC + (x) * 0x4)\n#define RDMA_OFST\t\t\t0\n#define CLIP_OFST\t\t\t15\n#define SCL_OFST\t\t\t21\n#define CTRAN_OFST\t\t\t24\n#define OVLY_OFST\t\t\t37  \n \n#define RD_CH_CTRL(x)\t\t\t(0x1004 + (x) * 0x80)\n#define RD_CH_ADDR(x)\t\t\t(0x1008 + (x) * 0x80)\n#define RD_CH_SIZE(x)\t\t\t(0x100C + (x) * 0x80)\n#define RD_CH_STRIDE(x)\t\t\t(0x1010 + (x) * 0x80)\n#define RD_CH_SPACE(x)\t\t\t(0x1014 + (x) * 0x80)\n#define RD_CH_EN(x)\t\t\t(0x1020 + (x) * 0x80)\n \n#define ADE_OVLY1_TRANS_CFG\t\t0x002C\n#define ADE_OVLY_CTL\t\t\t0x0098\n#define ADE_OVLY_CH_XY0(x)\t\t(0x2004 + (x) * 4)\n#define ADE_OVLY_CH_XY1(x)\t\t(0x2024 + (x) * 4)\n#define ADE_OVLY_CH_CTL(x)\t\t(0x204C + (x) * 4)\n#define ADE_OVLY_OUTPUT_SIZE(x)\t\t(0x2070 + (x) * 8)\n#define OUTPUT_XSIZE_OFST\t\t16\n#define ADE_OVLYX_CTL(x)\t\t(0x209C + (x) * 4)\n#define CH_OVLY_SEL_OFST(x)\t\t((x) * 4)\n#define CH_OVLY_SEL_MASK\t\tMASK(2)\n#define CH_OVLY_SEL_VAL(x)\t\t((x) + 1)\n#define CH_ALP_MODE_OFST\t\t0\n#define CH_ALP_SEL_OFST\t\t\t2\n#define CH_UNDER_ALP_SEL_OFST\t\t4\n#define CH_EN_OFST\t\t\t6\n#define CH_ALP_GBL_OFST\t\t\t15\n#define CH_SEL_OFST\t\t\t28\n \n#define ADE_CTRAN_DIS(x)\t\t(0x5004 + (x) * 0x100)\n#define CTRAN_BYPASS_ON\t\t\t1\n#define CTRAN_BYPASS_OFF\t\t0\n#define ADE_CTRAN_IMAGE_SIZE(x)\t\t(0x503C + (x) * 0x100)\n \n#define ADE_CLIP_DISABLE(x)\t\t(0x6800 + (x) * 0x100)\n#define ADE_CLIP_SIZE0(x)\t\t(0x6804 + (x) * 0x100)\n#define ADE_CLIP_SIZE1(x)\t\t(0x6808 + (x) * 0x100)\n\n \n#define LDI_HRZ_CTRL0\t\t\t0x7400\n#define HBP_OFST\t\t\t20\n#define LDI_HRZ_CTRL1\t\t\t0x7404\n#define LDI_VRT_CTRL0\t\t\t0x7408\n#define VBP_OFST\t\t\t20\n#define LDI_VRT_CTRL1\t\t\t0x740C\n#define LDI_PLR_CTRL\t\t\t0x7410\n#define FLAG_NVSYNC\t\t\tBIT(0)\n#define FLAG_NHSYNC\t\t\tBIT(1)\n#define FLAG_NPIXCLK\t\t\tBIT(2)\n#define FLAG_NDE\t\t\tBIT(3)\n#define LDI_DSP_SIZE\t\t\t0x7414\n#define VSIZE_OFST\t\t\t20\n#define LDI_INT_EN\t\t\t0x741C\n#define FRAME_END_INT_EN_OFST\t\t1\n#define LDI_CTRL\t\t\t0x7420\n#define BPP_OFST\t\t\t3\n#define DATA_GATE_EN\t\t\tBIT(2)\n#define LDI_EN\t\t\t\tBIT(0)\n#define LDI_MSK_INT\t\t\t0x7428\n#define LDI_INT_CLR\t\t\t0x742C\n#define LDI_WORK_MODE\t\t\t0x7430\n#define LDI_HDMI_DSI_GT\t\t\t0x7434\n\n \n#define ADE0_QOSGENERATOR_MODE\t\t0x010C\n#define QOSGENERATOR_MODE_MASK\t\tMASK(2)\n#define ADE0_QOSGENERATOR_EXTCONTROL\t0x0118\n#define SOCKET_QOS_EN\t\t\tBIT(0)\n#define ADE1_QOSGENERATOR_MODE\t\t0x020C\n#define ADE1_QOSGENERATOR_EXTCONTROL\t0x0218\n\n \nenum frame_end_start {\n\t \n\tREG_EFFECTIVE_IN_VSYNC = 0,\n\t \n\tREG_EFFECTIVE_IN_ADEEN_FRMEND,\n\t \n\tREG_EFFECTIVE_IN_ADEEN,\n\t \n\tREG_EFFECTIVE_IN_VSYNC_FRMEND\n};\n\nenum ade_fb_format {\n\tADE_RGB_565 = 0,\n\tADE_BGR_565,\n\tADE_XRGB_8888,\n\tADE_XBGR_8888,\n\tADE_ARGB_8888,\n\tADE_ABGR_8888,\n\tADE_RGBA_8888,\n\tADE_BGRA_8888,\n\tADE_RGB_888,\n\tADE_BGR_888 = 9,\n\tADE_FORMAT_UNSUPPORT = 800\n};\n\nenum ade_channel {\n\tADE_CH1 = 0,\t \n\tADE_CH_NUM\n};\n\nenum ade_scale {\n\tADE_SCL1 = 0,\n\tADE_SCL2,\n\tADE_SCL3,\n\tADE_SCL_NUM\n};\n\nenum ade_ctran {\n\tADE_CTRAN1 = 0,\n\tADE_CTRAN2,\n\tADE_CTRAN3,\n\tADE_CTRAN4,\n\tADE_CTRAN5,\n\tADE_CTRAN6,\n\tADE_CTRAN_NUM\n};\n\nenum ade_overlay {\n\tADE_OVLY1 = 0,\n\tADE_OVLY2,\n\tADE_OVLY3,\n\tADE_OVLY_NUM\n};\n\nenum ade_alpha_mode {\n\tADE_ALP_GLOBAL = 0,\n\tADE_ALP_PIXEL,\n\tADE_ALP_PIXEL_AND_GLB\n};\n\nenum ade_alpha_blending_mode {\n\tADE_ALP_MUL_COEFF_0 = 0,\t \n\tADE_ALP_MUL_COEFF_1,\t\t \n\tADE_ALP_MUL_COEFF_2,\t\t \n\tADE_ALP_MUL_COEFF_3\t\t \n};\n\n \nenum dsi_pclk_en {\n\tDSI_PCLK_ON = 0,\n\tDSI_PCLK_OFF\n};\n\nenum ldi_output_format {\n\tLDI_OUT_RGB_565 = 0,\n\tLDI_OUT_RGB_666,\n\tLDI_OUT_RGB_888\n};\n\nenum ldi_work_mode {\n\tTEST_MODE = 0,\n\tNORMAL_MODE\n};\n\nenum ldi_input_source {\n\tDISP_SRC_NONE = 0,\n\tDISP_SRC_OVLY2,\n\tDISP_SRC_DISP,\n\tDISP_SRC_ROT,\n\tDISP_SRC_SCL2\n};\n\n \nenum qos_generator_mode {\n\tFIXED_MODE = 0,\n\tLIMITER_MODE,\n\tBYPASS_MODE,\n\tREGULATOR_MODE\n};\n\n \nstatic inline void ade_update_bits(void __iomem *addr, u32 bit_start,\n\t\t\t\t   u32 mask, u32 val)\n{\n\tu32 tmp, orig;\n\n\torig = readl(addr);\n\ttmp = orig & ~(mask << bit_start);\n\ttmp |= (val & mask) << bit_start;\n\twritel(tmp, addr);\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}