// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module V_read (
        ap_start,
        start_full_n,
        ap_ready,
        start_out,
        start_write,
        ap_clk,
        ap_rst,
        simConfig_rowBegin_V_dout,
        simConfig_rowBegin_V_empty_n,
        simConfig_rowBegin_V_read,
        simConfig_rowEnd_V_dout,
        simConfig_rowEnd_V_empty_n,
        simConfig_rowEnd_V_read,
        simConfig_rowsToSimulate_V_dout,
        simConfig_rowsToSimulate_V_empty_n,
        simConfig_rowsToSimulate_V_read,
        simConfig_BLOCK_NUMBERS_V_dout,
        simConfig_BLOCK_NUMBERS_V_empty_n,
        simConfig_BLOCK_NUMBERS_V_read,
        V_SIZE_read,
        simConfig_rowsToSimulate_V_out_din,
        simConfig_rowsToSimulate_V_out_full_n,
        simConfig_rowsToSimulate_V_out_write,
        simConfig_BLOCK_NUMBERS_V_out_din,
        simConfig_BLOCK_NUMBERS_V_out_full_n,
        simConfig_BLOCK_NUMBERS_V_out_write,
        V_data_V_data_0_dout,
        V_data_V_data_0_empty_n,
        V_data_V_data_0_read,
        V_data_V_data_1_dout,
        V_data_V_data_1_empty_n,
        V_data_V_data_1_read,
        V_data_V_data_2_dout,
        V_data_V_data_2_empty_n,
        V_data_V_data_2_read,
        V_data_V_data_3_dout,
        V_data_V_data_3_empty_n,
        V_data_V_data_3_read,
        fixedData_V_data_din,
        fixedData_V_data_full_n,
        fixedData_V_data_write,
        fixedData_V_tlast_V_din,
        fixedData_V_tlast_V_full_n,
        fixedData_V_tlast_V_write,
        processedData_V_data_din,
        processedData_V_data_full_n,
        processedData_V_data_write,
        processedData_V_data_1_din,
        processedData_V_data_1_full_n,
        processedData_V_data_1_write,
        processedData_V_data_2_din,
        processedData_V_data_2_full_n,
        processedData_V_data_2_write,
        processedData_V_data_3_din,
        processedData_V_data_3_full_n,
        processedData_V_data_3_write,
        V_SIZE_read_ap_vld,
        ap_done,
        ap_idle,
        ap_continue
);

parameter    ap_const_lv27_0 = 27'b000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;

input   ap_start;
input   start_full_n;
output   ap_ready;
output   start_out;
output   start_write;
input   ap_clk;
input   ap_rst;
input  [26:0] simConfig_rowBegin_V_dout;
input   simConfig_rowBegin_V_empty_n;
output   simConfig_rowBegin_V_read;
input  [26:0] simConfig_rowEnd_V_dout;
input   simConfig_rowEnd_V_empty_n;
output   simConfig_rowEnd_V_read;
input  [26:0] simConfig_rowsToSimulate_V_dout;
input   simConfig_rowsToSimulate_V_empty_n;
output   simConfig_rowsToSimulate_V_read;
input  [26:0] simConfig_BLOCK_NUMBERS_V_dout;
input   simConfig_BLOCK_NUMBERS_V_empty_n;
output   simConfig_BLOCK_NUMBERS_V_read;
input  [31:0] V_SIZE_read;
output  [26:0] simConfig_rowsToSimulate_V_out_din;
input   simConfig_rowsToSimulate_V_out_full_n;
output   simConfig_rowsToSimulate_V_out_write;
output  [26:0] simConfig_BLOCK_NUMBERS_V_out_din;
input   simConfig_BLOCK_NUMBERS_V_out_full_n;
output   simConfig_BLOCK_NUMBERS_V_out_write;
input  [31:0] V_data_V_data_0_dout;
input   V_data_V_data_0_empty_n;
output   V_data_V_data_0_read;
input  [31:0] V_data_V_data_1_dout;
input   V_data_V_data_1_empty_n;
output   V_data_V_data_1_read;
input  [31:0] V_data_V_data_2_dout;
input   V_data_V_data_2_empty_n;
output   V_data_V_data_2_read;
input  [31:0] V_data_V_data_3_dout;
input   V_data_V_data_3_empty_n;
output   V_data_V_data_3_read;
output  [31:0] fixedData_V_data_din;
input   fixedData_V_data_full_n;
output   fixedData_V_data_write;
output  [0:0] fixedData_V_tlast_V_din;
input   fixedData_V_tlast_V_full_n;
output   fixedData_V_tlast_V_write;
output  [31:0] processedData_V_data_din;
input   processedData_V_data_full_n;
output   processedData_V_data_write;
output  [31:0] processedData_V_data_1_din;
input   processedData_V_data_1_full_n;
output   processedData_V_data_1_write;
output  [31:0] processedData_V_data_2_din;
input   processedData_V_data_2_full_n;
output   processedData_V_data_2_write;
output  [31:0] processedData_V_data_3_din;
input   processedData_V_data_3_full_n;
output   processedData_V_data_3_write;
input   V_SIZE_read_ap_vld;
output   ap_done;
output   ap_idle;
input   ap_continue;

reg    real_start;
reg    real_start_status_reg;
wire    internal_ap_ready;
reg    start_once_reg;
reg    start_control_reg;
wire   [31:0] voltagesBackup_i_q0;
wire   [31:0] voltagesBackup_i_q1;
wire   [31:0] voltagesBackup_t_q0;
wire   [31:0] voltagesBackup_t_q1;
wire    V_read_entry201214_U0_ap_start;
wire    V_read_entry201214_U0_ap_done;
wire    V_read_entry201214_U0_ap_continue;
wire    V_read_entry201214_U0_ap_idle;
wire    V_read_entry201214_U0_ap_ready;
wire    V_read_entry201214_U0_start_out;
wire    V_read_entry201214_U0_start_write;
wire    V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read;
wire   [26:0] V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din;
wire    V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write;
wire    V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read;
wire   [26:0] V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din;
wire    V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write;
wire    V_read_entry201214_U0_simConfig_rowBegin_V_read;
wire    V_read_entry201214_U0_simConfig_rowEnd_V_read;
wire   [26:0] V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_din;
wire    V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_write;
wire   [26:0] V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_din;
wire    V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_write;
wire   [26:0] V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_din;
wire    V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_write;
wire   [26:0] V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_din;
wire    V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_write;
wire   [26:0] V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_din;
wire    V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_write;
wire   [31:0] V_read_entry201214_U0_V_SIZE_channel_i_din;
wire    V_read_entry201214_U0_V_SIZE_channel_i_write;
wire    ap_hs_continue;
wire    readVoltages_U0_ap_start;
wire    readVoltages_U0_ap_done;
wire    readVoltages_U0_ap_continue;
wire    readVoltages_U0_ap_idle;
wire    readVoltages_U0_ap_ready;
wire   [13:0] readVoltages_U0_voltagesBackup_address0;
wire    readVoltages_U0_voltagesBackup_ce0;
wire    readVoltages_U0_voltagesBackup_we0;
wire   [31:0] readVoltages_U0_voltagesBackup_d0;
wire   [13:0] readVoltages_U0_voltagesBackup_address1;
wire    readVoltages_U0_voltagesBackup_ce1;
wire    readVoltages_U0_voltagesBackup_we1;
wire   [31:0] readVoltages_U0_voltagesBackup_d1;
wire    readVoltages_U0_V_SIZE_read;
wire    readVoltages_U0_V_data_V_data_0_read;
wire    readVoltages_U0_V_data_V_data_1_read;
wire    readVoltages_U0_V_data_V_data_2_read;
wire    readVoltages_U0_V_data_V_data_3_read;
wire    ap_channel_done_voltagesBackup;
wire    readVoltages_U0_voltagesBackup_full_n;
wire    indexGeneration_U0_ap_start;
wire    indexGeneration_U0_ap_done;
wire    indexGeneration_U0_ap_continue;
wire    indexGeneration_U0_ap_idle;
wire    indexGeneration_U0_ap_ready;
wire    indexGeneration_U0_simConfig_rowBegin_V_read;
wire    indexGeneration_U0_simConfig_rowEnd_V_read;
wire    indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read;
wire   [26:0] indexGeneration_U0_Vi_idx_V_data_V_0_din;
wire    indexGeneration_U0_Vi_idx_V_data_V_0_write;
wire   [26:0] indexGeneration_U0_Vi_idx_V_data_V_1_din;
wire    indexGeneration_U0_Vi_idx_V_data_V_1_write;
wire   [26:0] indexGeneration_U0_Vi_idx_V_data_V_2_din;
wire    indexGeneration_U0_Vi_idx_V_data_V_2_write;
wire   [26:0] indexGeneration_U0_Vi_idx_V_data_V_3_din;
wire    indexGeneration_U0_Vi_idx_V_data_V_3_write;
wire   [26:0] indexGeneration_U0_Vj_idx_V_data_V_0_din;
wire    indexGeneration_U0_Vj_idx_V_data_V_0_write;
wire   [26:0] indexGeneration_U0_Vj_idx_V_data_V_1_din;
wire    indexGeneration_U0_Vj_idx_V_data_V_1_write;
wire   [26:0] indexGeneration_U0_Vj_idx_V_data_V_2_din;
wire    indexGeneration_U0_Vj_idx_V_data_V_2_write;
wire   [26:0] indexGeneration_U0_Vj_idx_V_data_V_3_din;
wire    indexGeneration_U0_Vj_idx_V_data_V_3_write;
wire    writeV2calc_U0_ap_start;
wire    writeV2calc_U0_ap_done;
wire    writeV2calc_U0_ap_continue;
wire    writeV2calc_U0_ap_idle;
wire    writeV2calc_U0_ap_ready;
wire   [13:0] writeV2calc_U0_voltagesBackup_address0;
wire    writeV2calc_U0_voltagesBackup_ce0;
wire   [13:0] writeV2calc_U0_voltagesBackup_address1;
wire    writeV2calc_U0_voltagesBackup_ce1;
wire    writeV2calc_U0_simConfig_rowsToSimu_read;
wire    writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read;
wire    writeV2calc_U0_Vi_idx_V_data_V_0_read;
wire    writeV2calc_U0_Vi_idx_V_data_V_1_read;
wire    writeV2calc_U0_Vi_idx_V_data_V_2_read;
wire    writeV2calc_U0_Vi_idx_V_data_V_3_read;
wire   [31:0] writeV2calc_U0_fixedData_V_data_din;
wire    writeV2calc_U0_fixedData_V_data_write;
wire   [0:0] writeV2calc_U0_fixedData_V_tlast_V_din;
wire    writeV2calc_U0_fixedData_V_tlast_V_write;
wire    writeV2calc_U0_Vj_idx_V_data_V_0_read;
wire    writeV2calc_U0_Vj_idx_V_data_V_1_read;
wire    writeV2calc_U0_Vj_idx_V_data_V_2_read;
wire    writeV2calc_U0_Vj_idx_V_data_V_3_read;
wire   [31:0] writeV2calc_U0_processedData_V_data_din;
wire    writeV2calc_U0_processedData_V_data_write;
wire   [31:0] writeV2calc_U0_processedData_V_data_1_din;
wire    writeV2calc_U0_processedData_V_data_1_write;
wire   [31:0] writeV2calc_U0_processedData_V_data_2_din;
wire    writeV2calc_U0_processedData_V_data_2_write;
wire   [31:0] writeV2calc_U0_processedData_V_data_3_din;
wire    writeV2calc_U0_processedData_V_data_3_write;
wire    voltagesBackup_i_full_n;
wire    voltagesBackup_t_empty_n;
wire    simConfig_rowBegin_V_3_full_n;
wire   [26:0] simConfig_rowBegin_V_3_dout;
wire    simConfig_rowBegin_V_3_empty_n;
wire    simConfig_rowEnd_V_c_full_n;
wire   [26:0] simConfig_rowEnd_V_c_dout;
wire    simConfig_rowEnd_V_c_empty_n;
wire    simConfig_rowsToSimu_full_n;
wire   [26:0] simConfig_rowsToSimu_dout;
wire    simConfig_rowsToSimu_empty_n;
wire    simConfig_BLOCK_NUMB_6_full_n;
wire   [26:0] simConfig_BLOCK_NUMB_6_dout;
wire    simConfig_BLOCK_NUMB_6_empty_n;
wire    simConfig_BLOCK_NUMB_full_n;
wire   [26:0] simConfig_BLOCK_NUMB_dout;
wire    simConfig_BLOCK_NUMB_empty_n;
wire    V_SIZE_channel_i_full_n;
wire   [31:0] V_SIZE_channel_i_dout;
wire    V_SIZE_channel_i_empty_n;
wire    Vi_idx_V_data_V_0_full_n;
wire   [26:0] Vi_idx_V_data_V_0_dout;
wire    Vi_idx_V_data_V_0_empty_n;
wire    Vi_idx_V_data_V_1_full_n;
wire   [26:0] Vi_idx_V_data_V_1_dout;
wire    Vi_idx_V_data_V_1_empty_n;
wire    Vi_idx_V_data_V_2_full_n;
wire   [26:0] Vi_idx_V_data_V_2_dout;
wire    Vi_idx_V_data_V_2_empty_n;
wire    Vi_idx_V_data_V_3_full_n;
wire   [26:0] Vi_idx_V_data_V_3_dout;
wire    Vi_idx_V_data_V_3_empty_n;
wire    Vj_idx_V_data_V_0_full_n;
wire   [26:0] Vj_idx_V_data_V_0_dout;
wire    Vj_idx_V_data_V_0_empty_n;
wire    Vj_idx_V_data_V_1_full_n;
wire   [26:0] Vj_idx_V_data_V_1_dout;
wire    Vj_idx_V_data_V_1_empty_n;
wire    Vj_idx_V_data_V_2_full_n;
wire   [26:0] Vj_idx_V_data_V_2_dout;
wire    Vj_idx_V_data_V_2_empty_n;
wire    Vj_idx_V_data_V_3_full_n;
wire   [26:0] Vj_idx_V_data_V_3_dout;
wire    Vj_idx_V_data_V_3_empty_n;
wire    ap_hs_done;
reg    ap_reg_V_read_entry201214_U0_ap_done;
reg    ap_reg_writeV2calc_U0_ap_done;
wire    ap_hs_ready;
reg    ap_sync_reg_V_read_entry201214_U0_ap_ready;
wire    ap_sync_V_read_entry201214_U0_ap_ready;
reg   [1:0] V_read_entry201214_U0_ap_ready_count;
reg    ap_sync_reg_readVoltages_U0_ap_ready;
wire    ap_sync_readVoltages_U0_ap_ready;
reg   [1:0] readVoltages_U0_ap_ready_count;
wire    ap_sync_V_read_entry201214_U0_ap_start;
wire    ap_sync_readVoltages_U0_ap_start;
wire   [0:0] start_for_indexGeneration_U0_din;
wire    start_for_indexGeneration_U0_full_n;
wire   [0:0] start_for_indexGeneration_U0_dout;
wire    start_for_indexGeneration_U0_empty_n;

// power-on initialization
initial begin
#0 real_start_status_reg = 1'b0;
#0 start_once_reg = 1'b0;
#0 start_control_reg = 1'b0;
#0 ap_reg_V_read_entry201214_U0_ap_done = 1'b0;
#0 ap_reg_writeV2calc_U0_ap_done = 1'b0;
#0 ap_sync_reg_V_read_entry201214_U0_ap_ready = 1'b0;
#0 V_read_entry201214_U0_ap_ready_count = 2'b00;
#0 ap_sync_reg_readVoltages_U0_ap_ready = 1'b0;
#0 readVoltages_U0_ap_ready_count = 2'b00;
end

V_read_voltagesBabkb #(
    .DataWidth( 32 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
voltagesBackup_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(readVoltages_U0_voltagesBackup_address0),
    .i_ce0(readVoltages_U0_voltagesBackup_ce0),
    .i_we0(readVoltages_U0_voltagesBackup_we0),
    .i_d0(readVoltages_U0_voltagesBackup_d0),
    .i_q0(voltagesBackup_i_q0),
    .i_address1(readVoltages_U0_voltagesBackup_address1),
    .i_ce1(readVoltages_U0_voltagesBackup_ce1),
    .i_we1(readVoltages_U0_voltagesBackup_we1),
    .i_d1(readVoltages_U0_voltagesBackup_d1),
    .i_q1(voltagesBackup_i_q1),
    .t_address0(writeV2calc_U0_voltagesBackup_address0),
    .t_ce0(writeV2calc_U0_voltagesBackup_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv32_0),
    .t_q0(voltagesBackup_t_q0),
    .t_address1(writeV2calc_U0_voltagesBackup_address1),
    .t_ce1(writeV2calc_U0_voltagesBackup_ce1),
    .t_we1(1'b0),
    .t_d1(ap_const_lv32_0),
    .t_q1(voltagesBackup_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(voltagesBackup_i_full_n),
    .i_write(readVoltages_U0_ap_done),
    .t_empty_n(voltagesBackup_t_empty_n),
    .t_read(writeV2calc_U0_ap_ready)
);

V_read_entry201214 V_read_entry201214_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(V_read_entry201214_U0_ap_start),
    .start_full_n(start_for_indexGeneration_U0_full_n),
    .ap_done(V_read_entry201214_U0_ap_done),
    .ap_continue(V_read_entry201214_U0_ap_continue),
    .ap_idle(V_read_entry201214_U0_ap_idle),
    .ap_ready(V_read_entry201214_U0_ap_ready),
    .start_out(V_read_entry201214_U0_start_out),
    .start_write(V_read_entry201214_U0_start_write),
    .scalar_simConfig_BLOCK_NUMBERS_V_dout(simConfig_BLOCK_NUMBERS_V_dout),
    .scalar_simConfig_BLOCK_NUMBERS_V_empty_n(simConfig_BLOCK_NUMBERS_V_empty_n),
    .scalar_simConfig_BLOCK_NUMBERS_V_read(V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read),
    .simConfig_BLOCK_NUMBERS_V_out_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din),
    .simConfig_BLOCK_NUMBERS_V_out_full_n(simConfig_BLOCK_NUMBERS_V_out_full_n),
    .simConfig_BLOCK_NUMBERS_V_out_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write),
    .scalar_simConfig_rowsToSimulate_V_dout(simConfig_rowsToSimulate_V_dout),
    .scalar_simConfig_rowsToSimulate_V_empty_n(simConfig_rowsToSimulate_V_empty_n),
    .scalar_simConfig_rowsToSimulate_V_read(V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read),
    .simConfig_rowsToSimulate_V_out_din(V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din),
    .simConfig_rowsToSimulate_V_out_full_n(simConfig_rowsToSimulate_V_out_full_n),
    .simConfig_rowsToSimulate_V_out_write(V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write),
    .simConfig_rowBegin_V_dout(simConfig_rowBegin_V_dout),
    .simConfig_rowBegin_V_empty_n(simConfig_rowBegin_V_empty_n),
    .simConfig_rowBegin_V_read(V_read_entry201214_U0_simConfig_rowBegin_V_read),
    .simConfig_rowEnd_V_dout(simConfig_rowEnd_V_dout),
    .simConfig_rowEnd_V_empty_n(simConfig_rowEnd_V_empty_n),
    .simConfig_rowEnd_V_read(V_read_entry201214_U0_simConfig_rowEnd_V_read),
    .p_read(V_SIZE_read),
    .simConfig_rowBegin_V_channel_i_din(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_din),
    .simConfig_rowBegin_V_channel_i_full_n(simConfig_rowBegin_V_3_full_n),
    .simConfig_rowBegin_V_channel_i_write(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_write),
    .simConfig_rowEnd_V_channel_i_din(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_din),
    .simConfig_rowEnd_V_channel_i_full_n(simConfig_rowEnd_V_c_full_n),
    .simConfig_rowEnd_V_channel_i_write(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_write),
    .simConfig_rowsToSimulate_V_channel_i_din(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_din),
    .simConfig_rowsToSimulate_V_channel_i_full_n(simConfig_rowsToSimu_full_n),
    .simConfig_rowsToSimulate_V_channel_i_write(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_write),
    .simConfig_BLOCK_NUMBERS_V_channel_i_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_din),
    .simConfig_BLOCK_NUMBERS_V_channel_i_full_n(simConfig_BLOCK_NUMB_6_full_n),
    .simConfig_BLOCK_NUMBERS_V_channel_i_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_write),
    .simConfig_BLOCK_NUMBERS_V_channel1_i_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_din),
    .simConfig_BLOCK_NUMBERS_V_channel1_i_full_n(simConfig_BLOCK_NUMB_full_n),
    .simConfig_BLOCK_NUMBERS_V_channel1_i_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_write),
    .V_SIZE_channel_i_din(V_read_entry201214_U0_V_SIZE_channel_i_din),
    .V_SIZE_channel_i_full_n(V_SIZE_channel_i_full_n),
    .V_SIZE_channel_i_write(V_read_entry201214_U0_V_SIZE_channel_i_write)
);

readVoltages readVoltages_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(readVoltages_U0_ap_start),
    .ap_done(readVoltages_U0_ap_done),
    .ap_continue(readVoltages_U0_ap_continue),
    .ap_idle(readVoltages_U0_ap_idle),
    .ap_ready(readVoltages_U0_ap_ready),
    .voltagesBackup_address0(readVoltages_U0_voltagesBackup_address0),
    .voltagesBackup_ce0(readVoltages_U0_voltagesBackup_ce0),
    .voltagesBackup_we0(readVoltages_U0_voltagesBackup_we0),
    .voltagesBackup_d0(readVoltages_U0_voltagesBackup_d0),
    .voltagesBackup_address1(readVoltages_U0_voltagesBackup_address1),
    .voltagesBackup_ce1(readVoltages_U0_voltagesBackup_ce1),
    .voltagesBackup_we1(readVoltages_U0_voltagesBackup_we1),
    .voltagesBackup_d1(readVoltages_U0_voltagesBackup_d1),
    .V_SIZE_dout(V_SIZE_channel_i_dout),
    .V_SIZE_empty_n(V_SIZE_channel_i_empty_n),
    .V_SIZE_read(readVoltages_U0_V_SIZE_read),
    .V_data_V_data_0_dout(V_data_V_data_0_dout),
    .V_data_V_data_0_empty_n(V_data_V_data_0_empty_n),
    .V_data_V_data_0_read(readVoltages_U0_V_data_V_data_0_read),
    .V_data_V_data_1_dout(V_data_V_data_1_dout),
    .V_data_V_data_1_empty_n(V_data_V_data_1_empty_n),
    .V_data_V_data_1_read(readVoltages_U0_V_data_V_data_1_read),
    .V_data_V_data_2_dout(V_data_V_data_2_dout),
    .V_data_V_data_2_empty_n(V_data_V_data_2_empty_n),
    .V_data_V_data_2_read(readVoltages_U0_V_data_V_data_2_read),
    .V_data_V_data_3_dout(V_data_V_data_3_dout),
    .V_data_V_data_3_empty_n(V_data_V_data_3_empty_n),
    .V_data_V_data_3_read(readVoltages_U0_V_data_V_data_3_read)
);

indexGeneration indexGeneration_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(indexGeneration_U0_ap_start),
    .ap_done(indexGeneration_U0_ap_done),
    .ap_continue(indexGeneration_U0_ap_continue),
    .ap_idle(indexGeneration_U0_ap_idle),
    .ap_ready(indexGeneration_U0_ap_ready),
    .simConfig_rowBegin_V_dout(simConfig_rowBegin_V_3_dout),
    .simConfig_rowBegin_V_empty_n(simConfig_rowBegin_V_3_empty_n),
    .simConfig_rowBegin_V_read(indexGeneration_U0_simConfig_rowBegin_V_read),
    .simConfig_rowEnd_V_dout(simConfig_rowEnd_V_c_dout),
    .simConfig_rowEnd_V_empty_n(simConfig_rowEnd_V_c_empty_n),
    .simConfig_rowEnd_V_read(indexGeneration_U0_simConfig_rowEnd_V_read),
    .simConfig_BLOCK_NUMBERS_V_dout(simConfig_BLOCK_NUMB_dout),
    .simConfig_BLOCK_NUMBERS_V_empty_n(simConfig_BLOCK_NUMB_empty_n),
    .simConfig_BLOCK_NUMBERS_V_read(indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read),
    .Vi_idx_V_data_V_0_din(indexGeneration_U0_Vi_idx_V_data_V_0_din),
    .Vi_idx_V_data_V_0_full_n(Vi_idx_V_data_V_0_full_n),
    .Vi_idx_V_data_V_0_write(indexGeneration_U0_Vi_idx_V_data_V_0_write),
    .Vi_idx_V_data_V_1_din(indexGeneration_U0_Vi_idx_V_data_V_1_din),
    .Vi_idx_V_data_V_1_full_n(Vi_idx_V_data_V_1_full_n),
    .Vi_idx_V_data_V_1_write(indexGeneration_U0_Vi_idx_V_data_V_1_write),
    .Vi_idx_V_data_V_2_din(indexGeneration_U0_Vi_idx_V_data_V_2_din),
    .Vi_idx_V_data_V_2_full_n(Vi_idx_V_data_V_2_full_n),
    .Vi_idx_V_data_V_2_write(indexGeneration_U0_Vi_idx_V_data_V_2_write),
    .Vi_idx_V_data_V_3_din(indexGeneration_U0_Vi_idx_V_data_V_3_din),
    .Vi_idx_V_data_V_3_full_n(Vi_idx_V_data_V_3_full_n),
    .Vi_idx_V_data_V_3_write(indexGeneration_U0_Vi_idx_V_data_V_3_write),
    .Vj_idx_V_data_V_0_din(indexGeneration_U0_Vj_idx_V_data_V_0_din),
    .Vj_idx_V_data_V_0_full_n(Vj_idx_V_data_V_0_full_n),
    .Vj_idx_V_data_V_0_write(indexGeneration_U0_Vj_idx_V_data_V_0_write),
    .Vj_idx_V_data_V_1_din(indexGeneration_U0_Vj_idx_V_data_V_1_din),
    .Vj_idx_V_data_V_1_full_n(Vj_idx_V_data_V_1_full_n),
    .Vj_idx_V_data_V_1_write(indexGeneration_U0_Vj_idx_V_data_V_1_write),
    .Vj_idx_V_data_V_2_din(indexGeneration_U0_Vj_idx_V_data_V_2_din),
    .Vj_idx_V_data_V_2_full_n(Vj_idx_V_data_V_2_full_n),
    .Vj_idx_V_data_V_2_write(indexGeneration_U0_Vj_idx_V_data_V_2_write),
    .Vj_idx_V_data_V_3_din(indexGeneration_U0_Vj_idx_V_data_V_3_din),
    .Vj_idx_V_data_V_3_full_n(Vj_idx_V_data_V_3_full_n),
    .Vj_idx_V_data_V_3_write(indexGeneration_U0_Vj_idx_V_data_V_3_write)
);

writeV2calc writeV2calc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(writeV2calc_U0_ap_start),
    .ap_done(writeV2calc_U0_ap_done),
    .ap_continue(writeV2calc_U0_ap_continue),
    .ap_idle(writeV2calc_U0_ap_idle),
    .ap_ready(writeV2calc_U0_ap_ready),
    .voltagesBackup_address0(writeV2calc_U0_voltagesBackup_address0),
    .voltagesBackup_ce0(writeV2calc_U0_voltagesBackup_ce0),
    .voltagesBackup_q0(voltagesBackup_t_q0),
    .voltagesBackup_address1(writeV2calc_U0_voltagesBackup_address1),
    .voltagesBackup_ce1(writeV2calc_U0_voltagesBackup_ce1),
    .voltagesBackup_q1(voltagesBackup_t_q1),
    .simConfig_rowsToSimu_dout(simConfig_rowsToSimu_dout),
    .simConfig_rowsToSimu_empty_n(simConfig_rowsToSimu_empty_n),
    .simConfig_rowsToSimu_read(writeV2calc_U0_simConfig_rowsToSimu_read),
    .simConfig_BLOCK_NUMBERS_V_dout(simConfig_BLOCK_NUMB_6_dout),
    .simConfig_BLOCK_NUMBERS_V_empty_n(simConfig_BLOCK_NUMB_6_empty_n),
    .simConfig_BLOCK_NUMBERS_V_read(writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read),
    .Vi_idx_V_data_V_0_dout(Vi_idx_V_data_V_0_dout),
    .Vi_idx_V_data_V_0_empty_n(Vi_idx_V_data_V_0_empty_n),
    .Vi_idx_V_data_V_0_read(writeV2calc_U0_Vi_idx_V_data_V_0_read),
    .Vi_idx_V_data_V_1_dout(Vi_idx_V_data_V_1_dout),
    .Vi_idx_V_data_V_1_empty_n(Vi_idx_V_data_V_1_empty_n),
    .Vi_idx_V_data_V_1_read(writeV2calc_U0_Vi_idx_V_data_V_1_read),
    .Vi_idx_V_data_V_2_dout(Vi_idx_V_data_V_2_dout),
    .Vi_idx_V_data_V_2_empty_n(Vi_idx_V_data_V_2_empty_n),
    .Vi_idx_V_data_V_2_read(writeV2calc_U0_Vi_idx_V_data_V_2_read),
    .Vi_idx_V_data_V_3_dout(Vi_idx_V_data_V_3_dout),
    .Vi_idx_V_data_V_3_empty_n(Vi_idx_V_data_V_3_empty_n),
    .Vi_idx_V_data_V_3_read(writeV2calc_U0_Vi_idx_V_data_V_3_read),
    .fixedData_V_data_din(writeV2calc_U0_fixedData_V_data_din),
    .fixedData_V_data_full_n(fixedData_V_data_full_n),
    .fixedData_V_data_write(writeV2calc_U0_fixedData_V_data_write),
    .fixedData_V_tlast_V_din(writeV2calc_U0_fixedData_V_tlast_V_din),
    .fixedData_V_tlast_V_full_n(fixedData_V_tlast_V_full_n),
    .fixedData_V_tlast_V_write(writeV2calc_U0_fixedData_V_tlast_V_write),
    .Vj_idx_V_data_V_0_dout(Vj_idx_V_data_V_0_dout),
    .Vj_idx_V_data_V_0_empty_n(Vj_idx_V_data_V_0_empty_n),
    .Vj_idx_V_data_V_0_read(writeV2calc_U0_Vj_idx_V_data_V_0_read),
    .Vj_idx_V_data_V_1_dout(Vj_idx_V_data_V_1_dout),
    .Vj_idx_V_data_V_1_empty_n(Vj_idx_V_data_V_1_empty_n),
    .Vj_idx_V_data_V_1_read(writeV2calc_U0_Vj_idx_V_data_V_1_read),
    .Vj_idx_V_data_V_2_dout(Vj_idx_V_data_V_2_dout),
    .Vj_idx_V_data_V_2_empty_n(Vj_idx_V_data_V_2_empty_n),
    .Vj_idx_V_data_V_2_read(writeV2calc_U0_Vj_idx_V_data_V_2_read),
    .Vj_idx_V_data_V_3_dout(Vj_idx_V_data_V_3_dout),
    .Vj_idx_V_data_V_3_empty_n(Vj_idx_V_data_V_3_empty_n),
    .Vj_idx_V_data_V_3_read(writeV2calc_U0_Vj_idx_V_data_V_3_read),
    .processedData_V_data_din(writeV2calc_U0_processedData_V_data_din),
    .processedData_V_data_full_n(processedData_V_data_full_n),
    .processedData_V_data_write(writeV2calc_U0_processedData_V_data_write),
    .processedData_V_data_1_din(writeV2calc_U0_processedData_V_data_1_din),
    .processedData_V_data_1_full_n(processedData_V_data_1_full_n),
    .processedData_V_data_1_write(writeV2calc_U0_processedData_V_data_1_write),
    .processedData_V_data_2_din(writeV2calc_U0_processedData_V_data_2_din),
    .processedData_V_data_2_full_n(processedData_V_data_2_full_n),
    .processedData_V_data_2_write(writeV2calc_U0_processedData_V_data_2_write),
    .processedData_V_data_3_din(writeV2calc_U0_processedData_V_data_3_din),
    .processedData_V_data_3_full_n(processedData_V_data_3_full_n),
    .processedData_V_data_3_write(writeV2calc_U0_processedData_V_data_3_write)
);

V_read_simConfig_cud simConfig_rowBegin_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_din),
    .if_full_n(simConfig_rowBegin_V_3_full_n),
    .if_write(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_write),
    .if_dout(simConfig_rowBegin_V_3_dout),
    .if_empty_n(simConfig_rowBegin_V_3_empty_n),
    .if_read(indexGeneration_U0_simConfig_rowBegin_V_read)
);

V_read_simConfig_dEe simConfig_rowEnd_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_din),
    .if_full_n(simConfig_rowEnd_V_c_full_n),
    .if_write(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_write),
    .if_dout(simConfig_rowEnd_V_c_dout),
    .if_empty_n(simConfig_rowEnd_V_c_empty_n),
    .if_read(indexGeneration_U0_simConfig_rowEnd_V_read)
);

V_read_simConfig_eOg simConfig_rowsToSimu_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_din),
    .if_full_n(simConfig_rowsToSimu_full_n),
    .if_write(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_write),
    .if_dout(simConfig_rowsToSimu_dout),
    .if_empty_n(simConfig_rowsToSimu_empty_n),
    .if_read(writeV2calc_U0_simConfig_rowsToSimu_read)
);

V_read_simConfig_fYi simConfig_BLOCK_NUMB_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_din),
    .if_full_n(simConfig_BLOCK_NUMB_6_full_n),
    .if_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_write),
    .if_dout(simConfig_BLOCK_NUMB_6_dout),
    .if_empty_n(simConfig_BLOCK_NUMB_6_empty_n),
    .if_read(writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read)
);

V_read_simConfig_g8j simConfig_BLOCK_NUMB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_din),
    .if_full_n(simConfig_BLOCK_NUMB_full_n),
    .if_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_write),
    .if_dout(simConfig_BLOCK_NUMB_dout),
    .if_empty_n(simConfig_BLOCK_NUMB_empty_n),
    .if_read(indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read)
);

V_read_V_SIZE_chahbi V_SIZE_channel_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(V_read_entry201214_U0_V_SIZE_channel_i_din),
    .if_full_n(V_SIZE_channel_i_full_n),
    .if_write(V_read_entry201214_U0_V_SIZE_channel_i_write),
    .if_dout(V_SIZE_channel_i_dout),
    .if_empty_n(V_SIZE_channel_i_empty_n),
    .if_read(readVoltages_U0_V_SIZE_read)
);

V_read_Vi_idx_V_dibs Vi_idx_V_data_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vi_idx_V_data_V_0_din),
    .if_full_n(Vi_idx_V_data_V_0_full_n),
    .if_write(indexGeneration_U0_Vi_idx_V_data_V_0_write),
    .if_dout(Vi_idx_V_data_V_0_dout),
    .if_empty_n(Vi_idx_V_data_V_0_empty_n),
    .if_read(writeV2calc_U0_Vi_idx_V_data_V_0_read)
);

V_read_Vi_idx_V_djbC Vi_idx_V_data_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vi_idx_V_data_V_1_din),
    .if_full_n(Vi_idx_V_data_V_1_full_n),
    .if_write(indexGeneration_U0_Vi_idx_V_data_V_1_write),
    .if_dout(Vi_idx_V_data_V_1_dout),
    .if_empty_n(Vi_idx_V_data_V_1_empty_n),
    .if_read(writeV2calc_U0_Vi_idx_V_data_V_1_read)
);

V_read_Vi_idx_V_dkbM Vi_idx_V_data_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vi_idx_V_data_V_2_din),
    .if_full_n(Vi_idx_V_data_V_2_full_n),
    .if_write(indexGeneration_U0_Vi_idx_V_data_V_2_write),
    .if_dout(Vi_idx_V_data_V_2_dout),
    .if_empty_n(Vi_idx_V_data_V_2_empty_n),
    .if_read(writeV2calc_U0_Vi_idx_V_data_V_2_read)
);

V_read_Vi_idx_V_dlbW Vi_idx_V_data_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vi_idx_V_data_V_3_din),
    .if_full_n(Vi_idx_V_data_V_3_full_n),
    .if_write(indexGeneration_U0_Vi_idx_V_data_V_3_write),
    .if_dout(Vi_idx_V_data_V_3_dout),
    .if_empty_n(Vi_idx_V_data_V_3_empty_n),
    .if_read(writeV2calc_U0_Vi_idx_V_data_V_3_read)
);

V_read_Vj_idx_V_dmb6 Vj_idx_V_data_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vj_idx_V_data_V_0_din),
    .if_full_n(Vj_idx_V_data_V_0_full_n),
    .if_write(indexGeneration_U0_Vj_idx_V_data_V_0_write),
    .if_dout(Vj_idx_V_data_V_0_dout),
    .if_empty_n(Vj_idx_V_data_V_0_empty_n),
    .if_read(writeV2calc_U0_Vj_idx_V_data_V_0_read)
);

V_read_Vj_idx_V_dncg Vj_idx_V_data_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vj_idx_V_data_V_1_din),
    .if_full_n(Vj_idx_V_data_V_1_full_n),
    .if_write(indexGeneration_U0_Vj_idx_V_data_V_1_write),
    .if_dout(Vj_idx_V_data_V_1_dout),
    .if_empty_n(Vj_idx_V_data_V_1_empty_n),
    .if_read(writeV2calc_U0_Vj_idx_V_data_V_1_read)
);

V_read_Vj_idx_V_docq Vj_idx_V_data_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vj_idx_V_data_V_2_din),
    .if_full_n(Vj_idx_V_data_V_2_full_n),
    .if_write(indexGeneration_U0_Vj_idx_V_data_V_2_write),
    .if_dout(Vj_idx_V_data_V_2_dout),
    .if_empty_n(Vj_idx_V_data_V_2_empty_n),
    .if_read(writeV2calc_U0_Vj_idx_V_data_V_2_read)
);

V_read_Vj_idx_V_dpcA Vj_idx_V_data_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(indexGeneration_U0_Vj_idx_V_data_V_3_din),
    .if_full_n(Vj_idx_V_data_V_3_full_n),
    .if_write(indexGeneration_U0_Vj_idx_V_data_V_3_write),
    .if_dout(Vj_idx_V_data_V_3_dout),
    .if_empty_n(Vj_idx_V_data_V_3_empty_n),
    .if_read(writeV2calc_U0_Vj_idx_V_data_V_3_read)
);

start_for_indexGeqcK start_for_indexGeqcK_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_indexGeneration_U0_din),
    .if_full_n(start_for_indexGeneration_U0_full_n),
    .if_write(V_read_entry201214_U0_start_write),
    .if_dout(start_for_indexGeneration_U0_dout),
    .if_empty_n(start_for_indexGeneration_U0_empty_n),
    .if_read(indexGeneration_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_V_read_entry201214_U0_ap_done <= 1'b0;
    end else begin
        if ((1'b1 == ap_hs_done)) begin
            ap_reg_V_read_entry201214_U0_ap_done <= 1'b0;
        end else begin
            ap_reg_V_read_entry201214_U0_ap_done <= (V_read_entry201214_U0_ap_done | ap_reg_V_read_entry201214_U0_ap_done);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_writeV2calc_U0_ap_done <= 1'b0;
    end else begin
        if ((1'b1 == ap_hs_done)) begin
            ap_reg_writeV2calc_U0_ap_done <= 1'b0;
        end else begin
            ap_reg_writeV2calc_U0_ap_done <= (writeV2calc_U0_ap_done | ap_reg_writeV2calc_U0_ap_done);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_V_read_entry201214_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (real_start & ap_hs_ready))) begin
            ap_sync_reg_V_read_entry201214_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_V_read_entry201214_U0_ap_ready <= ap_sync_V_read_entry201214_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_readVoltages_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (real_start & ap_hs_ready))) begin
            ap_sync_reg_readVoltages_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_readVoltages_U0_ap_ready <= ap_sync_readVoltages_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        real_start_status_reg <= 1'b0;
    end else begin
        if (~(start_full_n == 1'b0)) begin
            real_start_status_reg <= 1'b0;
        end else if (((start_full_n == 1'b0) & (internal_ap_ready == 1'b1))) begin
            real_start_status_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_control_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & ((internal_ap_ready == 1'b1) | (1'b0 == start_once_reg)))) begin
            start_control_reg <= 1'b1;
        end else if (((1'b1 == start_control_reg) & (start_full_n == 1'b1))) begin
            start_control_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((real_start == 1'b1)) begin
            start_once_reg <= 1'b1;
        end else if ((ap_start == 1'b0)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == V_read_entry201214_U0_ap_ready) & (1'b1 == ap_hs_ready))) begin
        V_read_entry201214_U0_ap_ready_count <= (V_read_entry201214_U0_ap_ready_count - ap_const_lv2_1);
    end else if (((1'b1 == V_read_entry201214_U0_ap_ready) & (1'b0 == ap_hs_ready))) begin
        V_read_entry201214_U0_ap_ready_count <= (V_read_entry201214_U0_ap_ready_count + ap_const_lv2_1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_hs_ready) & (1'b0 == readVoltages_U0_ap_ready))) begin
        readVoltages_U0_ap_ready_count <= (readVoltages_U0_ap_ready_count - ap_const_lv2_1);
    end else if (((1'b0 == ap_hs_ready) & (1'b1 == readVoltages_U0_ap_ready))) begin
        readVoltages_U0_ap_ready_count <= (readVoltages_U0_ap_ready_count + ap_const_lv2_1);
    end
end

always @ (*) begin
    if ((real_start_status_reg == 1'b1)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

assign V_data_V_data_0_read = readVoltages_U0_V_data_V_data_0_read;

assign V_data_V_data_1_read = readVoltages_U0_V_data_V_data_1_read;

assign V_data_V_data_2_read = readVoltages_U0_V_data_V_data_2_read;

assign V_data_V_data_3_read = readVoltages_U0_V_data_V_data_3_read;

assign V_read_entry201214_U0_ap_continue = ap_continue;

assign V_read_entry201214_U0_ap_start = ap_sync_V_read_entry201214_U0_ap_start;

assign ap_channel_done_voltagesBackup = readVoltages_U0_ap_done;

assign ap_done = ap_hs_done;

assign ap_hs_continue = ap_continue;

assign ap_hs_done = (ap_reg_V_read_entry201214_U0_ap_done & ap_reg_writeV2calc_U0_ap_done);

assign ap_hs_ready = (ap_sync_V_read_entry201214_U0_ap_ready & ap_sync_readVoltages_U0_ap_ready);

assign ap_idle = (V_read_entry201214_U0_ap_idle & readVoltages_U0_ap_idle & indexGeneration_U0_ap_idle & writeV2calc_U0_ap_idle & (voltagesBackup_t_empty_n ^ 1'b1));

assign ap_ready = internal_ap_ready;

assign ap_sync_V_read_entry201214_U0_ap_ready = (V_read_entry201214_U0_ap_ready | ap_sync_reg_V_read_entry201214_U0_ap_ready);

assign ap_sync_V_read_entry201214_U0_ap_start = (real_start & (ap_sync_reg_V_read_entry201214_U0_ap_ready ^ 1'b1));

assign ap_sync_readVoltages_U0_ap_ready = (readVoltages_U0_ap_ready | ap_sync_reg_readVoltages_U0_ap_ready);

assign ap_sync_readVoltages_U0_ap_start = (real_start & (ap_sync_reg_readVoltages_U0_ap_ready ^ 1'b1));

assign fixedData_V_data_din = writeV2calc_U0_fixedData_V_data_din;

assign fixedData_V_data_write = writeV2calc_U0_fixedData_V_data_write;

assign fixedData_V_tlast_V_din = writeV2calc_U0_fixedData_V_tlast_V_din;

assign fixedData_V_tlast_V_write = writeV2calc_U0_fixedData_V_tlast_V_write;

assign indexGeneration_U0_ap_continue = 1'b1;

assign indexGeneration_U0_ap_start = start_for_indexGeneration_U0_empty_n;

assign internal_ap_ready = ap_hs_ready;

assign processedData_V_data_1_din = writeV2calc_U0_processedData_V_data_1_din;

assign processedData_V_data_1_write = writeV2calc_U0_processedData_V_data_1_write;

assign processedData_V_data_2_din = writeV2calc_U0_processedData_V_data_2_din;

assign processedData_V_data_2_write = writeV2calc_U0_processedData_V_data_2_write;

assign processedData_V_data_3_din = writeV2calc_U0_processedData_V_data_3_din;

assign processedData_V_data_3_write = writeV2calc_U0_processedData_V_data_3_write;

assign processedData_V_data_din = writeV2calc_U0_processedData_V_data_din;

assign processedData_V_data_write = writeV2calc_U0_processedData_V_data_write;

assign readVoltages_U0_ap_continue = voltagesBackup_i_full_n;

assign readVoltages_U0_ap_start = ap_sync_readVoltages_U0_ap_start;

assign readVoltages_U0_voltagesBackup_full_n = voltagesBackup_i_full_n;

assign simConfig_BLOCK_NUMBERS_V_out_din = V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din;

assign simConfig_BLOCK_NUMBERS_V_out_write = V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write;

assign simConfig_BLOCK_NUMBERS_V_read = V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read;

assign simConfig_rowBegin_V_read = V_read_entry201214_U0_simConfig_rowBegin_V_read;

assign simConfig_rowEnd_V_read = V_read_entry201214_U0_simConfig_rowEnd_V_read;

assign simConfig_rowsToSimulate_V_out_din = V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din;

assign simConfig_rowsToSimulate_V_out_write = V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write;

assign simConfig_rowsToSimulate_V_read = V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read;

assign start_for_indexGeneration_U0_din = 1'b1;

assign start_out = real_start;

assign start_write = (ap_start & start_control_reg);

assign writeV2calc_U0_ap_continue = ap_continue;

assign writeV2calc_U0_ap_start = voltagesBackup_t_empty_n;

endmodule //V_read
