### Simulation Circuit - Half Adder

![ Simulation Circuit - Half Adder ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp3_a.png)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp3_b.png)

### Simulation Circuit - Full Adder

![ Simulation Circuit - Full Adder ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp3_c.png)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp3_d.png)
