

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_shift'
================================================================
* Date:           Mon Mar 16 18:02:58 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      5.01|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2072995|  2072995|  2072995|  2072995|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LB2D_shift      |  2072994|  2072994|      1923|          -|          -|  1078|    no    |
        | + LB1D_shiftreg  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      76|     59|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     234|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     310|    146|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |i_fu_133_p2                       |     +    |      0|  38|  16|          11|           1|
    |n1_1_fu_121_p2                    |     +    |      0|  38|  16|          11|           1|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |icmp_fu_149_p2                    |   icmp   |      0|   0|   5|          10|           1|
    |tmp_1_fu_127_p2                   |   icmp   |      0|   0|   6|          11|           9|
    |tmp_s_fu_115_p2                   |   icmp   |      0|   0|   6|          11|          11|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0|  76|  59|          59|          30|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |i_0_i_i_reg_104               |   9|          2|   11|         22|
    |n1_reg_93                     |   9|          2|   11|         22|
    |out_stream_V_value_V_blk_n    |   9|          2|    1|          2|
    |slice_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  87|         18|   27|         58|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |buffer_0_value_V_fu_76   |  96|   0|   96|          0|
    |buffer_1_value_V_fu_72   |  96|   0|   96|          0|
    |i_0_i_i_reg_104          |  11|   0|   11|          0|
    |icmp_reg_300             |   1|   0|    1|          0|
    |n1_1_reg_286             |  11|   0|   11|          0|
    |n1_reg_93                |  11|   0|   11|          0|
    |tmp_1_reg_291            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 234|   0|  234|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|slice_stream_V_value_V_dout     |  in |   96|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_read     | out |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|out_stream_V_value_V_din        | out |  288|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
|out_stream_V_value_V_full_n     |  in |    1|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
|out_stream_V_value_V_write      | out |    1|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

