// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        kernel_0_val,
        kernel_1_val,
        kernel_2_val,
        kernel_3_val,
        kernel_4_val,
        kernel_5_val,
        kernel_6_val,
        kernel_7_val,
        padding_mask_0_val,
        padding_mask_1_val,
        padding_mask_2_val,
        padding_mask_3_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [12:0] kernel_0_val;
input  [12:0] kernel_1_val;
input  [12:0] kernel_2_val;
input  [12:0] kernel_3_val;
input  [12:0] kernel_4_val;
input  [12:0] kernel_5_val;
input  [12:0] kernel_6_val;
input  [12:0] kernel_7_val;
input  [12:0] padding_mask_0_val;
input  [12:0] padding_mask_1_val;
input  [12:0] padding_mask_2_val;
input  [12:0] padding_mask_3_val;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
output  [12:0] ap_return_3;
output  [12:0] ap_return_4;
output  [12:0] ap_return_5;
output  [12:0] ap_return_6;
output  [12:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [9:0] inv_table_address0;
reg    inv_table_ce0;
wire   [10:0] inv_table_q0;
wire   [9:0] inv_table_address1;
reg    inv_table_ce1;
wire   [10:0] inv_table_q1;
wire   [9:0] inv_table_address2;
reg    inv_table_ce2;
wire   [10:0] inv_table_q2;
wire   [9:0] inv_table_address3;
reg    inv_table_ce3;
wire   [10:0] inv_table_q3;
reg  signed [12:0] padding_mask_3_val_read_reg_5047;
wire    ap_block_pp0_stage0_11001;
reg  signed [12:0] padding_mask_2_val_read_reg_5052;
reg  signed [12:0] padding_mask_1_val_read_reg_5057;
reg  signed [12:0] padding_mask_0_val_read_reg_5062;
wire   [25:0] mul_ln189_fu_251_p2;
reg  signed [25:0] mul_ln189_reg_5067;
wire   [25:0] mul_ln189_1_fu_261_p2;
reg  signed [25:0] mul_ln189_1_reg_5072;
wire   [25:0] mul_ln189_2_fu_275_p2;
reg  signed [25:0] mul_ln189_2_reg_5077;
wire   [25:0] mul_ln189_3_fu_285_p2;
reg  signed [25:0] mul_ln189_3_reg_5082;
wire   [25:0] mul_ln189_4_fu_299_p2;
reg  signed [25:0] mul_ln189_4_reg_5087;
wire   [25:0] mul_ln189_5_fu_309_p2;
reg  signed [25:0] mul_ln189_5_reg_5092;
wire   [25:0] mul_ln189_6_fu_323_p2;
reg  signed [25:0] mul_ln189_6_reg_5097;
wire   [25:0] mul_ln189_7_fu_333_p2;
reg  signed [25:0] mul_ln189_7_reg_5102;
wire   [38:0] mul_ln190_fu_345_p2;
reg   [38:0] mul_ln190_reg_5107;
reg   [0:0] tmp_reg_5113;
wire   [12:0] add_ln189_fu_411_p2;
reg   [12:0] add_ln189_reg_5119;
reg   [0:0] tmp_699_reg_5124;
wire   [0:0] icmp_ln189_1_fu_435_p2;
reg   [0:0] icmp_ln189_1_reg_5131;
wire   [0:0] icmp_ln189_2_fu_451_p2;
reg   [0:0] icmp_ln189_2_reg_5136;
wire   [0:0] icmp_ln189_3_fu_457_p2;
reg   [0:0] icmp_ln189_3_reg_5143;
wire   [38:0] mul_ln190_1_fu_469_p2;
reg   [38:0] mul_ln190_1_reg_5148;
reg   [0:0] tmp_701_reg_5154;
wire   [12:0] add_ln189_1_fu_535_p2;
reg   [12:0] add_ln189_1_reg_5160;
reg   [0:0] tmp_705_reg_5165;
wire   [0:0] icmp_ln189_5_fu_559_p2;
reg   [0:0] icmp_ln189_5_reg_5172;
wire   [0:0] icmp_ln189_6_fu_575_p2;
reg   [0:0] icmp_ln189_6_reg_5177;
wire   [0:0] icmp_ln189_7_fu_581_p2;
reg   [0:0] icmp_ln189_7_reg_5184;
wire   [38:0] mul_ln190_2_fu_590_p2;
reg   [38:0] mul_ln190_2_reg_5189;
reg   [0:0] tmp_724_reg_5195;
wire   [12:0] add_ln189_2_fu_656_p2;
reg   [12:0] add_ln189_2_reg_5201;
reg   [0:0] tmp_728_reg_5206;
wire   [0:0] icmp_ln189_9_fu_680_p2;
reg   [0:0] icmp_ln189_9_reg_5213;
wire   [0:0] icmp_ln189_10_fu_696_p2;
reg   [0:0] icmp_ln189_10_reg_5218;
wire   [0:0] icmp_ln189_11_fu_702_p2;
reg   [0:0] icmp_ln189_11_reg_5225;
wire   [38:0] mul_ln190_3_fu_711_p2;
reg   [38:0] mul_ln190_3_reg_5230;
reg   [0:0] tmp_730_reg_5236;
wire   [12:0] add_ln189_3_fu_777_p2;
reg   [12:0] add_ln189_3_reg_5242;
reg   [0:0] tmp_734_reg_5247;
wire   [0:0] icmp_ln189_13_fu_801_p2;
reg   [0:0] icmp_ln189_13_reg_5254;
wire   [0:0] icmp_ln189_14_fu_817_p2;
reg   [0:0] icmp_ln189_14_reg_5259;
wire   [0:0] icmp_ln189_15_fu_823_p2;
reg   [0:0] icmp_ln189_15_reg_5266;
wire   [38:0] mul_ln190_4_fu_835_p2;
reg   [38:0] mul_ln190_4_reg_5271;
reg   [0:0] tmp_753_reg_5277;
wire   [12:0] add_ln189_4_fu_901_p2;
reg   [12:0] add_ln189_4_reg_5283;
reg   [0:0] tmp_757_reg_5288;
wire   [0:0] icmp_ln189_17_fu_925_p2;
reg   [0:0] icmp_ln189_17_reg_5295;
wire   [0:0] icmp_ln189_18_fu_941_p2;
reg   [0:0] icmp_ln189_18_reg_5300;
wire   [0:0] icmp_ln189_19_fu_947_p2;
reg   [0:0] icmp_ln189_19_reg_5307;
wire   [38:0] mul_ln190_5_fu_959_p2;
reg   [38:0] mul_ln190_5_reg_5312;
reg   [0:0] tmp_759_reg_5318;
wire   [12:0] add_ln189_5_fu_1025_p2;
reg   [12:0] add_ln189_5_reg_5324;
reg   [0:0] tmp_763_reg_5329;
wire   [0:0] icmp_ln189_21_fu_1049_p2;
reg   [0:0] icmp_ln189_21_reg_5336;
wire   [0:0] icmp_ln189_22_fu_1065_p2;
reg   [0:0] icmp_ln189_22_reg_5341;
wire   [0:0] icmp_ln189_23_fu_1071_p2;
reg   [0:0] icmp_ln189_23_reg_5348;
wire   [38:0] mul_ln190_6_fu_1080_p2;
reg   [38:0] mul_ln190_6_reg_5353;
reg   [0:0] tmp_782_reg_5359;
wire   [12:0] add_ln189_6_fu_1146_p2;
reg   [12:0] add_ln189_6_reg_5365;
reg   [0:0] tmp_786_reg_5370;
wire   [0:0] icmp_ln189_25_fu_1170_p2;
reg   [0:0] icmp_ln189_25_reg_5377;
wire   [0:0] icmp_ln189_26_fu_1186_p2;
reg   [0:0] icmp_ln189_26_reg_5382;
wire   [0:0] icmp_ln189_27_fu_1192_p2;
reg   [0:0] icmp_ln189_27_reg_5389;
wire   [38:0] mul_ln190_7_fu_1201_p2;
reg   [38:0] mul_ln190_7_reg_5394;
reg   [0:0] tmp_788_reg_5400;
wire   [12:0] add_ln189_7_fu_1267_p2;
reg   [12:0] add_ln189_7_reg_5406;
reg   [0:0] tmp_792_reg_5411;
wire   [0:0] icmp_ln189_29_fu_1291_p2;
reg   [0:0] icmp_ln189_29_reg_5418;
wire   [0:0] icmp_ln189_30_fu_1307_p2;
reg   [0:0] icmp_ln189_30_reg_5423;
wire   [0:0] icmp_ln189_31_fu_1313_p2;
reg   [0:0] icmp_ln189_31_reg_5430;
wire  signed [12:0] masked_kernel_8_fu_1431_p3;
reg  signed [12:0] masked_kernel_8_reg_5435;
reg  signed [12:0] masked_kernel_8_reg_5435_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_8_reg_5435_pp0_iter4_reg;
wire  signed [12:0] masked_kernel_fu_1550_p3;
reg  signed [12:0] masked_kernel_reg_5442;
reg  signed [12:0] masked_kernel_reg_5442_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_reg_5442_pp0_iter4_reg;
wire  signed [12:0] masked_kernel_9_fu_1669_p3;
reg  signed [12:0] masked_kernel_9_reg_5449;
reg  signed [12:0] masked_kernel_9_reg_5449_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_9_reg_5449_pp0_iter4_reg;
wire  signed [12:0] masked_kernel_3_fu_1788_p3;
reg  signed [12:0] masked_kernel_3_reg_5456;
reg  signed [12:0] masked_kernel_3_reg_5456_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_3_reg_5456_pp0_iter4_reg;
wire  signed [12:0] masked_kernel_10_fu_1907_p3;
reg  signed [12:0] masked_kernel_10_reg_5463;
reg  signed [12:0] masked_kernel_10_reg_5463_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_10_reg_5463_pp0_iter4_reg;
wire  signed [12:0] masked_kernel_5_fu_2026_p3;
reg  signed [12:0] masked_kernel_5_reg_5470;
reg  signed [12:0] masked_kernel_5_reg_5470_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_5_reg_5470_pp0_iter4_reg;
wire  signed [12:0] masked_kernel_11_fu_2145_p3;
reg  signed [12:0] masked_kernel_11_reg_5477;
reg  signed [12:0] masked_kernel_11_reg_5477_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_11_reg_5477_pp0_iter4_reg;
wire  signed [12:0] masked_kernel_7_fu_2264_p3;
reg  signed [12:0] masked_kernel_7_reg_5484;
reg  signed [12:0] masked_kernel_7_reg_5484_pp0_iter3_reg;
reg  signed [12:0] masked_kernel_7_reg_5484_pp0_iter4_reg;
reg   [10:0] denom_reg_5511;
reg   [10:0] denom_1_reg_5516;
reg   [10:0] denom_2_reg_5521;
reg   [10:0] denom_3_reg_5526;
wire   [63:0] zext_ln196_fu_2439_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln196_1_fu_2612_p1;
wire   [63:0] zext_ln196_2_fu_2785_p1;
wire   [63:0] zext_ln196_3_fu_2958_p1;
wire  signed [12:0] sext_ln189_1_fu_247_p0;
wire  signed [12:0] mul_ln189_fu_251_p0;
wire  signed [25:0] sext_ln189_1_fu_247_p1;
wire  signed [12:0] mul_ln189_1_fu_261_p0;
wire  signed [12:0] sext_ln189_4_fu_271_p0;
wire  signed [12:0] mul_ln189_2_fu_275_p0;
wire  signed [25:0] sext_ln189_4_fu_271_p1;
wire  signed [12:0] mul_ln189_3_fu_285_p0;
wire  signed [12:0] sext_ln189_7_fu_295_p0;
wire  signed [12:0] mul_ln189_4_fu_299_p0;
wire  signed [25:0] sext_ln189_7_fu_295_p1;
wire  signed [12:0] mul_ln189_5_fu_309_p0;
wire  signed [12:0] sext_ln189_10_fu_319_p0;
wire  signed [12:0] mul_ln189_6_fu_323_p0;
wire  signed [25:0] sext_ln189_10_fu_319_p1;
wire  signed [12:0] mul_ln189_7_fu_333_p0;
wire  signed [12:0] mul_ln190_fu_345_p1;
wire  signed [38:0] sext_ln190_1_fu_342_p1;
wire   [16:0] trunc_ln189_fu_385_p1;
wire   [0:0] tmp_696_fu_369_p3;
wire   [0:0] icmp_ln189_fu_389_p2;
wire   [0:0] or_ln189_fu_395_p2;
wire   [0:0] tmp_697_fu_377_p3;
wire   [0:0] and_ln189_fu_401_p2;
wire   [12:0] trunc_ln_fu_359_p4;
wire   [12:0] zext_ln189_fu_407_p1;
wire   [6:0] tmp_8_fu_425_p4;
wire   [7:0] tmp_s_fu_441_p4;
wire  signed [12:0] mul_ln190_1_fu_469_p1;
wire  signed [38:0] sext_ln190_3_fu_466_p1;
wire   [16:0] trunc_ln189_8_fu_509_p1;
wire   [0:0] tmp_702_fu_493_p3;
wire   [0:0] icmp_ln189_4_fu_513_p2;
wire   [0:0] or_ln189_3_fu_519_p2;
wire   [0:0] tmp_703_fu_501_p3;
wire   [0:0] and_ln189_7_fu_525_p2;
wire   [12:0] trunc_ln189_1_fu_483_p4;
wire   [12:0] zext_ln189_1_fu_531_p1;
wire   [6:0] tmp_267_fu_549_p4;
wire   [7:0] tmp_268_fu_565_p4;
wire  signed [12:0] mul_ln190_2_fu_590_p1;
wire   [16:0] trunc_ln189_9_fu_630_p1;
wire   [0:0] tmp_725_fu_614_p3;
wire   [0:0] icmp_ln189_8_fu_634_p2;
wire   [0:0] or_ln189_6_fu_640_p2;
wire   [0:0] tmp_726_fu_622_p3;
wire   [0:0] and_ln189_14_fu_646_p2;
wire   [12:0] trunc_ln189_2_fu_604_p4;
wire   [12:0] zext_ln189_2_fu_652_p1;
wire   [6:0] tmp_274_fu_670_p4;
wire   [7:0] tmp_275_fu_686_p4;
wire  signed [12:0] mul_ln190_3_fu_711_p1;
wire   [16:0] trunc_ln189_10_fu_751_p1;
wire   [0:0] tmp_731_fu_735_p3;
wire   [0:0] icmp_ln189_12_fu_755_p2;
wire   [0:0] or_ln189_9_fu_761_p2;
wire   [0:0] tmp_732_fu_743_p3;
wire   [0:0] and_ln189_21_fu_767_p2;
wire   [12:0] trunc_ln189_3_fu_725_p4;
wire   [12:0] zext_ln189_3_fu_773_p1;
wire   [6:0] tmp_276_fu_791_p4;
wire   [7:0] tmp_277_fu_807_p4;
wire  signed [12:0] mul_ln190_4_fu_835_p1;
wire  signed [38:0] sext_ln190_7_fu_832_p1;
wire   [16:0] trunc_ln189_11_fu_875_p1;
wire   [0:0] tmp_754_fu_859_p3;
wire   [0:0] icmp_ln189_16_fu_879_p2;
wire   [0:0] or_ln189_12_fu_885_p2;
wire   [0:0] tmp_755_fu_867_p3;
wire   [0:0] and_ln189_28_fu_891_p2;
wire   [12:0] trunc_ln189_4_fu_849_p4;
wire   [12:0] zext_ln189_4_fu_897_p1;
wire   [6:0] tmp_283_fu_915_p4;
wire   [7:0] tmp_284_fu_931_p4;
wire  signed [12:0] mul_ln190_5_fu_959_p1;
wire  signed [38:0] sext_ln190_9_fu_956_p1;
wire   [16:0] trunc_ln189_12_fu_999_p1;
wire   [0:0] tmp_760_fu_983_p3;
wire   [0:0] icmp_ln189_20_fu_1003_p2;
wire   [0:0] or_ln189_15_fu_1009_p2;
wire   [0:0] tmp_761_fu_991_p3;
wire   [0:0] and_ln189_35_fu_1015_p2;
wire   [12:0] trunc_ln189_5_fu_973_p4;
wire   [12:0] zext_ln189_5_fu_1021_p1;
wire   [6:0] tmp_285_fu_1039_p4;
wire   [7:0] tmp_286_fu_1055_p4;
wire  signed [12:0] mul_ln190_6_fu_1080_p1;
wire   [16:0] trunc_ln189_13_fu_1120_p1;
wire   [0:0] tmp_783_fu_1104_p3;
wire   [0:0] icmp_ln189_24_fu_1124_p2;
wire   [0:0] or_ln189_18_fu_1130_p2;
wire   [0:0] tmp_784_fu_1112_p3;
wire   [0:0] and_ln189_42_fu_1136_p2;
wire   [12:0] trunc_ln189_6_fu_1094_p4;
wire   [12:0] zext_ln189_6_fu_1142_p1;
wire   [6:0] tmp_292_fu_1160_p4;
wire   [7:0] tmp_293_fu_1176_p4;
wire  signed [12:0] mul_ln190_7_fu_1201_p1;
wire   [16:0] trunc_ln189_14_fu_1241_p1;
wire   [0:0] tmp_789_fu_1225_p3;
wire   [0:0] icmp_ln189_28_fu_1245_p2;
wire   [0:0] or_ln189_21_fu_1251_p2;
wire   [0:0] tmp_790_fu_1233_p3;
wire   [0:0] and_ln189_49_fu_1257_p2;
wire   [12:0] trunc_ln189_7_fu_1215_p4;
wire   [12:0] zext_ln189_7_fu_1263_p1;
wire   [6:0] tmp_294_fu_1281_p4;
wire   [7:0] tmp_295_fu_1297_p4;
wire   [0:0] tmp_698_fu_1319_p3;
wire   [0:0] xor_ln189_fu_1326_p2;
wire   [0:0] and_ln189_1_fu_1331_p2;
wire   [0:0] tmp_700_fu_1343_p3;
wire   [0:0] xor_ln189_32_fu_1350_p2;
wire   [0:0] and_ln189_2_fu_1356_p2;
wire   [0:0] select_ln189_fu_1337_p3;
wire   [0:0] xor_ln189_1_fu_1373_p2;
wire   [0:0] or_ln189_1_fu_1379_p2;
wire   [0:0] xor_ln189_2_fu_1384_p2;
wire   [0:0] select_ln189_1_fu_1361_p3;
wire   [0:0] and_ln189_3_fu_1368_p2;
wire   [0:0] and_ln189_5_fu_1395_p2;
wire   [0:0] or_ln189_24_fu_1400_p2;
wire   [0:0] xor_ln189_3_fu_1406_p2;
wire   [0:0] and_ln189_4_fu_1389_p2;
wire   [0:0] and_ln189_6_fu_1412_p2;
wire   [0:0] or_ln189_2_fu_1425_p2;
wire   [12:0] select_ln189_2_fu_1417_p3;
wire   [0:0] tmp_704_fu_1438_p3;
wire   [0:0] xor_ln189_4_fu_1445_p2;
wire   [0:0] and_ln189_8_fu_1450_p2;
wire   [0:0] tmp_706_fu_1462_p3;
wire   [0:0] xor_ln189_33_fu_1469_p2;
wire   [0:0] and_ln189_9_fu_1475_p2;
wire   [0:0] select_ln189_4_fu_1456_p3;
wire   [0:0] xor_ln189_5_fu_1492_p2;
wire   [0:0] or_ln189_4_fu_1498_p2;
wire   [0:0] xor_ln189_6_fu_1503_p2;
wire   [0:0] select_ln189_5_fu_1480_p3;
wire   [0:0] and_ln189_10_fu_1487_p2;
wire   [0:0] and_ln189_12_fu_1514_p2;
wire   [0:0] or_ln189_25_fu_1519_p2;
wire   [0:0] xor_ln189_7_fu_1525_p2;
wire   [0:0] and_ln189_11_fu_1508_p2;
wire   [0:0] and_ln189_13_fu_1531_p2;
wire   [0:0] or_ln189_5_fu_1544_p2;
wire   [12:0] select_ln189_6_fu_1536_p3;
wire   [0:0] tmp_727_fu_1557_p3;
wire   [0:0] xor_ln189_8_fu_1564_p2;
wire   [0:0] and_ln189_15_fu_1569_p2;
wire   [0:0] tmp_729_fu_1581_p3;
wire   [0:0] xor_ln189_34_fu_1588_p2;
wire   [0:0] and_ln189_16_fu_1594_p2;
wire   [0:0] select_ln189_8_fu_1575_p3;
wire   [0:0] xor_ln189_9_fu_1611_p2;
wire   [0:0] or_ln189_7_fu_1617_p2;
wire   [0:0] xor_ln189_10_fu_1622_p2;
wire   [0:0] select_ln189_9_fu_1599_p3;
wire   [0:0] and_ln189_17_fu_1606_p2;
wire   [0:0] and_ln189_19_fu_1633_p2;
wire   [0:0] or_ln189_26_fu_1638_p2;
wire   [0:0] xor_ln189_11_fu_1644_p2;
wire   [0:0] and_ln189_18_fu_1627_p2;
wire   [0:0] and_ln189_20_fu_1650_p2;
wire   [0:0] or_ln189_8_fu_1663_p2;
wire   [12:0] select_ln189_10_fu_1655_p3;
wire   [0:0] tmp_733_fu_1676_p3;
wire   [0:0] xor_ln189_12_fu_1683_p2;
wire   [0:0] and_ln189_22_fu_1688_p2;
wire   [0:0] tmp_735_fu_1700_p3;
wire   [0:0] xor_ln189_35_fu_1707_p2;
wire   [0:0] and_ln189_23_fu_1713_p2;
wire   [0:0] select_ln189_12_fu_1694_p3;
wire   [0:0] xor_ln189_13_fu_1730_p2;
wire   [0:0] or_ln189_10_fu_1736_p2;
wire   [0:0] xor_ln189_14_fu_1741_p2;
wire   [0:0] select_ln189_13_fu_1718_p3;
wire   [0:0] and_ln189_24_fu_1725_p2;
wire   [0:0] and_ln189_26_fu_1752_p2;
wire   [0:0] or_ln189_27_fu_1757_p2;
wire   [0:0] xor_ln189_15_fu_1763_p2;
wire   [0:0] and_ln189_25_fu_1746_p2;
wire   [0:0] and_ln189_27_fu_1769_p2;
wire   [0:0] or_ln189_11_fu_1782_p2;
wire   [12:0] select_ln189_14_fu_1774_p3;
wire   [0:0] tmp_756_fu_1795_p3;
wire   [0:0] xor_ln189_16_fu_1802_p2;
wire   [0:0] and_ln189_29_fu_1807_p2;
wire   [0:0] tmp_758_fu_1819_p3;
wire   [0:0] xor_ln189_36_fu_1826_p2;
wire   [0:0] and_ln189_30_fu_1832_p2;
wire   [0:0] select_ln189_16_fu_1813_p3;
wire   [0:0] xor_ln189_17_fu_1849_p2;
wire   [0:0] or_ln189_13_fu_1855_p2;
wire   [0:0] xor_ln189_18_fu_1860_p2;
wire   [0:0] select_ln189_17_fu_1837_p3;
wire   [0:0] and_ln189_31_fu_1844_p2;
wire   [0:0] and_ln189_33_fu_1871_p2;
wire   [0:0] or_ln189_28_fu_1876_p2;
wire   [0:0] xor_ln189_19_fu_1882_p2;
wire   [0:0] and_ln189_32_fu_1865_p2;
wire   [0:0] and_ln189_34_fu_1888_p2;
wire   [0:0] or_ln189_14_fu_1901_p2;
wire   [12:0] select_ln189_18_fu_1893_p3;
wire   [0:0] tmp_762_fu_1914_p3;
wire   [0:0] xor_ln189_20_fu_1921_p2;
wire   [0:0] and_ln189_36_fu_1926_p2;
wire   [0:0] tmp_764_fu_1938_p3;
wire   [0:0] xor_ln189_37_fu_1945_p2;
wire   [0:0] and_ln189_37_fu_1951_p2;
wire   [0:0] select_ln189_20_fu_1932_p3;
wire   [0:0] xor_ln189_21_fu_1968_p2;
wire   [0:0] or_ln189_16_fu_1974_p2;
wire   [0:0] xor_ln189_22_fu_1979_p2;
wire   [0:0] select_ln189_21_fu_1956_p3;
wire   [0:0] and_ln189_38_fu_1963_p2;
wire   [0:0] and_ln189_40_fu_1990_p2;
wire   [0:0] or_ln189_29_fu_1995_p2;
wire   [0:0] xor_ln189_23_fu_2001_p2;
wire   [0:0] and_ln189_39_fu_1984_p2;
wire   [0:0] and_ln189_41_fu_2007_p2;
wire   [0:0] or_ln189_17_fu_2020_p2;
wire   [12:0] select_ln189_22_fu_2012_p3;
wire   [0:0] tmp_785_fu_2033_p3;
wire   [0:0] xor_ln189_24_fu_2040_p2;
wire   [0:0] and_ln189_43_fu_2045_p2;
wire   [0:0] tmp_787_fu_2057_p3;
wire   [0:0] xor_ln189_38_fu_2064_p2;
wire   [0:0] and_ln189_44_fu_2070_p2;
wire   [0:0] select_ln189_24_fu_2051_p3;
wire   [0:0] xor_ln189_25_fu_2087_p2;
wire   [0:0] or_ln189_19_fu_2093_p2;
wire   [0:0] xor_ln189_26_fu_2098_p2;
wire   [0:0] select_ln189_25_fu_2075_p3;
wire   [0:0] and_ln189_45_fu_2082_p2;
wire   [0:0] and_ln189_47_fu_2109_p2;
wire   [0:0] or_ln189_30_fu_2114_p2;
wire   [0:0] xor_ln189_27_fu_2120_p2;
wire   [0:0] and_ln189_46_fu_2103_p2;
wire   [0:0] and_ln189_48_fu_2126_p2;
wire   [0:0] or_ln189_20_fu_2139_p2;
wire   [12:0] select_ln189_26_fu_2131_p3;
wire   [0:0] tmp_791_fu_2152_p3;
wire   [0:0] xor_ln189_28_fu_2159_p2;
wire   [0:0] and_ln189_50_fu_2164_p2;
wire   [0:0] tmp_793_fu_2176_p3;
wire   [0:0] xor_ln189_39_fu_2183_p2;
wire   [0:0] and_ln189_51_fu_2189_p2;
wire   [0:0] select_ln189_28_fu_2170_p3;
wire   [0:0] xor_ln189_29_fu_2206_p2;
wire   [0:0] or_ln189_22_fu_2212_p2;
wire   [0:0] xor_ln189_30_fu_2217_p2;
wire   [0:0] select_ln189_29_fu_2194_p3;
wire   [0:0] and_ln189_52_fu_2201_p2;
wire   [0:0] and_ln189_54_fu_2228_p2;
wire   [0:0] or_ln189_31_fu_2233_p2;
wire   [0:0] xor_ln189_31_fu_2239_p2;
wire   [0:0] and_ln189_53_fu_2222_p2;
wire   [0:0] and_ln189_55_fu_2245_p2;
wire   [0:0] or_ln189_23_fu_2258_p2;
wire   [12:0] select_ln189_30_fu_2250_p3;
wire  signed [13:0] sext_ln191_1_fu_2274_p1;
wire  signed [13:0] sext_ln191_fu_2271_p1;
wire   [13:0] add_ln191_fu_2281_p2;
wire   [12:0] sum_176_fu_2277_p2;
wire   [0:0] tmp_707_fu_2287_p3;
wire   [0:0] tmp_708_fu_2295_p3;
wire   [0:0] xor_ln191_fu_2303_p2;
wire   [0:0] and_ln191_fu_2309_p2;
wire   [0:0] xor_ln191_1_fu_2315_p2;
wire   [12:0] select_ln191_fu_2321_p3;
wire   [12:0] sum_177_fu_2329_p3;
wire   [10:0] tmp_240_fu_2337_p4;
wire   [1:0] trunc_ln193_fu_2359_p1;
wire   [8:0] tmp_269_fu_2363_p3;
wire  signed [11:0] sext_ln193_fu_2347_p1;
wire   [0:0] icmp_ln193_fu_2371_p2;
wire   [11:0] add_ln193_fu_2377_p2;
wire   [0:0] tmp_709_fu_2351_p3;
wire   [11:0] select_ln193_fu_2383_p3;
wire   [11:0] index_fu_2391_p3;
wire   [0:0] tmp_710_fu_2403_p3;
wire   [10:0] trunc_ln193_1_fu_2399_p1;
wire   [10:0] index_8_fu_2411_p3;
wire   [0:0] tmp_711_fu_2423_p3;
wire   [9:0] trunc_ln193_2_fu_2419_p1;
wire   [9:0] index_9_fu_2431_p3;
wire  signed [13:0] sext_ln191_3_fu_2447_p1;
wire  signed [13:0] sext_ln191_2_fu_2444_p1;
wire   [13:0] add_ln191_1_fu_2454_p2;
wire   [12:0] sum_179_fu_2450_p2;
wire   [0:0] tmp_736_fu_2460_p3;
wire   [0:0] tmp_737_fu_2468_p3;
wire   [0:0] xor_ln191_2_fu_2476_p2;
wire   [0:0] and_ln191_1_fu_2482_p2;
wire   [0:0] xor_ln191_3_fu_2488_p2;
wire   [12:0] select_ln191_2_fu_2494_p3;
wire   [12:0] sum_180_fu_2502_p3;
wire   [10:0] tmp_242_fu_2510_p4;
wire   [1:0] trunc_ln193_3_fu_2532_p1;
wire   [8:0] tmp_278_fu_2536_p3;
wire  signed [11:0] sext_ln193_1_fu_2520_p1;
wire   [0:0] icmp_ln193_1_fu_2544_p2;
wire   [11:0] add_ln193_1_fu_2550_p2;
wire   [0:0] tmp_738_fu_2524_p3;
wire   [11:0] select_ln193_1_fu_2556_p3;
wire   [11:0] index_10_fu_2564_p3;
wire   [0:0] tmp_739_fu_2576_p3;
wire   [10:0] trunc_ln193_4_fu_2572_p1;
wire   [10:0] index_11_fu_2584_p3;
wire   [0:0] tmp_740_fu_2596_p3;
wire   [9:0] trunc_ln193_5_fu_2592_p1;
wire   [9:0] index_12_fu_2604_p3;
wire  signed [13:0] sext_ln191_5_fu_2620_p1;
wire  signed [13:0] sext_ln191_4_fu_2617_p1;
wire   [13:0] add_ln191_2_fu_2627_p2;
wire   [12:0] sum_182_fu_2623_p2;
wire   [0:0] tmp_765_fu_2633_p3;
wire   [0:0] tmp_766_fu_2641_p3;
wire   [0:0] xor_ln191_4_fu_2649_p2;
wire   [0:0] and_ln191_2_fu_2655_p2;
wire   [0:0] xor_ln191_5_fu_2661_p2;
wire   [12:0] select_ln191_4_fu_2667_p3;
wire   [12:0] sum_183_fu_2675_p3;
wire   [10:0] tmp_244_fu_2683_p4;
wire   [1:0] trunc_ln193_6_fu_2705_p1;
wire   [8:0] tmp_287_fu_2709_p3;
wire  signed [11:0] sext_ln193_2_fu_2693_p1;
wire   [0:0] icmp_ln193_2_fu_2717_p2;
wire   [11:0] add_ln193_2_fu_2723_p2;
wire   [0:0] tmp_767_fu_2697_p3;
wire   [11:0] select_ln193_2_fu_2729_p3;
wire   [11:0] index_13_fu_2737_p3;
wire   [0:0] tmp_768_fu_2749_p3;
wire   [10:0] trunc_ln193_7_fu_2745_p1;
wire   [10:0] index_14_fu_2757_p3;
wire   [0:0] tmp_769_fu_2769_p3;
wire   [9:0] trunc_ln193_8_fu_2765_p1;
wire   [9:0] index_15_fu_2777_p3;
wire  signed [13:0] sext_ln191_7_fu_2793_p1;
wire  signed [13:0] sext_ln191_6_fu_2790_p1;
wire   [13:0] add_ln191_3_fu_2800_p2;
wire   [12:0] sum_185_fu_2796_p2;
wire   [0:0] tmp_794_fu_2806_p3;
wire   [0:0] tmp_795_fu_2814_p3;
wire   [0:0] xor_ln191_6_fu_2822_p2;
wire   [0:0] and_ln191_3_fu_2828_p2;
wire   [0:0] xor_ln191_7_fu_2834_p2;
wire   [12:0] select_ln191_6_fu_2840_p3;
wire   [12:0] sum_186_fu_2848_p3;
wire   [10:0] tmp_246_fu_2856_p4;
wire   [1:0] trunc_ln193_9_fu_2878_p1;
wire   [8:0] tmp_296_fu_2882_p3;
wire  signed [11:0] sext_ln193_3_fu_2866_p1;
wire   [0:0] icmp_ln193_3_fu_2890_p2;
wire   [11:0] add_ln193_3_fu_2896_p2;
wire   [0:0] tmp_796_fu_2870_p3;
wire   [11:0] select_ln193_3_fu_2902_p3;
wire   [11:0] index_16_fu_2910_p3;
wire   [0:0] tmp_797_fu_2922_p3;
wire   [10:0] trunc_ln193_10_fu_2918_p1;
wire   [10:0] index_17_fu_2930_p3;
wire   [0:0] tmp_798_fu_2942_p3;
wire   [9:0] trunc_ln193_11_fu_2938_p1;
wire   [9:0] index_18_fu_2950_p3;
wire   [10:0] mul_ln199_fu_2969_p0;
wire   [23:0] zext_ln199_fu_2966_p1;
wire   [23:0] mul_ln199_fu_2969_p2;
wire   [4:0] trunc_ln199_fu_3009_p1;
wire   [0:0] tmp_713_fu_2993_p3;
wire   [0:0] icmp_ln199_fu_3013_p2;
wire   [0:0] or_ln199_fu_3027_p2;
wire   [0:0] tmp_714_fu_3001_p3;
wire   [0:0] and_ln199_fu_3033_p2;
wire   [12:0] trunc_ln5_fu_2983_p4;
wire   [12:0] zext_ln199_1_fu_3039_p1;
wire   [12:0] add_ln199_fu_3043_p2;
wire   [0:0] tmp_716_fu_3049_p3;
wire   [0:0] tmp_715_fu_3019_p3;
wire   [0:0] xor_ln199_fu_3057_p2;
wire   [3:0] tmp_270_fu_3069_p4;
wire   [4:0] tmp_271_fu_3085_p4;
wire   [0:0] and_ln199_1_fu_3063_p2;
wire   [0:0] icmp_ln199_2_fu_3095_p2;
wire   [0:0] icmp_ln199_3_fu_3101_p2;
wire   [0:0] tmp_717_fu_3115_p3;
wire   [0:0] icmp_ln199_1_fu_3079_p2;
wire   [0:0] xor_ln199_32_fu_3123_p2;
wire   [0:0] and_ln199_2_fu_3129_p2;
wire   [0:0] select_ln199_fu_3107_p3;
wire   [0:0] xor_ln199_1_fu_3149_p2;
wire   [0:0] tmp_712_fu_2975_p3;
wire   [0:0] or_ln199_1_fu_3155_p2;
wire   [0:0] xor_ln199_2_fu_3161_p2;
wire   [0:0] select_ln199_1_fu_3135_p3;
wire   [0:0] and_ln199_3_fu_3143_p2;
wire   [0:0] and_ln199_5_fu_3173_p2;
wire   [0:0] or_ln199_24_fu_3179_p2;
wire   [0:0] xor_ln199_3_fu_3185_p2;
wire   [0:0] and_ln199_4_fu_3167_p2;
wire   [0:0] and_ln199_6_fu_3191_p2;
wire   [0:0] or_ln199_2_fu_3205_p2;
wire   [12:0] select_ln199_2_fu_3197_p3;
wire   [10:0] mul_ln199_1_fu_3222_p0;
wire   [23:0] mul_ln199_1_fu_3222_p2;
wire   [4:0] trunc_ln199_8_fu_3262_p1;
wire   [0:0] tmp_719_fu_3246_p3;
wire   [0:0] icmp_ln199_4_fu_3266_p2;
wire   [0:0] or_ln199_3_fu_3280_p2;
wire   [0:0] tmp_720_fu_3254_p3;
wire   [0:0] and_ln199_7_fu_3286_p2;
wire   [12:0] trunc_ln199_1_fu_3236_p4;
wire   [12:0] zext_ln199_2_fu_3292_p1;
wire   [12:0] add_ln199_1_fu_3296_p2;
wire   [0:0] tmp_722_fu_3302_p3;
wire   [0:0] tmp_721_fu_3272_p3;
wire   [0:0] xor_ln199_4_fu_3310_p2;
wire   [3:0] tmp_272_fu_3322_p4;
wire   [4:0] tmp_273_fu_3338_p4;
wire   [0:0] and_ln199_8_fu_3316_p2;
wire   [0:0] icmp_ln199_6_fu_3348_p2;
wire   [0:0] icmp_ln199_7_fu_3354_p2;
wire   [0:0] tmp_723_fu_3368_p3;
wire   [0:0] icmp_ln199_5_fu_3332_p2;
wire   [0:0] xor_ln199_33_fu_3376_p2;
wire   [0:0] and_ln199_9_fu_3382_p2;
wire   [0:0] select_ln199_4_fu_3360_p3;
wire   [0:0] xor_ln199_5_fu_3402_p2;
wire   [0:0] tmp_718_fu_3228_p3;
wire   [0:0] or_ln199_4_fu_3408_p2;
wire   [0:0] xor_ln199_6_fu_3414_p2;
wire   [0:0] select_ln199_5_fu_3388_p3;
wire   [0:0] and_ln199_10_fu_3396_p2;
wire   [0:0] and_ln199_12_fu_3426_p2;
wire   [0:0] or_ln199_25_fu_3432_p2;
wire   [0:0] xor_ln199_7_fu_3438_p2;
wire   [0:0] and_ln199_11_fu_3420_p2;
wire   [0:0] and_ln199_13_fu_3444_p2;
wire   [0:0] or_ln199_5_fu_3458_p2;
wire   [12:0] select_ln199_6_fu_3450_p3;
wire   [10:0] mul_ln199_2_fu_3478_p0;
wire   [23:0] zext_ln199_3_fu_3475_p1;
wire   [23:0] mul_ln199_2_fu_3478_p2;
wire   [4:0] trunc_ln199_9_fu_3518_p1;
wire   [0:0] tmp_742_fu_3502_p3;
wire   [0:0] icmp_ln199_8_fu_3522_p2;
wire   [0:0] or_ln199_6_fu_3536_p2;
wire   [0:0] tmp_743_fu_3510_p3;
wire   [0:0] and_ln199_14_fu_3542_p2;
wire   [12:0] trunc_ln199_2_fu_3492_p4;
wire   [12:0] zext_ln199_4_fu_3548_p1;
wire   [12:0] add_ln199_2_fu_3552_p2;
wire   [0:0] tmp_745_fu_3558_p3;
wire   [0:0] tmp_744_fu_3528_p3;
wire   [0:0] xor_ln199_8_fu_3566_p2;
wire   [3:0] tmp_279_fu_3578_p4;
wire   [4:0] tmp_280_fu_3594_p4;
wire   [0:0] and_ln199_15_fu_3572_p2;
wire   [0:0] icmp_ln199_10_fu_3604_p2;
wire   [0:0] icmp_ln199_11_fu_3610_p2;
wire   [0:0] tmp_746_fu_3624_p3;
wire   [0:0] icmp_ln199_9_fu_3588_p2;
wire   [0:0] xor_ln199_34_fu_3632_p2;
wire   [0:0] and_ln199_16_fu_3638_p2;
wire   [0:0] select_ln199_8_fu_3616_p3;
wire   [0:0] xor_ln199_9_fu_3658_p2;
wire   [0:0] tmp_741_fu_3484_p3;
wire   [0:0] or_ln199_7_fu_3664_p2;
wire   [0:0] xor_ln199_10_fu_3670_p2;
wire   [0:0] select_ln199_9_fu_3644_p3;
wire   [0:0] and_ln199_17_fu_3652_p2;
wire   [0:0] and_ln199_19_fu_3682_p2;
wire   [0:0] or_ln199_26_fu_3688_p2;
wire   [0:0] xor_ln199_11_fu_3694_p2;
wire   [0:0] and_ln199_18_fu_3676_p2;
wire   [0:0] and_ln199_20_fu_3700_p2;
wire   [0:0] or_ln199_8_fu_3714_p2;
wire   [12:0] select_ln199_10_fu_3706_p3;
wire   [10:0] mul_ln199_3_fu_3731_p0;
wire   [23:0] mul_ln199_3_fu_3731_p2;
wire   [4:0] trunc_ln199_10_fu_3771_p1;
wire   [0:0] tmp_748_fu_3755_p3;
wire   [0:0] icmp_ln199_12_fu_3775_p2;
wire   [0:0] or_ln199_9_fu_3789_p2;
wire   [0:0] tmp_749_fu_3763_p3;
wire   [0:0] and_ln199_21_fu_3795_p2;
wire   [12:0] trunc_ln199_3_fu_3745_p4;
wire   [12:0] zext_ln199_5_fu_3801_p1;
wire   [12:0] add_ln199_3_fu_3805_p2;
wire   [0:0] tmp_751_fu_3811_p3;
wire   [0:0] tmp_750_fu_3781_p3;
wire   [0:0] xor_ln199_12_fu_3819_p2;
wire   [3:0] tmp_281_fu_3831_p4;
wire   [4:0] tmp_282_fu_3847_p4;
wire   [0:0] and_ln199_22_fu_3825_p2;
wire   [0:0] icmp_ln199_14_fu_3857_p2;
wire   [0:0] icmp_ln199_15_fu_3863_p2;
wire   [0:0] tmp_752_fu_3877_p3;
wire   [0:0] icmp_ln199_13_fu_3841_p2;
wire   [0:0] xor_ln199_35_fu_3885_p2;
wire   [0:0] and_ln199_23_fu_3891_p2;
wire   [0:0] select_ln199_12_fu_3869_p3;
wire   [0:0] xor_ln199_13_fu_3911_p2;
wire   [0:0] tmp_747_fu_3737_p3;
wire   [0:0] or_ln199_10_fu_3917_p2;
wire   [0:0] xor_ln199_14_fu_3923_p2;
wire   [0:0] select_ln199_13_fu_3897_p3;
wire   [0:0] and_ln199_24_fu_3905_p2;
wire   [0:0] and_ln199_26_fu_3935_p2;
wire   [0:0] or_ln199_27_fu_3941_p2;
wire   [0:0] xor_ln199_15_fu_3947_p2;
wire   [0:0] and_ln199_25_fu_3929_p2;
wire   [0:0] and_ln199_27_fu_3953_p2;
wire   [0:0] or_ln199_11_fu_3967_p2;
wire   [12:0] select_ln199_14_fu_3959_p3;
wire   [10:0] mul_ln199_4_fu_3987_p0;
wire   [23:0] zext_ln199_6_fu_3984_p1;
wire   [23:0] mul_ln199_4_fu_3987_p2;
wire   [4:0] trunc_ln199_11_fu_4027_p1;
wire   [0:0] tmp_771_fu_4011_p3;
wire   [0:0] icmp_ln199_16_fu_4031_p2;
wire   [0:0] or_ln199_12_fu_4045_p2;
wire   [0:0] tmp_772_fu_4019_p3;
wire   [0:0] and_ln199_28_fu_4051_p2;
wire   [12:0] trunc_ln199_4_fu_4001_p4;
wire   [12:0] zext_ln199_7_fu_4057_p1;
wire   [12:0] add_ln199_4_fu_4061_p2;
wire   [0:0] tmp_774_fu_4067_p3;
wire   [0:0] tmp_773_fu_4037_p3;
wire   [0:0] xor_ln199_16_fu_4075_p2;
wire   [3:0] tmp_288_fu_4087_p4;
wire   [4:0] tmp_289_fu_4103_p4;
wire   [0:0] and_ln199_29_fu_4081_p2;
wire   [0:0] icmp_ln199_18_fu_4113_p2;
wire   [0:0] icmp_ln199_19_fu_4119_p2;
wire   [0:0] tmp_775_fu_4133_p3;
wire   [0:0] icmp_ln199_17_fu_4097_p2;
wire   [0:0] xor_ln199_36_fu_4141_p2;
wire   [0:0] and_ln199_30_fu_4147_p2;
wire   [0:0] select_ln199_16_fu_4125_p3;
wire   [0:0] xor_ln199_17_fu_4167_p2;
wire   [0:0] tmp_770_fu_3993_p3;
wire   [0:0] or_ln199_13_fu_4173_p2;
wire   [0:0] xor_ln199_18_fu_4179_p2;
wire   [0:0] select_ln199_17_fu_4153_p3;
wire   [0:0] and_ln199_31_fu_4161_p2;
wire   [0:0] and_ln199_33_fu_4191_p2;
wire   [0:0] or_ln199_28_fu_4197_p2;
wire   [0:0] xor_ln199_19_fu_4203_p2;
wire   [0:0] and_ln199_32_fu_4185_p2;
wire   [0:0] and_ln199_34_fu_4209_p2;
wire   [0:0] or_ln199_14_fu_4223_p2;
wire   [12:0] select_ln199_18_fu_4215_p3;
wire   [10:0] mul_ln199_5_fu_4240_p0;
wire   [23:0] mul_ln199_5_fu_4240_p2;
wire   [4:0] trunc_ln199_12_fu_4280_p1;
wire   [0:0] tmp_777_fu_4264_p3;
wire   [0:0] icmp_ln199_20_fu_4284_p2;
wire   [0:0] or_ln199_15_fu_4298_p2;
wire   [0:0] tmp_778_fu_4272_p3;
wire   [0:0] and_ln199_35_fu_4304_p2;
wire   [12:0] trunc_ln199_5_fu_4254_p4;
wire   [12:0] zext_ln199_8_fu_4310_p1;
wire   [12:0] add_ln199_5_fu_4314_p2;
wire   [0:0] tmp_780_fu_4320_p3;
wire   [0:0] tmp_779_fu_4290_p3;
wire   [0:0] xor_ln199_20_fu_4328_p2;
wire   [3:0] tmp_290_fu_4340_p4;
wire   [4:0] tmp_291_fu_4356_p4;
wire   [0:0] and_ln199_36_fu_4334_p2;
wire   [0:0] icmp_ln199_22_fu_4366_p2;
wire   [0:0] icmp_ln199_23_fu_4372_p2;
wire   [0:0] tmp_781_fu_4386_p3;
wire   [0:0] icmp_ln199_21_fu_4350_p2;
wire   [0:0] xor_ln199_37_fu_4394_p2;
wire   [0:0] and_ln199_37_fu_4400_p2;
wire   [0:0] select_ln199_20_fu_4378_p3;
wire   [0:0] xor_ln199_21_fu_4420_p2;
wire   [0:0] tmp_776_fu_4246_p3;
wire   [0:0] or_ln199_16_fu_4426_p2;
wire   [0:0] xor_ln199_22_fu_4432_p2;
wire   [0:0] select_ln199_21_fu_4406_p3;
wire   [0:0] and_ln199_38_fu_4414_p2;
wire   [0:0] and_ln199_40_fu_4444_p2;
wire   [0:0] or_ln199_29_fu_4450_p2;
wire   [0:0] xor_ln199_23_fu_4456_p2;
wire   [0:0] and_ln199_39_fu_4438_p2;
wire   [0:0] and_ln199_41_fu_4462_p2;
wire   [0:0] or_ln199_17_fu_4476_p2;
wire   [12:0] select_ln199_22_fu_4468_p3;
wire   [10:0] mul_ln199_6_fu_4496_p0;
wire   [23:0] zext_ln199_9_fu_4493_p1;
wire   [23:0] mul_ln199_6_fu_4496_p2;
wire   [4:0] trunc_ln199_13_fu_4536_p1;
wire   [0:0] tmp_800_fu_4520_p3;
wire   [0:0] icmp_ln199_24_fu_4540_p2;
wire   [0:0] or_ln199_18_fu_4554_p2;
wire   [0:0] tmp_801_fu_4528_p3;
wire   [0:0] and_ln199_42_fu_4560_p2;
wire   [12:0] trunc_ln199_6_fu_4510_p4;
wire   [12:0] zext_ln199_10_fu_4566_p1;
wire   [12:0] add_ln199_6_fu_4570_p2;
wire   [0:0] tmp_803_fu_4576_p3;
wire   [0:0] tmp_802_fu_4546_p3;
wire   [0:0] xor_ln199_24_fu_4584_p2;
wire   [3:0] tmp_297_fu_4596_p4;
wire   [4:0] tmp_298_fu_4612_p4;
wire   [0:0] and_ln199_43_fu_4590_p2;
wire   [0:0] icmp_ln199_26_fu_4622_p2;
wire   [0:0] icmp_ln199_27_fu_4628_p2;
wire   [0:0] tmp_804_fu_4642_p3;
wire   [0:0] icmp_ln199_25_fu_4606_p2;
wire   [0:0] xor_ln199_38_fu_4650_p2;
wire   [0:0] and_ln199_44_fu_4656_p2;
wire   [0:0] select_ln199_24_fu_4634_p3;
wire   [0:0] xor_ln199_25_fu_4676_p2;
wire   [0:0] tmp_799_fu_4502_p3;
wire   [0:0] or_ln199_19_fu_4682_p2;
wire   [0:0] xor_ln199_26_fu_4688_p2;
wire   [0:0] select_ln199_25_fu_4662_p3;
wire   [0:0] and_ln199_45_fu_4670_p2;
wire   [0:0] and_ln199_47_fu_4700_p2;
wire   [0:0] or_ln199_30_fu_4706_p2;
wire   [0:0] xor_ln199_27_fu_4712_p2;
wire   [0:0] and_ln199_46_fu_4694_p2;
wire   [0:0] and_ln199_48_fu_4718_p2;
wire   [0:0] or_ln199_20_fu_4732_p2;
wire   [12:0] select_ln199_26_fu_4724_p3;
wire   [10:0] mul_ln199_7_fu_4749_p0;
wire   [23:0] mul_ln199_7_fu_4749_p2;
wire   [4:0] trunc_ln199_14_fu_4789_p1;
wire   [0:0] tmp_806_fu_4773_p3;
wire   [0:0] icmp_ln199_28_fu_4793_p2;
wire   [0:0] or_ln199_21_fu_4807_p2;
wire   [0:0] tmp_807_fu_4781_p3;
wire   [0:0] and_ln199_49_fu_4813_p2;
wire   [12:0] trunc_ln199_7_fu_4763_p4;
wire   [12:0] zext_ln199_11_fu_4819_p1;
wire   [12:0] add_ln199_7_fu_4823_p2;
wire   [0:0] tmp_809_fu_4829_p3;
wire   [0:0] tmp_808_fu_4799_p3;
wire   [0:0] xor_ln199_28_fu_4837_p2;
wire   [3:0] tmp_299_fu_4849_p4;
wire   [4:0] tmp_300_fu_4865_p4;
wire   [0:0] and_ln199_50_fu_4843_p2;
wire   [0:0] icmp_ln199_30_fu_4875_p2;
wire   [0:0] icmp_ln199_31_fu_4881_p2;
wire   [0:0] tmp_810_fu_4895_p3;
wire   [0:0] icmp_ln199_29_fu_4859_p2;
wire   [0:0] xor_ln199_39_fu_4903_p2;
wire   [0:0] and_ln199_51_fu_4909_p2;
wire   [0:0] select_ln199_28_fu_4887_p3;
wire   [0:0] xor_ln199_29_fu_4929_p2;
wire   [0:0] tmp_805_fu_4755_p3;
wire   [0:0] or_ln199_22_fu_4935_p2;
wire   [0:0] xor_ln199_30_fu_4941_p2;
wire   [0:0] select_ln199_29_fu_4915_p3;
wire   [0:0] and_ln199_52_fu_4923_p2;
wire   [0:0] and_ln199_54_fu_4953_p2;
wire   [0:0] or_ln199_31_fu_4959_p2;
wire   [0:0] xor_ln199_31_fu_4965_p2;
wire   [0:0] and_ln199_53_fu_4947_p2;
wire   [0:0] and_ln199_55_fu_4971_p2;
wire   [0:0] or_ln199_23_fu_4985_p2;
wire   [12:0] select_ln199_30_fu_4977_p3;
wire   [12:0] select_ln199_3_fu_3211_p3;
wire   [12:0] select_ln199_7_fu_3464_p3;
wire   [12:0] select_ln199_11_fu_3720_p3;
wire   [12:0] select_ln199_15_fu_3973_p3;
wire   [12:0] select_ln199_19_fu_4229_p3;
wire   [12:0] select_ln199_23_fu_4482_p3;
wire   [12:0] select_ln199_27_fu_4738_p3;
wire   [12:0] select_ln199_31_fu_4991_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_inv_tablcud #(
    .DataWidth( 11 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
inv_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_address0),
    .ce0(inv_table_ce0),
    .q0(inv_table_q0),
    .address1(inv_table_address1),
    .ce1(inv_table_ce1),
    .q1(inv_table_q1),
    .address2(inv_table_address2),
    .ce2(inv_table_ce2),
    .q2(inv_table_q2),
    .address3(inv_table_address3),
    .ce3(inv_table_ce3),
    .q3(inv_table_q3)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U203(
    .din0(mul_ln189_fu_251_p0),
    .din1(kernel_0_val),
    .dout(mul_ln189_fu_251_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U204(
    .din0(mul_ln189_1_fu_261_p0),
    .din1(kernel_1_val),
    .dout(mul_ln189_1_fu_261_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U205(
    .din0(mul_ln189_2_fu_275_p0),
    .din1(kernel_2_val),
    .dout(mul_ln189_2_fu_275_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U206(
    .din0(mul_ln189_3_fu_285_p0),
    .din1(kernel_3_val),
    .dout(mul_ln189_3_fu_285_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U207(
    .din0(mul_ln189_4_fu_299_p0),
    .din1(kernel_4_val),
    .dout(mul_ln189_4_fu_299_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U208(
    .din0(mul_ln189_5_fu_309_p0),
    .din1(kernel_5_val),
    .dout(mul_ln189_5_fu_309_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U209(
    .din0(mul_ln189_6_fu_323_p0),
    .din1(kernel_6_val),
    .dout(mul_ln189_6_fu_323_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U210(
    .din0(mul_ln189_7_fu_333_p0),
    .din1(kernel_7_val),
    .dout(mul_ln189_7_fu_333_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U211(
    .din0(mul_ln189_reg_5067),
    .din1(mul_ln190_fu_345_p1),
    .dout(mul_ln190_fu_345_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U212(
    .din0(mul_ln189_1_reg_5072),
    .din1(mul_ln190_1_fu_469_p1),
    .dout(mul_ln190_1_fu_469_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U213(
    .din0(mul_ln189_2_reg_5077),
    .din1(mul_ln190_2_fu_590_p1),
    .dout(mul_ln190_2_fu_590_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U214(
    .din0(mul_ln189_3_reg_5082),
    .din1(mul_ln190_3_fu_711_p1),
    .dout(mul_ln190_3_fu_711_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U215(
    .din0(mul_ln189_4_reg_5087),
    .din1(mul_ln190_4_fu_835_p1),
    .dout(mul_ln190_4_fu_835_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U216(
    .din0(mul_ln189_5_reg_5092),
    .din1(mul_ln190_5_fu_959_p1),
    .dout(mul_ln190_5_fu_959_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U217(
    .din0(mul_ln189_6_reg_5097),
    .din1(mul_ln190_6_fu_1080_p1),
    .dout(mul_ln190_6_fu_1080_p2)
);

myproject_mul_26s_13s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 39 ))
mul_26s_13s_39_1_1_U218(
    .din0(mul_ln189_7_reg_5102),
    .din1(mul_ln190_7_fu_1201_p1),
    .dout(mul_ln190_7_fu_1201_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U219(
    .din0(mul_ln199_fu_2969_p0),
    .din1(masked_kernel_8_reg_5435_pp0_iter4_reg),
    .dout(mul_ln199_fu_2969_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U220(
    .din0(mul_ln199_1_fu_3222_p0),
    .din1(masked_kernel_reg_5442_pp0_iter4_reg),
    .dout(mul_ln199_1_fu_3222_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U221(
    .din0(mul_ln199_2_fu_3478_p0),
    .din1(masked_kernel_9_reg_5449_pp0_iter4_reg),
    .dout(mul_ln199_2_fu_3478_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U222(
    .din0(mul_ln199_3_fu_3731_p0),
    .din1(masked_kernel_3_reg_5456_pp0_iter4_reg),
    .dout(mul_ln199_3_fu_3731_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U223(
    .din0(mul_ln199_4_fu_3987_p0),
    .din1(masked_kernel_10_reg_5463_pp0_iter4_reg),
    .dout(mul_ln199_4_fu_3987_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U224(
    .din0(mul_ln199_5_fu_4240_p0),
    .din1(masked_kernel_5_reg_5470_pp0_iter4_reg),
    .dout(mul_ln199_5_fu_4240_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U225(
    .din0(mul_ln199_6_fu_4496_p0),
    .din1(masked_kernel_11_reg_5477_pp0_iter4_reg),
    .dout(mul_ln199_6_fu_4496_p2)
);

myproject_mul_11ns_13s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mul_11ns_13s_24_1_1_U226(
    .din0(mul_ln199_7_fu_4749_p0),
    .din1(masked_kernel_7_reg_5484_pp0_iter4_reg),
    .dout(mul_ln199_7_fu_4749_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln189_1_reg_5160 <= add_ln189_1_fu_535_p2;
        add_ln189_2_reg_5201 <= add_ln189_2_fu_656_p2;
        add_ln189_3_reg_5242 <= add_ln189_3_fu_777_p2;
        add_ln189_4_reg_5283 <= add_ln189_4_fu_901_p2;
        add_ln189_5_reg_5324 <= add_ln189_5_fu_1025_p2;
        add_ln189_6_reg_5365 <= add_ln189_6_fu_1146_p2;
        add_ln189_7_reg_5406 <= add_ln189_7_fu_1267_p2;
        add_ln189_reg_5119 <= add_ln189_fu_411_p2;
        icmp_ln189_10_reg_5218 <= icmp_ln189_10_fu_696_p2;
        icmp_ln189_11_reg_5225 <= icmp_ln189_11_fu_702_p2;
        icmp_ln189_13_reg_5254 <= icmp_ln189_13_fu_801_p2;
        icmp_ln189_14_reg_5259 <= icmp_ln189_14_fu_817_p2;
        icmp_ln189_15_reg_5266 <= icmp_ln189_15_fu_823_p2;
        icmp_ln189_17_reg_5295 <= icmp_ln189_17_fu_925_p2;
        icmp_ln189_18_reg_5300 <= icmp_ln189_18_fu_941_p2;
        icmp_ln189_19_reg_5307 <= icmp_ln189_19_fu_947_p2;
        icmp_ln189_1_reg_5131 <= icmp_ln189_1_fu_435_p2;
        icmp_ln189_21_reg_5336 <= icmp_ln189_21_fu_1049_p2;
        icmp_ln189_22_reg_5341 <= icmp_ln189_22_fu_1065_p2;
        icmp_ln189_23_reg_5348 <= icmp_ln189_23_fu_1071_p2;
        icmp_ln189_25_reg_5377 <= icmp_ln189_25_fu_1170_p2;
        icmp_ln189_26_reg_5382 <= icmp_ln189_26_fu_1186_p2;
        icmp_ln189_27_reg_5389 <= icmp_ln189_27_fu_1192_p2;
        icmp_ln189_29_reg_5418 <= icmp_ln189_29_fu_1291_p2;
        icmp_ln189_2_reg_5136 <= icmp_ln189_2_fu_451_p2;
        icmp_ln189_30_reg_5423 <= icmp_ln189_30_fu_1307_p2;
        icmp_ln189_31_reg_5430 <= icmp_ln189_31_fu_1313_p2;
        icmp_ln189_3_reg_5143 <= icmp_ln189_3_fu_457_p2;
        icmp_ln189_5_reg_5172 <= icmp_ln189_5_fu_559_p2;
        icmp_ln189_6_reg_5177 <= icmp_ln189_6_fu_575_p2;
        icmp_ln189_7_reg_5184 <= icmp_ln189_7_fu_581_p2;
        icmp_ln189_9_reg_5213 <= icmp_ln189_9_fu_680_p2;
        mul_ln189_1_reg_5072 <= mul_ln189_1_fu_261_p2;
        mul_ln189_2_reg_5077 <= mul_ln189_2_fu_275_p2;
        mul_ln189_3_reg_5082 <= mul_ln189_3_fu_285_p2;
        mul_ln189_4_reg_5087 <= mul_ln189_4_fu_299_p2;
        mul_ln189_5_reg_5092 <= mul_ln189_5_fu_309_p2;
        mul_ln189_6_reg_5097 <= mul_ln189_6_fu_323_p2;
        mul_ln189_7_reg_5102 <= mul_ln189_7_fu_333_p2;
        mul_ln189_reg_5067 <= mul_ln189_fu_251_p2;
        mul_ln190_1_reg_5148 <= mul_ln190_1_fu_469_p2;
        mul_ln190_2_reg_5189 <= mul_ln190_2_fu_590_p2;
        mul_ln190_3_reg_5230 <= mul_ln190_3_fu_711_p2;
        mul_ln190_4_reg_5271 <= mul_ln190_4_fu_835_p2;
        mul_ln190_5_reg_5312 <= mul_ln190_5_fu_959_p2;
        mul_ln190_6_reg_5353 <= mul_ln190_6_fu_1080_p2;
        mul_ln190_7_reg_5394 <= mul_ln190_7_fu_1201_p2;
        mul_ln190_reg_5107 <= mul_ln190_fu_345_p2;
        padding_mask_0_val_read_reg_5062 <= padding_mask_0_val;
        padding_mask_1_val_read_reg_5057 <= padding_mask_1_val;
        padding_mask_2_val_read_reg_5052 <= padding_mask_2_val;
        padding_mask_3_val_read_reg_5047 <= padding_mask_3_val;
        tmp_699_reg_5124 <= add_ln189_fu_411_p2[32'd12];
        tmp_701_reg_5154 <= mul_ln190_1_fu_469_p2[32'd38];
        tmp_705_reg_5165 <= add_ln189_1_fu_535_p2[32'd12];
        tmp_724_reg_5195 <= mul_ln190_2_fu_590_p2[32'd38];
        tmp_728_reg_5206 <= add_ln189_2_fu_656_p2[32'd12];
        tmp_730_reg_5236 <= mul_ln190_3_fu_711_p2[32'd38];
        tmp_734_reg_5247 <= add_ln189_3_fu_777_p2[32'd12];
        tmp_753_reg_5277 <= mul_ln190_4_fu_835_p2[32'd38];
        tmp_757_reg_5288 <= add_ln189_4_fu_901_p2[32'd12];
        tmp_759_reg_5318 <= mul_ln190_5_fu_959_p2[32'd38];
        tmp_763_reg_5329 <= add_ln189_5_fu_1025_p2[32'd12];
        tmp_782_reg_5359 <= mul_ln190_6_fu_1080_p2[32'd38];
        tmp_786_reg_5370 <= add_ln189_6_fu_1146_p2[32'd12];
        tmp_788_reg_5400 <= mul_ln190_7_fu_1201_p2[32'd38];
        tmp_792_reg_5411 <= add_ln189_7_fu_1267_p2[32'd12];
        tmp_reg_5113 <= mul_ln190_fu_345_p2[32'd38];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce))) begin
        denom_1_reg_5516 <= inv_table_q2;
        denom_2_reg_5521 <= inv_table_q1;
        denom_3_reg_5526 <= inv_table_q0;
        denom_reg_5511 <= inv_table_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        masked_kernel_10_reg_5463 <= masked_kernel_10_fu_1907_p3;
        masked_kernel_10_reg_5463_pp0_iter3_reg <= masked_kernel_10_reg_5463;
        masked_kernel_10_reg_5463_pp0_iter4_reg <= masked_kernel_10_reg_5463_pp0_iter3_reg;
        masked_kernel_11_reg_5477 <= masked_kernel_11_fu_2145_p3;
        masked_kernel_11_reg_5477_pp0_iter3_reg <= masked_kernel_11_reg_5477;
        masked_kernel_11_reg_5477_pp0_iter4_reg <= masked_kernel_11_reg_5477_pp0_iter3_reg;
        masked_kernel_3_reg_5456 <= masked_kernel_3_fu_1788_p3;
        masked_kernel_3_reg_5456_pp0_iter3_reg <= masked_kernel_3_reg_5456;
        masked_kernel_3_reg_5456_pp0_iter4_reg <= masked_kernel_3_reg_5456_pp0_iter3_reg;
        masked_kernel_5_reg_5470 <= masked_kernel_5_fu_2026_p3;
        masked_kernel_5_reg_5470_pp0_iter3_reg <= masked_kernel_5_reg_5470;
        masked_kernel_5_reg_5470_pp0_iter4_reg <= masked_kernel_5_reg_5470_pp0_iter3_reg;
        masked_kernel_7_reg_5484 <= masked_kernel_7_fu_2264_p3;
        masked_kernel_7_reg_5484_pp0_iter3_reg <= masked_kernel_7_reg_5484;
        masked_kernel_7_reg_5484_pp0_iter4_reg <= masked_kernel_7_reg_5484_pp0_iter3_reg;
        masked_kernel_8_reg_5435 <= masked_kernel_8_fu_1431_p3;
        masked_kernel_8_reg_5435_pp0_iter3_reg <= masked_kernel_8_reg_5435;
        masked_kernel_8_reg_5435_pp0_iter4_reg <= masked_kernel_8_reg_5435_pp0_iter3_reg;
        masked_kernel_9_reg_5449 <= masked_kernel_9_fu_1669_p3;
        masked_kernel_9_reg_5449_pp0_iter3_reg <= masked_kernel_9_reg_5449;
        masked_kernel_9_reg_5449_pp0_iter4_reg <= masked_kernel_9_reg_5449_pp0_iter3_reg;
        masked_kernel_reg_5442 <= masked_kernel_fu_1550_p3;
        masked_kernel_reg_5442_pp0_iter3_reg <= masked_kernel_reg_5442;
        masked_kernel_reg_5442_pp0_iter4_reg <= masked_kernel_reg_5442_pp0_iter3_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        inv_table_ce0 = 1'b1;
    end else begin
        inv_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        inv_table_ce1 = 1'b1;
    end else begin
        inv_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        inv_table_ce2 = 1'b1;
    end else begin
        inv_table_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        inv_table_ce3 = 1'b1;
    end else begin
        inv_table_ce3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln189_1_fu_535_p2 = (trunc_ln189_1_fu_483_p4 + zext_ln189_1_fu_531_p1);

assign add_ln189_2_fu_656_p2 = (trunc_ln189_2_fu_604_p4 + zext_ln189_2_fu_652_p1);

assign add_ln189_3_fu_777_p2 = (trunc_ln189_3_fu_725_p4 + zext_ln189_3_fu_773_p1);

assign add_ln189_4_fu_901_p2 = (trunc_ln189_4_fu_849_p4 + zext_ln189_4_fu_897_p1);

assign add_ln189_5_fu_1025_p2 = (trunc_ln189_5_fu_973_p4 + zext_ln189_5_fu_1021_p1);

assign add_ln189_6_fu_1146_p2 = (trunc_ln189_6_fu_1094_p4 + zext_ln189_6_fu_1142_p1);

assign add_ln189_7_fu_1267_p2 = (trunc_ln189_7_fu_1215_p4 + zext_ln189_7_fu_1263_p1);

assign add_ln189_fu_411_p2 = (trunc_ln_fu_359_p4 + zext_ln189_fu_407_p1);

assign add_ln191_1_fu_2454_p2 = ($signed(sext_ln191_3_fu_2447_p1) + $signed(sext_ln191_2_fu_2444_p1));

assign add_ln191_2_fu_2627_p2 = ($signed(sext_ln191_5_fu_2620_p1) + $signed(sext_ln191_4_fu_2617_p1));

assign add_ln191_3_fu_2800_p2 = ($signed(sext_ln191_7_fu_2793_p1) + $signed(sext_ln191_6_fu_2790_p1));

assign add_ln191_fu_2281_p2 = ($signed(sext_ln191_1_fu_2274_p1) + $signed(sext_ln191_fu_2271_p1));

assign add_ln193_1_fu_2550_p2 = ($signed(sext_ln193_1_fu_2520_p1) + $signed(12'd1));

assign add_ln193_2_fu_2723_p2 = ($signed(sext_ln193_2_fu_2693_p1) + $signed(12'd1));

assign add_ln193_3_fu_2896_p2 = ($signed(sext_ln193_3_fu_2866_p1) + $signed(12'd1));

assign add_ln193_fu_2377_p2 = ($signed(sext_ln193_fu_2347_p1) + $signed(12'd1));

assign add_ln199_1_fu_3296_p2 = (trunc_ln199_1_fu_3236_p4 + zext_ln199_2_fu_3292_p1);

assign add_ln199_2_fu_3552_p2 = (trunc_ln199_2_fu_3492_p4 + zext_ln199_4_fu_3548_p1);

assign add_ln199_3_fu_3805_p2 = (trunc_ln199_3_fu_3745_p4 + zext_ln199_5_fu_3801_p1);

assign add_ln199_4_fu_4061_p2 = (trunc_ln199_4_fu_4001_p4 + zext_ln199_7_fu_4057_p1);

assign add_ln199_5_fu_4314_p2 = (trunc_ln199_5_fu_4254_p4 + zext_ln199_8_fu_4310_p1);

assign add_ln199_6_fu_4570_p2 = (trunc_ln199_6_fu_4510_p4 + zext_ln199_10_fu_4566_p1);

assign add_ln199_7_fu_4823_p2 = (trunc_ln199_7_fu_4763_p4 + zext_ln199_11_fu_4819_p1);

assign add_ln199_fu_3043_p2 = (trunc_ln5_fu_2983_p4 + zext_ln199_1_fu_3039_p1);

assign and_ln189_10_fu_1487_p2 = (icmp_ln189_6_reg_5177 & and_ln189_8_fu_1450_p2);

assign and_ln189_11_fu_1508_p2 = (xor_ln189_6_fu_1503_p2 & or_ln189_4_fu_1498_p2);

assign and_ln189_12_fu_1514_p2 = (tmp_705_reg_5165 & select_ln189_5_fu_1480_p3);

assign and_ln189_13_fu_1531_p2 = (xor_ln189_7_fu_1525_p2 & tmp_701_reg_5154);

assign and_ln189_14_fu_646_p2 = (tmp_726_fu_622_p3 & or_ln189_6_fu_640_p2);

assign and_ln189_15_fu_1569_p2 = (xor_ln189_8_fu_1564_p2 & tmp_727_fu_1557_p3);

assign and_ln189_16_fu_1594_p2 = (xor_ln189_34_fu_1588_p2 & icmp_ln189_9_reg_5213);

assign and_ln189_17_fu_1606_p2 = (icmp_ln189_10_reg_5218 & and_ln189_15_fu_1569_p2);

assign and_ln189_18_fu_1627_p2 = (xor_ln189_10_fu_1622_p2 & or_ln189_7_fu_1617_p2);

assign and_ln189_19_fu_1633_p2 = (tmp_728_reg_5206 & select_ln189_9_fu_1599_p3);

assign and_ln189_1_fu_1331_p2 = (xor_ln189_fu_1326_p2 & tmp_698_fu_1319_p3);

assign and_ln189_20_fu_1650_p2 = (xor_ln189_11_fu_1644_p2 & tmp_724_reg_5195);

assign and_ln189_21_fu_767_p2 = (tmp_732_fu_743_p3 & or_ln189_9_fu_761_p2);

assign and_ln189_22_fu_1688_p2 = (xor_ln189_12_fu_1683_p2 & tmp_733_fu_1676_p3);

assign and_ln189_23_fu_1713_p2 = (xor_ln189_35_fu_1707_p2 & icmp_ln189_13_reg_5254);

assign and_ln189_24_fu_1725_p2 = (icmp_ln189_14_reg_5259 & and_ln189_22_fu_1688_p2);

assign and_ln189_25_fu_1746_p2 = (xor_ln189_14_fu_1741_p2 & or_ln189_10_fu_1736_p2);

assign and_ln189_26_fu_1752_p2 = (tmp_734_reg_5247 & select_ln189_13_fu_1718_p3);

assign and_ln189_27_fu_1769_p2 = (xor_ln189_15_fu_1763_p2 & tmp_730_reg_5236);

assign and_ln189_28_fu_891_p2 = (tmp_755_fu_867_p3 & or_ln189_12_fu_885_p2);

assign and_ln189_29_fu_1807_p2 = (xor_ln189_16_fu_1802_p2 & tmp_756_fu_1795_p3);

assign and_ln189_2_fu_1356_p2 = (xor_ln189_32_fu_1350_p2 & icmp_ln189_1_reg_5131);

assign and_ln189_30_fu_1832_p2 = (xor_ln189_36_fu_1826_p2 & icmp_ln189_17_reg_5295);

assign and_ln189_31_fu_1844_p2 = (icmp_ln189_18_reg_5300 & and_ln189_29_fu_1807_p2);

assign and_ln189_32_fu_1865_p2 = (xor_ln189_18_fu_1860_p2 & or_ln189_13_fu_1855_p2);

assign and_ln189_33_fu_1871_p2 = (tmp_757_reg_5288 & select_ln189_17_fu_1837_p3);

assign and_ln189_34_fu_1888_p2 = (xor_ln189_19_fu_1882_p2 & tmp_753_reg_5277);

assign and_ln189_35_fu_1015_p2 = (tmp_761_fu_991_p3 & or_ln189_15_fu_1009_p2);

assign and_ln189_36_fu_1926_p2 = (xor_ln189_20_fu_1921_p2 & tmp_762_fu_1914_p3);

assign and_ln189_37_fu_1951_p2 = (xor_ln189_37_fu_1945_p2 & icmp_ln189_21_reg_5336);

assign and_ln189_38_fu_1963_p2 = (icmp_ln189_22_reg_5341 & and_ln189_36_fu_1926_p2);

assign and_ln189_39_fu_1984_p2 = (xor_ln189_22_fu_1979_p2 & or_ln189_16_fu_1974_p2);

assign and_ln189_3_fu_1368_p2 = (icmp_ln189_2_reg_5136 & and_ln189_1_fu_1331_p2);

assign and_ln189_40_fu_1990_p2 = (tmp_763_reg_5329 & select_ln189_21_fu_1956_p3);

assign and_ln189_41_fu_2007_p2 = (xor_ln189_23_fu_2001_p2 & tmp_759_reg_5318);

assign and_ln189_42_fu_1136_p2 = (tmp_784_fu_1112_p3 & or_ln189_18_fu_1130_p2);

assign and_ln189_43_fu_2045_p2 = (xor_ln189_24_fu_2040_p2 & tmp_785_fu_2033_p3);

assign and_ln189_44_fu_2070_p2 = (xor_ln189_38_fu_2064_p2 & icmp_ln189_25_reg_5377);

assign and_ln189_45_fu_2082_p2 = (icmp_ln189_26_reg_5382 & and_ln189_43_fu_2045_p2);

assign and_ln189_46_fu_2103_p2 = (xor_ln189_26_fu_2098_p2 & or_ln189_19_fu_2093_p2);

assign and_ln189_47_fu_2109_p2 = (tmp_786_reg_5370 & select_ln189_25_fu_2075_p3);

assign and_ln189_48_fu_2126_p2 = (xor_ln189_27_fu_2120_p2 & tmp_782_reg_5359);

assign and_ln189_49_fu_1257_p2 = (tmp_790_fu_1233_p3 & or_ln189_21_fu_1251_p2);

assign and_ln189_4_fu_1389_p2 = (xor_ln189_2_fu_1384_p2 & or_ln189_1_fu_1379_p2);

assign and_ln189_50_fu_2164_p2 = (xor_ln189_28_fu_2159_p2 & tmp_791_fu_2152_p3);

assign and_ln189_51_fu_2189_p2 = (xor_ln189_39_fu_2183_p2 & icmp_ln189_29_reg_5418);

assign and_ln189_52_fu_2201_p2 = (icmp_ln189_30_reg_5423 & and_ln189_50_fu_2164_p2);

assign and_ln189_53_fu_2222_p2 = (xor_ln189_30_fu_2217_p2 & or_ln189_22_fu_2212_p2);

assign and_ln189_54_fu_2228_p2 = (tmp_792_reg_5411 & select_ln189_29_fu_2194_p3);

assign and_ln189_55_fu_2245_p2 = (xor_ln189_31_fu_2239_p2 & tmp_788_reg_5400);

assign and_ln189_5_fu_1395_p2 = (tmp_699_reg_5124 & select_ln189_1_fu_1361_p3);

assign and_ln189_6_fu_1412_p2 = (xor_ln189_3_fu_1406_p2 & tmp_reg_5113);

assign and_ln189_7_fu_525_p2 = (tmp_703_fu_501_p3 & or_ln189_3_fu_519_p2);

assign and_ln189_8_fu_1450_p2 = (xor_ln189_4_fu_1445_p2 & tmp_704_fu_1438_p3);

assign and_ln189_9_fu_1475_p2 = (xor_ln189_33_fu_1469_p2 & icmp_ln189_5_reg_5172);

assign and_ln189_fu_401_p2 = (tmp_697_fu_377_p3 & or_ln189_fu_395_p2);

assign and_ln191_1_fu_2482_p2 = (xor_ln191_2_fu_2476_p2 & tmp_737_fu_2468_p3);

assign and_ln191_2_fu_2655_p2 = (xor_ln191_4_fu_2649_p2 & tmp_766_fu_2641_p3);

assign and_ln191_3_fu_2828_p2 = (xor_ln191_6_fu_2822_p2 & tmp_795_fu_2814_p3);

assign and_ln191_fu_2309_p2 = (xor_ln191_fu_2303_p2 & tmp_708_fu_2295_p3);

assign and_ln199_10_fu_3396_p2 = (icmp_ln199_6_fu_3348_p2 & and_ln199_8_fu_3316_p2);

assign and_ln199_11_fu_3420_p2 = (xor_ln199_6_fu_3414_p2 & or_ln199_4_fu_3408_p2);

assign and_ln199_12_fu_3426_p2 = (tmp_722_fu_3302_p3 & select_ln199_5_fu_3388_p3);

assign and_ln199_13_fu_3444_p2 = (xor_ln199_7_fu_3438_p2 & tmp_718_fu_3228_p3);

assign and_ln199_14_fu_3542_p2 = (tmp_743_fu_3510_p3 & or_ln199_6_fu_3536_p2);

assign and_ln199_15_fu_3572_p2 = (xor_ln199_8_fu_3566_p2 & tmp_744_fu_3528_p3);

assign and_ln199_16_fu_3638_p2 = (xor_ln199_34_fu_3632_p2 & icmp_ln199_9_fu_3588_p2);

assign and_ln199_17_fu_3652_p2 = (icmp_ln199_10_fu_3604_p2 & and_ln199_15_fu_3572_p2);

assign and_ln199_18_fu_3676_p2 = (xor_ln199_10_fu_3670_p2 & or_ln199_7_fu_3664_p2);

assign and_ln199_19_fu_3682_p2 = (tmp_745_fu_3558_p3 & select_ln199_9_fu_3644_p3);

assign and_ln199_1_fu_3063_p2 = (xor_ln199_fu_3057_p2 & tmp_715_fu_3019_p3);

assign and_ln199_20_fu_3700_p2 = (xor_ln199_11_fu_3694_p2 & tmp_741_fu_3484_p3);

assign and_ln199_21_fu_3795_p2 = (tmp_749_fu_3763_p3 & or_ln199_9_fu_3789_p2);

assign and_ln199_22_fu_3825_p2 = (xor_ln199_12_fu_3819_p2 & tmp_750_fu_3781_p3);

assign and_ln199_23_fu_3891_p2 = (xor_ln199_35_fu_3885_p2 & icmp_ln199_13_fu_3841_p2);

assign and_ln199_24_fu_3905_p2 = (icmp_ln199_14_fu_3857_p2 & and_ln199_22_fu_3825_p2);

assign and_ln199_25_fu_3929_p2 = (xor_ln199_14_fu_3923_p2 & or_ln199_10_fu_3917_p2);

assign and_ln199_26_fu_3935_p2 = (tmp_751_fu_3811_p3 & select_ln199_13_fu_3897_p3);

assign and_ln199_27_fu_3953_p2 = (xor_ln199_15_fu_3947_p2 & tmp_747_fu_3737_p3);

assign and_ln199_28_fu_4051_p2 = (tmp_772_fu_4019_p3 & or_ln199_12_fu_4045_p2);

assign and_ln199_29_fu_4081_p2 = (xor_ln199_16_fu_4075_p2 & tmp_773_fu_4037_p3);

assign and_ln199_2_fu_3129_p2 = (xor_ln199_32_fu_3123_p2 & icmp_ln199_1_fu_3079_p2);

assign and_ln199_30_fu_4147_p2 = (xor_ln199_36_fu_4141_p2 & icmp_ln199_17_fu_4097_p2);

assign and_ln199_31_fu_4161_p2 = (icmp_ln199_18_fu_4113_p2 & and_ln199_29_fu_4081_p2);

assign and_ln199_32_fu_4185_p2 = (xor_ln199_18_fu_4179_p2 & or_ln199_13_fu_4173_p2);

assign and_ln199_33_fu_4191_p2 = (tmp_774_fu_4067_p3 & select_ln199_17_fu_4153_p3);

assign and_ln199_34_fu_4209_p2 = (xor_ln199_19_fu_4203_p2 & tmp_770_fu_3993_p3);

assign and_ln199_35_fu_4304_p2 = (tmp_778_fu_4272_p3 & or_ln199_15_fu_4298_p2);

assign and_ln199_36_fu_4334_p2 = (xor_ln199_20_fu_4328_p2 & tmp_779_fu_4290_p3);

assign and_ln199_37_fu_4400_p2 = (xor_ln199_37_fu_4394_p2 & icmp_ln199_21_fu_4350_p2);

assign and_ln199_38_fu_4414_p2 = (icmp_ln199_22_fu_4366_p2 & and_ln199_36_fu_4334_p2);

assign and_ln199_39_fu_4438_p2 = (xor_ln199_22_fu_4432_p2 & or_ln199_16_fu_4426_p2);

assign and_ln199_3_fu_3143_p2 = (icmp_ln199_2_fu_3095_p2 & and_ln199_1_fu_3063_p2);

assign and_ln199_40_fu_4444_p2 = (tmp_780_fu_4320_p3 & select_ln199_21_fu_4406_p3);

assign and_ln199_41_fu_4462_p2 = (xor_ln199_23_fu_4456_p2 & tmp_776_fu_4246_p3);

assign and_ln199_42_fu_4560_p2 = (tmp_801_fu_4528_p3 & or_ln199_18_fu_4554_p2);

assign and_ln199_43_fu_4590_p2 = (xor_ln199_24_fu_4584_p2 & tmp_802_fu_4546_p3);

assign and_ln199_44_fu_4656_p2 = (xor_ln199_38_fu_4650_p2 & icmp_ln199_25_fu_4606_p2);

assign and_ln199_45_fu_4670_p2 = (icmp_ln199_26_fu_4622_p2 & and_ln199_43_fu_4590_p2);

assign and_ln199_46_fu_4694_p2 = (xor_ln199_26_fu_4688_p2 & or_ln199_19_fu_4682_p2);

assign and_ln199_47_fu_4700_p2 = (tmp_803_fu_4576_p3 & select_ln199_25_fu_4662_p3);

assign and_ln199_48_fu_4718_p2 = (xor_ln199_27_fu_4712_p2 & tmp_799_fu_4502_p3);

assign and_ln199_49_fu_4813_p2 = (tmp_807_fu_4781_p3 & or_ln199_21_fu_4807_p2);

assign and_ln199_4_fu_3167_p2 = (xor_ln199_2_fu_3161_p2 & or_ln199_1_fu_3155_p2);

assign and_ln199_50_fu_4843_p2 = (xor_ln199_28_fu_4837_p2 & tmp_808_fu_4799_p3);

assign and_ln199_51_fu_4909_p2 = (xor_ln199_39_fu_4903_p2 & icmp_ln199_29_fu_4859_p2);

assign and_ln199_52_fu_4923_p2 = (icmp_ln199_30_fu_4875_p2 & and_ln199_50_fu_4843_p2);

assign and_ln199_53_fu_4947_p2 = (xor_ln199_30_fu_4941_p2 & or_ln199_22_fu_4935_p2);

assign and_ln199_54_fu_4953_p2 = (tmp_809_fu_4829_p3 & select_ln199_29_fu_4915_p3);

assign and_ln199_55_fu_4971_p2 = (xor_ln199_31_fu_4965_p2 & tmp_805_fu_4755_p3);

assign and_ln199_5_fu_3173_p2 = (tmp_716_fu_3049_p3 & select_ln199_1_fu_3135_p3);

assign and_ln199_6_fu_3191_p2 = (xor_ln199_3_fu_3185_p2 & tmp_712_fu_2975_p3);

assign and_ln199_7_fu_3286_p2 = (tmp_720_fu_3254_p3 & or_ln199_3_fu_3280_p2);

assign and_ln199_8_fu_3316_p2 = (xor_ln199_4_fu_3310_p2 & tmp_721_fu_3272_p3);

assign and_ln199_9_fu_3382_p2 = (xor_ln199_33_fu_3376_p2 & icmp_ln199_5_fu_3332_p2);

assign and_ln199_fu_3033_p2 = (tmp_714_fu_3001_p3 & or_ln199_fu_3027_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = select_ln199_3_fu_3211_p3;

assign ap_return_1 = select_ln199_7_fu_3464_p3;

assign ap_return_2 = select_ln199_11_fu_3720_p3;

assign ap_return_3 = select_ln199_15_fu_3973_p3;

assign ap_return_4 = select_ln199_19_fu_4229_p3;

assign ap_return_5 = select_ln199_23_fu_4482_p3;

assign ap_return_6 = select_ln199_27_fu_4738_p3;

assign ap_return_7 = select_ln199_31_fu_4991_p3;

assign icmp_ln189_10_fu_696_p2 = ((tmp_275_fu_686_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_11_fu_702_p2 = ((tmp_275_fu_686_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_12_fu_755_p2 = ((trunc_ln189_10_fu_751_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_13_fu_801_p2 = ((tmp_276_fu_791_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_14_fu_817_p2 = ((tmp_277_fu_807_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_15_fu_823_p2 = ((tmp_277_fu_807_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_16_fu_879_p2 = ((trunc_ln189_11_fu_875_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_17_fu_925_p2 = ((tmp_283_fu_915_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_18_fu_941_p2 = ((tmp_284_fu_931_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_19_fu_947_p2 = ((tmp_284_fu_931_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_1_fu_435_p2 = ((tmp_8_fu_425_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_20_fu_1003_p2 = ((trunc_ln189_12_fu_999_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_21_fu_1049_p2 = ((tmp_285_fu_1039_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_22_fu_1065_p2 = ((tmp_286_fu_1055_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_23_fu_1071_p2 = ((tmp_286_fu_1055_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_24_fu_1124_p2 = ((trunc_ln189_13_fu_1120_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_25_fu_1170_p2 = ((tmp_292_fu_1160_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_26_fu_1186_p2 = ((tmp_293_fu_1176_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_27_fu_1192_p2 = ((tmp_293_fu_1176_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_28_fu_1245_p2 = ((trunc_ln189_14_fu_1241_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_29_fu_1291_p2 = ((tmp_294_fu_1281_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_2_fu_451_p2 = ((tmp_s_fu_441_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_30_fu_1307_p2 = ((tmp_295_fu_1297_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_31_fu_1313_p2 = ((tmp_295_fu_1297_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_3_fu_457_p2 = ((tmp_s_fu_441_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_4_fu_513_p2 = ((trunc_ln189_8_fu_509_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_5_fu_559_p2 = ((tmp_267_fu_549_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_6_fu_575_p2 = ((tmp_268_fu_565_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_7_fu_581_p2 = ((tmp_268_fu_565_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_8_fu_634_p2 = ((trunc_ln189_9_fu_630_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_9_fu_680_p2 = ((tmp_274_fu_670_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_389_p2 = ((trunc_ln189_fu_385_p1 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln193_1_fu_2544_p2 = ((tmp_278_fu_2536_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln193_2_fu_2717_p2 = ((tmp_287_fu_2709_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln193_3_fu_2890_p2 = ((tmp_296_fu_2882_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_2371_p2 = ((tmp_269_fu_2363_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_10_fu_3604_p2 = ((tmp_280_fu_3594_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_11_fu_3610_p2 = ((tmp_280_fu_3594_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_12_fu_3775_p2 = ((trunc_ln199_10_fu_3771_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_13_fu_3841_p2 = ((tmp_281_fu_3831_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_14_fu_3857_p2 = ((tmp_282_fu_3847_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_15_fu_3863_p2 = ((tmp_282_fu_3847_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_16_fu_4031_p2 = ((trunc_ln199_11_fu_4027_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_17_fu_4097_p2 = ((tmp_288_fu_4087_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_18_fu_4113_p2 = ((tmp_289_fu_4103_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_19_fu_4119_p2 = ((tmp_289_fu_4103_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_1_fu_3079_p2 = ((tmp_270_fu_3069_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_20_fu_4284_p2 = ((trunc_ln199_12_fu_4280_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_21_fu_4350_p2 = ((tmp_290_fu_4340_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_22_fu_4366_p2 = ((tmp_291_fu_4356_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_23_fu_4372_p2 = ((tmp_291_fu_4356_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_24_fu_4540_p2 = ((trunc_ln199_13_fu_4536_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_25_fu_4606_p2 = ((tmp_297_fu_4596_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_26_fu_4622_p2 = ((tmp_298_fu_4612_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_27_fu_4628_p2 = ((tmp_298_fu_4612_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_28_fu_4793_p2 = ((trunc_ln199_14_fu_4789_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_29_fu_4859_p2 = ((tmp_299_fu_4849_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_2_fu_3095_p2 = ((tmp_271_fu_3085_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_30_fu_4875_p2 = ((tmp_300_fu_4865_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_31_fu_4881_p2 = ((tmp_300_fu_4865_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_3_fu_3101_p2 = ((tmp_271_fu_3085_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_4_fu_3266_p2 = ((trunc_ln199_8_fu_3262_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_5_fu_3332_p2 = ((tmp_272_fu_3322_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_6_fu_3348_p2 = ((tmp_273_fu_3338_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln199_7_fu_3354_p2 = ((tmp_273_fu_3338_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_8_fu_3522_p2 = ((trunc_ln199_9_fu_3518_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_9_fu_3588_p2 = ((tmp_279_fu_3578_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_3013_p2 = ((trunc_ln199_fu_3009_p1 != 5'd0) ? 1'b1 : 1'b0);

assign index_10_fu_2564_p3 = ((tmp_738_fu_2524_p3[0:0] == 1'b1) ? select_ln193_1_fu_2556_p3 : sext_ln193_1_fu_2520_p1);

assign index_11_fu_2584_p3 = ((tmp_739_fu_2576_p3[0:0] == 1'b1) ? 11'd0 : trunc_ln193_4_fu_2572_p1);

assign index_12_fu_2604_p3 = ((tmp_740_fu_2596_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln193_5_fu_2592_p1);

assign index_13_fu_2737_p3 = ((tmp_767_fu_2697_p3[0:0] == 1'b1) ? select_ln193_2_fu_2729_p3 : sext_ln193_2_fu_2693_p1);

assign index_14_fu_2757_p3 = ((tmp_768_fu_2749_p3[0:0] == 1'b1) ? 11'd0 : trunc_ln193_7_fu_2745_p1);

assign index_15_fu_2777_p3 = ((tmp_769_fu_2769_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln193_8_fu_2765_p1);

assign index_16_fu_2910_p3 = ((tmp_796_fu_2870_p3[0:0] == 1'b1) ? select_ln193_3_fu_2902_p3 : sext_ln193_3_fu_2866_p1);

assign index_17_fu_2930_p3 = ((tmp_797_fu_2922_p3[0:0] == 1'b1) ? 11'd0 : trunc_ln193_10_fu_2918_p1);

assign index_18_fu_2950_p3 = ((tmp_798_fu_2942_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln193_11_fu_2938_p1);

assign index_8_fu_2411_p3 = ((tmp_710_fu_2403_p3[0:0] == 1'b1) ? 11'd0 : trunc_ln193_1_fu_2399_p1);

assign index_9_fu_2431_p3 = ((tmp_711_fu_2423_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln193_2_fu_2419_p1);

assign index_fu_2391_p3 = ((tmp_709_fu_2351_p3[0:0] == 1'b1) ? select_ln193_fu_2383_p3 : sext_ln193_fu_2347_p1);

assign inv_table_address0 = zext_ln196_3_fu_2958_p1;

assign inv_table_address1 = zext_ln196_2_fu_2785_p1;

assign inv_table_address2 = zext_ln196_1_fu_2612_p1;

assign inv_table_address3 = zext_ln196_fu_2439_p1;

assign masked_kernel_10_fu_1907_p3 = ((or_ln189_14_fu_1901_p2[0:0] == 1'b1) ? select_ln189_18_fu_1893_p3 : add_ln189_4_reg_5283);

assign masked_kernel_11_fu_2145_p3 = ((or_ln189_20_fu_2139_p2[0:0] == 1'b1) ? select_ln189_26_fu_2131_p3 : add_ln189_6_reg_5365);

assign masked_kernel_3_fu_1788_p3 = ((or_ln189_11_fu_1782_p2[0:0] == 1'b1) ? select_ln189_14_fu_1774_p3 : add_ln189_3_reg_5242);

assign masked_kernel_5_fu_2026_p3 = ((or_ln189_17_fu_2020_p2[0:0] == 1'b1) ? select_ln189_22_fu_2012_p3 : add_ln189_5_reg_5324);

assign masked_kernel_7_fu_2264_p3 = ((or_ln189_23_fu_2258_p2[0:0] == 1'b1) ? select_ln189_30_fu_2250_p3 : add_ln189_7_reg_5406);

assign masked_kernel_8_fu_1431_p3 = ((or_ln189_2_fu_1425_p2[0:0] == 1'b1) ? select_ln189_2_fu_1417_p3 : add_ln189_reg_5119);

assign masked_kernel_9_fu_1669_p3 = ((or_ln189_8_fu_1663_p2[0:0] == 1'b1) ? select_ln189_10_fu_1655_p3 : add_ln189_2_reg_5201);

assign masked_kernel_fu_1550_p3 = ((or_ln189_5_fu_1544_p2[0:0] == 1'b1) ? select_ln189_6_fu_1536_p3 : add_ln189_1_reg_5160);

assign mul_ln189_1_fu_261_p0 = sext_ln189_1_fu_247_p1;

assign mul_ln189_2_fu_275_p0 = sext_ln189_4_fu_271_p1;

assign mul_ln189_3_fu_285_p0 = sext_ln189_4_fu_271_p1;

assign mul_ln189_4_fu_299_p0 = sext_ln189_7_fu_295_p1;

assign mul_ln189_5_fu_309_p0 = sext_ln189_7_fu_295_p1;

assign mul_ln189_6_fu_323_p0 = sext_ln189_10_fu_319_p1;

assign mul_ln189_7_fu_333_p0 = sext_ln189_10_fu_319_p1;

assign mul_ln189_fu_251_p0 = sext_ln189_1_fu_247_p1;

assign mul_ln190_1_fu_469_p1 = sext_ln190_3_fu_466_p1;

assign mul_ln190_2_fu_590_p1 = sext_ln190_1_fu_342_p1;

assign mul_ln190_3_fu_711_p1 = sext_ln190_3_fu_466_p1;

assign mul_ln190_4_fu_835_p1 = sext_ln190_7_fu_832_p1;

assign mul_ln190_5_fu_959_p1 = sext_ln190_9_fu_956_p1;

assign mul_ln190_6_fu_1080_p1 = sext_ln190_7_fu_832_p1;

assign mul_ln190_7_fu_1201_p1 = sext_ln190_9_fu_956_p1;

assign mul_ln190_fu_345_p1 = sext_ln190_1_fu_342_p1;

assign mul_ln199_1_fu_3222_p0 = zext_ln199_fu_2966_p1;

assign mul_ln199_2_fu_3478_p0 = zext_ln199_3_fu_3475_p1;

assign mul_ln199_3_fu_3731_p0 = zext_ln199_3_fu_3475_p1;

assign mul_ln199_4_fu_3987_p0 = zext_ln199_6_fu_3984_p1;

assign mul_ln199_5_fu_4240_p0 = zext_ln199_6_fu_3984_p1;

assign mul_ln199_6_fu_4496_p0 = zext_ln199_9_fu_4493_p1;

assign mul_ln199_7_fu_4749_p0 = zext_ln199_9_fu_4493_p1;

assign mul_ln199_fu_2969_p0 = zext_ln199_fu_2966_p1;

assign or_ln189_10_fu_1736_p2 = (xor_ln189_13_fu_1730_p2 | tmp_734_reg_5247);

assign or_ln189_11_fu_1782_p2 = (and_ln189_27_fu_1769_p2 | and_ln189_25_fu_1746_p2);

assign or_ln189_12_fu_885_p2 = (tmp_754_fu_859_p3 | icmp_ln189_16_fu_879_p2);

assign or_ln189_13_fu_1855_p2 = (xor_ln189_17_fu_1849_p2 | tmp_757_reg_5288);

assign or_ln189_14_fu_1901_p2 = (and_ln189_34_fu_1888_p2 | and_ln189_32_fu_1865_p2);

assign or_ln189_15_fu_1009_p2 = (tmp_760_fu_983_p3 | icmp_ln189_20_fu_1003_p2);

assign or_ln189_16_fu_1974_p2 = (xor_ln189_21_fu_1968_p2 | tmp_763_reg_5329);

assign or_ln189_17_fu_2020_p2 = (and_ln189_41_fu_2007_p2 | and_ln189_39_fu_1984_p2);

assign or_ln189_18_fu_1130_p2 = (tmp_783_fu_1104_p3 | icmp_ln189_24_fu_1124_p2);

assign or_ln189_19_fu_2093_p2 = (xor_ln189_25_fu_2087_p2 | tmp_786_reg_5370);

assign or_ln189_1_fu_1379_p2 = (xor_ln189_1_fu_1373_p2 | tmp_699_reg_5124);

assign or_ln189_20_fu_2139_p2 = (and_ln189_48_fu_2126_p2 | and_ln189_46_fu_2103_p2);

assign or_ln189_21_fu_1251_p2 = (tmp_789_fu_1225_p3 | icmp_ln189_28_fu_1245_p2);

assign or_ln189_22_fu_2212_p2 = (xor_ln189_29_fu_2206_p2 | tmp_792_reg_5411);

assign or_ln189_23_fu_2258_p2 = (and_ln189_55_fu_2245_p2 | and_ln189_53_fu_2222_p2);

assign or_ln189_24_fu_1400_p2 = (and_ln189_5_fu_1395_p2 | and_ln189_3_fu_1368_p2);

assign or_ln189_25_fu_1519_p2 = (and_ln189_12_fu_1514_p2 | and_ln189_10_fu_1487_p2);

assign or_ln189_26_fu_1638_p2 = (and_ln189_19_fu_1633_p2 | and_ln189_17_fu_1606_p2);

assign or_ln189_27_fu_1757_p2 = (and_ln189_26_fu_1752_p2 | and_ln189_24_fu_1725_p2);

assign or_ln189_28_fu_1876_p2 = (and_ln189_33_fu_1871_p2 | and_ln189_31_fu_1844_p2);

assign or_ln189_29_fu_1995_p2 = (and_ln189_40_fu_1990_p2 | and_ln189_38_fu_1963_p2);

assign or_ln189_2_fu_1425_p2 = (and_ln189_6_fu_1412_p2 | and_ln189_4_fu_1389_p2);

assign or_ln189_30_fu_2114_p2 = (and_ln189_47_fu_2109_p2 | and_ln189_45_fu_2082_p2);

assign or_ln189_31_fu_2233_p2 = (and_ln189_54_fu_2228_p2 | and_ln189_52_fu_2201_p2);

assign or_ln189_3_fu_519_p2 = (tmp_702_fu_493_p3 | icmp_ln189_4_fu_513_p2);

assign or_ln189_4_fu_1498_p2 = (xor_ln189_5_fu_1492_p2 | tmp_705_reg_5165);

assign or_ln189_5_fu_1544_p2 = (and_ln189_13_fu_1531_p2 | and_ln189_11_fu_1508_p2);

assign or_ln189_6_fu_640_p2 = (tmp_725_fu_614_p3 | icmp_ln189_8_fu_634_p2);

assign or_ln189_7_fu_1617_p2 = (xor_ln189_9_fu_1611_p2 | tmp_728_reg_5206);

assign or_ln189_8_fu_1663_p2 = (and_ln189_20_fu_1650_p2 | and_ln189_18_fu_1627_p2);

assign or_ln189_9_fu_761_p2 = (tmp_731_fu_735_p3 | icmp_ln189_12_fu_755_p2);

assign or_ln189_fu_395_p2 = (tmp_696_fu_369_p3 | icmp_ln189_fu_389_p2);

assign or_ln199_10_fu_3917_p2 = (xor_ln199_13_fu_3911_p2 | tmp_751_fu_3811_p3);

assign or_ln199_11_fu_3967_p2 = (and_ln199_27_fu_3953_p2 | and_ln199_25_fu_3929_p2);

assign or_ln199_12_fu_4045_p2 = (tmp_771_fu_4011_p3 | icmp_ln199_16_fu_4031_p2);

assign or_ln199_13_fu_4173_p2 = (xor_ln199_17_fu_4167_p2 | tmp_774_fu_4067_p3);

assign or_ln199_14_fu_4223_p2 = (and_ln199_34_fu_4209_p2 | and_ln199_32_fu_4185_p2);

assign or_ln199_15_fu_4298_p2 = (tmp_777_fu_4264_p3 | icmp_ln199_20_fu_4284_p2);

assign or_ln199_16_fu_4426_p2 = (xor_ln199_21_fu_4420_p2 | tmp_780_fu_4320_p3);

assign or_ln199_17_fu_4476_p2 = (and_ln199_41_fu_4462_p2 | and_ln199_39_fu_4438_p2);

assign or_ln199_18_fu_4554_p2 = (tmp_800_fu_4520_p3 | icmp_ln199_24_fu_4540_p2);

assign or_ln199_19_fu_4682_p2 = (xor_ln199_25_fu_4676_p2 | tmp_803_fu_4576_p3);

assign or_ln199_1_fu_3155_p2 = (xor_ln199_1_fu_3149_p2 | tmp_716_fu_3049_p3);

assign or_ln199_20_fu_4732_p2 = (and_ln199_48_fu_4718_p2 | and_ln199_46_fu_4694_p2);

assign or_ln199_21_fu_4807_p2 = (tmp_806_fu_4773_p3 | icmp_ln199_28_fu_4793_p2);

assign or_ln199_22_fu_4935_p2 = (xor_ln199_29_fu_4929_p2 | tmp_809_fu_4829_p3);

assign or_ln199_23_fu_4985_p2 = (and_ln199_55_fu_4971_p2 | and_ln199_53_fu_4947_p2);

assign or_ln199_24_fu_3179_p2 = (and_ln199_5_fu_3173_p2 | and_ln199_3_fu_3143_p2);

assign or_ln199_25_fu_3432_p2 = (and_ln199_12_fu_3426_p2 | and_ln199_10_fu_3396_p2);

assign or_ln199_26_fu_3688_p2 = (and_ln199_19_fu_3682_p2 | and_ln199_17_fu_3652_p2);

assign or_ln199_27_fu_3941_p2 = (and_ln199_26_fu_3935_p2 | and_ln199_24_fu_3905_p2);

assign or_ln199_28_fu_4197_p2 = (and_ln199_33_fu_4191_p2 | and_ln199_31_fu_4161_p2);

assign or_ln199_29_fu_4450_p2 = (and_ln199_40_fu_4444_p2 | and_ln199_38_fu_4414_p2);

assign or_ln199_2_fu_3205_p2 = (and_ln199_6_fu_3191_p2 | and_ln199_4_fu_3167_p2);

assign or_ln199_30_fu_4706_p2 = (and_ln199_47_fu_4700_p2 | and_ln199_45_fu_4670_p2);

assign or_ln199_31_fu_4959_p2 = (and_ln199_54_fu_4953_p2 | and_ln199_52_fu_4923_p2);

assign or_ln199_3_fu_3280_p2 = (tmp_719_fu_3246_p3 | icmp_ln199_4_fu_3266_p2);

assign or_ln199_4_fu_3408_p2 = (xor_ln199_5_fu_3402_p2 | tmp_722_fu_3302_p3);

assign or_ln199_5_fu_3458_p2 = (and_ln199_13_fu_3444_p2 | and_ln199_11_fu_3420_p2);

assign or_ln199_6_fu_3536_p2 = (tmp_742_fu_3502_p3 | icmp_ln199_8_fu_3522_p2);

assign or_ln199_7_fu_3664_p2 = (xor_ln199_9_fu_3658_p2 | tmp_745_fu_3558_p3);

assign or_ln199_8_fu_3714_p2 = (and_ln199_20_fu_3700_p2 | and_ln199_18_fu_3676_p2);

assign or_ln199_9_fu_3789_p2 = (tmp_748_fu_3755_p3 | icmp_ln199_12_fu_3775_p2);

assign or_ln199_fu_3027_p2 = (tmp_713_fu_2993_p3 | icmp_ln199_fu_3013_p2);

assign select_ln189_10_fu_1655_p3 = ((and_ln189_18_fu_1627_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_12_fu_1694_p3 = ((and_ln189_22_fu_1688_p2[0:0] == 1'b1) ? icmp_ln189_14_reg_5259 : icmp_ln189_15_reg_5266);

assign select_ln189_13_fu_1718_p3 = ((and_ln189_22_fu_1688_p2[0:0] == 1'b1) ? and_ln189_23_fu_1713_p2 : icmp_ln189_14_reg_5259);

assign select_ln189_14_fu_1774_p3 = ((and_ln189_25_fu_1746_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_16_fu_1813_p3 = ((and_ln189_29_fu_1807_p2[0:0] == 1'b1) ? icmp_ln189_18_reg_5300 : icmp_ln189_19_reg_5307);

assign select_ln189_17_fu_1837_p3 = ((and_ln189_29_fu_1807_p2[0:0] == 1'b1) ? and_ln189_30_fu_1832_p2 : icmp_ln189_18_reg_5300);

assign select_ln189_18_fu_1893_p3 = ((and_ln189_32_fu_1865_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_1_fu_1361_p3 = ((and_ln189_1_fu_1331_p2[0:0] == 1'b1) ? and_ln189_2_fu_1356_p2 : icmp_ln189_2_reg_5136);

assign select_ln189_20_fu_1932_p3 = ((and_ln189_36_fu_1926_p2[0:0] == 1'b1) ? icmp_ln189_22_reg_5341 : icmp_ln189_23_reg_5348);

assign select_ln189_21_fu_1956_p3 = ((and_ln189_36_fu_1926_p2[0:0] == 1'b1) ? and_ln189_37_fu_1951_p2 : icmp_ln189_22_reg_5341);

assign select_ln189_22_fu_2012_p3 = ((and_ln189_39_fu_1984_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_24_fu_2051_p3 = ((and_ln189_43_fu_2045_p2[0:0] == 1'b1) ? icmp_ln189_26_reg_5382 : icmp_ln189_27_reg_5389);

assign select_ln189_25_fu_2075_p3 = ((and_ln189_43_fu_2045_p2[0:0] == 1'b1) ? and_ln189_44_fu_2070_p2 : icmp_ln189_26_reg_5382);

assign select_ln189_26_fu_2131_p3 = ((and_ln189_46_fu_2103_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_28_fu_2170_p3 = ((and_ln189_50_fu_2164_p2[0:0] == 1'b1) ? icmp_ln189_30_reg_5423 : icmp_ln189_31_reg_5430);

assign select_ln189_29_fu_2194_p3 = ((and_ln189_50_fu_2164_p2[0:0] == 1'b1) ? and_ln189_51_fu_2189_p2 : icmp_ln189_30_reg_5423);

assign select_ln189_2_fu_1417_p3 = ((and_ln189_4_fu_1389_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_30_fu_2250_p3 = ((and_ln189_53_fu_2222_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_4_fu_1456_p3 = ((and_ln189_8_fu_1450_p2[0:0] == 1'b1) ? icmp_ln189_6_reg_5177 : icmp_ln189_7_reg_5184);

assign select_ln189_5_fu_1480_p3 = ((and_ln189_8_fu_1450_p2[0:0] == 1'b1) ? and_ln189_9_fu_1475_p2 : icmp_ln189_6_reg_5177);

assign select_ln189_6_fu_1536_p3 = ((and_ln189_11_fu_1508_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln189_8_fu_1575_p3 = ((and_ln189_15_fu_1569_p2[0:0] == 1'b1) ? icmp_ln189_10_reg_5218 : icmp_ln189_11_reg_5225);

assign select_ln189_9_fu_1599_p3 = ((and_ln189_15_fu_1569_p2[0:0] == 1'b1) ? and_ln189_16_fu_1594_p2 : icmp_ln189_10_reg_5218);

assign select_ln189_fu_1337_p3 = ((and_ln189_1_fu_1331_p2[0:0] == 1'b1) ? icmp_ln189_2_reg_5136 : icmp_ln189_3_reg_5143);

assign select_ln191_2_fu_2494_p3 = ((and_ln191_1_fu_2482_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln191_4_fu_2667_p3 = ((and_ln191_2_fu_2655_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln191_6_fu_2840_p3 = ((and_ln191_3_fu_2828_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln191_fu_2321_p3 = ((and_ln191_fu_2309_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln193_1_fu_2556_p3 = ((icmp_ln193_1_fu_2544_p2[0:0] == 1'b1) ? sext_ln193_1_fu_2520_p1 : add_ln193_1_fu_2550_p2);

assign select_ln193_2_fu_2729_p3 = ((icmp_ln193_2_fu_2717_p2[0:0] == 1'b1) ? sext_ln193_2_fu_2693_p1 : add_ln193_2_fu_2723_p2);

assign select_ln193_3_fu_2902_p3 = ((icmp_ln193_3_fu_2890_p2[0:0] == 1'b1) ? sext_ln193_3_fu_2866_p1 : add_ln193_3_fu_2896_p2);

assign select_ln193_fu_2383_p3 = ((icmp_ln193_fu_2371_p2[0:0] == 1'b1) ? sext_ln193_fu_2347_p1 : add_ln193_fu_2377_p2);

assign select_ln199_10_fu_3706_p3 = ((and_ln199_18_fu_3676_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_11_fu_3720_p3 = ((or_ln199_8_fu_3714_p2[0:0] == 1'b1) ? select_ln199_10_fu_3706_p3 : add_ln199_2_fu_3552_p2);

assign select_ln199_12_fu_3869_p3 = ((and_ln199_22_fu_3825_p2[0:0] == 1'b1) ? icmp_ln199_14_fu_3857_p2 : icmp_ln199_15_fu_3863_p2);

assign select_ln199_13_fu_3897_p3 = ((and_ln199_22_fu_3825_p2[0:0] == 1'b1) ? and_ln199_23_fu_3891_p2 : icmp_ln199_14_fu_3857_p2);

assign select_ln199_14_fu_3959_p3 = ((and_ln199_25_fu_3929_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_15_fu_3973_p3 = ((or_ln199_11_fu_3967_p2[0:0] == 1'b1) ? select_ln199_14_fu_3959_p3 : add_ln199_3_fu_3805_p2);

assign select_ln199_16_fu_4125_p3 = ((and_ln199_29_fu_4081_p2[0:0] == 1'b1) ? icmp_ln199_18_fu_4113_p2 : icmp_ln199_19_fu_4119_p2);

assign select_ln199_17_fu_4153_p3 = ((and_ln199_29_fu_4081_p2[0:0] == 1'b1) ? and_ln199_30_fu_4147_p2 : icmp_ln199_18_fu_4113_p2);

assign select_ln199_18_fu_4215_p3 = ((and_ln199_32_fu_4185_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_19_fu_4229_p3 = ((or_ln199_14_fu_4223_p2[0:0] == 1'b1) ? select_ln199_18_fu_4215_p3 : add_ln199_4_fu_4061_p2);

assign select_ln199_1_fu_3135_p3 = ((and_ln199_1_fu_3063_p2[0:0] == 1'b1) ? and_ln199_2_fu_3129_p2 : icmp_ln199_2_fu_3095_p2);

assign select_ln199_20_fu_4378_p3 = ((and_ln199_36_fu_4334_p2[0:0] == 1'b1) ? icmp_ln199_22_fu_4366_p2 : icmp_ln199_23_fu_4372_p2);

assign select_ln199_21_fu_4406_p3 = ((and_ln199_36_fu_4334_p2[0:0] == 1'b1) ? and_ln199_37_fu_4400_p2 : icmp_ln199_22_fu_4366_p2);

assign select_ln199_22_fu_4468_p3 = ((and_ln199_39_fu_4438_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_23_fu_4482_p3 = ((or_ln199_17_fu_4476_p2[0:0] == 1'b1) ? select_ln199_22_fu_4468_p3 : add_ln199_5_fu_4314_p2);

assign select_ln199_24_fu_4634_p3 = ((and_ln199_43_fu_4590_p2[0:0] == 1'b1) ? icmp_ln199_26_fu_4622_p2 : icmp_ln199_27_fu_4628_p2);

assign select_ln199_25_fu_4662_p3 = ((and_ln199_43_fu_4590_p2[0:0] == 1'b1) ? and_ln199_44_fu_4656_p2 : icmp_ln199_26_fu_4622_p2);

assign select_ln199_26_fu_4724_p3 = ((and_ln199_46_fu_4694_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_27_fu_4738_p3 = ((or_ln199_20_fu_4732_p2[0:0] == 1'b1) ? select_ln199_26_fu_4724_p3 : add_ln199_6_fu_4570_p2);

assign select_ln199_28_fu_4887_p3 = ((and_ln199_50_fu_4843_p2[0:0] == 1'b1) ? icmp_ln199_30_fu_4875_p2 : icmp_ln199_31_fu_4881_p2);

assign select_ln199_29_fu_4915_p3 = ((and_ln199_50_fu_4843_p2[0:0] == 1'b1) ? and_ln199_51_fu_4909_p2 : icmp_ln199_30_fu_4875_p2);

assign select_ln199_2_fu_3197_p3 = ((and_ln199_4_fu_3167_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_30_fu_4977_p3 = ((and_ln199_53_fu_4947_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_31_fu_4991_p3 = ((or_ln199_23_fu_4985_p2[0:0] == 1'b1) ? select_ln199_30_fu_4977_p3 : add_ln199_7_fu_4823_p2);

assign select_ln199_3_fu_3211_p3 = ((or_ln199_2_fu_3205_p2[0:0] == 1'b1) ? select_ln199_2_fu_3197_p3 : add_ln199_fu_3043_p2);

assign select_ln199_4_fu_3360_p3 = ((and_ln199_8_fu_3316_p2[0:0] == 1'b1) ? icmp_ln199_6_fu_3348_p2 : icmp_ln199_7_fu_3354_p2);

assign select_ln199_5_fu_3388_p3 = ((and_ln199_8_fu_3316_p2[0:0] == 1'b1) ? and_ln199_9_fu_3382_p2 : icmp_ln199_6_fu_3348_p2);

assign select_ln199_6_fu_3450_p3 = ((and_ln199_11_fu_3420_p2[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln199_7_fu_3464_p3 = ((or_ln199_5_fu_3458_p2[0:0] == 1'b1) ? select_ln199_6_fu_3450_p3 : add_ln199_1_fu_3296_p2);

assign select_ln199_8_fu_3616_p3 = ((and_ln199_15_fu_3572_p2[0:0] == 1'b1) ? icmp_ln199_10_fu_3604_p2 : icmp_ln199_11_fu_3610_p2);

assign select_ln199_9_fu_3644_p3 = ((and_ln199_15_fu_3572_p2[0:0] == 1'b1) ? and_ln199_16_fu_3638_p2 : icmp_ln199_10_fu_3604_p2);

assign select_ln199_fu_3107_p3 = ((and_ln199_1_fu_3063_p2[0:0] == 1'b1) ? icmp_ln199_2_fu_3095_p2 : icmp_ln199_3_fu_3101_p2);

assign sext_ln189_10_fu_319_p0 = padding_mask_3_val;

assign sext_ln189_10_fu_319_p1 = sext_ln189_10_fu_319_p0;

assign sext_ln189_1_fu_247_p0 = padding_mask_0_val;

assign sext_ln189_1_fu_247_p1 = sext_ln189_1_fu_247_p0;

assign sext_ln189_4_fu_271_p0 = padding_mask_1_val;

assign sext_ln189_4_fu_271_p1 = sext_ln189_4_fu_271_p0;

assign sext_ln189_7_fu_295_p0 = padding_mask_2_val;

assign sext_ln189_7_fu_295_p1 = sext_ln189_7_fu_295_p0;

assign sext_ln190_1_fu_342_p1 = padding_mask_0_val_read_reg_5062;

assign sext_ln190_3_fu_466_p1 = padding_mask_1_val_read_reg_5057;

assign sext_ln190_7_fu_832_p1 = padding_mask_2_val_read_reg_5052;

assign sext_ln190_9_fu_956_p1 = padding_mask_3_val_read_reg_5047;

assign sext_ln191_1_fu_2274_p1 = masked_kernel_reg_5442;

assign sext_ln191_2_fu_2444_p1 = masked_kernel_9_reg_5449;

assign sext_ln191_3_fu_2447_p1 = masked_kernel_3_reg_5456;

assign sext_ln191_4_fu_2617_p1 = masked_kernel_10_reg_5463;

assign sext_ln191_5_fu_2620_p1 = masked_kernel_5_reg_5470;

assign sext_ln191_6_fu_2790_p1 = masked_kernel_11_reg_5477;

assign sext_ln191_7_fu_2793_p1 = masked_kernel_7_reg_5484;

assign sext_ln191_fu_2271_p1 = masked_kernel_8_reg_5435;

assign sext_ln193_1_fu_2520_p1 = $signed(tmp_242_fu_2510_p4);

assign sext_ln193_2_fu_2693_p1 = $signed(tmp_244_fu_2683_p4);

assign sext_ln193_3_fu_2866_p1 = $signed(tmp_246_fu_2856_p4);

assign sext_ln193_fu_2347_p1 = $signed(tmp_240_fu_2337_p4);

assign sum_176_fu_2277_p2 = ($signed(masked_kernel_reg_5442) + $signed(masked_kernel_8_reg_5435));

assign sum_177_fu_2329_p3 = ((xor_ln191_1_fu_2315_p2[0:0] == 1'b1) ? select_ln191_fu_2321_p3 : sum_176_fu_2277_p2);

assign sum_179_fu_2450_p2 = ($signed(masked_kernel_3_reg_5456) + $signed(masked_kernel_9_reg_5449));

assign sum_180_fu_2502_p3 = ((xor_ln191_3_fu_2488_p2[0:0] == 1'b1) ? select_ln191_2_fu_2494_p3 : sum_179_fu_2450_p2);

assign sum_182_fu_2623_p2 = ($signed(masked_kernel_5_reg_5470) + $signed(masked_kernel_10_reg_5463));

assign sum_183_fu_2675_p3 = ((xor_ln191_5_fu_2661_p2[0:0] == 1'b1) ? select_ln191_4_fu_2667_p3 : sum_182_fu_2623_p2);

assign sum_185_fu_2796_p2 = ($signed(masked_kernel_7_reg_5484) + $signed(masked_kernel_11_reg_5477));

assign sum_186_fu_2848_p3 = ((xor_ln191_7_fu_2834_p2[0:0] == 1'b1) ? select_ln191_6_fu_2840_p3 : sum_185_fu_2796_p2);

assign tmp_240_fu_2337_p4 = {{sum_177_fu_2329_p3[12:2]}};

assign tmp_242_fu_2510_p4 = {{sum_180_fu_2502_p3[12:2]}};

assign tmp_244_fu_2683_p4 = {{sum_183_fu_2675_p3[12:2]}};

assign tmp_246_fu_2856_p4 = {{sum_186_fu_2848_p3[12:2]}};

assign tmp_267_fu_549_p4 = {{mul_ln190_1_fu_469_p2[38:32]}};

assign tmp_268_fu_565_p4 = {{mul_ln190_1_fu_469_p2[38:31]}};

assign tmp_269_fu_2363_p3 = {{trunc_ln193_fu_2359_p1}, {7'd0}};

assign tmp_270_fu_3069_p4 = {{mul_ln199_fu_2969_p2[23:20]}};

assign tmp_271_fu_3085_p4 = {{mul_ln199_fu_2969_p2[23:19]}};

assign tmp_272_fu_3322_p4 = {{mul_ln199_1_fu_3222_p2[23:20]}};

assign tmp_273_fu_3338_p4 = {{mul_ln199_1_fu_3222_p2[23:19]}};

assign tmp_274_fu_670_p4 = {{mul_ln190_2_fu_590_p2[38:32]}};

assign tmp_275_fu_686_p4 = {{mul_ln190_2_fu_590_p2[38:31]}};

assign tmp_276_fu_791_p4 = {{mul_ln190_3_fu_711_p2[38:32]}};

assign tmp_277_fu_807_p4 = {{mul_ln190_3_fu_711_p2[38:31]}};

assign tmp_278_fu_2536_p3 = {{trunc_ln193_3_fu_2532_p1}, {7'd0}};

assign tmp_279_fu_3578_p4 = {{mul_ln199_2_fu_3478_p2[23:20]}};

assign tmp_280_fu_3594_p4 = {{mul_ln199_2_fu_3478_p2[23:19]}};

assign tmp_281_fu_3831_p4 = {{mul_ln199_3_fu_3731_p2[23:20]}};

assign tmp_282_fu_3847_p4 = {{mul_ln199_3_fu_3731_p2[23:19]}};

assign tmp_283_fu_915_p4 = {{mul_ln190_4_fu_835_p2[38:32]}};

assign tmp_284_fu_931_p4 = {{mul_ln190_4_fu_835_p2[38:31]}};

assign tmp_285_fu_1039_p4 = {{mul_ln190_5_fu_959_p2[38:32]}};

assign tmp_286_fu_1055_p4 = {{mul_ln190_5_fu_959_p2[38:31]}};

assign tmp_287_fu_2709_p3 = {{trunc_ln193_6_fu_2705_p1}, {7'd0}};

assign tmp_288_fu_4087_p4 = {{mul_ln199_4_fu_3987_p2[23:20]}};

assign tmp_289_fu_4103_p4 = {{mul_ln199_4_fu_3987_p2[23:19]}};

assign tmp_290_fu_4340_p4 = {{mul_ln199_5_fu_4240_p2[23:20]}};

assign tmp_291_fu_4356_p4 = {{mul_ln199_5_fu_4240_p2[23:19]}};

assign tmp_292_fu_1160_p4 = {{mul_ln190_6_fu_1080_p2[38:32]}};

assign tmp_293_fu_1176_p4 = {{mul_ln190_6_fu_1080_p2[38:31]}};

assign tmp_294_fu_1281_p4 = {{mul_ln190_7_fu_1201_p2[38:32]}};

assign tmp_295_fu_1297_p4 = {{mul_ln190_7_fu_1201_p2[38:31]}};

assign tmp_296_fu_2882_p3 = {{trunc_ln193_9_fu_2878_p1}, {7'd0}};

assign tmp_297_fu_4596_p4 = {{mul_ln199_6_fu_4496_p2[23:20]}};

assign tmp_298_fu_4612_p4 = {{mul_ln199_6_fu_4496_p2[23:19]}};

assign tmp_299_fu_4849_p4 = {{mul_ln199_7_fu_4749_p2[23:20]}};

assign tmp_300_fu_4865_p4 = {{mul_ln199_7_fu_4749_p2[23:19]}};

assign tmp_696_fu_369_p3 = mul_ln190_fu_345_p2[32'd18];

assign tmp_697_fu_377_p3 = mul_ln190_fu_345_p2[32'd17];

assign tmp_698_fu_1319_p3 = mul_ln190_reg_5107[32'd30];

assign tmp_700_fu_1343_p3 = mul_ln190_reg_5107[32'd31];

assign tmp_702_fu_493_p3 = mul_ln190_1_fu_469_p2[32'd18];

assign tmp_703_fu_501_p3 = mul_ln190_1_fu_469_p2[32'd17];

assign tmp_704_fu_1438_p3 = mul_ln190_1_reg_5148[32'd30];

assign tmp_706_fu_1462_p3 = mul_ln190_1_reg_5148[32'd31];

assign tmp_707_fu_2287_p3 = add_ln191_fu_2281_p2[32'd13];

assign tmp_708_fu_2295_p3 = sum_176_fu_2277_p2[32'd12];

assign tmp_709_fu_2351_p3 = sum_177_fu_2329_p3[32'd12];

assign tmp_710_fu_2403_p3 = index_fu_2391_p3[32'd11];

assign tmp_711_fu_2423_p3 = index_8_fu_2411_p3[32'd10];

assign tmp_712_fu_2975_p3 = mul_ln199_fu_2969_p2[32'd23];

assign tmp_713_fu_2993_p3 = mul_ln199_fu_2969_p2[32'd6];

assign tmp_714_fu_3001_p3 = mul_ln199_fu_2969_p2[32'd5];

assign tmp_715_fu_3019_p3 = mul_ln199_fu_2969_p2[32'd18];

assign tmp_716_fu_3049_p3 = add_ln199_fu_3043_p2[32'd12];

assign tmp_717_fu_3115_p3 = mul_ln199_fu_2969_p2[32'd19];

assign tmp_718_fu_3228_p3 = mul_ln199_1_fu_3222_p2[32'd23];

assign tmp_719_fu_3246_p3 = mul_ln199_1_fu_3222_p2[32'd6];

assign tmp_720_fu_3254_p3 = mul_ln199_1_fu_3222_p2[32'd5];

assign tmp_721_fu_3272_p3 = mul_ln199_1_fu_3222_p2[32'd18];

assign tmp_722_fu_3302_p3 = add_ln199_1_fu_3296_p2[32'd12];

assign tmp_723_fu_3368_p3 = mul_ln199_1_fu_3222_p2[32'd19];

assign tmp_725_fu_614_p3 = mul_ln190_2_fu_590_p2[32'd18];

assign tmp_726_fu_622_p3 = mul_ln190_2_fu_590_p2[32'd17];

assign tmp_727_fu_1557_p3 = mul_ln190_2_reg_5189[32'd30];

assign tmp_729_fu_1581_p3 = mul_ln190_2_reg_5189[32'd31];

assign tmp_731_fu_735_p3 = mul_ln190_3_fu_711_p2[32'd18];

assign tmp_732_fu_743_p3 = mul_ln190_3_fu_711_p2[32'd17];

assign tmp_733_fu_1676_p3 = mul_ln190_3_reg_5230[32'd30];

assign tmp_735_fu_1700_p3 = mul_ln190_3_reg_5230[32'd31];

assign tmp_736_fu_2460_p3 = add_ln191_1_fu_2454_p2[32'd13];

assign tmp_737_fu_2468_p3 = sum_179_fu_2450_p2[32'd12];

assign tmp_738_fu_2524_p3 = sum_180_fu_2502_p3[32'd12];

assign tmp_739_fu_2576_p3 = index_10_fu_2564_p3[32'd11];

assign tmp_740_fu_2596_p3 = index_11_fu_2584_p3[32'd10];

assign tmp_741_fu_3484_p3 = mul_ln199_2_fu_3478_p2[32'd23];

assign tmp_742_fu_3502_p3 = mul_ln199_2_fu_3478_p2[32'd6];

assign tmp_743_fu_3510_p3 = mul_ln199_2_fu_3478_p2[32'd5];

assign tmp_744_fu_3528_p3 = mul_ln199_2_fu_3478_p2[32'd18];

assign tmp_745_fu_3558_p3 = add_ln199_2_fu_3552_p2[32'd12];

assign tmp_746_fu_3624_p3 = mul_ln199_2_fu_3478_p2[32'd19];

assign tmp_747_fu_3737_p3 = mul_ln199_3_fu_3731_p2[32'd23];

assign tmp_748_fu_3755_p3 = mul_ln199_3_fu_3731_p2[32'd6];

assign tmp_749_fu_3763_p3 = mul_ln199_3_fu_3731_p2[32'd5];

assign tmp_750_fu_3781_p3 = mul_ln199_3_fu_3731_p2[32'd18];

assign tmp_751_fu_3811_p3 = add_ln199_3_fu_3805_p2[32'd12];

assign tmp_752_fu_3877_p3 = mul_ln199_3_fu_3731_p2[32'd19];

assign tmp_754_fu_859_p3 = mul_ln190_4_fu_835_p2[32'd18];

assign tmp_755_fu_867_p3 = mul_ln190_4_fu_835_p2[32'd17];

assign tmp_756_fu_1795_p3 = mul_ln190_4_reg_5271[32'd30];

assign tmp_758_fu_1819_p3 = mul_ln190_4_reg_5271[32'd31];

assign tmp_760_fu_983_p3 = mul_ln190_5_fu_959_p2[32'd18];

assign tmp_761_fu_991_p3 = mul_ln190_5_fu_959_p2[32'd17];

assign tmp_762_fu_1914_p3 = mul_ln190_5_reg_5312[32'd30];

assign tmp_764_fu_1938_p3 = mul_ln190_5_reg_5312[32'd31];

assign tmp_765_fu_2633_p3 = add_ln191_2_fu_2627_p2[32'd13];

assign tmp_766_fu_2641_p3 = sum_182_fu_2623_p2[32'd12];

assign tmp_767_fu_2697_p3 = sum_183_fu_2675_p3[32'd12];

assign tmp_768_fu_2749_p3 = index_13_fu_2737_p3[32'd11];

assign tmp_769_fu_2769_p3 = index_14_fu_2757_p3[32'd10];

assign tmp_770_fu_3993_p3 = mul_ln199_4_fu_3987_p2[32'd23];

assign tmp_771_fu_4011_p3 = mul_ln199_4_fu_3987_p2[32'd6];

assign tmp_772_fu_4019_p3 = mul_ln199_4_fu_3987_p2[32'd5];

assign tmp_773_fu_4037_p3 = mul_ln199_4_fu_3987_p2[32'd18];

assign tmp_774_fu_4067_p3 = add_ln199_4_fu_4061_p2[32'd12];

assign tmp_775_fu_4133_p3 = mul_ln199_4_fu_3987_p2[32'd19];

assign tmp_776_fu_4246_p3 = mul_ln199_5_fu_4240_p2[32'd23];

assign tmp_777_fu_4264_p3 = mul_ln199_5_fu_4240_p2[32'd6];

assign tmp_778_fu_4272_p3 = mul_ln199_5_fu_4240_p2[32'd5];

assign tmp_779_fu_4290_p3 = mul_ln199_5_fu_4240_p2[32'd18];

assign tmp_780_fu_4320_p3 = add_ln199_5_fu_4314_p2[32'd12];

assign tmp_781_fu_4386_p3 = mul_ln199_5_fu_4240_p2[32'd19];

assign tmp_783_fu_1104_p3 = mul_ln190_6_fu_1080_p2[32'd18];

assign tmp_784_fu_1112_p3 = mul_ln190_6_fu_1080_p2[32'd17];

assign tmp_785_fu_2033_p3 = mul_ln190_6_reg_5353[32'd30];

assign tmp_787_fu_2057_p3 = mul_ln190_6_reg_5353[32'd31];

assign tmp_789_fu_1225_p3 = mul_ln190_7_fu_1201_p2[32'd18];

assign tmp_790_fu_1233_p3 = mul_ln190_7_fu_1201_p2[32'd17];

assign tmp_791_fu_2152_p3 = mul_ln190_7_reg_5394[32'd30];

assign tmp_793_fu_2176_p3 = mul_ln190_7_reg_5394[32'd31];

assign tmp_794_fu_2806_p3 = add_ln191_3_fu_2800_p2[32'd13];

assign tmp_795_fu_2814_p3 = sum_185_fu_2796_p2[32'd12];

assign tmp_796_fu_2870_p3 = sum_186_fu_2848_p3[32'd12];

assign tmp_797_fu_2922_p3 = index_16_fu_2910_p3[32'd11];

assign tmp_798_fu_2942_p3 = index_17_fu_2930_p3[32'd10];

assign tmp_799_fu_4502_p3 = mul_ln199_6_fu_4496_p2[32'd23];

assign tmp_800_fu_4520_p3 = mul_ln199_6_fu_4496_p2[32'd6];

assign tmp_801_fu_4528_p3 = mul_ln199_6_fu_4496_p2[32'd5];

assign tmp_802_fu_4546_p3 = mul_ln199_6_fu_4496_p2[32'd18];

assign tmp_803_fu_4576_p3 = add_ln199_6_fu_4570_p2[32'd12];

assign tmp_804_fu_4642_p3 = mul_ln199_6_fu_4496_p2[32'd19];

assign tmp_805_fu_4755_p3 = mul_ln199_7_fu_4749_p2[32'd23];

assign tmp_806_fu_4773_p3 = mul_ln199_7_fu_4749_p2[32'd6];

assign tmp_807_fu_4781_p3 = mul_ln199_7_fu_4749_p2[32'd5];

assign tmp_808_fu_4799_p3 = mul_ln199_7_fu_4749_p2[32'd18];

assign tmp_809_fu_4829_p3 = add_ln199_7_fu_4823_p2[32'd12];

assign tmp_810_fu_4895_p3 = mul_ln199_7_fu_4749_p2[32'd19];

assign tmp_8_fu_425_p4 = {{mul_ln190_fu_345_p2[38:32]}};

assign tmp_s_fu_441_p4 = {{mul_ln190_fu_345_p2[38:31]}};

assign trunc_ln189_10_fu_751_p1 = mul_ln190_3_fu_711_p2[16:0];

assign trunc_ln189_11_fu_875_p1 = mul_ln190_4_fu_835_p2[16:0];

assign trunc_ln189_12_fu_999_p1 = mul_ln190_5_fu_959_p2[16:0];

assign trunc_ln189_13_fu_1120_p1 = mul_ln190_6_fu_1080_p2[16:0];

assign trunc_ln189_14_fu_1241_p1 = mul_ln190_7_fu_1201_p2[16:0];

assign trunc_ln189_1_fu_483_p4 = {{mul_ln190_1_fu_469_p2[30:18]}};

assign trunc_ln189_2_fu_604_p4 = {{mul_ln190_2_fu_590_p2[30:18]}};

assign trunc_ln189_3_fu_725_p4 = {{mul_ln190_3_fu_711_p2[30:18]}};

assign trunc_ln189_4_fu_849_p4 = {{mul_ln190_4_fu_835_p2[30:18]}};

assign trunc_ln189_5_fu_973_p4 = {{mul_ln190_5_fu_959_p2[30:18]}};

assign trunc_ln189_6_fu_1094_p4 = {{mul_ln190_6_fu_1080_p2[30:18]}};

assign trunc_ln189_7_fu_1215_p4 = {{mul_ln190_7_fu_1201_p2[30:18]}};

assign trunc_ln189_8_fu_509_p1 = mul_ln190_1_fu_469_p2[16:0];

assign trunc_ln189_9_fu_630_p1 = mul_ln190_2_fu_590_p2[16:0];

assign trunc_ln189_fu_385_p1 = mul_ln190_fu_345_p2[16:0];

assign trunc_ln193_10_fu_2918_p1 = index_16_fu_2910_p3[10:0];

assign trunc_ln193_11_fu_2938_p1 = index_17_fu_2930_p3[9:0];

assign trunc_ln193_1_fu_2399_p1 = index_fu_2391_p3[10:0];

assign trunc_ln193_2_fu_2419_p1 = index_8_fu_2411_p3[9:0];

assign trunc_ln193_3_fu_2532_p1 = sum_180_fu_2502_p3[1:0];

assign trunc_ln193_4_fu_2572_p1 = index_10_fu_2564_p3[10:0];

assign trunc_ln193_5_fu_2592_p1 = index_11_fu_2584_p3[9:0];

assign trunc_ln193_6_fu_2705_p1 = sum_183_fu_2675_p3[1:0];

assign trunc_ln193_7_fu_2745_p1 = index_13_fu_2737_p3[10:0];

assign trunc_ln193_8_fu_2765_p1 = index_14_fu_2757_p3[9:0];

assign trunc_ln193_9_fu_2878_p1 = sum_186_fu_2848_p3[1:0];

assign trunc_ln193_fu_2359_p1 = sum_177_fu_2329_p3[1:0];

assign trunc_ln199_10_fu_3771_p1 = mul_ln199_3_fu_3731_p2[4:0];

assign trunc_ln199_11_fu_4027_p1 = mul_ln199_4_fu_3987_p2[4:0];

assign trunc_ln199_12_fu_4280_p1 = mul_ln199_5_fu_4240_p2[4:0];

assign trunc_ln199_13_fu_4536_p1 = mul_ln199_6_fu_4496_p2[4:0];

assign trunc_ln199_14_fu_4789_p1 = mul_ln199_7_fu_4749_p2[4:0];

assign trunc_ln199_1_fu_3236_p4 = {{mul_ln199_1_fu_3222_p2[18:6]}};

assign trunc_ln199_2_fu_3492_p4 = {{mul_ln199_2_fu_3478_p2[18:6]}};

assign trunc_ln199_3_fu_3745_p4 = {{mul_ln199_3_fu_3731_p2[18:6]}};

assign trunc_ln199_4_fu_4001_p4 = {{mul_ln199_4_fu_3987_p2[18:6]}};

assign trunc_ln199_5_fu_4254_p4 = {{mul_ln199_5_fu_4240_p2[18:6]}};

assign trunc_ln199_6_fu_4510_p4 = {{mul_ln199_6_fu_4496_p2[18:6]}};

assign trunc_ln199_7_fu_4763_p4 = {{mul_ln199_7_fu_4749_p2[18:6]}};

assign trunc_ln199_8_fu_3262_p1 = mul_ln199_1_fu_3222_p2[4:0];

assign trunc_ln199_9_fu_3518_p1 = mul_ln199_2_fu_3478_p2[4:0];

assign trunc_ln199_fu_3009_p1 = mul_ln199_fu_2969_p2[4:0];

assign trunc_ln5_fu_2983_p4 = {{mul_ln199_fu_2969_p2[18:6]}};

assign trunc_ln_fu_359_p4 = {{mul_ln190_fu_345_p2[30:18]}};

assign xor_ln189_10_fu_1622_p2 = (tmp_724_reg_5195 ^ 1'd1);

assign xor_ln189_11_fu_1644_p2 = (or_ln189_26_fu_1638_p2 ^ 1'd1);

assign xor_ln189_12_fu_1683_p2 = (tmp_734_reg_5247 ^ 1'd1);

assign xor_ln189_13_fu_1730_p2 = (select_ln189_12_fu_1694_p3 ^ 1'd1);

assign xor_ln189_14_fu_1741_p2 = (tmp_730_reg_5236 ^ 1'd1);

assign xor_ln189_15_fu_1763_p2 = (or_ln189_27_fu_1757_p2 ^ 1'd1);

assign xor_ln189_16_fu_1802_p2 = (tmp_757_reg_5288 ^ 1'd1);

assign xor_ln189_17_fu_1849_p2 = (select_ln189_16_fu_1813_p3 ^ 1'd1);

assign xor_ln189_18_fu_1860_p2 = (tmp_753_reg_5277 ^ 1'd1);

assign xor_ln189_19_fu_1882_p2 = (or_ln189_28_fu_1876_p2 ^ 1'd1);

assign xor_ln189_1_fu_1373_p2 = (select_ln189_fu_1337_p3 ^ 1'd1);

assign xor_ln189_20_fu_1921_p2 = (tmp_763_reg_5329 ^ 1'd1);

assign xor_ln189_21_fu_1968_p2 = (select_ln189_20_fu_1932_p3 ^ 1'd1);

assign xor_ln189_22_fu_1979_p2 = (tmp_759_reg_5318 ^ 1'd1);

assign xor_ln189_23_fu_2001_p2 = (or_ln189_29_fu_1995_p2 ^ 1'd1);

assign xor_ln189_24_fu_2040_p2 = (tmp_786_reg_5370 ^ 1'd1);

assign xor_ln189_25_fu_2087_p2 = (select_ln189_24_fu_2051_p3 ^ 1'd1);

assign xor_ln189_26_fu_2098_p2 = (tmp_782_reg_5359 ^ 1'd1);

assign xor_ln189_27_fu_2120_p2 = (or_ln189_30_fu_2114_p2 ^ 1'd1);

assign xor_ln189_28_fu_2159_p2 = (tmp_792_reg_5411 ^ 1'd1);

assign xor_ln189_29_fu_2206_p2 = (select_ln189_28_fu_2170_p3 ^ 1'd1);

assign xor_ln189_2_fu_1384_p2 = (tmp_reg_5113 ^ 1'd1);

assign xor_ln189_30_fu_2217_p2 = (tmp_788_reg_5400 ^ 1'd1);

assign xor_ln189_31_fu_2239_p2 = (or_ln189_31_fu_2233_p2 ^ 1'd1);

assign xor_ln189_32_fu_1350_p2 = (tmp_700_fu_1343_p3 ^ 1'd1);

assign xor_ln189_33_fu_1469_p2 = (tmp_706_fu_1462_p3 ^ 1'd1);

assign xor_ln189_34_fu_1588_p2 = (tmp_729_fu_1581_p3 ^ 1'd1);

assign xor_ln189_35_fu_1707_p2 = (tmp_735_fu_1700_p3 ^ 1'd1);

assign xor_ln189_36_fu_1826_p2 = (tmp_758_fu_1819_p3 ^ 1'd1);

assign xor_ln189_37_fu_1945_p2 = (tmp_764_fu_1938_p3 ^ 1'd1);

assign xor_ln189_38_fu_2064_p2 = (tmp_787_fu_2057_p3 ^ 1'd1);

assign xor_ln189_39_fu_2183_p2 = (tmp_793_fu_2176_p3 ^ 1'd1);

assign xor_ln189_3_fu_1406_p2 = (or_ln189_24_fu_1400_p2 ^ 1'd1);

assign xor_ln189_4_fu_1445_p2 = (tmp_705_reg_5165 ^ 1'd1);

assign xor_ln189_5_fu_1492_p2 = (select_ln189_4_fu_1456_p3 ^ 1'd1);

assign xor_ln189_6_fu_1503_p2 = (tmp_701_reg_5154 ^ 1'd1);

assign xor_ln189_7_fu_1525_p2 = (or_ln189_25_fu_1519_p2 ^ 1'd1);

assign xor_ln189_8_fu_1564_p2 = (tmp_728_reg_5206 ^ 1'd1);

assign xor_ln189_9_fu_1611_p2 = (select_ln189_8_fu_1575_p3 ^ 1'd1);

assign xor_ln189_fu_1326_p2 = (tmp_699_reg_5124 ^ 1'd1);

assign xor_ln191_1_fu_2315_p2 = (tmp_708_fu_2295_p3 ^ tmp_707_fu_2287_p3);

assign xor_ln191_2_fu_2476_p2 = (tmp_736_fu_2460_p3 ^ 1'd1);

assign xor_ln191_3_fu_2488_p2 = (tmp_737_fu_2468_p3 ^ tmp_736_fu_2460_p3);

assign xor_ln191_4_fu_2649_p2 = (tmp_765_fu_2633_p3 ^ 1'd1);

assign xor_ln191_5_fu_2661_p2 = (tmp_766_fu_2641_p3 ^ tmp_765_fu_2633_p3);

assign xor_ln191_6_fu_2822_p2 = (tmp_794_fu_2806_p3 ^ 1'd1);

assign xor_ln191_7_fu_2834_p2 = (tmp_795_fu_2814_p3 ^ tmp_794_fu_2806_p3);

assign xor_ln191_fu_2303_p2 = (tmp_707_fu_2287_p3 ^ 1'd1);

assign xor_ln199_10_fu_3670_p2 = (tmp_741_fu_3484_p3 ^ 1'd1);

assign xor_ln199_11_fu_3694_p2 = (or_ln199_26_fu_3688_p2 ^ 1'd1);

assign xor_ln199_12_fu_3819_p2 = (tmp_751_fu_3811_p3 ^ 1'd1);

assign xor_ln199_13_fu_3911_p2 = (select_ln199_12_fu_3869_p3 ^ 1'd1);

assign xor_ln199_14_fu_3923_p2 = (tmp_747_fu_3737_p3 ^ 1'd1);

assign xor_ln199_15_fu_3947_p2 = (or_ln199_27_fu_3941_p2 ^ 1'd1);

assign xor_ln199_16_fu_4075_p2 = (tmp_774_fu_4067_p3 ^ 1'd1);

assign xor_ln199_17_fu_4167_p2 = (select_ln199_16_fu_4125_p3 ^ 1'd1);

assign xor_ln199_18_fu_4179_p2 = (tmp_770_fu_3993_p3 ^ 1'd1);

assign xor_ln199_19_fu_4203_p2 = (or_ln199_28_fu_4197_p2 ^ 1'd1);

assign xor_ln199_1_fu_3149_p2 = (select_ln199_fu_3107_p3 ^ 1'd1);

assign xor_ln199_20_fu_4328_p2 = (tmp_780_fu_4320_p3 ^ 1'd1);

assign xor_ln199_21_fu_4420_p2 = (select_ln199_20_fu_4378_p3 ^ 1'd1);

assign xor_ln199_22_fu_4432_p2 = (tmp_776_fu_4246_p3 ^ 1'd1);

assign xor_ln199_23_fu_4456_p2 = (or_ln199_29_fu_4450_p2 ^ 1'd1);

assign xor_ln199_24_fu_4584_p2 = (tmp_803_fu_4576_p3 ^ 1'd1);

assign xor_ln199_25_fu_4676_p2 = (select_ln199_24_fu_4634_p3 ^ 1'd1);

assign xor_ln199_26_fu_4688_p2 = (tmp_799_fu_4502_p3 ^ 1'd1);

assign xor_ln199_27_fu_4712_p2 = (or_ln199_30_fu_4706_p2 ^ 1'd1);

assign xor_ln199_28_fu_4837_p2 = (tmp_809_fu_4829_p3 ^ 1'd1);

assign xor_ln199_29_fu_4929_p2 = (select_ln199_28_fu_4887_p3 ^ 1'd1);

assign xor_ln199_2_fu_3161_p2 = (tmp_712_fu_2975_p3 ^ 1'd1);

assign xor_ln199_30_fu_4941_p2 = (tmp_805_fu_4755_p3 ^ 1'd1);

assign xor_ln199_31_fu_4965_p2 = (or_ln199_31_fu_4959_p2 ^ 1'd1);

assign xor_ln199_32_fu_3123_p2 = (tmp_717_fu_3115_p3 ^ 1'd1);

assign xor_ln199_33_fu_3376_p2 = (tmp_723_fu_3368_p3 ^ 1'd1);

assign xor_ln199_34_fu_3632_p2 = (tmp_746_fu_3624_p3 ^ 1'd1);

assign xor_ln199_35_fu_3885_p2 = (tmp_752_fu_3877_p3 ^ 1'd1);

assign xor_ln199_36_fu_4141_p2 = (tmp_775_fu_4133_p3 ^ 1'd1);

assign xor_ln199_37_fu_4394_p2 = (tmp_781_fu_4386_p3 ^ 1'd1);

assign xor_ln199_38_fu_4650_p2 = (tmp_804_fu_4642_p3 ^ 1'd1);

assign xor_ln199_39_fu_4903_p2 = (tmp_810_fu_4895_p3 ^ 1'd1);

assign xor_ln199_3_fu_3185_p2 = (or_ln199_24_fu_3179_p2 ^ 1'd1);

assign xor_ln199_4_fu_3310_p2 = (tmp_722_fu_3302_p3 ^ 1'd1);

assign xor_ln199_5_fu_3402_p2 = (select_ln199_4_fu_3360_p3 ^ 1'd1);

assign xor_ln199_6_fu_3414_p2 = (tmp_718_fu_3228_p3 ^ 1'd1);

assign xor_ln199_7_fu_3438_p2 = (or_ln199_25_fu_3432_p2 ^ 1'd1);

assign xor_ln199_8_fu_3566_p2 = (tmp_745_fu_3558_p3 ^ 1'd1);

assign xor_ln199_9_fu_3658_p2 = (select_ln199_8_fu_3616_p3 ^ 1'd1);

assign xor_ln199_fu_3057_p2 = (tmp_716_fu_3049_p3 ^ 1'd1);

assign zext_ln189_1_fu_531_p1 = and_ln189_7_fu_525_p2;

assign zext_ln189_2_fu_652_p1 = and_ln189_14_fu_646_p2;

assign zext_ln189_3_fu_773_p1 = and_ln189_21_fu_767_p2;

assign zext_ln189_4_fu_897_p1 = and_ln189_28_fu_891_p2;

assign zext_ln189_5_fu_1021_p1 = and_ln189_35_fu_1015_p2;

assign zext_ln189_6_fu_1142_p1 = and_ln189_42_fu_1136_p2;

assign zext_ln189_7_fu_1263_p1 = and_ln189_49_fu_1257_p2;

assign zext_ln189_fu_407_p1 = and_ln189_fu_401_p2;

assign zext_ln196_1_fu_2612_p1 = index_12_fu_2604_p3;

assign zext_ln196_2_fu_2785_p1 = index_15_fu_2777_p3;

assign zext_ln196_3_fu_2958_p1 = index_18_fu_2950_p3;

assign zext_ln196_fu_2439_p1 = index_9_fu_2431_p3;

assign zext_ln199_10_fu_4566_p1 = and_ln199_42_fu_4560_p2;

assign zext_ln199_11_fu_4819_p1 = and_ln199_49_fu_4813_p2;

assign zext_ln199_1_fu_3039_p1 = and_ln199_fu_3033_p2;

assign zext_ln199_2_fu_3292_p1 = and_ln199_7_fu_3286_p2;

assign zext_ln199_3_fu_3475_p1 = denom_1_reg_5516;

assign zext_ln199_4_fu_3548_p1 = and_ln199_14_fu_3542_p2;

assign zext_ln199_5_fu_3801_p1 = and_ln199_21_fu_3795_p2;

assign zext_ln199_6_fu_3984_p1 = denom_2_reg_5521;

assign zext_ln199_7_fu_4057_p1 = and_ln199_28_fu_4051_p2;

assign zext_ln199_8_fu_4310_p1 = and_ln199_35_fu_4304_p2;

assign zext_ln199_9_fu_4493_p1 = denom_3_reg_5526;

assign zext_ln199_fu_2966_p1 = denom_reg_5511;

endmodule //myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s
