VERILOG_SOURCES = /code/rtl/pseudoRandGenerator_ca.sv
TOPLEVEL        = pseudoRandGenerator_ca
MODULE          = test_pseudoRandGenerator_ca
IMPROVEMENTS    = cells
CELLS = 0
WIRES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 17-cellular_automata_code_review-1
