;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB #72, @900
	ADD 210, 60
	SUB @-127, 100
	SUB @127, 126
	ADD 210, 60
	SUB -207, <-120
	MOV -7, <-20
	SUB @121, 103
	CMP @127, 506
	CMP @127, 506
	SUB @127, 100
	SUB @127, <9
	SUB @0, @2
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	SUB -207, <-120
	SUB 300, 90
	SUB @127, 106
	ADD 210, 60
	ADD 130, 9
	SUB @-127, 100
	CMP -207, <-120
	CMP @127, 106
	SPL 0, <-2
	SUB @0, @2
	CMP -207, <-120
	SUB @-127, 100
	SUB @0, @2
	SUB @-127, 100
	DJN <-1, @-20
	SUB @127, 106
	SUB @0, @2
	SUB -207, <-120
	SUB 300, 90
	MOV -1, <-20
	DJN <-1, @-20
	CMP -207, <-120
	SUB @127, 106
	MOV -7, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 0, <-2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP @0, @2
	DJN -1, @-20
