 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[22]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[22] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230 0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080 3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_74/A            INV_X1    Rise  1.3590 0.0010 0.1080          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_74/ZN           INV_X1    Fall  1.3670 0.0080 0.0210 0.372882 1.63225  2.00513           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_71/C1           AOI221_X1 Fall  1.3670 0.0000 0.0210          1.38349                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_71/ZN           AOI221_X1 Rise  1.4450 0.0780 0.0660 1.22656  3.90286  5.12942           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_70/A            OAI21_X1  Rise  1.4450 0.0000 0.0660          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_70/ZN           OAI21_X1  Fall  1.4760 0.0310 0.0170 0.94571  1.70023  2.64594           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_69/A            INV_X1    Fall  1.4760 0.0000 0.0170          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_69/ZN           INV_X1    Rise  1.5030 0.0270 0.0160 0.880742 4.83954  5.72028           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_68/A3           NOR3_X1   Rise  1.5030 0.0000 0.0160          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_68/ZN           NOR3_X1   Fall  1.5170 0.0140 0.0100 0.428094 1.65842  2.08652           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_65/B            AOI211_X1 Fall  1.5170 0.0000 0.0100          1.47055                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_65/ZN           AOI211_X1 Rise  1.5910 0.0740 0.0460 0.439833 2.57361  3.01344           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_64/B            XNOR2_X1  Rise  1.5910 0.0000 0.0460          2.57361                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_64/ZN           XNOR2_X1  Rise  1.6370 0.0460 0.0180 0.332672 1.12828  1.46095           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[23]            Rise  1.6370 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/D DFFR_X1   Rise  1.6370 0.0000 0.0180          1.12828                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.0310 2.0310 | 
| data required time                        |  2.0310        | 
|                                           |                | 
| data required time                        |  2.0310        | 
| data arrival time                         | -1.6370        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.3960        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[21]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230 0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080 3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_74/A            INV_X1    Rise  1.3590 0.0010 0.1080          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_74/ZN           INV_X1    Fall  1.3670 0.0080 0.0210 0.372882 1.63225  2.00513           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_71/C1           AOI221_X1 Fall  1.3670 0.0000 0.0210          1.38349                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_71/ZN           AOI221_X1 Rise  1.4450 0.0780 0.0660 1.22656  3.90286  5.12942           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_70/A            OAI21_X1  Rise  1.4450 0.0000 0.0660          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_70/ZN           OAI21_X1  Fall  1.4760 0.0310 0.0170 0.94571  1.70023  2.64594           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_69/A            INV_X1    Fall  1.4760 0.0000 0.0170          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_69/ZN           INV_X1    Rise  1.5030 0.0270 0.0160 0.880742 4.83954  5.72028           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_61/B2           OAI21_X1  Rise  1.5030 0.0000 0.0160          1.57189                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_61/ZN           OAI21_X1  Fall  1.5250 0.0220 0.0130 0.721341 2.41145  3.13279           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_60/B            XOR2_X1   Fall  1.5250 0.0000 0.0130          2.41145                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_60/Z            XOR2_X1   Fall  1.5810 0.0560 0.0110 0.355977 1.12828  1.48425           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[22]            Fall  1.5810 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/D DFFR_X1   Fall  1.5810 0.0000 0.0110          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.0290 2.0330 | 
| data required time                        |  2.0330        | 
|                                           |                | 
| data required time                        |  2.0330        | 
| data arrival time                         | -1.5810        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.4540        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[20]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230 0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080 3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_74/A            INV_X1    Rise  1.3590 0.0010 0.1080          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_74/ZN           INV_X1    Fall  1.3670 0.0080 0.0210 0.372882 1.63225  2.00513           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_71/C1           AOI221_X1 Fall  1.3670 0.0000 0.0210          1.38349                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_71/ZN           AOI221_X1 Rise  1.4450 0.0780 0.0660 1.22656  3.90286  5.12942           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_70/A            OAI21_X1  Rise  1.4450 0.0000 0.0660          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_70/ZN           OAI21_X1  Fall  1.4760 0.0310 0.0170 0.94571  1.70023  2.64594           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_69/A            INV_X1    Fall  1.4760 0.0000 0.0170          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_69/ZN           INV_X1    Rise  1.5030 0.0270 0.0160 0.880742 4.83954  5.72028           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_58/A2           NOR2_X1   Rise  1.5030 0.0000 0.0160          1.65135                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_58/ZN           NOR2_X1   Fall  1.5170 0.0140 0.0090 0.468243 2.57361  3.04185           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_57/B            XNOR2_X1  Fall  1.5170 0.0000 0.0090          2.36817                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_57/ZN           XNOR2_X1  Fall  1.5550 0.0380 0.0110 0.306965 1.12828  1.43524           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[21]            Fall  1.5550 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/D DFFR_X1   Fall  1.5550 0.0000 0.0110          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.0290 2.0330 | 
| data required time                        |  2.0330        | 
|                                           |                | 
| data required time                        |  2.0330        | 
| data arrival time                         | -1.5550        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.4800        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[18]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230 0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080 3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_53/B2           AOI21_X1  Rise  1.3590 0.0010 0.1080          1.67685                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_53/ZN           AOI21_X1  Fall  1.3930 0.0340 0.0240 0.449413 3.8585   4.30791           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_52/A            AOI21_X1  Fall  1.3930 0.0000 0.0240          1.53534                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_52/ZN           AOI21_X1  Rise  1.4540 0.0610 0.0360 1.47914  3.22324  4.70238           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_50/B2           OAI21_X1  Rise  1.4540 0.0000 0.0360          1.57189                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_50/ZN           OAI21_X1  Fall  1.4800 0.0260 0.0160 0.406199 2.41145  2.81765           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_49/B            XOR2_X1   Fall  1.4800 0.0000 0.0160          2.41145                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_49/Z            XOR2_X1   Fall  1.5380 0.0580 0.0110 0.74921  1.12828  1.87749           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[19]            Fall  1.5380 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/D DFFR_X1   Fall  1.5380 0.0000 0.0110          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0630 2.0630 | 
| library setup check                       | -0.0290 2.0340 | 
| data required time                        |  2.0340        | 
|                                           |                | 
| data required time                        |  2.0340        | 
| data arrival time                         | -1.5380        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.4980        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[17]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230 0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080 3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_53/B2           AOI21_X1  Rise  1.3590 0.0010 0.1080          1.67685                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_53/ZN           AOI21_X1  Fall  1.3930 0.0340 0.0240 0.449413 3.8585   4.30791           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_52/A            AOI21_X1  Fall  1.3930 0.0000 0.0240          1.53534                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_52/ZN           AOI21_X1  Rise  1.4540 0.0610 0.0360 1.47914  3.22324  4.70238           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_47/A2           NOR2_X1   Rise  1.4540 0.0000 0.0360          1.65135                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_47/ZN           NOR2_X1   Fall  1.4710 0.0170 0.0120 0.204152 2.57361  2.77776           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_46/B            XNOR2_X1  Fall  1.4710 0.0000 0.0120          2.36817                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_46/ZN           XNOR2_X1  Fall  1.5100 0.0390 0.0100 0.23042  1.12828  1.3587            1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[18]            Fall  1.5100 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/D DFFR_X1   Fall  1.5100 0.0000 0.0100          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0630 2.0630 | 
| library setup check                       | -0.0280 2.0350 | 
| data required time                        |  2.0350        | 
|                                           |                | 
| data required time                        |  2.0350        | 
| data arrival time                         | -1.5100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5270        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[19]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530             4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                               | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530                      0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100             0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100                      1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970             33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980                      1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550             17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550                      0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630             18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630                      1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310             0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310                      1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110             0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110                      1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200             1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200                      1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140             1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140                      1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200             0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200                      1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130             0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130                      1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530             1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530                      1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150             0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150                      1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000             2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000                      1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230             0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230                      1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910             1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910                      1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230             0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230                      1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080             3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_74/A            INV_X1    Rise  1.3590 0.0010 0.1080                      1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_74/ZN           INV_X1    Fall  1.3670 0.0080 0.0210             0.372882 1.63225  2.00513           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_71/C1           AOI221_X1 Fall  1.3670 0.0000 0.0210                      1.38349                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_71/ZN           AOI221_X1 Rise  1.4450 0.0780 0.0660             1.22656  3.90286  5.12942           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_56/A            XOR2_X1   Rise  1.4450 0.0000 0.0660                      2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_56/Z            XOR2_X1   Rise  1.5010 0.0560 0.0230             0.870548 1.12828  1.99883           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[20]            Rise  1.5010 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/D DFFR_X1   Rise  1.5030 0.0020 0.0230    0.0020            1.12828                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.0320 2.0300 | 
| data required time                        |  2.0300        | 
|                                           |                | 
| data required time                        |  2.0300        | 
| data arrival time                         | -1.5030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5290        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[16]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230 0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080 3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_53/B2           AOI21_X1  Rise  1.3590 0.0010 0.1080          1.67685                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_53/ZN           AOI21_X1  Fall  1.3930 0.0340 0.0240 0.449413 3.8585   4.30791           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_45/A            XOR2_X1   Fall  1.3930 0.0000 0.0240          2.18123                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_45/Z            XOR2_X1   Fall  1.4490 0.0560 0.0120 0.273172 1.12828  1.40145           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[17]            Fall  1.4490 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[16]/D DFFR_X1   Fall  1.4490 0.0000 0.0120          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[16]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0630 2.0630 | 
| library setup check                       | -0.0290 2.0340 | 
| data required time                        |  2.0340        | 
|                                           |                | 
| data required time                        |  2.0340        | 
| data arrival time                         | -1.4490        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5870        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[15]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           NOR3_X1   Rise  1.1800 0.0000 0.0910          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           NOR3_X1   Fall  1.2000 0.0200 0.0230 0.981264 1.60595  2.58721           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           NOR4_X1   Fall  1.2000 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           NOR4_X1   Rise  1.3580 0.1580 0.1080 3.00252  5.60923  8.61175           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_44/A            XOR2_X1   Rise  1.3590 0.0010 0.1080          2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_44/Z            XOR2_X1   Rise  1.4160 0.0570 0.0230 0.828327 1.12828  1.9566            1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[16]            Rise  1.4160 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/D DFFR_X1   Rise  1.4160 0.0000 0.0230          1.12828                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0630 2.0630 | 
| library setup check                       | -0.0320 2.0310 | 
| data required time                        |  2.0310        | 
|                                           |                | 
| data required time                        |  2.0310        | 
| data arrival time                         | -1.4160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6170        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[14]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_41/B1           AOI21_X1  Rise  1.1800 0.0000 0.0910          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_41/ZN           AOI21_X1  Fall  1.2140 0.0340 0.0280 0.504716 3.93237  4.43709           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_40/A            INV_X1    Fall  1.2140 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_40/ZN           INV_X1    Rise  1.2350 0.0210 0.0120 0.352358 1.67685  2.02921           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_39/B2           AOI21_X1  Rise  1.2350 0.0000 0.0120          1.67685                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_39/ZN           AOI21_X1  Fall  1.2570 0.0220 0.0150 0.925213 3.84775  4.77297           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_37/B2           OAI22_X1  Fall  1.2570 0.0000 0.0150          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_37/ZN           OAI22_X1  Rise  1.3080 0.0510 0.0350 0.276757 2.57361  2.85036           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_36/B            XNOR2_X1  Rise  1.3080 0.0000 0.0350          2.57361                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_36/ZN           XNOR2_X1  Rise  1.3520 0.0440 0.0180 0.341527 1.12828  1.4698            1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[15]            Rise  1.3520 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/D DFFR_X1   Rise  1.3520 0.0000 0.0180          1.12828                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1470 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/CK DFFR_X1   Rise  0.1470 0.0000 0.0490          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1470 2.1470 | 
| library setup check                       | -0.0320 2.1150 | 
| data required time                        |  2.1150        | 
|                                           |                | 
| data required time                        |  2.1150        | 
| data arrival time                         | -1.3520        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.7700        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[13]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_41/B1           AOI21_X1  Rise  1.1800 0.0000 0.0910          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_41/ZN           AOI21_X1  Fall  1.2140 0.0340 0.0280 0.504716 3.93237  4.43709           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_40/A            INV_X1    Fall  1.2140 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_40/ZN           INV_X1    Rise  1.2350 0.0210 0.0120 0.352358 1.67685  2.02921           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_39/B2           AOI21_X1  Rise  1.2350 0.0000 0.0120          1.67685                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_39/ZN           AOI21_X1  Fall  1.2570 0.0220 0.0150 0.925213 3.84775  4.77297           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_34/A            XOR2_X1   Fall  1.2570 0.0000 0.0150          2.18123                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_34/Z            XOR2_X1   Fall  1.3090 0.0520 0.0130 0.406912 1.12828  1.53519           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[14]            Fall  1.3090 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/D DFFR_X1   Fall  1.3090 0.0000 0.0130          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1470 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/CK DFFR_X1   Rise  0.1490 0.0020 0.0490          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1490 2.1490 | 
| library setup check                       | -0.0280 2.1210 | 
| data required time                        |  2.1210        | 
|                                           |                | 
| data required time                        |  2.1210        | 
| data arrival time                         | -1.3090        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.8190        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[10]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530             4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                               | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530                      0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Fall  0.2510 0.0960 0.0070             0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Fall  0.2510 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Fall  0.2510 0.0000 0.0070                      1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Fall  0.3880 0.1370 0.0960             33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Fall  0.3990 0.0110 0.0970                      1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Rise  0.5480 0.1490 0.0950             17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Rise  0.5490 0.0010 0.0950                      0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Rise  0.7340 0.1850 0.1350             18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2             AOI22_X1  Rise  0.7370 0.0030 0.1350                      1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN             AOI22_X1  Fall  0.7740 0.0370 0.0280             0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A              INV_X1    Fall  0.7740 0.0000 0.0280                      1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN             INV_X1    Rise  0.8060 0.0320 0.0190             0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                      Rise  0.8060 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1          NAND2_X1  Rise  0.8060 0.0000 0.0190                      1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN          NAND2_X1  Fall  0.8270 0.0210 0.0120             0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2          AOI21_X1  Fall  0.8270 0.0000 0.0120                      1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Rise  0.8760 0.0490 0.0370             1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Rise  0.8760 0.0000 0.0370                      1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Fall  0.9020 0.0260 0.0120             0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Fall  0.9020 0.0000 0.0120                      1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Rise  0.9280 0.0260 0.0160             0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Rise  0.9280 0.0000 0.0160                      1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Fall  0.9620 0.0340 0.0190             1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Fall  0.9620 0.0000 0.0190                      1.55272                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Rise  1.0150 0.0530 0.0270             0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Rise  1.0150 0.0000 0.0270                      1.60595                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Fall  1.0420 0.0270 0.0160             2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_29/B1           AOI21_X1  Fall  1.0420 0.0000 0.0160                      1.44682                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_29/ZN           AOI21_X1  Rise  1.0860 0.0440 0.0350             0.66232  3.93237  4.59469           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_28/A            INV_X1    Rise  1.0890 0.0030 0.0350    0.0030            1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_28/ZN           INV_X1    Fall  1.1000 0.0110 0.0100             0.472985 1.67685  2.14984           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_27/B2           AOI21_X1  Fall  1.1000 0.0000 0.0100                      1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_27/ZN           AOI21_X1  Rise  1.1450 0.0450 0.0340             0.603299 3.84775  4.45105           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_25/B2           OAI22_X1  Rise  1.1450 0.0000 0.0340                      1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_25/ZN           OAI22_X1  Fall  1.1760 0.0310 0.0140             0.418839 2.57361  2.99245           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_24/B            XNOR2_X1  Fall  1.1760 0.0000 0.0140                      2.36817                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_24/ZN           XNOR2_X1  Fall  1.2160 0.0400 0.0140             0.22988  1.12828  1.35816           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[11]            Fall  1.2160 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/D DFFR_X1   Fall  1.2160 0.0000 0.0140                      1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/CK DFFR_X1   Rise  0.0640 0.0030 0.0400          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0640 2.0640 | 
| library setup check                       | -0.0300 2.0340 | 
| data required time                        |  2.0340        | 
|                                           |                | 
| data required time                        |  2.0340        | 
| data arrival time                         | -1.2160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8200        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[9]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530             4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                              | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530                      0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070             0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070                      1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960             33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970                      1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950             17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950                      0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350             18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350                      1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280             0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280                      1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190             0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190                      1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120             0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120                      1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370             1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370                      1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120             0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120                      1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160             0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2         OAI22_X1  Rise  0.9280 0.0000 0.0160                      1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN         OAI22_X1  Fall  0.9620 0.0340 0.0190             1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3         NOR3_X1   Fall  0.9620 0.0000 0.0190                      1.55272                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN         NOR3_X1   Rise  1.0150 0.0530 0.0270             0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4         NOR4_X1   Rise  1.0150 0.0000 0.0270                      1.60595                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN         NOR4_X1   Fall  1.0420 0.0270 0.0160             2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_29/B1          AOI21_X1  Fall  1.0420 0.0000 0.0160                      1.44682                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_29/ZN          AOI21_X1  Rise  1.0860 0.0440 0.0350             0.66232  3.93237  4.59469           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_28/A           INV_X1    Rise  1.0890 0.0030 0.0350    0.0030            1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_28/ZN          INV_X1    Fall  1.1000 0.0110 0.0100             0.472985 1.67685  2.14984           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_27/B2          AOI21_X1  Fall  1.1000 0.0000 0.0100                      1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_27/ZN          AOI21_X1  Rise  1.1450 0.0450 0.0340             0.603299 3.84775  4.45105           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_22/A           XOR2_X1   Rise  1.1450 0.0000 0.0340                      2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_22/Z           XOR2_X1   Rise  1.1970 0.0520 0.0220             0.597267 1.12828  1.72554           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[10]           Rise  1.1970 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/D DFFR_X1   Rise  1.1970 0.0000 0.0220                      1.12828                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK DFFR_X1   Rise  0.0640 0.0030 0.0400          0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0640 2.0640 | 
| library setup check                       | -0.0320 2.0320 | 
| data required time                        |  2.0320        | 
|                                           |                | 
| data required time                        |  2.0320        | 
| data arrival time                         | -1.1970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8370        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[12]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[12] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_41/B1           AOI21_X1  Rise  1.1800 0.0000 0.0910          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_41/ZN           AOI21_X1  Fall  1.2140 0.0340 0.0280 0.504716 3.93237  4.43709           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_33/A            XOR2_X1   Fall  1.2140 0.0000 0.0280          2.18123                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_33/Z            XOR2_X1   Fall  1.2720 0.0580 0.0120 0.271568 1.12828  1.39984           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[13]            Fall  1.2720 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[12]/D DFFR_X1   Fall  1.2720 0.0000 0.0120          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1470 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[12]/CK DFFR_X1   Rise  0.1490 0.0020 0.0490          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1490 2.1490 | 
| library setup check                       | -0.0280 2.1210 | 
| data required time                        |  2.1210        | 
|                                           |                | 
| data required time                        |  2.1210        | 
| data arrival time                         | -1.2720        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.8560        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[11]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[11] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mul_start_reg/CK                                  DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                   DFF_X1    Rise  0.2570 0.1020 0.0100 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                         Rise  0.2570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          CLKBUF_X3 Rise  0.2570 0.0000 0.0100          1.42116                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          CLKBUF_X3 Rise  0.3850 0.1280 0.0970 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A             INV_X1    Rise  0.3960 0.0110 0.0980          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN            INV_X1    Fall  0.4850 0.0890 0.0550 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1             AND2_X1   Fall  0.4860 0.0010 0.0550          0.874832                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN             AND2_X1   Fall  0.6070 0.1210 0.0630 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2             AOI22_X1  Fall  0.6100 0.0030 0.0630          1.52031                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN             AOI22_X1  Rise  0.6780 0.0680 0.0310 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A              INV_X1    Rise  0.6780 0.0000 0.0310          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN             INV_X1    Fall  0.6930 0.0150 0.0110 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                      Fall  0.6930 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          NAND2_X1  Fall  0.6930 0.0000 0.0110          1.5292                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          NAND2_X1  Rise  0.7210 0.0280 0.0200 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          AOI21_X1  Rise  0.7210 0.0000 0.0200          1.647                                                     | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          AOI21_X1  Fall  0.7460 0.0250 0.0140 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A           OAI21_X1  Fall  0.7460 0.0000 0.0140          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          OAI21_X1  Rise  0.7690 0.0230 0.0200 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          NAND2_X1  Rise  0.7690 0.0000 0.0200          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          NAND2_X1  Fall  0.7920 0.0230 0.0130 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          OAI22_X1  Fall  0.7920 0.0000 0.0130          1.55047                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          OAI22_X1  Rise  0.8610 0.0690 0.0530 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          NOR3_X1   Rise  0.8610 0.0000 0.0530          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          NOR3_X1   Fall  0.8780 0.0170 0.0150 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          NOR4_X1   Fall  0.8780 0.0000 0.0150          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Rise  1.0240 0.1460 0.1000 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           NOR3_X1   Rise  1.0250 0.0010 0.1000          1.6163                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           NOR3_X1   Fall  1.0420 0.0170 0.0230 0.317673 1.60595  1.92362           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           NOR4_X1   Fall  1.0420 0.0000 0.0230          1.55423                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           NOR4_X1   Rise  1.1800 0.1380 0.0910 1.26153  5.49545  6.75697           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_32/A            XOR2_X1   Rise  1.1800 0.0000 0.0910          2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_32/Z            XOR2_X1   Rise  1.2350 0.0550 0.0210 0.546836 1.12828  1.67511           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[12]            Rise  1.2350 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/D DFFR_X1   Rise  1.2350 0.0000 0.0210          1.12828                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290             5.31013  6.16488  11.475            7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/CK      DFFR_X1   Rise  0.1280 -0.0010 0.0290    -0.0010           0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1280 2.1280 | 
| library setup check                       | -0.0330 2.0950 | 
| data required time                        |  2.0950        | 
|                                           |                | 
| data required time                        |  2.0950        | 
| data arrival time                         | -1.2350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8620        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[6]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120          1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2         OAI22_X1  Rise  0.9280 0.0000 0.0160          1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN         OAI22_X1  Fall  0.9620 0.0340 0.0190 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_17/B1          AOI21_X1  Fall  0.9620 0.0000 0.0190          1.44682                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_17/ZN          AOI21_X1  Rise  1.0070 0.0450 0.0350 0.6896   3.93237  4.62197           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_16/A           INV_X1    Rise  1.0070 0.0000 0.0350          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_16/ZN          INV_X1    Fall  1.0180 0.0110 0.0100 0.418427 1.67685  2.09528           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_15/B2          AOI21_X1  Fall  1.0180 0.0000 0.0100          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_15/ZN          AOI21_X1  Rise  1.0640 0.0460 0.0350 0.67738  3.84775  4.52514           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_13/B2          OAI22_X1  Rise  1.0640 0.0000 0.0350          1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_13/ZN          OAI22_X1  Fall  1.0950 0.0310 0.0140 0.252384 2.57361  2.82599           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_12/B           XNOR2_X1  Fall  1.0950 0.0000 0.0140          2.36817                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_12/ZN          XNOR2_X1  Fall  1.1360 0.0410 0.0140 0.61259  1.12828  1.74087           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[7]            Fall  1.1360 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/D DFFR_X1   Fall  1.1360 0.0000 0.0140          1.05273                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.0300 2.0320 | 
| data required time                        |  2.0320        | 
|                                           |                | 
| data required time                        |  2.0320        | 
| data arrival time                         | -1.1360        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8980        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[5]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[5] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120          1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2         OAI22_X1  Rise  0.9280 0.0000 0.0160          1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN         OAI22_X1  Fall  0.9620 0.0340 0.0190 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_17/B1          AOI21_X1  Fall  0.9620 0.0000 0.0190          1.44682                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_17/ZN          AOI21_X1  Rise  1.0070 0.0450 0.0350 0.6896   3.93237  4.62197           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_16/A           INV_X1    Rise  1.0070 0.0000 0.0350          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_16/ZN          INV_X1    Fall  1.0180 0.0110 0.0100 0.418427 1.67685  2.09528           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_15/B2          AOI21_X1  Fall  1.0180 0.0000 0.0100          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_15/ZN          AOI21_X1  Rise  1.0640 0.0460 0.0350 0.67738  3.84775  4.52514           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_10/A           XOR2_X1   Rise  1.0640 0.0000 0.0350          2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_10/Z           XOR2_X1   Rise  1.1140 0.0500 0.0200 0.332646 1.12828  1.46092           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[6]            Rise  1.1140 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/D DFFR_X1   Rise  1.1140 0.0000 0.0200          1.12828                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.0320 2.0300 | 
| data required time                        |  2.0300        | 
|                                           |                | 
| data required time                        |  2.0300        | 
| data arrival time                         | -1.1140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9180        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[8]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[8] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530             4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                              | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530                      0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070             0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070                      1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960             33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970                      1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950             17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950                      0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350             18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350                      1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280             0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280                      1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190             0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190                      1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120             0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120                      1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370             1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370                      1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120             0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120                      1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160             0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2         OAI22_X1  Rise  0.9280 0.0000 0.0160                      1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN         OAI22_X1  Fall  0.9620 0.0340 0.0190             1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3         NOR3_X1   Fall  0.9620 0.0000 0.0190                      1.55272                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN         NOR3_X1   Rise  1.0150 0.0530 0.0270             0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4         NOR4_X1   Rise  1.0150 0.0000 0.0270                      1.60595                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN         NOR4_X1   Fall  1.0420 0.0270 0.0160             2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_29/B1          AOI21_X1  Fall  1.0420 0.0000 0.0160                      1.44682                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_29/ZN          AOI21_X1  Rise  1.0860 0.0440 0.0350             0.66232  3.93237  4.59469           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_21/A           XOR2_X1   Rise  1.0890 0.0030 0.0350    0.0030            2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_21/Z           XOR2_X1   Rise  1.1410 0.0520 0.0220             0.618312 1.12828  1.74659           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[9]            Rise  1.1410 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[8]/D DFFR_X1   Rise  1.1410 0.0000 0.0220                      1.12828                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290             5.31013  6.16488  11.475            7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[8]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290    -0.0010           0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1280 2.1280 | 
| library setup check                       | -0.0330 2.0950 | 
| data required time                        |  2.0950        | 
|                                           |                | 
| data required time                        |  2.0950        | 
| data arrival time                         | -1.1410        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9560        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[7]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[7] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120          1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2         OAI22_X1  Rise  0.9280 0.0000 0.0160          1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN         OAI22_X1  Fall  0.9620 0.0340 0.0190 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_111/A3         NOR3_X1   Fall  0.9620 0.0000 0.0190          1.55272                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN         NOR3_X1   Rise  1.0150 0.0530 0.0270 0.197244 1.60595  1.80319           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A4         NOR4_X1   Rise  1.0150 0.0000 0.0270          1.60595                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN         NOR4_X1   Fall  1.0420 0.0270 0.0160 2.29366  5.49606  7.78971           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_20/A           XNOR2_X1  Fall  1.0420 0.0000 0.0160          2.12585                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_20/ZN          XNOR2_X1  Fall  1.0820 0.0400 0.0240 0.395027 1.12828  1.5233            1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[8]            Fall  1.0820 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[7]/D DFFR_X1   Fall  1.0820 0.0000 0.0240          1.05273                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290             5.31013  6.16488  11.475            7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[7]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290    -0.0010           0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1280 2.1280 | 
| library setup check                       | -0.0380 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -1.0820        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[4]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[4] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120          1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2         OAI22_X1  Rise  0.9280 0.0000 0.0160          1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN         OAI22_X1  Fall  0.9620 0.0340 0.0190 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_17/B1          AOI21_X1  Fall  0.9620 0.0000 0.0190          1.44682                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_17/ZN          AOI21_X1  Rise  1.0070 0.0450 0.0350 0.6896   3.93237  4.62197           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_9/A            XOR2_X1   Rise  1.0070 0.0000 0.0350          2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_9/Z            XOR2_X1   Rise  1.0580 0.0510 0.0210 0.366273 1.12828  1.49455           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[5]            Rise  1.0580 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/D DFFR_X1   Rise  1.0580 0.0000 0.0210          1.12828                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290             5.31013  6.16488  11.475            7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290    -0.0010           0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1280 2.1280 | 
| library setup check                       | -0.0330 2.0950 | 
| data required time                        |  2.0950        | 
|                                           |                | 
| data required time                        |  2.0950        | 
| data arrival time                         | -1.0580        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0390        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[3]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[3] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120          1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_117/B2         OAI22_X1  Rise  0.9280 0.0000 0.0160          1.61561                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN         OAI22_X1  Fall  0.9620 0.0340 0.0190 1.07678  5.49545  6.57222           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_8/A            XOR2_X1   Fall  0.9620 0.0000 0.0190          2.18123                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_8/Z            XOR2_X1   Fall  1.0160 0.0540 0.0160 0.254299 1.12828  1.38258           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[4]            Fall  1.0160 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/D DFFR_X1   Fall  1.0160 0.0000 0.0160          1.05273                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290             5.31013  6.16488  11.475            7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290    -0.0010           0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1280 2.1280 | 
| library setup check                       | -0.0340 2.0940 | 
| data required time                        |  2.0940        | 
|                                           |                | 
| data required time                        |  2.0940        | 
| data arrival time                         | -1.0160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0800        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[2]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[2] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_119/A          OAI21_X1  Rise  0.8760 0.0000 0.0370          1.67072                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN         OAI21_X1  Fall  0.9020 0.0260 0.0120 0.34282  1.6642   2.00702           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_118/A2         NAND2_X1  Fall  0.9020 0.0000 0.0120          1.50228                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN         NAND2_X1  Rise  0.9280 0.0260 0.0160 0.987364 3.84775  4.83512           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_6/A            XOR2_X1   Rise  0.9280 0.0000 0.0160          2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_6/Z            XOR2_X1   Rise  0.9760 0.0480 0.0210 0.418646 1.12828  1.54692           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[3]            Rise  0.9760 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/D DFFR_X1   Rise  0.9760 0.0000 0.0210          1.12828                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290             5.31013  6.16488  11.475            7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290    -0.0010           0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1280 2.1280 | 
| library setup check                       | -0.0330 2.0950 | 
| data required time                        |  2.0950        | 
|                                           |                | 
| data required time                        |  2.0950        | 
| data arrival time                         | -0.9760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1210        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[1]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_120/B2         AOI21_X1  Fall  0.8270 0.0000 0.0120          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN         AOI21_X1  Rise  0.8760 0.0490 0.0370 1.03354  3.90347  4.93701           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_4/A            XNOR2_X1  Rise  0.8760 0.0000 0.0370          2.23275                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_4/ZN           XNOR2_X1  Rise  0.9220 0.0460 0.0180 0.491813 1.12828  1.62009           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[2]            Rise  0.9220 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/D DFFR_X1   Rise  0.9220 0.0000 0.0180          1.12828                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290             5.31013  6.16488  11.475            7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290    -0.0010           0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1280 2.1280 | 
| library setup check                       | -0.0320 2.0960 | 
| data required time                        |  2.0960        | 
|                                           |                | 
| data required time                        |  2.0960        | 
| data arrival time                         | -0.9220        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1760        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[30]/D 
  
 Path Start Point : a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060 2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010 54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020          0.949653                                    F             | 
|    a_reg[23]/Q                 DFF_X1        Fall  0.3320 0.1040 0.0090 0.622022 4.21209  4.83411           3       100      F             | 
|    i_0_0_35/A2                 OR2_X1        Fall  0.3320 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_35/ZN                 OR2_X1        Fall  0.3900 0.0580 0.0130 1.27842  4.41728  5.6957            2       100                    | 
|    i_0_0_0/CI                  FA_X1         Fall  0.3900 0.0000 0.0130          2.66475                                                   | 
|    i_0_0_0/CO                  FA_X1         Fall  0.4620 0.0720 0.0150 0.546189 2.76208  3.30827           1       100                    | 
|    i_0_0_1/CI                  FA_X1         Fall  0.4620 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_1/CO                  FA_X1         Fall  0.5370 0.0750 0.0160 1.07909  2.76208  3.84117           1       100                    | 
|    i_0_0_2/CI                  FA_X1         Fall  0.5370 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_2/CO                  FA_X1         Fall  0.6100 0.0730 0.0150 0.323848 2.76208  3.08593           1       100                    | 
|    i_0_0_3/CI                  FA_X1         Fall  0.6100 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_3/CO                  FA_X1         Fall  0.6830 0.0730 0.0160 0.590316 2.76208  3.35239           1       100                    | 
|    i_0_0_4/CI                  FA_X1         Fall  0.6830 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_4/CO                  FA_X1         Fall  0.7570 0.0740 0.0160 0.710548 2.76208  3.47263           1       100                    | 
|    i_0_0_5/CI                  FA_X1         Fall  0.7570 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_5/CO                  FA_X1         Fall  0.8310 0.0740 0.0160 0.589017 2.76208  3.35109           1       100                    | 
|    i_0_0_6/CI                  FA_X1         Fall  0.8310 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_6/S                   FA_X1         Rise  0.9420 0.1110 0.0100 0.327799 0.918145 1.24594           1       100                    | 
|    i_0_0_42/A1                 AND2_X1       Rise  0.9420 0.0000 0.0100          0.918145                                                  | 
|    i_0_0_42/ZN                 AND2_X1       Rise  0.9720 0.0300 0.0110 0.40308  1.14029  1.54337           1       100                    | 
|    c_out_reg[30]/D             DFF_X1        Rise  0.9720 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[30]/CK            DFF_X1        Rise  0.2000 0.0030 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2000 2.2000 | 
| library setup check                       | -0.0290 2.1710 | 
| data required time                        |  2.1710        | 
|                                           |                | 
| data required time                        |  2.1710        | 
| data arrival time                         | -0.9720        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2010        | 
--------------------------------------------------------------


 Timing Path to overflow_reg/D 
  
 Path Start Point : a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : overflow_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060 2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010 54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020          0.949653                                    F             | 
|    a_reg[23]/Q                 DFF_X1        Fall  0.3320 0.1040 0.0090 0.622022 4.21209  4.83411           3       100      F             | 
|    i_0_0_35/A2                 OR2_X1        Fall  0.3320 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_35/ZN                 OR2_X1        Fall  0.3900 0.0580 0.0130 1.27842  4.41728  5.6957            2       100                    | 
|    i_0_0_0/CI                  FA_X1         Fall  0.3900 0.0000 0.0130          2.66475                                                   | 
|    i_0_0_0/CO                  FA_X1         Fall  0.4620 0.0720 0.0150 0.546189 2.76208  3.30827           1       100                    | 
|    i_0_0_1/CI                  FA_X1         Fall  0.4620 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_1/CO                  FA_X1         Fall  0.5370 0.0750 0.0160 1.07909  2.76208  3.84117           1       100                    | 
|    i_0_0_2/CI                  FA_X1         Fall  0.5370 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_2/CO                  FA_X1         Fall  0.6100 0.0730 0.0150 0.323848 2.76208  3.08593           1       100                    | 
|    i_0_0_3/CI                  FA_X1         Fall  0.6100 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_3/CO                  FA_X1         Fall  0.6830 0.0730 0.0160 0.590316 2.76208  3.35239           1       100                    | 
|    i_0_0_4/CI                  FA_X1         Fall  0.6830 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_4/CO                  FA_X1         Fall  0.7570 0.0740 0.0160 0.710548 2.76208  3.47263           1       100                    | 
|    i_0_0_5/CI                  FA_X1         Fall  0.7570 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_5/CO                  FA_X1         Fall  0.8310 0.0740 0.0160 0.589017 2.76208  3.35109           1       100                    | 
|    i_0_0_6/CI                  FA_X1         Fall  0.8310 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_6/CO                  FA_X1         Fall  0.9060 0.0750 0.0160 0.552557 3.2189   3.77145           2       100                    | 
|    i_0_0_60/B2                 OAI21_X1      Fall  0.9060 0.0000 0.0160          1.55833                                                   | 
|    i_0_0_60/ZN                 OAI21_X1      Rise  0.9420 0.0360 0.0200 0.436152 1.62635  2.0625            1       100                    | 
|    i_0_0_59/A                  AOI21_X1      Rise  0.9420 0.0000 0.0200          1.62635                                                   | 
|    i_0_0_59/ZN                 AOI21_X1      Fall  0.9590 0.0170 0.0100 1.51448  1.14029  2.65477           1       100                    | 
|    overflow_reg/D              DFF_X1        Fall  0.9590 0.0000 0.0100          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to overflow_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    overflow_reg/CK             DFF_X1        Rise  0.2000 0.0030 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2000 2.2000 | 
| library setup check                       | -0.0330 2.1670 | 
| data required time                        |  2.1670        | 
|                                           |                | 
| data required time                        |  2.1670        | 
| data arrival time                         | -0.9590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[0]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                      CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                      CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                      CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    mul_start_reg/CK                                 DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                  DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                        Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A         CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z         CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A            INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN           INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1            AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN            AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_27/B2            AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_27/ZN            AOI22_X1  Fall  0.7740 0.0370 0.0280 0.259344 1.70023  1.95957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_28/A             INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_28/ZN            INV_X1    Rise  0.8060 0.0320 0.0190 0.940028 4.97555  5.91558           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[1]                     Rise  0.8060 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_121/A1         NAND2_X1  Rise  0.8060 0.0000 0.0190          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_121/ZN         NAND2_X1  Fall  0.8270 0.0210 0.0120 0.544736 3.34757  3.8923            2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_3/A            OAI21_X1  Fall  0.8270 0.0000 0.0120          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_3/ZN           OAI21_X1  Rise  0.8510 0.0240 0.0230 0.384719 2.41145  2.79617           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_2/B            XOR2_X1   Rise  0.8510 0.0000 0.0230          2.36355                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_2/Z            XOR2_X1   Rise  0.8980 0.0470 0.0200 0.240272 1.12828  1.36855           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[1]            Rise  0.8980 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/D DFFR_X1   Rise  0.8980 0.0000 0.0200          1.12828                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                  Rise  0.1470 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK DFFR_X1   Rise  0.1490 0.0020 0.0490          0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1490 2.1490 | 
| library setup check                       | -0.0320 2.1170 | 
| data required time                        |  2.1170        | 
|                                           |                | 
| data required time                        |  2.1170        | 
| data arrival time                         | -0.8980        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  1.2260        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[29]/D 
  
 Path Start Point : a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060 2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010 54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020          0.949653                                    F             | 
|    a_reg[23]/Q                 DFF_X1        Fall  0.3320 0.1040 0.0090 0.622022 4.21209  4.83411           3       100      F             | 
|    i_0_0_35/A2                 OR2_X1        Fall  0.3320 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_35/ZN                 OR2_X1        Fall  0.3900 0.0580 0.0130 1.27842  4.41728  5.6957            2       100                    | 
|    i_0_0_0/CI                  FA_X1         Fall  0.3900 0.0000 0.0130          2.66475                                                   | 
|    i_0_0_0/CO                  FA_X1         Fall  0.4620 0.0720 0.0150 0.546189 2.76208  3.30827           1       100                    | 
|    i_0_0_1/CI                  FA_X1         Fall  0.4620 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_1/CO                  FA_X1         Fall  0.5370 0.0750 0.0160 1.07909  2.76208  3.84117           1       100                    | 
|    i_0_0_2/CI                  FA_X1         Fall  0.5370 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_2/CO                  FA_X1         Fall  0.6100 0.0730 0.0150 0.323848 2.76208  3.08593           1       100                    | 
|    i_0_0_3/CI                  FA_X1         Fall  0.6100 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_3/CO                  FA_X1         Fall  0.6830 0.0730 0.0160 0.590316 2.76208  3.35239           1       100                    | 
|    i_0_0_4/CI                  FA_X1         Fall  0.6830 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_4/CO                  FA_X1         Fall  0.7570 0.0740 0.0160 0.710548 2.76208  3.47263           1       100                    | 
|    i_0_0_5/CI                  FA_X1         Fall  0.7570 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_5/S                   FA_X1         Rise  0.8670 0.1100 0.0100 0.112925 0.918145 1.03107           1       100                    | 
|    i_0_0_41/A1                 AND2_X1       Rise  0.8670 0.0000 0.0100          0.918145                                                  | 
|    i_0_0_41/ZN                 AND2_X1       Rise  0.8970 0.0300 0.0110 0.36581  1.14029  1.5061            1       100                    | 
|    c_out_reg[29]/D             DFF_X1        Rise  0.8970 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[29]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.8970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2770        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[23]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                     CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                     CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                     CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                     CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                 | 
|    mul_start_reg/CK                                DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                                 DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                       Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A        CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z        CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_119/A           INV_X1    Fall  0.3990 0.0110 0.0970          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_119/ZN          INV_X1    Rise  0.5480 0.1490 0.0950 17.1341  22.0355  39.1696           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_24/A1           AND2_X1   Rise  0.5490 0.0010 0.0950          0.918145                                                  | 
|    unsigned_seq_multiplier_dut/i_1_24/ZN           AND2_X1   Rise  0.7340 0.1850 0.1350 18.6655  38.9811  57.6466           24      100                    | 
|    unsigned_seq_multiplier_dut/i_1_25/B2           AOI22_X1  Rise  0.7370 0.0030 0.1350          1.62303                                                   | 
|    unsigned_seq_multiplier_dut/i_1_25/ZN           AOI22_X1  Fall  0.7740 0.0370 0.0280 0.239344 1.70023  1.93957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_1_26/A            INV_X1    Fall  0.7740 0.0000 0.0280          1.54936                                                   | 
|    unsigned_seq_multiplier_dut/i_1_26/ZN           INV_X1    Rise  0.8010 0.0270 0.0150 0.482897 3.26108  3.74398           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/p_0[0]                    Rise  0.8010 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_122/A1        NAND2_X1  Rise  0.8010 0.0000 0.0150          1.59903                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN        NAND2_X1  Fall  0.8260 0.0250 0.0150 1.06041  5.54986  6.61027           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_1/A           OAI21_X1  Fall  0.8260 0.0000 0.0150          1.51857                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_1/ZN          OAI21_X1  Rise  0.8500 0.0240 0.0200 0.369507 1.70023  2.06974           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_0/A           INV_X1    Rise  0.8500 0.0000 0.0200          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_0/ZN          INV_X1    Fall  0.8590 0.0090 0.0060 0.360633 1.14029  1.50092           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[0]           Fall  0.8590 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/D       DFF_X1    Fall  0.8590 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/CK        DFF_X1        Rise  0.1770 0.0010 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1770 2.1770 | 
| library setup check                       | -0.0230 2.1540 | 
| data required time                        |  2.1540        | 
|                                           |                | 
| data required time                        |  2.1540        | 
| data arrival time                         | -0.8590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2970        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[28]/D 
  
 Path Start Point : a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060 2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010 54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020          0.949653                                    F             | 
|    a_reg[23]/Q                 DFF_X1        Fall  0.3320 0.1040 0.0090 0.622022 4.21209  4.83411           3       100      F             | 
|    i_0_0_35/A2                 OR2_X1        Fall  0.3320 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_35/ZN                 OR2_X1        Fall  0.3900 0.0580 0.0130 1.27842  4.41728  5.6957            2       100                    | 
|    i_0_0_0/CI                  FA_X1         Fall  0.3900 0.0000 0.0130          2.66475                                                   | 
|    i_0_0_0/CO                  FA_X1         Fall  0.4620 0.0720 0.0150 0.546189 2.76208  3.30827           1       100                    | 
|    i_0_0_1/CI                  FA_X1         Fall  0.4620 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_1/CO                  FA_X1         Fall  0.5370 0.0750 0.0160 1.07909  2.76208  3.84117           1       100                    | 
|    i_0_0_2/CI                  FA_X1         Fall  0.5370 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_2/CO                  FA_X1         Fall  0.6100 0.0730 0.0150 0.323848 2.76208  3.08593           1       100                    | 
|    i_0_0_3/CI                  FA_X1         Fall  0.6100 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_3/CO                  FA_X1         Fall  0.6830 0.0730 0.0160 0.590316 2.76208  3.35239           1       100                    | 
|    i_0_0_4/CI                  FA_X1         Fall  0.6830 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_4/S                   FA_X1         Rise  0.7940 0.1110 0.0100 0.342212 0.918145 1.26036           1       100                    | 
|    i_0_0_40/A1                 AND2_X1       Rise  0.7940 0.0000 0.0100          0.918145                                                  | 
|    i_0_0_40/ZN                 AND2_X1       Rise  0.8240 0.0300 0.0110 0.325908 1.14029  1.4662            1       100                    | 
|    c_out_reg[28]/D             DFF_X1        Rise  0.8240 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[28]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.8240        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3500        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[27]/D 
  
 Path Start Point : a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060 2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010 54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020          0.949653                                    F             | 
|    a_reg[23]/Q                 DFF_X1        Fall  0.3320 0.1040 0.0090 0.622022 4.21209  4.83411           3       100      F             | 
|    i_0_0_35/A2                 OR2_X1        Fall  0.3320 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_35/ZN                 OR2_X1        Fall  0.3900 0.0580 0.0130 1.27842  4.41728  5.6957            2       100                    | 
|    i_0_0_0/CI                  FA_X1         Fall  0.3900 0.0000 0.0130          2.66475                                                   | 
|    i_0_0_0/CO                  FA_X1         Fall  0.4620 0.0720 0.0150 0.546189 2.76208  3.30827           1       100                    | 
|    i_0_0_1/CI                  FA_X1         Fall  0.4620 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_1/CO                  FA_X1         Fall  0.5370 0.0750 0.0160 1.07909  2.76208  3.84117           1       100                    | 
|    i_0_0_2/CI                  FA_X1         Fall  0.5370 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_2/CO                  FA_X1         Fall  0.6100 0.0730 0.0150 0.323848 2.76208  3.08593           1       100                    | 
|    i_0_0_3/CI                  FA_X1         Fall  0.6100 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_3/S                   FA_X1         Rise  0.7210 0.1110 0.0110 0.543864 0.918145 1.46201           1       100                    | 
|    i_0_0_39/A1                 AND2_X1       Rise  0.7210 0.0000 0.0110          0.918145                                                  | 
|    i_0_0_39/ZN                 AND2_X1       Rise  0.7520 0.0310 0.0110 0.404091 1.14029  1.54438           1       100                    | 
|    c_out_reg[27]/D             DFF_X1        Rise  0.7520 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[27]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.7520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.4220        | 
--------------------------------------------------------------


 Timing Path to clk_gate_b_reg__1/E 
  
 Path Start Point : counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : clk_gate_b_reg__1 (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    counter_reg[1]/CK           DFF_X1        Rise  0.1570 0.0030 0.0530          0.949653                                    F             | 
|    counter_reg[1]/Q            DFF_X1        Fall  0.2560 0.0990 0.0090 0.448176 4.1278   4.57598           2       100      F             | 
|    i_0_0_69/A2                 OR2_X1        Fall  0.2560 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_69/ZN                 OR2_X1        Fall  0.3110 0.0550 0.0120 0.87752  3.39885  4.27637           2       100                    | 
|    i_0_0_61/A1                 NOR4_X1       Fall  0.3110 0.0000 0.0120          1.34349                                                   | 
|    i_0_0_61/ZN                 NOR4_X1       Rise  0.3670 0.0560 0.0500 0.686867 1.86292  2.54979           2       100                    | 
|    i_0_0_54/A1                 AND2_X1       Rise  0.3670 0.0000 0.0500          0.918145                                                  | 
|    i_0_0_54/ZN                 AND2_X1       Rise  0.4070 0.0400 0.0090 0.291179 0.901507 1.19269           1       100                    | 
|    clk_gate_b_reg__1/E         CLKGATETST_X8 Rise  0.4070 0.0000 0.0090          0.901507                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_b_reg__1/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879 1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289 46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.1880 1.8740 | 
| data required time                        |  1.8740        | 
|                                           |                | 
| data required time                        |  1.8740        | 
| data arrival time                         | -0.4070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.4690        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[26]/D 
  
 Path Start Point : a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060 2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010 54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020          0.949653                                    F             | 
|    a_reg[23]/Q                 DFF_X1        Fall  0.3320 0.1040 0.0090 0.622022 4.21209  4.83411           3       100      F             | 
|    i_0_0_35/A2                 OR2_X1        Fall  0.3320 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_35/ZN                 OR2_X1        Fall  0.3900 0.0580 0.0130 1.27842  4.41728  5.6957            2       100                    | 
|    i_0_0_0/CI                  FA_X1         Fall  0.3900 0.0000 0.0130          2.66475                                                   | 
|    i_0_0_0/CO                  FA_X1         Fall  0.4620 0.0720 0.0150 0.546189 2.76208  3.30827           1       100                    | 
|    i_0_0_1/CI                  FA_X1         Fall  0.4620 0.0000 0.0150          2.66475                                                   | 
|    i_0_0_1/CO                  FA_X1         Fall  0.5370 0.0750 0.0160 1.07909  2.76208  3.84117           1       100                    | 
|    i_0_0_2/CI                  FA_X1         Fall  0.5370 0.0000 0.0160          2.66475                                                   | 
|    i_0_0_2/S                   FA_X1         Rise  0.6490 0.1120 0.0110 0.616056 0.918145 1.5342            1       100                    | 
|    i_0_0_38/A1                 AND2_X1       Rise  0.6490 0.0000 0.0110          0.918145                                                  | 
|    i_0_0_38/ZN                 AND2_X1       Rise  0.6790 0.0300 0.0110 0.272059 1.14029  1.41235           1       100                    | 
|    c_out_reg[26]/D             DFF_X1        Rise  0.6790 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[26]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6790        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.4950        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[6]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_16/A2                 AND2_X1       Rise  0.5570 0.0030 0.1290                      0.97463                                                   | 
|    i_0_0_16/ZN                 AND2_X1       Rise  0.6030 0.0460 0.0100             0.26122  0.77983  1.04105           1       100                    | 
|    CLOCK_slh__c132/A           CLKBUF_X1     Rise  0.6030 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c132/Z           CLKBUF_X1     Rise  0.6300 0.0270 0.0070             0.294351 0.77983  1.07418           1       100                    | 
|    CLOCK_slh__c133/A           CLKBUF_X1     Rise  0.6300 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c133/Z           CLKBUF_X1     Rise  0.6590 0.0290 0.0080             0.717761 1.14029  1.85805           1       100                    | 
|    c_out_reg[6]/D              DFF_X1        Rise  0.6600 0.0010 0.0080    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[6]/CK             DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5140        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[22]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_32/A2                 AND2_X1       Rise  0.5570 0.0030 0.1290                      0.97463                                                   | 
|    i_0_0_32/ZN                 AND2_X1       Rise  0.6030 0.0460 0.0100             0.239665 0.77983  1.01949           1       100                    | 
|    CLOCK_slh__c104/A           CLKBUF_X1     Rise  0.6030 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c104/Z           CLKBUF_X1     Rise  0.6310 0.0280 0.0070             0.54334  0.77983  1.32317           1       100                    | 
|    CLOCK_slh__c105/A           CLKBUF_X1     Rise  0.6320 0.0010 0.0070    0.0010            0.77983                                                   | 
|    CLOCK_slh__c105/Z           CLKBUF_X1     Rise  0.6600 0.0280 0.0080             0.470271 1.14029  1.61056           1       100                    | 
|    c_out_reg[22]/D             DFF_X1        Rise  0.6600 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[22]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5140        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[16]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_26/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_26/ZN                 AND2_X1       Rise  0.6040 0.0480 0.0110             0.61805  0.77983  1.39788           1       100                    | 
|    CLOCK_slh__c136/A           CLKBUF_X1     Rise  0.6040 0.0000 0.0110                      0.77983                                                   | 
|    CLOCK_slh__c136/Z           CLKBUF_X1     Rise  0.6320 0.0280 0.0070             0.310617 0.77983  1.09045           1       100                    | 
|    CLOCK_slh__c137/A           CLKBUF_X1     Rise  0.6320 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c137/Z           CLKBUF_X1     Rise  0.6600 0.0280 0.0080             0.62666  1.14029  1.76695           1       100                    | 
|    c_out_reg[16]/D             DFF_X1        Rise  0.6600 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[16]/CK            DFF_X1        Rise  0.2020 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2020 2.2020 | 
| library setup check                       | -0.0290 2.1730 | 
| data required time                        |  2.1730        | 
|                                           |                | 
| data required time                        |  2.1730        | 
| data arrival time                         | -0.6600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5150        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[10]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_20/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_20/ZN                 AND2_X1       Rise  0.6020 0.0460 0.0100             0.289067 0.77983  1.0689            1       100                    | 
|    CLOCK_slh__c128/A           CLKBUF_X1     Rise  0.6020 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c128/Z           CLKBUF_X1     Rise  0.6300 0.0280 0.0070             0.397324 0.77983  1.17715           1       100                    | 
|    CLOCK_slh__c129/A           CLKBUF_X1     Rise  0.6300 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c129/Z           CLKBUF_X1     Rise  0.6590 0.0290 0.0080             0.791114 1.14029  1.9314            1       100                    | 
|    c_out_reg[10]/D             DFF_X1        Rise  0.6590 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[10]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5150        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[11]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_21/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_21/ZN                 AND2_X1       Rise  0.6030 0.0470 0.0100             0.350177 0.77983  1.13001           1       100                    | 
|    CLOCK_slh__c124/A           CLKBUF_X1     Rise  0.6030 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c124/Z           CLKBUF_X1     Rise  0.6300 0.0270 0.0070             0.224791 0.77983  1.00462           1       100                    | 
|    CLOCK_slh__c125/A           CLKBUF_X1     Rise  0.6300 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c125/Z           CLKBUF_X1     Rise  0.6590 0.0290 0.0090             1.0023   1.14029  2.14259           1       100                    | 
|    c_out_reg[11]/D             DFF_X1        Rise  0.6590 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[11]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5150        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[19]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_29/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_29/ZN                 AND2_X1       Rise  0.6030 0.0470 0.0100             0.435894 0.77983  1.21572           1       100                    | 
|    CLOCK_slh__c100/A           CLKBUF_X1     Rise  0.6030 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c100/Z           CLKBUF_X1     Rise  0.6310 0.0280 0.0070             0.339298 0.77983  1.11913           1       100                    | 
|    CLOCK_slh__c101/A           CLKBUF_X1     Rise  0.6310 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c101/Z           CLKBUF_X1     Rise  0.6590 0.0280 0.0080             0.418247 1.14029  1.55854           1       100                    | 
|    c_out_reg[19]/D             DFF_X1        Rise  0.6590 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[19]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5150        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[7]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_17/A2                 AND2_X1       Rise  0.5570 0.0030 0.1290                      0.97463                                                   | 
|    i_0_0_17/ZN                 AND2_X1       Rise  0.6030 0.0460 0.0100             0.299339 0.77983  1.07917           1       100                    | 
|    CLOCK_slh__c108/A           CLKBUF_X1     Rise  0.6030 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c108/Z           CLKBUF_X1     Rise  0.6300 0.0270 0.0070             0.295655 0.77983  1.07549           1       100                    | 
|    CLOCK_slh__c109/A           CLKBUF_X1     Rise  0.6300 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c109/Z           CLKBUF_X1     Rise  0.6580 0.0280 0.0080             0.471988 1.14029  1.61228           1       100                    | 
|    c_out_reg[7]/D              DFF_X1        Rise  0.6580 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[7]/CK             DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6580        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5160        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[21]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_31/A2                 AND2_X1       Rise  0.5570 0.0030 0.1290                      0.97463                                                   | 
|    i_0_0_31/ZN                 AND2_X1       Rise  0.6030 0.0460 0.0100             0.215003 0.77983  0.994833          1       100                    | 
|    CLOCK_slh__c116/A           CLKBUF_X1     Rise  0.6030 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c116/Z           CLKBUF_X1     Rise  0.6300 0.0270 0.0070             0.28449  0.77983  1.06432           1       100                    | 
|    CLOCK_slh__c117/A           CLKBUF_X1     Rise  0.6300 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c117/Z           CLKBUF_X1     Rise  0.6580 0.0280 0.0080             0.64037  1.14029  1.78066           1       100                    | 
|    c_out_reg[21]/D             DFF_X1        Rise  0.6580 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[21]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6580        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5160        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[17]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434   1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                        1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802    26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                        7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252    1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                        1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113     60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                        0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943    5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010              1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702   1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                        1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027   3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                        1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075   4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                        2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578    29.2389  52.2967           30      100                    | 
|    i_0_0_27/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                        0.97463                                                   | 
|    i_0_0_27/ZN                 AND2_X1       Rise  0.6010 0.0450 0.0090             0.00730538 0.77983  0.787135          1       100                    | 
|    CLOCK_slh__c120/A           CLKBUF_X1     Rise  0.6010 0.0000 0.0090                        0.77983                                                   | 
|    CLOCK_slh__c120/Z           CLKBUF_X1     Rise  0.6280 0.0270 0.0070             0.187553   0.77983  0.967383          1       100                    | 
|    CLOCK_slh__c121/A           CLKBUF_X1     Rise  0.6280 0.0000 0.0070                        0.77983                                                   | 
|    CLOCK_slh__c121/Z           CLKBUF_X1     Rise  0.6570 0.0290 0.0080             0.760424   1.14029  1.90071           1       100                    | 
|    c_out_reg[17]/D             DFF_X1        Rise  0.6570 0.0000 0.0080                        1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[17]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6570        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5170        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[18]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_28/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_28/ZN                 AND2_X1       Rise  0.6020 0.0460 0.0100             0.147431 0.77983  0.927261          1       100                    | 
|    CLOCK_slh__c112/A           CLKBUF_X1     Rise  0.6020 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c112/Z           CLKBUF_X1     Rise  0.6290 0.0270 0.0070             0.18187  0.77983  0.961699          1       100                    | 
|    CLOCK_slh__c113/A           CLKBUF_X1     Rise  0.6290 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c113/Z           CLKBUF_X1     Rise  0.6570 0.0280 0.0080             0.367417 1.14029  1.50771           1       100                    | 
|    c_out_reg[18]/D             DFF_X1        Rise  0.6570 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[18]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6570        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5170        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[20]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_30/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_30/ZN                 AND2_X1       Rise  0.6020 0.0460 0.0100             0.17605  0.77983  0.95588           1       100                    | 
|    CLOCK_slh__c96/A            CLKBUF_X1     Rise  0.6020 0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c96/Z            CLKBUF_X1     Rise  0.6290 0.0270 0.0070             0.318142 0.77983  1.09797           1       100                    | 
|    CLOCK_slh__c97/A            CLKBUF_X1     Rise  0.6290 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c97/Z            CLKBUF_X1     Rise  0.6570 0.0280 0.0080             0.459672 1.14029  1.59996           1       100                    | 
|    c_out_reg[20]/D             DFF_X1        Rise  0.6570 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[20]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6570        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5170        | 
--------------------------------------------------------------


 Timing Path to counter_reg[4]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1 Rise  0.1540 0.0880 0.0530             4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    counter_reg[0]/CK           DFF_X1    Rise  0.1550 0.0010 0.0530                      0.949653                                    F             | 
|    counter_reg[0]/Q            DFF_X1    Rise  0.2730 0.1180 0.0260             1.54695  8.42365  9.9706            4       100      F             | 
|    i_0_0_7/B                   HA_X1     Rise  0.2730 0.0000 0.0260                      3.44779                                                   | 
|    i_0_0_7/CO                  HA_X1     Rise  0.3140 0.0410 0.0130             0.299347 3.44779  3.74714           1       100                    | 
|    i_0_0_8/B                   HA_X1     Rise  0.3140 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0_8/CO                  HA_X1     Rise  0.3530 0.0390 0.0140             0.746481 3.44779  4.19427           1       100                    | 
|    i_0_0_9/B                   HA_X1     Rise  0.3530 0.0000 0.0140                      3.44779                                                   | 
|    i_0_0_9/CO                  HA_X1     Rise  0.3910 0.0380 0.0130             0.470848 3.33082  3.80167           2       100                    | 
|    i_0_0_65/A2                 NOR2_X1   Rise  0.3910 0.0000 0.0130                      1.65135                                                   | 
|    i_0_0_65/ZN                 NOR2_X1   Fall  0.4020 0.0110 0.0070             0.346324 1.62034  1.96666           1       100                    | 
|    i_0_0_64/A                  AOI211_X1 Fall  0.4020 0.0000 0.0070                      1.56245                                                   | 
|    i_0_0_64/ZN                 AOI211_X1 Rise  0.4680 0.0660 0.0360             0.484213 1.14029  1.6245            1       100                    | 
|    counter_reg[4]/D            DFF_X1    Rise  0.4720 0.0040 0.0360    0.0040            1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    counter_reg[4]/CK           DFF_X1    Rise  0.0620 0.0010 0.0400          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.0620 2.0620 | 
| library setup check                       | -0.0330 2.0290 | 
| data required time                        |  2.0290        | 
|                                           |                | 
| data required time                        |  2.0290        | 
| data arrival time                         | -0.4720        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5590        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[13]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_23/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_23/ZN                 AND2_X1       Rise  0.6070 0.0510 0.0120             1.13546  1.14029  2.27575           1       100                    | 
|    c_out_reg[13]/D             DFF_X1        Rise  0.6100 0.0030 0.0120    0.0030            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[13]/CK            DFF_X1        Rise  0.1990 0.0020 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0300 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -0.6100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5610        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[12]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_22/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_22/ZN                 AND2_X1       Rise  0.6060 0.0500 0.0120             0.989961 1.14029  2.13025           1       100                    | 
|    c_out_reg[12]/D             DFF_X1        Rise  0.6070 0.0010 0.0120    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[12]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0300 2.1710 | 
| data required time                        |  2.1710        | 
|                                           |                | 
| data required time                        |  2.1710        | 
| data arrival time                         | -0.6070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5660        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[8]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_18/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_18/ZN                 AND2_X1       Rise  0.6060 0.0500 0.0120             1.03854  1.14029  2.17883           1       100                    | 
|    c_out_reg[8]/D              DFF_X1        Rise  0.6070 0.0010 0.0120    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[8]/CK             DFF_X1        Rise  0.2020 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2020 2.2020 | 
| library setup check                       | -0.0300 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5670        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[9]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_19/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_19/ZN                 AND2_X1       Rise  0.6060 0.0500 0.0120             0.810737 1.14029  1.95103           1       100                    | 
|    c_out_reg[9]/D              DFF_X1        Rise  0.6060 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[9]/CK             DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0300 2.1710 | 
| data required time                        |  2.1710        | 
|                                           |                | 
| data required time                        |  2.1710        | 
| data arrival time                         | -0.6060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5670        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[24]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_36/A2                 AND2_X1       Rise  0.5570 0.0030 0.1290                      0.97463                                                   | 
|    i_0_0_36/ZN                 AND2_X1       Rise  0.6060 0.0490 0.0110             0.549621 1.14029  1.68991           1       100                    | 
|    c_out_reg[24]/D             DFF_X1        Rise  0.6060 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[24]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5680        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[25]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_37/A2                 AND2_X1       Rise  0.5570 0.0030 0.1290                      0.97463                                                   | 
|    i_0_0_37/ZN                 AND2_X1       Rise  0.6060 0.0490 0.0110             0.610225 1.14029  1.75051           1       100                    | 
|    c_out_reg[25]/D             DFF_X1        Rise  0.6060 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[25]/CK            DFF_X1        Rise  0.2010 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2010 2.2010 | 
| library setup check                       | -0.0290 2.1720 | 
| data required time                        |  2.1720        | 
|                                           |                | 
| data required time                        |  2.1720        | 
| data arrival time                         | -0.6060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5680        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[0]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_10/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_10/ZN                 AND2_X1       Rise  0.6040 0.0480 0.0110             0.38986  1.14029  1.53015           1       100                    | 
|    c_out_reg[0]/D              DFF_X1        Rise  0.6040 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[0]/CK             DFF_X1        Rise  0.1990 0.0020 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0290 2.1700 | 
| data required time                        |  2.1700        | 
|                                           |                | 
| data required time                        |  2.1700        | 
| data arrival time                         | -0.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5680        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[1]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_11/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_11/ZN                 AND2_X1       Rise  0.6040 0.0480 0.0110             0.325761 1.14029  1.46605           1       100                    | 
|    c_out_reg[1]/D              DFF_X1        Rise  0.6040 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[1]/CK             DFF_X1        Rise  0.1990 0.0020 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0290 2.1700 | 
| data required time                        |  2.1700        | 
|                                           |                | 
| data required time                        |  2.1700        | 
| data arrival time                         | -0.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5680        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[2]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_12/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_12/ZN                 AND2_X1       Rise  0.6040 0.0480 0.0110             0.373    1.14029  1.51329           1       100                    | 
|    c_out_reg[2]/D              DFF_X1        Rise  0.6040 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[2]/CK             DFF_X1        Rise  0.1990 0.0020 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0290 2.1700 | 
| data required time                        |  2.1700        | 
|                                           |                | 
| data required time                        |  2.1700        | 
| data arrival time                         | -0.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5680        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[4]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_14/A2                 AND2_X1       Rise  0.5570 0.0030 0.1290                      0.97463                                                   | 
|    i_0_0_14/ZN                 AND2_X1       Rise  0.6060 0.0490 0.0110             0.704806 1.14029  1.8451            1       100                    | 
|    c_out_reg[4]/D              DFF_X1        Rise  0.6060 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[4]/CK             DFF_X1        Rise  0.2020 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2020 2.2020 | 
| library setup check                       | -0.0290 2.1730 | 
| data required time                        |  2.1730        | 
|                                           |                | 
| data required time                        |  2.1730        | 
| data arrival time                         | -0.6060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5690        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[3]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_13/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_13/ZN                 AND2_X1       Rise  0.6050 0.0490 0.0110             0.507861 1.14029  1.64815           1       100                    | 
|    c_out_reg[3]/D              DFF_X1        Rise  0.6050 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[3]/CK             DFF_X1        Rise  0.2020 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2020 2.2020 | 
| library setup check                       | -0.0290 2.1730 | 
| data required time                        |  2.1730        | 
|                                           |                | 
| data required time                        |  2.1730        | 
| data arrival time                         | -0.6050        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5700        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[14]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_24/A2                 AND2_X1       Rise  0.5550 0.0010 0.1290                      0.97463                                                   | 
|    i_0_0_24/ZN                 AND2_X1       Rise  0.6030 0.0480 0.0110             0.392218 1.14029  1.53251           1       100                    | 
|    c_out_reg[14]/D             DFF_X1        Rise  0.6030 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[14]/CK            DFF_X1        Rise  0.2000 0.0030 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2000 2.2000 | 
| library setup check                       | -0.0290 2.1710 | 
| data required time                        |  2.1710        | 
|                                           |                | 
| data required time                        |  2.1710        | 
| data arrival time                         | -0.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5700        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[5]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_15/A2                 AND2_X1       Rise  0.5560 0.0020 0.1290                      0.97463                                                   | 
|    i_0_0_15/ZN                 AND2_X1       Rise  0.6040 0.0480 0.0110             0.371644 1.14029  1.51193           1       100                    | 
|    c_out_reg[5]/D              DFF_X1        Rise  0.6040 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[5]/CK             DFF_X1        Rise  0.2020 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2020 2.2020 | 
| library setup check                       | -0.0290 2.1730 | 
| data required time                        |  2.1730        | 
|                                           |                | 
| data required time                        |  2.1730        | 
| data arrival time                         | -0.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5710        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[15]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2270 0.0290 0.1020                      0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3430 0.1160 0.0190             1.78943  5.07794  6.86737           2       100      F             | 
|    i_0_0_52/A4                 NOR4_X1       Rise  0.3440 0.0010 0.0190    0.0010            1.60595                                                   | 
|    i_0_0_52/ZN                 NOR4_X1       Fall  0.3600 0.0160 0.0090             0.539702 1.6642   2.2039            1       100                    | 
|    i_0_0_51/A2                 NAND2_X1      Fall  0.3600 0.0000 0.0090                      1.50228                                                   | 
|    i_0_0_51/ZN                 NAND2_X1      Rise  0.3820 0.0220 0.0140             0.470027 3.18932  3.65934           2       100                    | 
|    i_0_0_47/A1                 NAND2_X1      Rise  0.3820 0.0000 0.0140                      1.59903                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Fall  0.4050 0.0230 0.0140             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_43/A1                 NOR2_X2       Fall  0.4050 0.0000 0.0140                      2.69887                                                   | 
|    i_0_0_43/ZN                 NOR2_X2       Rise  0.5540 0.1490 0.1290             23.0578  29.2389  52.2967           30      100                    | 
|    i_0_0_25/A2                 AND2_X1       Rise  0.5550 0.0010 0.1290                      0.97463                                                   | 
|    i_0_0_25/ZN                 AND2_X1       Rise  0.6040 0.0490 0.0110             0.590049 1.14029  1.73034           1       100                    | 
|    c_out_reg[15]/D             DFF_X1        Rise  0.6040 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[15]/CK            DFF_X1        Rise  0.2020 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2020 2.2020 | 
| library setup check                       | -0.0290 2.1730 | 
| data required time                        |  2.1730        | 
|                                           |                | 
| data required time                        |  2.1730        | 
| data arrival time                         | -0.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5710        | 
--------------------------------------------------------------


 Timing Path to clk_gate_overflow_reg/E 
  
 Path Start Point : counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : clk_gate_overflow_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    counter_reg[1]/CK           DFF_X1        Rise  0.1570 0.0030 0.0530          0.949653                                    F             | 
|    counter_reg[1]/Q            DFF_X1        Fall  0.2560 0.0990 0.0090 0.448176 4.1278   4.57598           2       100      F             | 
|    i_0_0_69/A2                 OR2_X1        Fall  0.2560 0.0000 0.0090          0.895446                                                  | 
|    i_0_0_69/ZN                 OR2_X1        Fall  0.3110 0.0550 0.0120 0.87752  3.39885  4.27637           2       100                    | 
|    i_0_0_67/B1                 OAI21_X1      Fall  0.3110 0.0000 0.0120          1.45983                                                   | 
|    i_0_0_67/ZN                 OAI21_X1      Rise  0.3590 0.0480 0.0370 1.44297  4.26016  5.70313           3       100                    | 
|    clk_gate_overflow_reg/E     CLKGATETST_X8 Rise  0.3590 0.0000 0.0370          0.901507                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_overflow_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879 1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289 46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                    F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091 19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1490 2.1490 | 
| library setup check                       | -0.1940 1.9550 | 
| data required time                        |  1.9550        | 
|                                           |                | 
| data required time                        |  1.9550        | 
| data arrival time                         | -0.3590        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  1.6030        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[31]/D 
  
 Path Start Point : b_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    b_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020                      0.949653                                    F             | 
|    b_reg[23]/Q                 DFF_X1        Fall  0.3340 0.1060 0.0100             1.5422   4.1518   5.694             3       100      F             | 
|    i_0_0_50/A4                 NOR4_X1       Fall  0.3340 0.0000 0.0100                      1.55423                                                   | 
|    i_0_0_50/ZN                 NOR4_X1       Rise  0.4210 0.0870 0.0500             0.869475 1.59903  2.46851           1       100                    | 
|    i_0_0_48/A1                 NAND2_X1      Rise  0.4250 0.0040 0.0500    0.0040            1.59903                                                   | 
|    i_0_0_48/ZN                 NAND2_X1      Fall  0.4520 0.0270 0.0190             0.529544 3.28542  3.81497           2       100                    | 
|    i_0_0_46/A2                 NAND3_X1      Fall  0.4520 0.0000 0.0190                      1.52898                                                   | 
|    i_0_0_46/ZN                 NAND3_X1      Rise  0.4790 0.0270 0.0150             0.624453 2.57361  3.19806           1       100                    | 
|    i_0_0_45/B                  XNOR2_X1      Rise  0.4790 0.0000 0.0150                      2.57361                                                   | 
|    i_0_0_45/ZN                 XNOR2_X1      Rise  0.5180 0.0390 0.0170             0.365641 0.918145 1.28379           1       100                    | 
|    i_0_0_44/A1                 AND2_X1       Rise  0.5180 0.0000 0.0170                      0.918145                                                  | 
|    i_0_0_44/ZN                 AND2_X1       Rise  0.5510 0.0330 0.0080             0.449657 1.14029  1.58995           1       100                    | 
|    c_out_reg[31]/D             DFF_X1        Rise  0.5510 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[31]/CK            DFF_X1        Rise  0.2000 0.0030 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2000 2.2000 | 
| library setup check                       | -0.0290 2.1710 | 
| data required time                        |  2.1710        | 
|                                           |                | 
| data required time                        |  2.1710        | 
| data arrival time                         | -0.5510        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6220        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[4]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_4/S      MUX2_X1   Fall  0.4030 0.0150 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_4/Z      MUX2_X1   Fall  0.4870 0.0840 0.0130 0.638681 1.14029  1.77897           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[4]/D DFF_X1    Fall  0.4870 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[4]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4870        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6680        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[0]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_0/S      MUX2_X1   Fall  0.4030 0.0150 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_0/Z      MUX2_X1   Fall  0.4860 0.0830 0.0130 0.334073 1.14029  1.47436           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[0]/D DFF_X1    Fall  0.4860 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[0]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4860        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6690        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[21]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_21/S      MUX2_X1   Fall  0.3990 0.0110 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_21/Z      MUX2_X1   Fall  0.4830 0.0840 0.0130 0.648674 1.14029  1.78896           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[21]/D DFF_X1    Fall  0.4830 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[21]/CK        DFF_X1        Rise  0.1770 0.0010 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1770 2.1770 | 
| library setup check                       | -0.0260 2.1510 | 
| data required time                        |  2.1510        | 
|                                           |                | 
| data required time                        |  2.1510        | 
| data arrival time                         | -0.4830        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6700        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[3]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530             4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                      | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530                      0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070             0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070                      1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960             33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_3/S      MUX2_X1   Fall  0.4030 0.0150 0.0970                      1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_3/Z      MUX2_X1   Fall  0.4870 0.0840 0.0130             0.774779 1.14029  1.91507           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[3]/D DFF_X1    Fall  0.4880 0.0010 0.0130    0.0010            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[3]/CK         DFF_X1        Rise  0.1830 0.0070 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1830 2.1830 | 
| library setup check                       | -0.0260 2.1570 | 
| data required time                        |  2.1570        | 
|                                           |                | 
| data required time                        |  2.1570        | 
| data arrival time                         | -0.4880        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[4]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_100/S    MUX2_X1   Fall  0.4030 0.0150 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_100/Z    MUX2_X1   Fall  0.4870 0.0840 0.0130 0.544927 1.14029  1.68522           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[4]/D DFF_X1    Fall  0.4870 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[4]/CK         DFF_X1        Rise  0.1820 0.0060 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1820 2.1820 | 
| library setup check                       | -0.0260 2.1560 | 
| data required time                        |  2.1560        | 
|                                           |                | 
| data required time                        |  2.1560        | 
| data arrival time                         | -0.4870        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[1]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_1/S      MUX2_X1   Fall  0.4030 0.0150 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_1/Z      MUX2_X1   Fall  0.4860 0.0830 0.0130 0.265528 1.14029  1.40582           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[1]/D DFF_X1    Fall  0.4860 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[1]/CK         DFF_X1        Rise  0.1810 0.0050 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1810 2.1810 | 
| library setup check                       | -0.0260 2.1550 | 
| data required time                        |  2.1550        | 
|                                           |                | 
| data required time                        |  2.1550        | 
| data arrival time                         | -0.4860        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[2]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_98/S     MUX2_X1   Fall  0.4020 0.0140 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_98/Z     MUX2_X1   Fall  0.4850 0.0830 0.0130 0.260636 1.14029  1.40093           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[2]/D DFF_X1    Fall  0.4850 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[2]/CK         DFF_X1        Rise  0.1800 0.0040 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1800 2.1800 | 
| library setup check                       | -0.0260 2.1540 | 
| data required time                        |  2.1540        | 
|                                           |                | 
| data required time                        |  2.1540        | 
| data arrival time                         | -0.4850        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[1]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_97/S     MUX2_X1   Fall  0.4010 0.0130 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_97/Z     MUX2_X1   Fall  0.4840 0.0830 0.0130 0.28936  1.14029  1.42965           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[1]/D DFF_X1    Fall  0.4840 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[1]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4840        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[6]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_6/S      MUX2_X1   Fall  0.4000 0.0120 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_6/Z      MUX2_X1   Fall  0.4840 0.0840 0.0130 0.790216 1.14029  1.93051           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[6]/D DFF_X1    Fall  0.4840 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[6]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4840        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[11]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_107/S     MUX2_X1   Fall  0.3990 0.0110 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_107/Z     MUX2_X1   Fall  0.4810 0.0820 0.0130 0.14668  1.14029  1.28697           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[11]/D DFF_X1    Fall  0.4810 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[11]/CK        DFF_X1        Rise  0.1760 0.0000 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1760 2.1760 | 
| library setup check                       | -0.0260 2.1500 | 
| data required time                        |  2.1500        | 
|                                           |                | 
| data required time                        |  2.1500        | 
| data arrival time                         | -0.4810        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[12]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_108/S     MUX2_X1   Fall  0.3980 0.0100 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_108/Z     MUX2_X1   Fall  0.4810 0.0830 0.0130 0.395538 1.14029  1.53583           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[12]/D DFF_X1    Fall  0.4810 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[12]/CK        DFF_X1        Rise  0.1760 0.0000 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1760 2.1760 | 
| library setup check                       | -0.0260 2.1500 | 
| data required time                        |  2.1500        | 
|                                           |                | 
| data required time                        |  2.1500        | 
| data arrival time                         | -0.4810        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6710        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[23]/D 
  
 Path Start Point : b_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0640 0.0010 0.0420                      7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0950 0.0310 0.0060             2.20252  1.42116  3.62368           1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0950 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1980 0.1030 0.1010             54.113   60.7778  114.891           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    b_reg[23]/CK                DFF_X1        Rise  0.2280 0.0300 0.1020                      0.949653                                    F             | 
|    b_reg[23]/Q                 DFF_X1        Fall  0.3340 0.1060 0.0100             1.5422   4.1518   5.694             3       100      F             | 
|    i_0_0_50/A4                 NOR4_X1       Fall  0.3340 0.0000 0.0100                      1.55423                                                   | 
|    i_0_0_50/ZN                 NOR4_X1       Rise  0.4210 0.0870 0.0500             0.869475 1.59903  2.46851           1       100                    | 
|    i_0_0_48/A1                 NAND2_X1      Rise  0.4250 0.0040 0.0500    0.0040            1.59903                                                   | 
|    i_0_0_48/ZN                 NAND2_X1      Fall  0.4520 0.0270 0.0190             0.529544 3.28542  3.81497           2       100                    | 
|    i_0_0_47/A2                 NAND2_X1      Fall  0.4520 0.0000 0.0190                      1.50228                                                   | 
|    i_0_0_47/ZN                 NAND2_X1      Rise  0.4830 0.0310 0.0190             0.625075 4.95173  5.57681           2       100                    | 
|    i_0_0_33/B                  AOI211_X1     Rise  0.4830 0.0000 0.0190                      1.65842                                                   | 
|    i_0_0_33/ZN                 AOI211_X1     Fall  0.4990 0.0160 0.0090             0.273427 1.14029  1.41372           1       100                    | 
|    c_out_reg[23]/D             DFF_X1        Fall  0.4990 0.0000 0.0090                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1490 0.0020 0.0490          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.1970 0.0480 0.0220 28.1635  28.2625  56.4261           33      100      FA   K        | 
|    c_out_reg[23]/CK            DFF_X1        Rise  0.2020 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2020 2.2020 | 
| library setup check                       | -0.0330 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -0.4990        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6720        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[11]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_11/S      MUX2_X1   Fall  0.4000 0.0120 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_11/Z      MUX2_X1   Fall  0.4830 0.0830 0.0130 0.391086 1.14029  1.53138           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[11]/D DFF_X1    Fall  0.4830 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[11]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4830        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6720        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[12]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_12/S      MUX2_X1   Fall  0.4000 0.0120 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_12/Z      MUX2_X1   Fall  0.4830 0.0830 0.0130 0.410889 1.14029  1.55118           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[12]/D DFF_X1    Fall  0.4830 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[12]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4830        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6720        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[3]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_99/S     MUX2_X1   Fall  0.4020 0.0140 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_99/Z     MUX2_X1   Fall  0.4850 0.0830 0.0130 0.353524 1.14029  1.49381           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[3]/D DFF_X1    Fall  0.4850 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[3]/CK         DFF_X1        Rise  0.1820 0.0060 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1820 2.1820 | 
| library setup check                       | -0.0260 2.1560 | 
| data required time                        |  2.1560        | 
|                                           |                | 
| data required time                        |  2.1560        | 
| data arrival time                         | -0.4850        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6730        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[2]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_2/S      MUX2_X1   Fall  0.4020 0.0140 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_2/Z      MUX2_X1   Fall  0.4850 0.0830 0.0130 0.326014 1.14029  1.4663            1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[2]/D DFF_X1    Fall  0.4850 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[2]/CK         DFF_X1        Rise  0.1820 0.0060 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1820 2.1820 | 
| library setup check                       | -0.0260 2.1560 | 
| data required time                        |  2.1560        | 
|                                           |                | 
| data required time                        |  2.1560        | 
| data arrival time                         | -0.4850        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6730        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[5]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_5/S      MUX2_X1   Fall  0.4000 0.0120 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_5/Z      MUX2_X1   Fall  0.4820 0.0820 0.0130 0.155575 1.14029  1.29586           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[5]/D DFF_X1    Fall  0.4820 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[5]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4820        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6730        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[22]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_22/A1     OR2_X1    Fall  0.3990 0.0110 0.0970          0.792385                                                  | 
|    unsigned_seq_multiplier_dut/i_1_22/ZN     OR2_X1    Fall  0.4810 0.0820 0.0120 0.507664 1.14029  1.64795           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/D DFF_X1    Fall  0.4810 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/CK        DFF_X1        Rise  0.1780 0.0020 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1780 2.1780 | 
| library setup check                       | -0.0260 2.1520 | 
| data required time                        |  2.1520        | 
|                                           |                | 
| data required time                        |  2.1520        | 
| data arrival time                         | -0.4810        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6730        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[5]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_101/S    MUX2_X1   Fall  0.4030 0.0150 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_101/Z    MUX2_X1   Fall  0.4860 0.0830 0.0130 0.358255 1.14029  1.49854           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[5]/D DFF_X1    Fall  0.4860 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[5]/CK         DFF_X1        Rise  0.1840 0.0080 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1840 2.1840 | 
| library setup check                       | -0.0260 2.1580 | 
| data required time                        |  2.1580        | 
|                                           |                | 
| data required time                        |  2.1580        | 
| data arrival time                         | -0.4860        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6740        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[0]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_96/S     MUX2_X1   Fall  0.3990 0.0110 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_96/Z     MUX2_X1   Fall  0.4810 0.0820 0.0130 0.21811  1.14029  1.3584            1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[0]/D DFF_X1    Fall  0.4810 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[0]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4810        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6740        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[6]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_102/S    MUX2_X1   Fall  0.4030 0.0150 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_102/Z    MUX2_X1   Fall  0.4860 0.0830 0.0130 0.417671 1.14029  1.55796           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[6]/D DFF_X1    Fall  0.4860 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[6]/CK         DFF_X1        Rise  0.1850 0.0090 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1850 2.1850 | 
| library setup check                       | -0.0260 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -0.4860        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6750        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[7]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_103/S    MUX2_X1   Fall  0.4030 0.0150 0.0970          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_103/Z    MUX2_X1   Fall  0.4860 0.0830 0.0130 0.381912 1.14029  1.5222            1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[7]/D DFF_X1    Fall  0.4860 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[7]/CK         DFF_X1        Rise  0.1850 0.0090 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1850 2.1850 | 
| library setup check                       | -0.0260 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -0.4860        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6750        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[13]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530             4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530                      0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070             0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070                      1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960             33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_13/S      MUX2_X1   Fall  0.3930 0.0050 0.0960                      1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_13/Z      MUX2_X1   Fall  0.4770 0.0840 0.0130             0.908528 1.14029  2.04882           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[13]/D DFF_X1    Fall  0.4780 0.0010 0.0130    0.0010            1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[13]/CK        DFF_X1        Rise  0.1780 0.0020 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1780 2.1780 | 
| library setup check                       | -0.0260 2.1520 | 
| data required time                        |  2.1520        | 
|                                           |                | 
| data required time                        |  2.1520        | 
| data arrival time                         | -0.4780        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6760        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[10]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_10/S      MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_10/Z      MUX2_X1   Fall  0.4770 0.0830 0.0130 0.437188 1.14029  1.57748           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[10]/D DFF_X1    Fall  0.4770 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[10]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6780        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[15]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_15/S      MUX2_X1   Fall  0.3930 0.0050 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_15/Z      MUX2_X1   Fall  0.4760 0.0830 0.0130 0.390178 1.14029  1.53047           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[15]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[15]/CK        DFF_X1        Rise  0.1780 0.0020 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1780 2.1780 | 
| library setup check                       | -0.0260 2.1520 | 
| data required time                        |  2.1520        | 
|                                           |                | 
| data required time                        |  2.1520        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6780        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[7]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_7/S      MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_7/Z      MUX2_X1   Fall  0.4760 0.0820 0.0130 0.258441 1.14029  1.39873           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[7]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[7]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6790        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[8]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_8/S      MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_8/Z      MUX2_X1   Fall  0.4760 0.0820 0.0130 0.235937 1.14029  1.37623           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[8]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[8]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6790        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[9]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_9/S      MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_9/Z      MUX2_X1   Fall  0.4760 0.0820 0.0130 0.235858 1.14029  1.37615           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[9]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[9]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6790        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[14]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_14/S      MUX2_X1   Fall  0.3930 0.0050 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_14/Z      MUX2_X1   Fall  0.4760 0.0830 0.0130 0.389356 1.14029  1.52965           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[14]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[14]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6790        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[16]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_16/S      MUX2_X1   Fall  0.3930 0.0050 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_16/Z      MUX2_X1   Fall  0.4750 0.0820 0.0130 0.273405 1.14029  1.41369           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[16]/D DFF_X1    Fall  0.4750 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[16]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6800        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[18]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_18/S      MUX2_X1   Fall  0.3920 0.0040 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_18/Z      MUX2_X1   Fall  0.4750 0.0830 0.0130 0.56904  1.14029  1.70933           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[18]/D DFF_X1    Fall  0.4750 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[18]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6800        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[17]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_17/S      MUX2_X1   Fall  0.3920 0.0040 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_17/Z      MUX2_X1   Fall  0.4740 0.0820 0.0130 0.186503 1.14029  1.32679           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[17]/D DFF_X1    Fall  0.4740 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[17]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4740        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6810        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[19]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_19/S      MUX2_X1   Fall  0.3910 0.0030 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_19/Z      MUX2_X1   Fall  0.4740 0.0830 0.0130 0.49622  1.14029  1.63651           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[19]/D DFF_X1    Fall  0.4740 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[19]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4740        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6810        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[20]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_20/S      MUX2_X1   Fall  0.3910 0.0030 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_20/Z      MUX2_X1   Fall  0.4740 0.0830 0.0130 0.408635 1.14029  1.54893           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[20]/D DFF_X1    Fall  0.4740 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[20]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1790 2.1790 | 
| library setup check                       | -0.0260 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -0.4740        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6810        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[8]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_104/S    MUX2_X1   Fall  0.3950 0.0070 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_104/Z    MUX2_X1   Fall  0.4780 0.0830 0.0130 0.476946 1.14029  1.61724           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[8]/D DFF_X1    Fall  0.4780 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[8]/CK         DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0260 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -0.4780        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6840        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[9]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z              CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A              CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z              CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    mul_start_reg/CK                         DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                          DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_105/S    MUX2_X1   Fall  0.3950 0.0070 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_105/Z    MUX2_X1   Fall  0.4780 0.0830 0.0130 0.553818 1.14029  1.69411           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[9]/D DFF_X1    Fall  0.4780 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[9]/CK         DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0260 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -0.4780        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6840        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[10]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_106/S     MUX2_X1   Fall  0.3950 0.0070 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_106/Z     MUX2_X1   Fall  0.4770 0.0820 0.0130 0.312661 1.14029  1.45295           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[10]/D DFF_X1    Fall  0.4770 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[10]/CK        DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0260 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -0.4770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6850        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[22]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_118/S     MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_118/Z     MUX2_X1   Fall  0.4760 0.0820 0.0130 0.339561 1.14029  1.47985           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[22]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[22]/CK        DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0260 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6860        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[18]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_114/S     MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_114/Z     MUX2_X1   Fall  0.4760 0.0820 0.0130 0.29097  1.14029  1.43126           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[18]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[18]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1870 2.1870 | 
| library setup check                       | -0.0260 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6870        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[19]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_115/S     MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_115/Z     MUX2_X1   Fall  0.4760 0.0820 0.0130 0.210575 1.14029  1.35087           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[19]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[19]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1870 2.1870 | 
| library setup check                       | -0.0260 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6870        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[20]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z               CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A               CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z               CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    mul_start_reg/CK                          DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
|    mul_start_reg/Q                           DFF_X1    Fall  0.2510 0.0960 0.0070 0.380816 2.36758  2.7484            2       100      F             | 
|    unsigned_seq_multiplier_dut/start_s                 Fall  0.2510 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A  CLKBUF_X3 Fall  0.2510 0.0000 0.0070          1.24879                                                   | 
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z  CLKBUF_X3 Fall  0.3880 0.1370 0.0960 33.7663  89.9626  123.729           48      100                    | 
|    unsigned_seq_multiplier_dut/i_1_116/S     MUX2_X1   Fall  0.3940 0.0060 0.0960          1.8055                                                    | 
|    unsigned_seq_multiplier_dut/i_1_116/Z     MUX2_X1   Fall  0.4760 0.0820 0.0130 0.218845 1.14029  1.35914           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[20]/D DFF_X1    Fall  0.4760 0.0000 0.0130          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[20]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1870 2.1870 | 
| library setup check                       | -0.0260 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -0.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6870        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1761M, PVMEM - 2633M)
