Minming Li , Tiantian Liu , Chun Jason Xue , Yingchao Zhao, Analysis and approximation for bank selection instruction minimization on partitioned memory architecture, Journal of Combinatorial Optimization, v.23 n.2, p.274-291, February  2012
Bernhard Scholz , Bernd Burgstaller , Jingling Xue, Minimizing bank selection instructions for partitioned memory architecture, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Jeonghun Cho , Yunheung Paek, Run-Time memory optimization for DDMB architecture through a CCB algorithm, Proceedings of the 2006 international conference on Emerging Directions in Embedded and Ubiquitous Computing, August 01-04, 2006, Seoul, Korea
Bernhard Scholz , Bernd Burgstaller , Jingling Xue, Minimal placement of bank selection instructions for partitioned memory architectures, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-32, February 2008
Yuan Mengting , Chun Jason Xue , Chen Yong , Li Qing'an , Yingchao Zhao, Minimizing code size via page selection optimization on partitioned memory architectures, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
K. Shyam , R. Govindarajan, An array allocation scheme for energy reduction in partitioned memory architectures, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Minming Li , Chun Jason Xue , Tiantian Liu , Yingchao Zhao, Analysis and approximation for bank selection instruction minimization on partitioned memory architecture, ACM SIGPLAN Notices, v.45 n.4, April 2010
