Release 12.4 Map M.81d (nt)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -pr b -ol high -timing -detail system.ngd
system.pcf 
Target Device  : xc3s1600e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.52.76.2 $
Mapped Date    : Thu Sep 14 18:31:52 2023

Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<27>_41 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<25>_2_f5_0.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<27>_42 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<25>_2_f5_1.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<27>_43 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<25>_2_f5_2.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<27>_44 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<25>_2_f5_3.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<27>_45 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<25>_2_f5_4.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<24>_42 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<26>_2_f5_0.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<24>_43 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<26>_2_f5_1.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<24>_45 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<26>_2_f5_2.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<24>_4 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<26>_2_f5_3.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<24>_2_f5_41 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<26>_2_f5_4.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<27>_4 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<25>_2_f5.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
WARNING:Pack:266 - The function generator
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<24>_41 failed to merge with F5 multiplexer
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_ex_mu
   x2<26>_2_f5.  There is a conflict for the FXMUX.  The design will exhibit
   suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:87424915) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<7>   IOSTANDARD = SSTL2_I
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_O_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:87424915) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e5aa34bf) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:7ea6e59e) REAL time: 17 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:7ea6e59e) REAL time: 17 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:7ea6e59e) REAL time: 17 secs 

Phase 7.8  Global Placement
....................................
.........
Phase 7.8  Global Placement (Checksum:79f6b05) REAL time: 19 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:79f6b05) REAL time: 19 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:fbb3614e) REAL time: 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:fbb3614e) REAL time: 25 secs 

Total REAL time to Placer completion: 26 secs 
Total CPU  time to Placer completion: 19 secs 
Running post-placement packing...
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Number of Slice Flip Flops:         1,485 out of  29,504    5%
  Number of 4 input LUTs:             2,662 out of  29,504    9%
Logic Distribution:
  Number of occupied Slices:          1,765 out of  14,752   11%
    Number of Slices containing only related logic:   1,765 out of   1,765 100%
    Number of Slices containing unrelated logic:          0 out of   1,765   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,761 out of  29,504    9%
    Number used as logic:             2,151
    Number used as a route-thru:         99
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     127

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 17 out of     250    6%
    IOB Flip Flops:                       8
  Number of RAMB16s:                      4 out of      36   11%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       8   12%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      36    8%

Average Fanout of Non-Clock Nets:                3.89

Peak Memory Usage:  241 MB
Total REAL time to MAP completion:  27 secs 
Total CPU time to MAP completion:   20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
