cell_name:  b_reg_reg[12]
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  b_reg_reg[6]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  c_reg_reg[31]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[31] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[30]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[30] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[29]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[29] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[28]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[28] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[27]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[27] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[26]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[26] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[25]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[25] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[24]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[24] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[23]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[23] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[22]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[22] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[21]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[21] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[20]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[20] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[19]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[19] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[18]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[18] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[17]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[17] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[16]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[16] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[15]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[15] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[14]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[14] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[12]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[12] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[11]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[11] (out)                         0.14 f            0.63         0.49

1
cell_name:  c_reg_reg[9]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[9] (out)                          0.14 f            0.63         0.49

1
cell_name:  b_reg_reg[11]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  b_reg_reg[1]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  b_reg_reg[14]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  b_reg_reg[7]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06

1
cell_name:  b_reg_reg[13]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  b_reg_reg[9]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01

1
cell_name:  a_reg_reg[14]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  b_reg_reg[3]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  a_reg_reg[21]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[20]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[22]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  b_reg_reg[10]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  b_reg_reg[8]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[2]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02

1
cell_name:  a_reg_reg[16]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  a_reg_reg[6]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02

1
cell_name:  a_reg_reg[1]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02

1
cell_name:  a_reg_reg[18]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  a_reg_reg[7]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[13]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  a_reg_reg[11]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  a_reg_reg[24]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  state_reg[1]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.63 r            0.58        -0.05
b_reg_reg[6]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[1]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[3]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[2]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[0]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[10]/D (DFFR_X2)           0.55 r            0.58         0.03
a_reg_reg[7]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[5]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[4]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[3]/D (DFFR_X1)            0.54 r            0.58         0.04
a_reg_reg[0]/D (DFFR_X1)            0.54 r            0.58         0.04
a_reg_reg[21]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[20]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[22]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[23]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[19]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[11]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[13]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[10]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[8]/D (DFFR_X2)            0.53 r            0.58         0.05
a_reg_reg[2]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[6]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[1]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[16]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[18]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[24]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[25]/D (DFFR_X2)           0.52 r            0.58         0.06
b_reg_reg[14]/D (DFFR_X2)           0.52 r            0.58         0.06
b_reg_reg[9]/D (DFFR_X2)            0.52 r            0.58         0.06
b_reg_reg[12]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[14]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[13]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[11]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[15]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[12]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[17]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[9]/D (DFFR_X2)            0.51 r            0.58         0.08
a_reg_reg[8]/D (DFFR_X2)            0.51 r            0.58         0.08
state_out_of_wrapper[1] (out)       0.15 f            0.63         0.48
state_reg[1]/D (DFFR_X1)            0.00 r            0.59         0.59

1
cell_name:  state_reg[0]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00
state_out_of_wrapper[0] (out)       0.17 f            0.63         0.46
state_reg[0]/D (DFFR_X1)            0.00 r            0.59         0.59

1
cell_name:  a_reg_reg[5]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[23]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[25]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  a_reg_reg[15]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  b_reg_reg[2]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  a_reg_reg[19]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[12]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  b_reg_reg[0]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  c_reg_reg[5]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[5] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[0]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[0] (out)                          0.15 f            0.63         0.48

1
cell_name:  a_reg_reg[4]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  a_reg_reg[17]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  b_reg_reg[4]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  c_reg_reg[1]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[1] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[2]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[2] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[3]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[3] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[4]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[4] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[6]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[6] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[7]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[7] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[8]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[8] (out)                          0.15 f            0.63         0.48

1
cell_name:  c_reg_reg[10]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[10] (out)                         0.15 f            0.63         0.48

1
cell_name:  a_reg_reg[9]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  a_reg_reg[8]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  a_reg_reg[10]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04

1
cell_name:  b_reg_reg[5]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  c_reg_reg[13]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
P[13] (out)                         0.15 f            0.63         0.48

1
cell_name:  U220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  state_reg[2]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.64 r            0.58        -0.05
b_reg_reg[6]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[1]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[3]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[2]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[0]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.04
a_reg_reg[10]/D (DFFR_X2)           0.57 r            0.58         0.01
a_reg_reg[7]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[5]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[4]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[3]/D (DFFR_X1)            0.56 r            0.58         0.02
a_reg_reg[0]/D (DFFR_X1)            0.56 r            0.58         0.02
a_reg_reg[21]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[20]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[22]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[23]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[19]/D (DFFR_X2)           0.56 r            0.58         0.02
b_reg_reg[11]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[13]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[10]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[8]/D (DFFR_X2)            0.56 r            0.58         0.03
a_reg_reg[2]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[6]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[1]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[16]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[18]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[24]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[25]/D (DFFR_X2)           0.54 r            0.58         0.04
b_reg_reg[14]/D (DFFR_X2)           0.54 r            0.58         0.04
b_reg_reg[9]/D (DFFR_X2)            0.54 r            0.58         0.04
b_reg_reg[12]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[14]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[13]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[11]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[15]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[12]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[17]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[9]/D (DFFR_X2)            0.53 r            0.58         0.05
a_reg_reg[8]/D (DFFR_X2)            0.53 r            0.58         0.05
state_out_of_wrapper[2] (out)       0.18 f            0.63         0.45
state_reg[2]/D (DFFR_X1)            0.00 r            0.59         0.59

1
cell_name:  a_reg_reg[0]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03

1
cell_name:  U247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[9]/D (DFFR_X2)            0.17 f            0.61         0.44

1
cell_name:  U172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[10]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[9]/D (DFFR_X2)            0.18 f            0.61         0.43

1
cell_name:  U178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[14]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.17 f            0.61         0.44

1
cell_name:  U186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[11]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[10]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[13]/D (DFFR_X2)           0.17 f            0.61         0.44

1
cell_name:  U192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06

1
cell_name:  U193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04

1
cell_name:  U194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[8]/D (DFFR_X2)            0.18 f            0.61         0.43

1
cell_name:  U224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[11]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[14]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[13]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[9]/D (DFFR_X2)            0.48 r            0.58         0.10
b_reg_reg[10]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[12]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[8]/D (DFFR_X2)            0.47 r            0.58         0.11

1
cell_name:  U227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[0]/D (DFFR_X1)            0.45 r            0.58         0.13
a_reg_reg[2]/D (DFFR_X2)            0.45 r            0.58         0.13
a_reg_reg[6]/D (DFFR_X2)            0.45 r            0.58         0.13
a_reg_reg[1]/D (DFFR_X2)            0.45 r            0.58         0.13
a_reg_reg[7]/D (DFFR_X2)            0.45 r            0.58         0.13
a_reg_reg[5]/D (DFFR_X2)            0.45 r            0.58         0.13
a_reg_reg[4]/D (DFFR_X2)            0.45 r            0.58         0.13
a_reg_reg[3]/D (DFFR_X1)            0.45 r            0.58         0.13

1
cell_name:  U241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.63 r            0.58        -0.04
b_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[3]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[0]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[4]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[5]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[10]/D (DFFR_X2)           0.55 r            0.58         0.03
a_reg_reg[7]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[5]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[4]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[3]/D (DFFR_X1)            0.54 r            0.58         0.04
a_reg_reg[0]/D (DFFR_X1)            0.54 r            0.58         0.04
a_reg_reg[21]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[20]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[22]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[23]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[19]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[11]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[13]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[10]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[8]/D (DFFR_X2)            0.53 r            0.58         0.05
a_reg_reg[2]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[6]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[1]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[16]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[18]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[24]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[25]/D (DFFR_X2)           0.52 r            0.58         0.06
b_reg_reg[14]/D (DFFR_X2)           0.52 r            0.58         0.06
b_reg_reg[9]/D (DFFR_X2)            0.52 r            0.58         0.06
b_reg_reg[12]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[14]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[13]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[11]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[15]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[12]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[17]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[9]/D (DFFR_X2)            0.51 r            0.58         0.08
a_reg_reg[8]/D (DFFR_X2)            0.51 r            0.58         0.08

1
cell_name:  U245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.64 r            0.58        -0.05
b_reg_reg[6]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[1]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[3]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[2]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[0]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.56 f            0.61         0.05
a_reg_reg[5]/D (DFFR_X2)            0.56 f            0.61         0.05
a_reg_reg[4]/D (DFFR_X2)            0.56 f            0.61         0.05
a_reg_reg[0]/D (DFFR_X1)            0.56 f            0.61         0.05
a_reg_reg[3]/D (DFFR_X1)            0.56 f            0.61         0.05
a_reg_reg[10]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[11]/D (DFFR_X2)           0.55 f            0.61         0.05
b_reg_reg[13]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[21]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[20]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[22]/D (DFFR_X2)           0.55 f            0.61         0.05
b_reg_reg[10]/D (DFFR_X2)           0.55 f            0.61         0.05
b_reg_reg[8]/D (DFFR_X2)            0.55 f            0.61         0.05
a_reg_reg[23]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[19]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[2]/D (DFFR_X2)            0.55 f            0.61         0.06
a_reg_reg[6]/D (DFFR_X2)            0.55 f            0.61         0.06
a_reg_reg[1]/D (DFFR_X2)            0.55 f            0.61         0.06
b_reg_reg[12]/D (DFFR_X2)           0.54 f            0.61         0.07
b_reg_reg[14]/D (DFFR_X2)           0.54 f            0.61         0.07
b_reg_reg[9]/D (DFFR_X2)            0.54 f            0.61         0.07
a_reg_reg[16]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[18]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[24]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[25]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[14]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[13]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[11]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[15]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[12]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[17]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[9]/D (DFFR_X2)            0.53 f            0.61         0.08
a_reg_reg[8]/D (DFFR_X2)            0.53 f            0.61         0.08

1
cell_name:  U248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[23] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  U250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.17 f            0.61         0.44

1
cell_name:  U251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.63 f            0.61        -0.01
b_reg_reg[6]/D (DFFR_X2)            0.60 f            0.61         0.00
b_reg_reg[1]/D (DFFR_X2)            0.60 f            0.61         0.00
b_reg_reg[4]/D (DFFR_X2)            0.60 f            0.61         0.00
b_reg_reg[3]/D (DFFR_X2)            0.60 f            0.61         0.00
b_reg_reg[2]/D (DFFR_X2)            0.60 f            0.61         0.00
b_reg_reg[0]/D (DFFR_X2)            0.60 f            0.61         0.00
b_reg_reg[5]/D (DFFR_X2)            0.60 f            0.61         0.00
a_reg_reg[10]/D (DFFR_X2)           0.57 r            0.58         0.01
a_reg_reg[7]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[5]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[4]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[3]/D (DFFR_X1)            0.56 r            0.58         0.02
a_reg_reg[0]/D (DFFR_X1)            0.56 r            0.58         0.02
a_reg_reg[21]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[20]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[22]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[23]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[19]/D (DFFR_X2)           0.56 r            0.58         0.02
b_reg_reg[11]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[13]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[10]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[8]/D (DFFR_X2)            0.56 r            0.58         0.03
a_reg_reg[2]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[6]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[1]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[16]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[18]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[24]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[25]/D (DFFR_X2)           0.54 r            0.58         0.04
b_reg_reg[14]/D (DFFR_X2)           0.54 r            0.58         0.04
b_reg_reg[9]/D (DFFR_X2)            0.54 r            0.58         0.04
b_reg_reg[12]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[14]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[13]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[11]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[15]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[12]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[17]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[9]/D (DFFR_X2)            0.53 r            0.58         0.05
a_reg_reg[8]/D (DFFR_X2)            0.53 r            0.58         0.05

1
cell_name:  U254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.21 r            0.58         0.37
b_reg_reg[11]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[14]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[13]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[9]/D (DFFR_X2)            0.20 r            0.58         0.38
b_reg_reg[10]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[12]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[7]/D (DFFR_X2)            0.19 r            0.58         0.40
a_reg_reg[0]/D (DFFR_X1)            0.17 r            0.58         0.40
a_reg_reg[2]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[6]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[1]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[7]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[5]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[4]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[3]/D (DFFR_X1)            0.17 r            0.58         0.41
b_reg_reg[6]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[1]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[3]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[2]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[0]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[4]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[5]/D (DFFR_X2)            0.16 r            0.58         0.41

1
cell_name:  U255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[11]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[3]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[0]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[5]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  U269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.63 r            0.58        -0.04
b_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[3]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[0]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[4]/D (DFFR_X2)            0.60 r            0.58        -0.02
b_reg_reg[5]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[10]/D (DFFR_X2)           0.55 r            0.58         0.03
a_reg_reg[7]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[5]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[4]/D (DFFR_X2)            0.54 r            0.58         0.04
a_reg_reg[3]/D (DFFR_X1)            0.54 r            0.58         0.04
a_reg_reg[0]/D (DFFR_X1)            0.54 r            0.58         0.04
a_reg_reg[21]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[20]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[22]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[23]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[19]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[11]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[13]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[10]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[8]/D (DFFR_X2)            0.53 r            0.58         0.05
a_reg_reg[2]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[6]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[1]/D (DFFR_X2)            0.52 r            0.58         0.05
a_reg_reg[16]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[18]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[24]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[25]/D (DFFR_X2)           0.52 r            0.58         0.06
b_reg_reg[14]/D (DFFR_X2)           0.52 r            0.58         0.06
b_reg_reg[9]/D (DFFR_X2)            0.52 r            0.58         0.06
b_reg_reg[12]/D (DFFR_X2)           0.52 r            0.58         0.06
a_reg_reg[14]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[13]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[11]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[15]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[12]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[17]/D (DFFR_X2)           0.51 r            0.58         0.08
a_reg_reg[9]/D (DFFR_X2)            0.51 r            0.58         0.08
a_reg_reg[8]/D (DFFR_X2)            0.51 r            0.58         0.08

1
cell_name:  U270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[0]/D (DFFR_X1)            0.06 r            0.58         0.52

1
cell_name:  U274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[4]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[4]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[0]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[2]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[5]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[3]/D (DFFR_X1)            0.07 r            0.58         0.51

1
cell_name:  U281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[1]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[6]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  U284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[2]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.50 r            0.58         0.08

1
cell_name:  U287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[10]/D (DFFR_X2)           0.48 r            0.58         0.10

1
cell_name:  U288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[3]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[9]/D (DFFR_X2)            0.48 r            0.58         0.10

1
cell_name:  U293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[13]/D (DFFR_X2)           0.48 r            0.58         0.10

1
cell_name:  U295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06

1
cell_name:  U297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06

1
cell_name:  U300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[14]/D (DFFR_X2)           0.48 r            0.58         0.10

1
cell_name:  U303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[1]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[11]/D (DFFR_X2)           0.48 r            0.58         0.10

1
cell_name:  U309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[12]/D (DFFR_X2)           0.48 r            0.58         0.10

1
cell_name:  U312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  U316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[12]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[23]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[21]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[16]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[20]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[19]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[18]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[25]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[22]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[24]/D (DFFR_X2)           0.42 r            0.58         0.16

1
cell_name:  U329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[11]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[14]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[13]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[9]/D (DFFR_X2)            0.48 r            0.58         0.10
b_reg_reg[10]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[12]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[8]/D (DFFR_X2)            0.47 r            0.58         0.11

1
cell_name:  U330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[11]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[14]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[13]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[9]/D (DFFR_X2)            0.48 r            0.58         0.10
b_reg_reg[10]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[12]/D (DFFR_X2)           0.48 r            0.58         0.10

1
cell_name:  U331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  U332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  U335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  U336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03

1
cell_name:  U339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  U340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02

1
cell_name:  U341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03

1
cell_name:  U342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02

1
cell_name:  U343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  U344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02

1
cell_name:  U345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  U346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  U353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01

1
cell_name:  U354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[5]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[7]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[6]/D (DFFR_X2)            0.07 r            0.58         0.51

1
cell_name:  U358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01

1
cell_name:  U360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03

1
cell_name:  U361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.63 r            0.58        -0.05
b_reg_reg[6]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[1]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[3]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[2]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[0]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
b_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[7]/D (DFFR_X2)            0.55 f            0.61         0.05
a_reg_reg[5]/D (DFFR_X2)            0.55 f            0.61         0.05
a_reg_reg[4]/D (DFFR_X2)            0.55 f            0.61         0.05
a_reg_reg[0]/D (DFFR_X1)            0.55 f            0.61         0.05
a_reg_reg[3]/D (DFFR_X1)            0.55 f            0.61         0.05
a_reg_reg[10]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[11]/D (DFFR_X2)           0.54 f            0.61         0.06
b_reg_reg[13]/D (DFFR_X2)           0.54 f            0.61         0.06
a_reg_reg[21]/D (DFFR_X2)           0.54 f            0.61         0.06
a_reg_reg[20]/D (DFFR_X2)           0.54 f            0.61         0.06
a_reg_reg[22]/D (DFFR_X2)           0.54 f            0.61         0.06
b_reg_reg[10]/D (DFFR_X2)           0.54 f            0.61         0.06
b_reg_reg[8]/D (DFFR_X2)            0.54 f            0.61         0.06
a_reg_reg[23]/D (DFFR_X2)           0.54 f            0.61         0.06
a_reg_reg[19]/D (DFFR_X2)           0.54 f            0.61         0.06
a_reg_reg[2]/D (DFFR_X2)            0.54 f            0.61         0.06
a_reg_reg[6]/D (DFFR_X2)            0.54 f            0.61         0.06
a_reg_reg[1]/D (DFFR_X2)            0.54 f            0.61         0.06
b_reg_reg[12]/D (DFFR_X2)           0.53 f            0.61         0.07
b_reg_reg[14]/D (DFFR_X2)           0.53 f            0.61         0.07
b_reg_reg[9]/D (DFFR_X2)            0.53 f            0.61         0.07
a_reg_reg[16]/D (DFFR_X2)           0.53 f            0.61         0.07
a_reg_reg[18]/D (DFFR_X2)           0.53 f            0.61         0.07
a_reg_reg[24]/D (DFFR_X2)           0.53 f            0.61         0.07
a_reg_reg[25]/D (DFFR_X2)           0.53 f            0.61         0.07
a_reg_reg[14]/D (DFFR_X2)           0.52 f            0.61         0.09
a_reg_reg[13]/D (DFFR_X2)           0.52 f            0.61         0.09
a_reg_reg[11]/D (DFFR_X2)           0.52 f            0.61         0.09
a_reg_reg[15]/D (DFFR_X2)           0.52 f            0.61         0.09
a_reg_reg[12]/D (DFFR_X2)           0.52 f            0.61         0.09
a_reg_reg[17]/D (DFFR_X2)           0.52 f            0.61         0.09
a_reg_reg[9]/D (DFFR_X2)            0.52 f            0.61         0.09
a_reg_reg[8]/D (DFFR_X2)            0.52 f            0.61         0.09

1
cell_name:  U363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.64 r            0.58        -0.05
b_reg_reg[6]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[1]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[3]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[2]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[0]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.56 f            0.61         0.05
a_reg_reg[5]/D (DFFR_X2)            0.56 f            0.61         0.05
a_reg_reg[4]/D (DFFR_X2)            0.56 f            0.61         0.05
a_reg_reg[0]/D (DFFR_X1)            0.56 f            0.61         0.05
a_reg_reg[3]/D (DFFR_X1)            0.56 f            0.61         0.05
a_reg_reg[10]/D (DFFR_X2)           0.53 r            0.58         0.05
b_reg_reg[11]/D (DFFR_X2)           0.55 f            0.61         0.05
b_reg_reg[13]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[21]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[20]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[22]/D (DFFR_X2)           0.55 f            0.61         0.05
b_reg_reg[10]/D (DFFR_X2)           0.55 f            0.61         0.05
b_reg_reg[8]/D (DFFR_X2)            0.55 f            0.61         0.05
a_reg_reg[23]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[19]/D (DFFR_X2)           0.55 f            0.61         0.05
a_reg_reg[2]/D (DFFR_X2)            0.55 f            0.61         0.06
a_reg_reg[6]/D (DFFR_X2)            0.55 f            0.61         0.06
a_reg_reg[1]/D (DFFR_X2)            0.55 f            0.61         0.06
b_reg_reg[12]/D (DFFR_X2)           0.54 f            0.61         0.07
b_reg_reg[14]/D (DFFR_X2)           0.54 f            0.61         0.07
b_reg_reg[9]/D (DFFR_X2)            0.54 f            0.61         0.07
a_reg_reg[16]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[18]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[24]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[25]/D (DFFR_X2)           0.54 f            0.61         0.07
a_reg_reg[14]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[13]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[11]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[15]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[12]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[17]/D (DFFR_X2)           0.53 f            0.61         0.08
a_reg_reg[9]/D (DFFR_X2)            0.53 f            0.61         0.08
a_reg_reg[8]/D (DFFR_X2)            0.53 f            0.61         0.08

1
cell_name:  U365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.52 r            0.58         0.06
b_reg_reg[6]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[1]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[3]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[2]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[0]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[4]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[5]/D (DFFR_X2)            0.50 r            0.58         0.08
a_reg_reg[10]/D (DFFR_X2)           0.48 r            0.58         0.10
a_reg_reg[7]/D (DFFR_X2)            0.47 r            0.58         0.11
a_reg_reg[5]/D (DFFR_X2)            0.47 r            0.58         0.11
a_reg_reg[4]/D (DFFR_X2)            0.47 r            0.58         0.11
a_reg_reg[3]/D (DFFR_X1)            0.47 r            0.58         0.11
a_reg_reg[0]/D (DFFR_X1)            0.47 r            0.58         0.11
a_reg_reg[21]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[20]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[22]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[23]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[19]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[11]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[13]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[10]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[8]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[2]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[6]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[1]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[16]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[18]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[24]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[25]/D (DFFR_X2)           0.45 r            0.58         0.13
b_reg_reg[14]/D (DFFR_X2)           0.45 r            0.58         0.13
b_reg_reg[9]/D (DFFR_X2)            0.45 r            0.58         0.13
b_reg_reg[12]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[14]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[13]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[11]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[15]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[12]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[17]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[9]/D (DFFR_X2)            0.44 r            0.58         0.15
a_reg_reg[8]/D (DFFR_X2)            0.44 r            0.58         0.15

1
cell_name:  U367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.52 r            0.58         0.06
b_reg_reg[6]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[1]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[3]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[2]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[0]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[4]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[5]/D (DFFR_X2)            0.50 r            0.58         0.08
a_reg_reg[10]/D (DFFR_X2)           0.48 r            0.58         0.10
a_reg_reg[7]/D (DFFR_X2)            0.47 r            0.58         0.11
a_reg_reg[5]/D (DFFR_X2)            0.47 r            0.58         0.11
a_reg_reg[4]/D (DFFR_X2)            0.47 r            0.58         0.11
a_reg_reg[3]/D (DFFR_X1)            0.47 r            0.58         0.11
a_reg_reg[0]/D (DFFR_X1)            0.47 r            0.58         0.11
a_reg_reg[21]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[20]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[22]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[23]/D (DFFR_X2)           0.46 r            0.58         0.12
a_reg_reg[19]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[11]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[13]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[10]/D (DFFR_X2)           0.46 r            0.58         0.12
b_reg_reg[8]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[2]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[6]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[1]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[16]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[18]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[24]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[25]/D (DFFR_X2)           0.45 r            0.58         0.13
b_reg_reg[14]/D (DFFR_X2)           0.45 r            0.58         0.13
b_reg_reg[9]/D (DFFR_X2)            0.45 r            0.58         0.13
b_reg_reg[12]/D (DFFR_X2)           0.45 r            0.58         0.13
a_reg_reg[14]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[13]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[11]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[15]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[12]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[17]/D (DFFR_X2)           0.44 r            0.58         0.15
a_reg_reg[9]/D (DFFR_X2)            0.44 r            0.58         0.15
a_reg_reg[8]/D (DFFR_X2)            0.44 r            0.58         0.15

1
cell_name:  U369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[12]/D (DFFR_X2)           0.17 f            0.61         0.44

1
cell_name:  U373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00

1
cell_name:  U380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[10]/D (DFFR_X2)           0.20 f            0.61         0.41

1
cell_name:  U381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04

1
cell_name:  U383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[13]/D (DFFR_X2)           0.17 f            0.61         0.44

1
cell_name:  U386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[25] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  U401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[22] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  U410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[19] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  a_reg_reg[3]
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03

1
cell_name:  U183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.64 r            0.58        -0.05
b_reg_reg[6]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[1]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[3]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[2]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[0]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.04
b_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.04
a_reg_reg[10]/D (DFFR_X2)           0.57 r            0.58         0.01
a_reg_reg[7]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[5]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[4]/D (DFFR_X2)            0.56 r            0.58         0.02
a_reg_reg[3]/D (DFFR_X1)            0.56 r            0.58         0.02
a_reg_reg[0]/D (DFFR_X1)            0.56 r            0.58         0.02
a_reg_reg[21]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[20]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[22]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[23]/D (DFFR_X2)           0.56 r            0.58         0.02
a_reg_reg[19]/D (DFFR_X2)           0.56 r            0.58         0.02
b_reg_reg[11]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[13]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[10]/D (DFFR_X2)           0.56 r            0.58         0.03
b_reg_reg[8]/D (DFFR_X2)            0.56 r            0.58         0.03
a_reg_reg[2]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[6]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[1]/D (DFFR_X2)            0.55 r            0.58         0.03
a_reg_reg[16]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[18]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[24]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[25]/D (DFFR_X2)           0.54 r            0.58         0.04
b_reg_reg[14]/D (DFFR_X2)           0.54 r            0.58         0.04
b_reg_reg[9]/D (DFFR_X2)            0.54 r            0.58         0.04
b_reg_reg[12]/D (DFFR_X2)           0.54 r            0.58         0.04
a_reg_reg[14]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[13]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[11]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[15]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[12]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[17]/D (DFFR_X2)           0.53 r            0.58         0.05
a_reg_reg[9]/D (DFFR_X2)            0.53 r            0.58         0.05
a_reg_reg[8]/D (DFFR_X2)            0.53 r            0.58         0.05

1
cell_name:  U169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[24] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  U171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[21] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  U209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[14]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[3]/D (DFFR_X2)            0.19 f            0.61         0.42

1
cell_name:  U253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[11]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[12]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[13]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/a[17] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/a[14] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/a[13] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/a[11] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/a[8] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/b[14] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/b[12] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/b[11] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/b[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/b[9] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity
mul__inst/a[25] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[24] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[22] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[21] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[20] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[19] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[18] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[12] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[9] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/b[13] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/b[8] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/a[23] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity
mul__inst/clk (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.00 r        infinity     infinity

1
cell_name:  U164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.14 f        infinity     infinity

1
cell_name:  U319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[9]/D (DFFR_X2)            0.18 f            0.61         0.43

1
cell_name:  U211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[20] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  U379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[15]/D (DFFR_X2)           0.17 f            0.61         0.44

1
cell_name:  U214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[9]/RN (DFFR_X2)           0.04 r        infinity     infinity
b_reg_reg[10]/RN (DFFR_X2)          0.04 r        infinity     infinity
b_reg_reg[8]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[1]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[12]/RN (DFFR_X2)          0.04 r        infinity     infinity

1
cell_name:  U222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[6]/RN (DFFR_X2)           0.04 r        infinity     infinity
b_reg_reg[7]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[6]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[24]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[5]/RN (DFFR_X2)           0.04 r        infinity     infinity

1
cell_name:  U215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[14]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[18]/RN (DFFR_X2)          0.04 r        infinity     infinity
b_reg_reg[2]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[17]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[10]/RN (DFFR_X2)          0.04 r        infinity     infinity

1
cell_name:  U212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[13]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[21]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[4]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[9]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[8]/RN (DFFR_X2)           0.04 r        infinity     infinity

1
cell_name:  U219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[12]/RN (DFFR_X2)          0.04 r        infinity     infinity
b_reg_reg[14]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[7]/RN (DFFR_X2)           0.04 r        infinity     infinity
state_reg[1]/RN (DFFR_X1)           0.04 r        infinity     infinity
a_reg_reg[3]/RN (DFFR_X1)           0.04 r        infinity     infinity

1
cell_name:  U221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[3]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[22]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[16]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[13]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[15]/RN (DFFR_X2)          0.04 r        infinity     infinity

1
cell_name:  U223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[20]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[2]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[19]/RN (DFFR_X2)          0.04 r        infinity     infinity
b_reg_reg[0]/RN (DFFR_X2)           0.04 r        infinity     infinity
state_reg[2]/RN (DFFR_X1)           0.04 r        infinity     infinity

1
cell_name:  U213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.49 r            0.58         0.10
b_reg_reg[6]/D (DFFR_X2)            0.46 r            0.58         0.12
b_reg_reg[1]/D (DFFR_X2)            0.46 r            0.58         0.12
b_reg_reg[3]/D (DFFR_X2)            0.46 r            0.58         0.12
b_reg_reg[2]/D (DFFR_X2)            0.46 r            0.58         0.12
b_reg_reg[0]/D (DFFR_X2)            0.46 r            0.58         0.12
b_reg_reg[4]/D (DFFR_X2)            0.46 r            0.58         0.12
b_reg_reg[5]/D (DFFR_X2)            0.46 r            0.58         0.12
a_reg_reg[10]/D (DFFR_X2)           0.44 r            0.58         0.14
a_reg_reg[7]/D (DFFR_X2)            0.43 r            0.58         0.15
a_reg_reg[5]/D (DFFR_X2)            0.43 r            0.58         0.15
a_reg_reg[4]/D (DFFR_X2)            0.43 r            0.58         0.15
a_reg_reg[3]/D (DFFR_X1)            0.43 r            0.58         0.15
a_reg_reg[0]/D (DFFR_X1)            0.43 r            0.58         0.15
a_reg_reg[21]/D (DFFR_X2)           0.43 r            0.58         0.16
a_reg_reg[20]/D (DFFR_X2)           0.43 r            0.58         0.16
a_reg_reg[22]/D (DFFR_X2)           0.43 r            0.58         0.16
a_reg_reg[23]/D (DFFR_X2)           0.43 r            0.58         0.16
a_reg_reg[19]/D (DFFR_X2)           0.43 r            0.58         0.16
b_reg_reg[11]/D (DFFR_X2)           0.43 r            0.58         0.16
b_reg_reg[13]/D (DFFR_X2)           0.43 r            0.58         0.16
b_reg_reg[10]/D (DFFR_X2)           0.43 r            0.58         0.16
b_reg_reg[8]/D (DFFR_X2)            0.43 r            0.58         0.16
a_reg_reg[2]/D (DFFR_X2)            0.42 r            0.58         0.16
a_reg_reg[6]/D (DFFR_X2)            0.42 r            0.58         0.16
a_reg_reg[1]/D (DFFR_X2)            0.42 r            0.58         0.16
a_reg_reg[16]/D (DFFR_X2)           0.41 r            0.58         0.17
a_reg_reg[18]/D (DFFR_X2)           0.41 r            0.58         0.17
a_reg_reg[24]/D (DFFR_X2)           0.41 r            0.58         0.17
a_reg_reg[25]/D (DFFR_X2)           0.41 r            0.58         0.17
b_reg_reg[14]/D (DFFR_X2)           0.41 r            0.58         0.17
b_reg_reg[9]/D (DFFR_X2)            0.41 r            0.58         0.17
b_reg_reg[12]/D (DFFR_X2)           0.41 r            0.58         0.17
a_reg_reg[14]/D (DFFR_X2)           0.40 r            0.58         0.18
a_reg_reg[13]/D (DFFR_X2)           0.40 r            0.58         0.18
a_reg_reg[11]/D (DFFR_X2)           0.40 r            0.58         0.18
a_reg_reg[15]/D (DFFR_X2)           0.40 r            0.58         0.18
a_reg_reg[12]/D (DFFR_X2)           0.40 r            0.58         0.18
a_reg_reg[17]/D (DFFR_X2)           0.40 r            0.58         0.18
a_reg_reg[9]/D (DFFR_X2)            0.40 r            0.58         0.18
a_reg_reg[8]/D (DFFR_X2)            0.40 r            0.58         0.18

1
cell_name:  U216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[11]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[23]/RN (DFFR_X2)          0.04 r        infinity     infinity
a_reg_reg[25]/RN (DFFR_X2)          0.04 r        infinity     infinity
b_reg_reg[4]/RN (DFFR_X2)           0.04 r        infinity     infinity
a_reg_reg[0]/RN (DFFR_X1)           0.04 r        infinity     infinity

1
cell_name:  U182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.50 r            0.58         0.08
b_reg_reg[11]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[14]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[13]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[9]/D (DFFR_X2)            0.48 r            0.58         0.10
b_reg_reg[10]/D (DFFR_X2)           0.48 r            0.58         0.10
b_reg_reg[12]/D (DFFR_X2)           0.48 r            0.58         0.10

1
cell_name:  U187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03

1
cell_name:  U165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/a[18] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26)
                                    0.13 f        infinity     infinity

1
cell_name:  U168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[8]/D (DFFR_X2)            0.21 r            0.58         0.37
b_reg_reg[11]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[14]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[13]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[9]/D (DFFR_X2)            0.20 r            0.58         0.38
b_reg_reg[10]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[12]/D (DFFR_X2)           0.20 r            0.58         0.38
b_reg_reg[7]/D (DFFR_X2)            0.19 r            0.58         0.40
a_reg_reg[0]/D (DFFR_X1)            0.17 r            0.58         0.40
a_reg_reg[2]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[6]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[1]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[7]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[5]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[4]/D (DFFR_X2)            0.17 r            0.58         0.41
a_reg_reg[3]/D (DFFR_X1)            0.17 r            0.58         0.41
b_reg_reg[6]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[1]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[3]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[2]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[0]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[4]/D (DFFR_X2)            0.16 r            0.58         0.41
b_reg_reg[5]/D (DFFR_X2)            0.16 r            0.58         0.41

1
cell_name:  U170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05

1
cell_name:  U188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[7]/D (DFFR_X2)            0.68 f            0.61        -0.06
b_reg_reg[6]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[1]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[4]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[3]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[2]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[0]/D (DFFR_X2)            0.65 f            0.61        -0.05
b_reg_reg[5]/D (DFFR_X2)            0.65 f            0.61        -0.05
a_reg_reg[10]/D (DFFR_X2)           0.62 r            0.58        -0.04
a_reg_reg[7]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[5]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[4]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[3]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[0]/D (DFFR_X1)            0.61 r            0.58        -0.03
a_reg_reg[21]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[20]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[22]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[23]/D (DFFR_X2)           0.61 r            0.58        -0.03
a_reg_reg[19]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[11]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[13]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[10]/D (DFFR_X2)           0.61 r            0.58        -0.03
b_reg_reg[8]/D (DFFR_X2)            0.61 r            0.58        -0.03
a_reg_reg[2]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[6]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[1]/D (DFFR_X2)            0.60 r            0.58        -0.02
a_reg_reg[16]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[18]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[24]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[25]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[14]/D (DFFR_X2)           0.60 r            0.58        -0.01
b_reg_reg[9]/D (DFFR_X2)            0.60 r            0.58        -0.01
b_reg_reg[12]/D (DFFR_X2)           0.60 r            0.58        -0.01
a_reg_reg[14]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[13]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[11]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[15]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[12]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[17]/D (DFFR_X2)           0.58 r            0.58         0.00
a_reg_reg[9]/D (DFFR_X2)            0.58 r            0.58         0.00
a_reg_reg[8]/D (DFFR_X2)            0.58 r            0.58         0.00

1
cell_name:  U189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[6]/D (DFFR_X2)            0.19 f            0.61         0.42

1
cell_name:  U252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[17]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
b_reg_reg[1]/D (DFFR_X2)            0.19 f            0.61         0.42

1
cell_name:  U264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
a_reg_reg[14]/D (DFFR_X2)           0.18 f            0.61         0.43

1
cell_name:  U391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26
Version: L-2016.03-SP5-3
Date   : Tue Jul 25 19:39:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
