#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Mon Jan 27 14:51:13 2020
# Process ID: 24374
# Current directory: /afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1/main.vds
# Journal file: /afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24402 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1810.086 ; gain = 154.496 ; free physical = 1299 ; free virtual = 11567
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_final' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1/.Xil/Vivado-24374-eecs-digital-17/realtime/clk_wiz_final_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_final' (1#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1/.Xil/Vivado-24374-eecs-digital-17/realtime/clk_wiz_final_stub.v:5]
WARNING: [Synth 8-7023] instance 'clkdivider' of module 'clk_wiz_final' has 4 connections declared, but only 3 given [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:22]
INFO: [Synth 8-6157] synthesizing module 'xvga' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:369]
	Parameter DISPLAY_WIDTH bound to: 1024 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 768 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (2#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:369]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:428]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:428]
INFO: [Synth 8-6157] synthesizing module 'hp_countdown' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/hp_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hp_countdown' (4#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/hp_display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'number_display' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:335]
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter HEIGHT bound to: 48 - type: integer 
	Parameter COLOR bound to: 12'b111111111111 
	Parameter NUMBER_OFFSET bound to: 2304 - type: integer 
INFO: [Synth 8-638] synthesizing module 'numbers' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/numbers/synth/numbers.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: numbers.mif - type: string 
	Parameter C_INIT_FILE bound to: numbers.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 23040 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 23040 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 23040 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 23040 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 6 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.3264 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/numbers/synth/numbers.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'numbers' (15#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/numbers/synth/numbers.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'number_display' (16#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:335]
INFO: [Synth 8-6157] synthesizing module 'player_move' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'player_1_blob' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:224]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter REST_IMAGE_OFFSET bound to: 0 - type: integer 
	Parameter KICK_IMAGE_OFFSET bound to: 4096 - type: integer 
	Parameter PUNCH_IMAGE_OFFSET bound to: 8192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'p1_motions' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions/synth/p1_motions.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p1_motions.mif - type: string 
	Parameter C_INIT_FILE bound to: p1_motions.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 12288 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 12288 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 12288 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 12288 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 3 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.3264 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions/synth/p1_motions.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p1_motions' (17#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions/synth/p1_motions.vhd:67]
INFO: [Synth 8-638] synthesizing module 'p1_motions_red' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_red/synth/p1_motions_red.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p1_motions_red.mif - type: string 
	Parameter C_INIT_FILE bound to: p1_motions_red.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_red/synth/p1_motions_red.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p1_motions_red' (18#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_red/synth/p1_motions_red.vhd:67]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'p1_motions_red' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:272]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (4) of module 'p1_motions_red' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:272]
INFO: [Synth 8-638] synthesizing module 'p1_motions_green' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_green/synth/p1_motions_green.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p1_motions_green.mif - type: string 
	Parameter C_INIT_FILE bound to: p1_motions_green.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_green/synth/p1_motions_green.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p1_motions_green' (19#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_green/synth/p1_motions_green.vhd:67]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'p1_motions_green' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:273]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (4) of module 'p1_motions_green' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:273]
INFO: [Synth 8-638] synthesizing module 'p1_motions_blue' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_blue/synth/p1_motions_blue.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p1_motions_blue.mif - type: string 
	Parameter C_INIT_FILE bound to: p1_motions_blue.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_blue/synth/p1_motions_blue.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p1_motions_blue' (20#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p1_motions_blue/synth/p1_motions_blue.vhd:67]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'p1_motions_blue' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:274]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (4) of module 'p1_motions_blue' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:274]
INFO: [Synth 8-6155] done synthesizing module 'player_1_blob' (21#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:224]
INFO: [Synth 8-6157] synthesizing module 'player_2_blob' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:281]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter REST_IMAGE_OFFSET bound to: 0 - type: integer 
	Parameter KICK_IMAGE_OFFSET bound to: 4096 - type: integer 
	Parameter PUNCH_IMAGE_OFFSET bound to: 8192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'p2_motions' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions/synth/p2_motions.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p2_motions.mif - type: string 
	Parameter C_INIT_FILE bound to: p2_motions.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 12288 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 12288 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 12288 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 12288 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 3 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.3264 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions/synth/p2_motions.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p2_motions' (22#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions/synth/p2_motions.vhd:67]
INFO: [Synth 8-638] synthesizing module 'p2_motions_red' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_red/synth/p2_motions_red.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p2_motions_red.mif - type: string 
	Parameter C_INIT_FILE bound to: p2_motions_red.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_red/synth/p2_motions_red.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p2_motions_red' (23#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_red/synth/p2_motions_red.vhd:67]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'p2_motions_red' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:329]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (4) of module 'p2_motions_red' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:329]
INFO: [Synth 8-638] synthesizing module 'p2_motions_green' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_green/synth/p2_motions_green.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p2_motions_green.mif - type: string 
	Parameter C_INIT_FILE bound to: p2_motions_green.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_green/synth/p2_motions_green.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p2_motions_green' (24#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_green/synth/p2_motions_green.vhd:67]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'p2_motions_green' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:330]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (4) of module 'p2_motions_green' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:330]
INFO: [Synth 8-638] synthesizing module 'p2_motions_blue' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/synth/p2_motions_blue.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: p2_motions_blue.mif - type: string 
	Parameter C_INIT_FILE bound to: p2_motions_blue.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/synth/p2_motions_blue.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'p2_motions_blue' (25#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/p2_motions_blue/synth/p2_motions_blue.vhd:67]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'p2_motions_blue' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:331]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (4) of module 'p2_motions_blue' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:331]
INFO: [Synth 8-6155] done synthesizing module 'player_2_blob' (26#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:281]
INFO: [Synth 8-6157] synthesizing module 'game_state' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/game_state.sv:3]
	Parameter AT_REST bound to: 2'b00 
	Parameter KICKING bound to: 2'b01 
	Parameter PUNCHING bound to: 2'b10 
	Parameter KICKING_DISTANCE bound to: 32 - type: integer 
	Parameter PUNCHING_DISTANCE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'game_state' (27#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/game_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'player_move' (28#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:4]
INFO: [Synth 8-6157] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:447]
	Parameter NSYNC bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronize' (29#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:447]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:147]
INFO: [Synth 8-6157] synthesizing module 'binary_to_seven_seg' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:195]
INFO: [Synth 8-226] default block is never used [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:198]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_seven_seg' (30#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:195]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (31#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:147]
WARNING: [Synth 8-3848] Net dp in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:14]
WARNING: [Synth 8-3848] Net led16_b in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:16]
WARNING: [Synth 8-3848] Net led16_g in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:16]
WARNING: [Synth 8-3848] Net led16_r in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:16]
WARNING: [Synth 8-3848] Net led17_b in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:17]
WARNING: [Synth 8-3848] Net led17_g in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:17]
WARNING: [Synth 8-3848] Net led17_r in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:17]
WARNING: [Synth 8-3848] Net led in module/entity main does not have driver. [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'main' (32#1) [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/display_blob.sv:5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized16 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized7 has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized7 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized7 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized7 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port WEA[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[3]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[2]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[1]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_synth__parameterized7 has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_synth__parameterized7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_synth__parameterized7 has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_synth__parameterized7 has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_synth__parameterized7 has unconnected port S_AXI_AWID[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:52 ; elapsed = 00:06:07 . Memory (MB): peak = 2553.965 ; gain = 898.375 ; free physical = 1116 ; free virtual = 11407
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:52 ; elapsed = 00:06:10 . Memory (MB): peak = 2553.965 ; gain = 898.375 ; free physical = 1162 ; free virtual = 11432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:52 ; elapsed = 00:06:10 . Memory (MB): peak = 2553.965 ; gain = 898.375 ; free physical = 1162 ; free virtual = 11432
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/clk_wiz_final/clk_wiz_final/clk_wiz_final_in_context.xdc] for cell 'clkdivider'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/clk_wiz_final/clk_wiz_final/clk_wiz_final_in_context.xdc] for cell 'clkdivider'
Parsing XDC File [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/constrs_1/new/nexys4_ddr_constraints.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/constrs_1/new/nexys4_ddr_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/constrs_1/new/nexys4_ddr_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.996 ; gain = 0.000 ; free physical = 1078 ; free virtual = 11348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2617.996 ; gain = 0.000 ; free physical = 1078 ; free virtual = 11348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:00 ; elapsed = 00:06:22 . Memory (MB): peak = 2617.996 ; gain = 962.406 ; free physical = 1151 ; free virtual = 11422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:00 ; elapsed = 00:06:22 . Memory (MB): peak = 2617.996 ; gain = 962.406 ; free physical = 1151 ; free virtual = 11422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/clk_wiz_final/clk_wiz_final/clk_wiz_final_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/ip/clk_wiz_final/clk_wiz_final/clk_wiz_final_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for move_player_1/p2_blob/p2_rest_blue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p2_blob/p2_rest_blue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_1/p2_blob/p2_rest_green. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p2_blob/p2_rest_green. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_1/p2_blob/p2_rest_red. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p2_blob/p2_rest_red. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_1/p2_blob/p2_motions. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p2_blob/p2_motions. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_1/p1_blob/p1_rest_blue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p1_blob/p1_rest_blue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_1/p1_blob/p1_rest_green. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p1_blob/p1_rest_green. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_1/p1_blob/p1_rest_red. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p1_blob/p1_rest_red. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_1/p1_blob/p1_motions. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for move_player_2/p1_blob/p1_motions. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for p1_ones_score/num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for p2_ones_score/num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for p1_tens_score/num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for p2_tens_score/num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for p1_hundred_score/num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for p2_hundred_score/num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkdivider. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:00 ; elapsed = 00:06:22 . Memory (MB): peak = 2617.996 ; gain = 962.406 ; free physical = 1141 ; free virtual = 11411
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'player_ones_digit_reg' in module 'hp_countdown'
INFO: [Synth 8-802] inferred FSM for state register 'player_state_reg' in module 'game_state'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:127]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                             0000
                  iSTATE |                                1 |                             0101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'player_ones_digit_reg' using encoding 'sequential' in module 'hp_countdown'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 AT_REST |                              001 |                               00
                PUNCHING |                              010 |                               10
                 KICKING |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'player_state_reg' using encoding 'one-hot' in module 'game_state'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:02 ; elapsed = 00:06:27 . Memory (MB): peak = 2617.996 ; gain = 962.406 ; free physical = 1150 ; free virtual = 11424
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'move_player_1/game_1' (game_state) to 'move_player_1/game2'
INFO: [Synth 8-223] decloning instance 'move_player_2/game_1' (game_state) to 'move_player_2/game2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 4     
	   3 Input     13 Bit       Adders := 10    
	   3 Input     12 Bit       Adders := 14    
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 8     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 196   
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hp_countdown 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module number_display__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module number_display__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module number_display__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module number_display__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module number_display__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module number_display 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module player_1_blob__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module player_2_blob__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module game_state 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
Module player_move__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module player_1_blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module player_2_blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module player_move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module seven_seg_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'move_player_2/vsync_old_reg' into 'move_player_1/vsync_old_reg' [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/player_move.sv:99]
DSP Report: Generating DSP image_addr0, operation Mode is: A*(B:0x30).
DSP Report: operator image_addr0 is absorbed into DSP image_addr0.
DSP Report: Generating DSP image_addr0, operation Mode is: A*(B:0x30).
DSP Report: operator image_addr0 is absorbed into DSP image_addr0.
DSP Report: Generating DSP image_addr0, operation Mode is: A*(B:0x30).
DSP Report: operator image_addr0 is absorbed into DSP image_addr0.
DSP Report: Generating DSP image_addr0, operation Mode is: A*(B:0x30).
DSP Report: operator image_addr0 is absorbed into DSP image_addr0.
DSP Report: Generating DSP image_addr0, operation Mode is: A*(B:0x30).
DSP Report: operator image_addr0 is absorbed into DSP image_addr0.
DSP Report: Generating DSP image_addr0, operation Mode is: A*(B:0x30).
DSP Report: operator image_addr0 is absorbed into DSP image_addr0.
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[0]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[1]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[2]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[3]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[4]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[5]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[6]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[7]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[8]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[9]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_1/p1_blob/offset_reg[10]' (FDE) to 'move_player_1/p1_blob/offset_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\move_player_1/p1_blob/offset_reg[11] )
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[0]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[1]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[2]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[3]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[4]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[5]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[6]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[7]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[8]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[9]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_player_2/p2_blob/offset_reg[10]' (FDE) to 'move_player_2/p2_blob/offset_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\move_player_2/p2_blob/offset_reg[11] )
INFO: [Synth 8-3886] merging instance 'p2_score/player_hundred_digit_reg[2]' (FDRE) to 'p2_score/player_hundred_digit_reg[1]'
INFO: [Synth 8-3886] merging instance 'p2_score/player_hundred_digit_reg[1]' (FDRE) to 'p2_score/player_hundred_digit_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p2_score/player_hundred_digit_reg[3] )
INFO: [Synth 8-3886] merging instance 'p1_score/player_hundred_digit_reg[2]' (FDRE) to 'p1_score/player_hundred_digit_reg[1]'
INFO: [Synth 8-3886] merging instance 'p1_score/player_hundred_digit_reg[1]' (FDRE) to 'p1_score/player_hundred_digit_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p1_score/player_hundred_digit_reg[3] )
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[4]' (FDE) to 'p2_hundred_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[4]' (FDE) to 'p1_hundred_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[4]' (FDE) to 'p2_tens_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[4]' (FDE) to 'p1_tens_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[4]' (FDE) to 'p2_ones_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[4]' (FDE) to 'p1_ones_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[5]' (FDE) to 'p2_hundred_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[5]' (FDE) to 'p1_hundred_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[5]' (FDE) to 'p2_tens_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[5]' (FDE) to 'p1_tens_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[5]' (FDE) to 'p2_ones_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[5]' (FDE) to 'p1_ones_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[6]' (FDE) to 'p2_hundred_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[6]' (FDE) to 'p1_hundred_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[6]' (FDE) to 'p2_tens_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[6]' (FDE) to 'p1_tens_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[6]' (FDE) to 'p2_ones_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[6]' (FDE) to 'p1_ones_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[7]' (FDE) to 'p2_hundred_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[7]' (FDE) to 'p1_hundred_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[7]' (FDE) to 'p2_tens_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[7]' (FDE) to 'p1_tens_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[7]' (FDE) to 'p2_ones_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[7]' (FDE) to 'p1_ones_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[0]' (FDE) to 'p2_hundred_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[0]' (FDE) to 'p1_hundred_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[0]' (FDE) to 'p2_tens_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[0]' (FDE) to 'p1_tens_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[0]' (FDE) to 'p2_ones_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[0]' (FDE) to 'p1_ones_score/pixel_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[1]' (FDE) to 'p2_hundred_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[1]' (FDE) to 'p1_hundred_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[1]' (FDE) to 'p2_tens_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[1]' (FDE) to 'p1_tens_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[1]' (FDE) to 'p2_ones_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[1]' (FDE) to 'p1_ones_score/pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[2]' (FDE) to 'p2_hundred_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[2]' (FDE) to 'p1_hundred_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[2]' (FDE) to 'p2_tens_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[2]' (FDE) to 'p1_tens_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[2]' (FDE) to 'p2_ones_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[2]' (FDE) to 'p1_ones_score/pixel_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'p2_hundred_score/pixel_out_reg[3]' (FDE) to 'p2_hundred_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p1_hundred_score/pixel_out_reg[3]' (FDE) to 'p1_hundred_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p2_tens_score/pixel_out_reg[3]' (FDE) to 'p2_tens_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p1_tens_score/pixel_out_reg[3]' (FDE) to 'p1_tens_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p2_ones_score/pixel_out_reg[3]' (FDE) to 'p2_ones_score/pixel_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'p1_ones_score/pixel_out_reg[3]' (FDE) to 'p1_ones_score/pixel_out_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:05 ; elapsed = 00:06:33 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 1059 ; free virtual = 11420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|number_display | A*(B:0x30)  | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|number_display | A*(B:0x30)  | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|number_display | A*(B:0x30)  | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|number_display | A*(B:0x30)  | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|number_display | A*(B:0x30)  | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|number_display | A*(B:0x30)  | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkdivider/clk_out1' to pin 'clkdivider/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:11 ; elapsed = 00:06:38 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 904 ; free virtual = 11265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:11 ; elapsed = 00:06:39 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 899 ; free virtual = 11260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:12 ; elapsed = 00:06:40 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:13 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:13 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | hsync_s/out_reg | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | vsync_s/out_reg | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_final |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_wiz_final |     1|
|2     |CARRY4        |   283|
|3     |DSP48E1       |     6|
|4     |LUT1          |   237|
|5     |LUT2          |   481|
|6     |LUT3          |   147|
|7     |LUT4          |   274|
|8     |LUT5          |   138|
|9     |LUT6          |   156|
|10    |MUXF7         |    48|
|11    |RAMB18E1      |     2|
|12    |RAMB18E1_1    |     2|
|13    |RAMB18E1_2    |     2|
|14    |RAMB18E1_3    |     2|
|15    |RAMB18E1_4    |     2|
|16    |RAMB18E1_5    |     2|
|17    |RAMB36E1      |     6|
|18    |RAMB36E1_1    |     6|
|19    |RAMB36E1_10   |     2|
|20    |RAMB36E1_11   |     2|
|21    |RAMB36E1_2    |     6|
|22    |RAMB36E1_3    |     6|
|23    |RAMB36E1_4    |     6|
|24    |RAMB36E1_5    |     6|
|25    |RAMB36E1_6    |     2|
|26    |RAMB36E1_7    |     2|
|27    |RAMB36E1_8    |     2|
|28    |RAMB36E1_9    |     2|
|29    |SRL16E        |     2|
|30    |FDRE          |   455|
|31    |FDSE          |    21|
|32    |IBUF          |    12|
|33    |OBUF          |    29|
|34    |OBUFT         |    23|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                           |Module                                             |Cells |
+------+---------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                |                                                   |  2374|
|2     |  db1                                              |debounce                                           |    43|
|3     |  db2                                              |debounce_0                                         |    35|
|4     |  db3                                              |debounce_1                                         |    35|
|5     |  db4                                              |debounce_2                                         |    35|
|6     |  db5                                              |debounce_3                                         |    35|
|7     |  hsync_s                                          |synchronize                                        |     3|
|8     |  move_player_1                                    |player_move__xdcDup__1                             |   411|
|9     |    game_1                                         |game_state_92                                      |   139|
|10    |    p1_blob                                        |player_1_blob__xdcDup__1                           |    86|
|11    |      p1_motions                                   |p1_motions__2                                      |    18|
|12    |        U0                                         |blk_mem_gen_v8_4_3__parameterized1__2              |    18|
|13    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized0_133       |    18|
|14    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_134                |    18|
|15    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_135       |    18|
|16    |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized1_136                |    12|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized5_137         |     2|
|18    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5_142  |     2|
|19    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized6_138         |     2|
|20    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6_141  |     2|
|21    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized7_139         |     2|
|22    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7_140  |     2|
|23    |      p1_rest_red                                  |p1_motions_red__2                                  |     1|
|24    |        U0                                         |blk_mem_gen_v8_4_3__parameterized3__2              |     1|
|25    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized1_128       |     1|
|26    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized1_129                |     1|
|27    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized1_130       |     1|
|28    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized8_131         |     1|
|29    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8_132  |     1|
|30    |      p1_rest_green                                |p1_motions_green__2                                |     1|
|31    |        U0                                         |blk_mem_gen_v8_4_3__parameterized5__2              |     1|
|32    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized2_123       |     1|
|33    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized2_124                |     1|
|34    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized2_125       |     1|
|35    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized9_126         |     1|
|36    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9_127  |     1|
|37    |      p1_rest_blue                                 |p1_motions_blue__2                                 |     1|
|38    |        U0                                         |blk_mem_gen_v8_4_3__parameterized7__2              |     1|
|39    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized3_118       |     1|
|40    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_119                |     1|
|41    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_120       |     1|
|42    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized10_121        |     1|
|43    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10_122 |     1|
|44    |    p2_blob                                        |player_2_blob__xdcDup__1                           |    84|
|45    |      p2_motions                                   |p2_motions__2                                      |    18|
|46    |        U0                                         |blk_mem_gen_v8_4_3__parameterized9__2              |    18|
|47    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized4_108       |    18|
|48    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized4_109                |    18|
|49    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized4_110       |    18|
|50    |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized1_111                |    12|
|51    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized11_112        |     2|
|52    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11_117 |     2|
|53    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized12_113        |     2|
|54    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12_116 |     2|
|55    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized13_114        |     2|
|56    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13_115 |     2|
|57    |      p2_rest_red                                  |p2_motions_red__2                                  |     1|
|58    |        U0                                         |blk_mem_gen_v8_4_3__parameterized11__2             |     1|
|59    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized5_103       |     1|
|60    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized5_104                |     1|
|61    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized5_105       |     1|
|62    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized14_106        |     1|
|63    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14_107 |     1|
|64    |      p2_rest_green                                |p2_motions_green__2                                |     1|
|65    |        U0                                         |blk_mem_gen_v8_4_3__parameterized13__2             |     1|
|66    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized6_98        |     1|
|67    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized6_99                 |     1|
|68    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized6_100       |     1|
|69    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized15_101        |     1|
|70    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15_102 |     1|
|71    |      p2_rest_blue                                 |p2_motions_blue__2                                 |     1|
|72    |        U0                                         |blk_mem_gen_v8_4_3__parameterized15__2             |     1|
|73    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized7_93        |     1|
|74    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized7_94                 |     1|
|75    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized7_95        |     1|
|76    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized16_96         |     1|
|77    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16_97  |     1|
|78    |  move_player_2                                    |player_move                                        |   420|
|79    |    game_1                                         |game_state                                         |   138|
|80    |    p1_blob                                        |player_1_blob                                      |    83|
|81    |      p1_motions                                   |p1_motions                                         |    18|
|82    |        U0                                         |blk_mem_gen_v8_4_3__parameterized1                 |    18|
|83    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized0           |    18|
|84    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0                    |    18|
|85    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0           |    18|
|86    |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized1_91                 |    12|
|87    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized5             |     2|
|88    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5      |     2|
|89    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized6             |     2|
|90    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6      |     2|
|91    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized7             |     2|
|92    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7      |     2|
|93    |      p1_rest_red                                  |p1_motions_red                                     |     1|
|94    |        U0                                         |blk_mem_gen_v8_4_3__parameterized3                 |     1|
|95    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized1           |     1|
|96    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized1                    |     1|
|97    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized1           |     1|
|98    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized8             |     1|
|99    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8      |     1|
|100   |      p1_rest_green                                |p1_motions_green                                   |     1|
|101   |        U0                                         |blk_mem_gen_v8_4_3__parameterized5                 |     1|
|102   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized2           |     1|
|103   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized2                    |     1|
|104   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized2           |     1|
|105   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized9             |     1|
|106   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9      |     1|
|107   |      p1_rest_blue                                 |p1_motions_blue                                    |     1|
|108   |        U0                                         |blk_mem_gen_v8_4_3__parameterized7                 |     1|
|109   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized3           |     1|
|110   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3                    |     1|
|111   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3           |     1|
|112   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized10            |     1|
|113   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10     |     1|
|114   |    p2_blob                                        |player_2_blob                                      |    98|
|115   |      p2_motions                                   |p2_motions                                         |    18|
|116   |        U0                                         |blk_mem_gen_v8_4_3__parameterized9                 |    18|
|117   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized4           |    18|
|118   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized4                    |    18|
|119   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized4           |    18|
|120   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized1                    |    12|
|121   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized11            |     2|
|122   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11     |     2|
|123   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized12            |     2|
|124   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12     |     2|
|125   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized13            |     2|
|126   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13     |     2|
|127   |      p2_rest_red                                  |p2_motions_red                                     |     1|
|128   |        U0                                         |blk_mem_gen_v8_4_3__parameterized11                |     1|
|129   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized5           |     1|
|130   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized5                    |     1|
|131   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized5           |     1|
|132   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized14            |     1|
|133   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14     |     1|
|134   |      p2_rest_green                                |p2_motions_green                                   |     1|
|135   |        U0                                         |blk_mem_gen_v8_4_3__parameterized13                |     1|
|136   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized6           |     1|
|137   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized6                    |     1|
|138   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized6           |     1|
|139   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized15            |     1|
|140   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15     |     1|
|141   |      p2_rest_blue                                 |p2_motions_blue                                    |     1|
|142   |        U0                                         |blk_mem_gen_v8_4_3__parameterized15                |     1|
|143   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized7           |     1|
|144   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized7                    |     1|
|145   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized7           |     1|
|146   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized16            |     1|
|147   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16     |     1|
|148   |  p1_hundred_score                                 |number_display__xdcDup__5                          |    92|
|149   |    num                                            |numbers__10                                        |    42|
|150   |      U0                                           |blk_mem_gen_v8_4_3__10                             |    42|
|151   |        inst_blk_mem_gen                           |blk_mem_gen_v8_4_3_synth_74                        |    42|
|152   |          \gnbram.gnativebmg.native_blk_mem_gen    |blk_mem_gen_top_75                                 |    42|
|153   |            \valid.cstr                            |blk_mem_gen_generic_cstr_76                        |    42|
|154   |              \bindec_a.bindec_inst_a              |bindec_77                                          |     5|
|155   |              \has_mux_a.A                         |blk_mem_gen_mux_78                                 |    30|
|156   |              \ramloop[0].ram.r                    |blk_mem_gen_prim_width_79                          |     1|
|157   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init_90                   |     1|
|158   |              \ramloop[1].ram.r                    |blk_mem_gen_prim_width__parameterized0_80          |     1|
|159   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized0_89   |     1|
|160   |              \ramloop[2].ram.r                    |blk_mem_gen_prim_width__parameterized1_81          |     2|
|161   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized1_88   |     2|
|162   |              \ramloop[3].ram.r                    |blk_mem_gen_prim_width__parameterized2_82          |     1|
|163   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized2_87   |     1|
|164   |              \ramloop[4].ram.r                    |blk_mem_gen_prim_width__parameterized3_83          |     1|
|165   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized3_86   |     1|
|166   |              \ramloop[5].ram.r                    |blk_mem_gen_prim_width__parameterized4_84          |     1|
|167   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized4_85   |     1|
|168   |  p1_ones_score                                    |number_display__xdcDup__1                          |    88|
|169   |    num                                            |numbers__6                                         |    42|
|170   |      U0                                           |blk_mem_gen_v8_4_3__6                              |    42|
|171   |        inst_blk_mem_gen                           |blk_mem_gen_v8_4_3_synth_57                        |    42|
|172   |          \gnbram.gnativebmg.native_blk_mem_gen    |blk_mem_gen_top_58                                 |    42|
|173   |            \valid.cstr                            |blk_mem_gen_generic_cstr_59                        |    42|
|174   |              \bindec_a.bindec_inst_a              |bindec_60                                          |     5|
|175   |              \has_mux_a.A                         |blk_mem_gen_mux_61                                 |    30|
|176   |              \ramloop[0].ram.r                    |blk_mem_gen_prim_width_62                          |     1|
|177   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init_73                   |     1|
|178   |              \ramloop[1].ram.r                    |blk_mem_gen_prim_width__parameterized0_63          |     1|
|179   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized0_72   |     1|
|180   |              \ramloop[2].ram.r                    |blk_mem_gen_prim_width__parameterized1_64          |     2|
|181   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized1_71   |     2|
|182   |              \ramloop[3].ram.r                    |blk_mem_gen_prim_width__parameterized2_65          |     1|
|183   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized2_70   |     1|
|184   |              \ramloop[4].ram.r                    |blk_mem_gen_prim_width__parameterized3_66          |     1|
|185   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized3_69   |     1|
|186   |              \ramloop[5].ram.r                    |blk_mem_gen_prim_width__parameterized4_67          |     1|
|187   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized4_68   |     1|
|188   |  p1_score                                         |hp_countdown                                       |    42|
|189   |  p1_tens_score                                    |number_display__xdcDup__3                          |    87|
|190   |    num                                            |numbers__8                                         |    42|
|191   |      U0                                           |blk_mem_gen_v8_4_3__8                              |    42|
|192   |        inst_blk_mem_gen                           |blk_mem_gen_v8_4_3_synth_40                        |    42|
|193   |          \gnbram.gnativebmg.native_blk_mem_gen    |blk_mem_gen_top_41                                 |    42|
|194   |            \valid.cstr                            |blk_mem_gen_generic_cstr_42                        |    42|
|195   |              \bindec_a.bindec_inst_a              |bindec_43                                          |     5|
|196   |              \has_mux_a.A                         |blk_mem_gen_mux_44                                 |    30|
|197   |              \ramloop[0].ram.r                    |blk_mem_gen_prim_width_45                          |     1|
|198   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init_56                   |     1|
|199   |              \ramloop[1].ram.r                    |blk_mem_gen_prim_width__parameterized0_46          |     1|
|200   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized0_55   |     1|
|201   |              \ramloop[2].ram.r                    |blk_mem_gen_prim_width__parameterized1_47          |     2|
|202   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized1_54   |     2|
|203   |              \ramloop[3].ram.r                    |blk_mem_gen_prim_width__parameterized2_48          |     1|
|204   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized2_53   |     1|
|205   |              \ramloop[4].ram.r                    |blk_mem_gen_prim_width__parameterized3_49          |     1|
|206   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized3_52   |     1|
|207   |              \ramloop[5].ram.r                    |blk_mem_gen_prim_width__parameterized4_50          |     1|
|208   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized4_51   |     1|
|209   |  p2_hundred_score                                 |number_display                                     |    84|
|210   |    num                                            |numbers                                            |    42|
|211   |      U0                                           |blk_mem_gen_v8_4_3                                 |    42|
|212   |        inst_blk_mem_gen                           |blk_mem_gen_v8_4_3_synth_23                        |    42|
|213   |          \gnbram.gnativebmg.native_blk_mem_gen    |blk_mem_gen_top_24                                 |    42|
|214   |            \valid.cstr                            |blk_mem_gen_generic_cstr_25                        |    42|
|215   |              \bindec_a.bindec_inst_a              |bindec_26                                          |     5|
|216   |              \has_mux_a.A                         |blk_mem_gen_mux_27                                 |    30|
|217   |              \ramloop[0].ram.r                    |blk_mem_gen_prim_width_28                          |     1|
|218   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init_39                   |     1|
|219   |              \ramloop[1].ram.r                    |blk_mem_gen_prim_width__parameterized0_29          |     1|
|220   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized0_38   |     1|
|221   |              \ramloop[2].ram.r                    |blk_mem_gen_prim_width__parameterized1_30          |     2|
|222   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized1_37   |     2|
|223   |              \ramloop[3].ram.r                    |blk_mem_gen_prim_width__parameterized2_31          |     1|
|224   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized2_36   |     1|
|225   |              \ramloop[4].ram.r                    |blk_mem_gen_prim_width__parameterized3_32          |     1|
|226   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized3_35   |     1|
|227   |              \ramloop[5].ram.r                    |blk_mem_gen_prim_width__parameterized4_33          |     1|
|228   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized4_34   |     1|
|229   |  p2_ones_score                                    |number_display__xdcDup__2                          |    84|
|230   |    num                                            |numbers__7                                         |    42|
|231   |      U0                                           |blk_mem_gen_v8_4_3__7                              |    42|
|232   |        inst_blk_mem_gen                           |blk_mem_gen_v8_4_3_synth_6                         |    42|
|233   |          \gnbram.gnativebmg.native_blk_mem_gen    |blk_mem_gen_top_7                                  |    42|
|234   |            \valid.cstr                            |blk_mem_gen_generic_cstr_8                         |    42|
|235   |              \bindec_a.bindec_inst_a              |bindec_9                                           |     5|
|236   |              \has_mux_a.A                         |blk_mem_gen_mux_10                                 |    30|
|237   |              \ramloop[0].ram.r                    |blk_mem_gen_prim_width_11                          |     1|
|238   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init_22                   |     1|
|239   |              \ramloop[1].ram.r                    |blk_mem_gen_prim_width__parameterized0_12          |     1|
|240   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized0_21   |     1|
|241   |              \ramloop[2].ram.r                    |blk_mem_gen_prim_width__parameterized1_13          |     2|
|242   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized1_20   |     2|
|243   |              \ramloop[3].ram.r                    |blk_mem_gen_prim_width__parameterized2_14          |     1|
|244   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized2_19   |     1|
|245   |              \ramloop[4].ram.r                    |blk_mem_gen_prim_width__parameterized3_15          |     1|
|246   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized3_18   |     1|
|247   |              \ramloop[5].ram.r                    |blk_mem_gen_prim_width__parameterized4_16          |     1|
|248   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized4_17   |     1|
|249   |  p2_score                                         |hp_countdown_4                                     |    42|
|250   |  p2_tens_score                                    |number_display__xdcDup__4                          |    86|
|251   |    num                                            |numbers__9                                         |    42|
|252   |      U0                                           |blk_mem_gen_v8_4_3__9                              |    42|
|253   |        inst_blk_mem_gen                           |blk_mem_gen_v8_4_3_synth                           |    42|
|254   |          \gnbram.gnativebmg.native_blk_mem_gen    |blk_mem_gen_top                                    |    42|
|255   |            \valid.cstr                            |blk_mem_gen_generic_cstr                           |    42|
|256   |              \bindec_a.bindec_inst_a              |bindec                                             |     5|
|257   |              \has_mux_a.A                         |blk_mem_gen_mux                                    |    30|
|258   |              \ramloop[0].ram.r                    |blk_mem_gen_prim_width                             |     1|
|259   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init                      |     1|
|260   |              \ramloop[1].ram.r                    |blk_mem_gen_prim_width__parameterized0             |     1|
|261   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized0      |     1|
|262   |              \ramloop[2].ram.r                    |blk_mem_gen_prim_width__parameterized1             |     2|
|263   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized1      |     2|
|264   |              \ramloop[3].ram.r                    |blk_mem_gen_prim_width__parameterized2             |     1|
|265   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized2      |     1|
|266   |              \ramloop[4].ram.r                    |blk_mem_gen_prim_width__parameterized3             |     1|
|267   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized3      |     1|
|268   |              \ramloop[5].ram.r                    |blk_mem_gen_prim_width__parameterized4             |     1|
|269   |                \prim_init.ram                     |blk_mem_gen_prim_wrapper_init__parameterized4      |     1|
|270   |  seven_seg                                        |seven_seg_controller                               |   117|
|271   |  vsync_s                                          |synchronize_5                                      |     3|
|272   |  xvga1                                            |xvga                                               |   541|
+------+---------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 894 ; free virtual = 11255
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1356 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:08 ; elapsed = 00:06:35 . Memory (MB): peak = 2618.004 ; gain = 898.383 ; free physical = 965 ; free virtual = 11326
Synthesis Optimization Complete : Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 2618.004 ; gain = 962.414 ; free physical = 978 ; free virtual = 11340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2650.012 ; gain = 0.000 ; free physical = 910 ; free virtual = 11271
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:18 ; elapsed = 00:06:46 . Memory (MB): peak = 2650.012 ; gain = 1192.750 ; free physical = 1037 ; free virtual = 11397
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2650.012 ; gain = 0.000 ; free physical = 1037 ; free virtual = 11397
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 14:58:08 2020...
