<annotationInfo>
<annotationInfo>
<item  id="30" filename="conv/conv.cpp" linenumber="10" name="icmp_ln10" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln10_fu_433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv/conv.cpp" linenumber="10" name="add_ln10" contextFuncName="conv" moduleName="conv" rtlName="add_ln10_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv/conv.cpp" linenumber="10" name="r" contextFuncName="conv" moduleName="conv" rtlName="r_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv/conv.cpp" linenumber="13" name="icmp_ln13" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln13_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="conv/conv.cpp" linenumber="37" name="select_ln37" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_fu_457_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv/conv.cpp" linenumber="37" name="select_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_1_fu_465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="conv/conv.cpp" linenumber="37" name="zext_ln37" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_761_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv/conv.cpp" linenumber="37" name="mul_ln37" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="42" filename="conv/conv.cpp" linenumber="37" name="xor_ln37" contextFuncName="conv" moduleName="conv" rtlName="xor_ln37_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv/conv.cpp" linenumber="16" name="icmp_ln16" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln16_fu_483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="conv/conv.cpp" linenumber="37" name="and_ln37" contextFuncName="conv" moduleName="conv" rtlName="and_ln37_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv/conv.cpp" linenumber="13" name="c" contextFuncName="conv" moduleName="conv" rtlName="c_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv/conv.cpp" linenumber="37" name="or_ln37" contextFuncName="conv" moduleName="conv" rtlName="or_ln37_fu_501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv/conv.cpp" linenumber="37" name="select_ln37_2" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_2_fu_507_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv/conv.cpp" linenumber="37" name="select_ln37_3" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_3_fu_515_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_761_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv/conv.cpp" linenumber="37" name="add_ln37" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="conv/conv.cpp" linenumber="13" name="tmp_2_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_2_cast_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv/conv.cpp" linenumber="28" name="zext_ln28" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_2_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_3_fu_542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv/conv.cpp" linenumber="37" name="add_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln37_1_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_4_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv/conv.cpp" linenumber="20" name="icmp_ln20" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln20_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv/conv.cpp" linenumber="20" name="add_ln20_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln20_1_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv/conv.cpp" linenumber="20" name="wr" contextFuncName="conv" moduleName="conv" rtlName="wr_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv/conv.cpp" linenumber="23" name="icmp_ln23" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln23_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv/conv.cpp" linenumber="20" name="select_ln20" contextFuncName="conv" moduleName="conv" rtlName="select_ln20_fu_581_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv.cpp" linenumber="20" name="select_ln20_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln20_1_fu_589_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_1_fu_597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv.cpp" linenumber="28" name="tmp_4" contextFuncName="conv" moduleName="conv" rtlName="tmp_4_fu_601_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_2_fu_609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv.cpp" linenumber="28" name="sub_ln28" contextFuncName="conv" moduleName="conv" rtlName="sub_ln28_fu_613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv.cpp" linenumber="20" name="zext_ln20" contextFuncName="conv" moduleName="conv" rtlName="zext_ln20_fu_619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv/conv.cpp" linenumber="20" name="add_ln20" contextFuncName="conv" moduleName="conv" rtlName="add_ln20_fu_623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_770_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv/conv.cpp" linenumber="28" name="mul_ln28" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv/conv.cpp" linenumber="23" name="zext_ln23" contextFuncName="conv" moduleName="conv" rtlName="zext_ln23_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_4_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv/conv.cpp" linenumber="28" name="add_ln28" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_fu_640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv/conv.cpp" linenumber="28" name="tmp_8_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_8_cast_fu_646_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv.cpp" linenumber="28" name="add_ln28_2" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_2_fu_654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_5_fu_659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv.cpp" linenumber="28" name="add_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_1_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_770_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv.cpp" linenumber="28" name="add_ln28_3" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_7_fu_678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv/conv.cpp" linenumber="28" name="tmp_s" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv/conv.cpp" linenumber="28" name="w_sum_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv/conv.cpp" linenumber="28" name="tmp_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv/conv.cpp" linenumber="28" name="tmp_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv/conv.cpp" linenumber="28" name="tmp_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv/conv.cpp" linenumber="23" name="wc" contextFuncName="conv" moduleName="conv" rtlName="wc_fu_687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="conv/conv.cpp" linenumber="33" name="w_sum" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv/conv.cpp" linenumber="36" name="bitcast_ln36" contextFuncName="conv" moduleName="conv" rtlName="bitcast_ln36_fu_710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv/conv.cpp" linenumber="36" name="tmp" contextFuncName="conv" moduleName="conv" rtlName="tmp_fu_714_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv/conv.cpp" linenumber="36" name="trunc_ln36" contextFuncName="conv" moduleName="conv" rtlName="trunc_ln36_fu_724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv/conv.cpp" linenumber="36" name="icmp_ln36" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln36_fu_728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv/conv.cpp" linenumber="36" name="icmp_ln36_1" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln36_1_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv/conv.cpp" linenumber="36" name="or_ln36" contextFuncName="conv" moduleName="conv" rtlName="or_ln36_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="conv/conv.cpp" linenumber="36" name="tmp_6" contextFuncName="conv" moduleName="conv" rtlName="conv_fcmp_32ns_32dEe_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv/conv.cpp" linenumber="36" name="and_ln36" contextFuncName="conv" moduleName="conv" rtlName="and_ln36_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv/conv.cpp" linenumber="36" name="w_sum_2" contextFuncName="conv" moduleName="conv" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv/conv.cpp" linenumber="16" name="f" contextFuncName="conv" moduleName="conv" rtlName="f_fu_692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv/conv.cpp" linenumber="13" name="add_ln13_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln13_1_fu_697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv/conv.cpp" linenumber="13" name="select_ln13" contextFuncName="conv" moduleName="conv" rtlName="select_ln13_fu_703_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
