{"vcs1":{"timestamp_begin":1735304719.084747031, "rt":1.46, "ut":0.63, "st":0.28}}
{"vcselab":{"timestamp_begin":1735304720.632436912, "rt":0.98, "ut":0.25, "st":0.18}}
{"link":{"timestamp_begin":1735304721.681756644, "rt":0.36, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304718.236092584}
{"VCS_COMP_START_TIME": 1735304718.236092584}
{"VCS_COMP_END_TIME": 1735304765.317742383}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331624}}
{"stitch_vcselab": {"peak_mem": 223368}}
