Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 22 17:04:48 2025
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           14 |
| No           | No                    | Yes                    |             248 |           93 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |             100 |           45 |
| Yes          | No                    | Yes                    |            1397 |          628 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                            Enable Signal                            |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clock25_BUFG    |                                                                     | reset_IBUF                                          |                1 |              1 |         1.00 |
|  clock25_BUFG    | CPU/CONTROL_DX_LATCH/reg_inst/REG[21].dff/operation_start           | CPU/MULTIDIV/dffop/q_reg_2                          |                1 |              1 |         1.00 |
|  clock25_BUFG    |                                                                     | CPU/MULT_CTRL_2/q_reg_0                             |                1 |              2 |         2.00 |
|  clock25_BUFG    |                                                                     | CPU/CONTROL_DX_LATCH/reg_inst/REG[19].dff/q_reg_18  |                2 |              6 |         3.00 |
|  clock25_BUFG    |                                                                     | CPU/CONTROL_DX_LATCH/reg_inst/REG[21].dff/ctrl_MULT |                3 |              6 |         2.00 |
|  clock_IBUF_BUFG | sample_number_ecg                                                   | reset_IBUF                                          |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG | sample_number_emg                                                   | reset_IBUF                                          |                3 |             10 |         3.33 |
|  clock25__0_BUFG |                                                                     | reset_IBUF                                          |                5 |             10 |         2.00 |
|  clock25__0_BUFG | DISPLAY/Display/vPos[9]_i_1_n_0                                     | reset_IBUF                                          |                6 |             10 |         1.67 |
|  clock_IBUF_BUFG | ADC_Capture/ecg_out[11]_i_1_n_0                                     |                                                     |                2 |             12 |         6.00 |
|  clock_IBUF_BUFG | ADC_Capture/emg_out[11]_i_1_n_0                                     |                                                     |                3 |             12 |         4.00 |
|  clock25__0_BUFG |                                                                     | DISPLAY/Display/SR[0]                               |                4 |             12 |         3.00 |
|  clock25__0_BUFG | DISPLAY/Display/E[0]                                                |                                                     |                4 |             12 |         3.00 |
|  clock_IBUF_BUFG |                                                                     | reset_IBUF                                          |                6 |             20 |         3.33 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[18].enable_wire | reset_IBUF                                          |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[31].enable_wire | reset_IBUF                                          |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[30].enable_wire | reset_IBUF                                          |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[21].enable_wire | reset_IBUF                                          |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[1].enable_wire  | reset_IBUF                                          |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[13].enable_wire | reset_IBUF                                          |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[16].enable_wire | reset_IBUF                                          |               22 |             32 |         1.45 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[7].enable_wire  | reset_IBUF                                          |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[2].enable_wire  | reset_IBUF                                          |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[4].enable_wire  | reset_IBUF                                          |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[6].enable_wire  | reset_IBUF                                          |               21 |             32 |         1.52 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[17].enable_wire | reset_IBUF                                          |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[3].enable_wire  | reset_IBUF                                          |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[27].enable_wire | reset_IBUF                                          |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[14].enable_wire | reset_IBUF                                          |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[25].enable_wire | reset_IBUF                                          |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[29].enable_wire | reset_IBUF                                          |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[22].enable_wire | reset_IBUF                                          |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[15].enable_wire | reset_IBUF                                          |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[12].enable_wire | reset_IBUF                                          |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[10].enable_wire | reset_IBUF                                          |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[11].enable_wire | reset_IBUF                                          |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[23].enable_wire | reset_IBUF                                          |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[24].enable_wire | reset_IBUF                                          |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[5].enable_wire  | reset_IBUF                                          |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[9].enable_wire  | reset_IBUF                                          |               26 |             32 |         1.23 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[8].enable_wire  | reset_IBUF                                          |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[28].enable_wire | reset_IBUF                                          |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[26].enable_wire | reset_IBUF                                          |               10 |             32 |         3.20 |
| ~clock25_BUFG    | CPU/IR_FD_LATCH/reg_inst/REG[29].dff/jump_flush0                    | reset_IBUF                                          |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[19].enable_wire | reset_IBUF                                          |               12 |             33 |         2.75 |
|  clock_IBUF_BUFG |                                                                     |                                                     |               14 |             38 |         2.71 |
|  clock_IBUF_BUFG | CPU/CONTROL_MW_LATCH/reg_inst/REG[29].dff/reg_write[20].enable_wire | reset_IBUF                                          |               16 |             42 |         2.62 |
| ~clock25_BUFG    | CPU/IR_FD_LATCH/reg_inst/REG[29].dff/q_reg_0                        | reset_IBUF                                          |               18 |             62 |         3.44 |
|  clock25_BUFG    | CPU/CONTROL_DX_LATCH/reg_inst/REG[21].dff/en0_0                     | CPU/CONTROL_DX_LATCH/reg_inst/REG[21].dff/ctrl_MULT |               34 |             63 |         1.85 |
|  clock25_BUFG    | CPU/CONTROL_DX_LATCH/reg_inst/REG[19].dff/en0_1                     | CPU/CONTROL_DX_LATCH/reg_inst/REG[19].dff/q_reg_18  |               41 |             64 |         1.56 |
|  clock25_BUFG    | CPU/CONTROL_DX_LATCH/reg_inst/REG[21].dff/load_operands             |                                                     |               36 |             64 |         1.78 |
| ~clock25_BUFG    | CPU/CONTROL_DX_LATCH/reg_inst/REG[21].dff/q_reg_1                   | reset_IBUF                                          |               53 |            142 |         2.68 |
| ~clock25_BUFG    |                                                                     | reset_IBUF                                          |               75 |            203 |         2.71 |
+------------------+---------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


