

================================================================
== Vitis HLS Report for 'decision_function_67'
================================================================
* Date:           Thu Jan 23 13:40:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.523 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_36_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_36_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_29_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_29_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_52_val_read, i18 59905" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln86_918 = icmp_slt  i18 %x_1_val_read, i18 185071" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_918' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_919 = icmp_slt  i18 %x_1_val_read, i18 219622" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_919' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86_920 = icmp_slt  i18 %x_18_val_read, i18 1620" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_920' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_921 = icmp_slt  i18 %x_9_val_read, i18 1423" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_921' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_922 = icmp_slt  i18 %x_9_val_read, i18 1252" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_922' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_923 = icmp_slt  i18 %x_23_val_read, i18 44" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_923' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_924 = icmp_slt  i18 %x_50_val_read, i18 87730" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_924' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_925 = icmp_slt  i18 %x_17_val_read, i18 5" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_925' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_926 = icmp_slt  i18 %x_7_val_read, i18 8855" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_926' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_927 = icmp_slt  i18 %x_23_val_read, i18 25" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_927' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_928 = icmp_slt  i18 %x_12_val_read, i18 259292" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_928' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_929 = icmp_slt  i18 %x_17_val_read, i18 30" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_929' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_930 = icmp_slt  i18 %x_3_val_read, i18 94143" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_930' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_931 = icmp_slt  i18 %x_50_val_read, i18 82660" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_931' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %x_15_val_read, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%icmp_ln86_932 = icmp_slt  i15 %tmp, i15 1" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_932' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_933 = icmp_slt  i18 %x_7_val_read, i18 8517" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_933' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_934 = icmp_slt  i18 %x_23_val_read, i18 6" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_934' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_935 = icmp_slt  i18 %x_29_val_read, i18 7890" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_935' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_936 = icmp_slt  i18 %x_36_val_read, i18 9" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_936' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_937 = icmp_slt  i18 %x_1_val_read, i18 220973" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_937' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_938 = icmp_slt  i18 %x_1_val_read, i18 228301" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_938' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_939 = icmp_slt  i18 %x_9_val_read, i18 1157" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_939' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_940 = icmp_slt  i18 %x_12_val_read, i18 259361" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_940' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_941 = icmp_slt  i18 %x_40_val_read, i18 1278" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_941' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_942 = icmp_slt  i18 %x_8_val_read, i18 1836" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_942' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_943 = icmp_slt  i18 %x_7_val_read, i18 4963" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_943' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_944 = icmp_slt  i18 %x_9_val_read, i18 908" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_944' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_945 = icmp_slt  i18 %x_12_val_read, i18 259038" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_945' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_946 = icmp_slt  i18 %x_3_val_read, i18 94075" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_946' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_918, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_435 = xor i1 %icmp_ln86_918, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_435" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%and_ln102_1126 = and i1 %icmp_ln86_920, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_1126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_167)   --->   "%xor_ln104_437 = xor i1 %icmp_ln86_920, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_167 = and i1 %and_ln102, i1 %xor_ln104_437" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln102_1127 = and i1 %icmp_ln86_921, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_168)   --->   "%xor_ln104_438 = xor i1 %icmp_ln86_921, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_168 = and i1 %and_ln104, i1 %xor_ln104_438" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%and_ln102_1130 = and i1 %icmp_ln86_924, i1 %and_ln102_1126" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%xor_ln104_441 = xor i1 %icmp_ln86_924, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_1131 = and i1 %icmp_ln86_925, i1 %and_ln104_167" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%xor_ln104_442 = xor i1 %icmp_ln86_925, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_1132 = and i1 %icmp_ln86_926, i1 %and_ln102_1127" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_898)   --->   "%xor_ln104_443 = xor i1 %icmp_ln86_926, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_1133 = and i1 %icmp_ln86_927, i1 %and_ln104_168" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_902)   --->   "%xor_ln104_444 = xor i1 %icmp_ln86_927, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%and_ln102_1138 = and i1 %icmp_ln86_932, i1 %and_ln102_1130" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%and_ln102_1139 = and i1 %icmp_ln86_933, i1 %xor_ln104_441" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%and_ln102_1140 = and i1 %and_ln102_1139, i1 %and_ln102_1126" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%and_ln102_1141 = and i1 %icmp_ln86_934, i1 %xor_ln104_442" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%and_ln102_1142 = and i1 %and_ln102_1141, i1 %and_ln104_167" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_896)   --->   "%and_ln102_1143 = and i1 %icmp_ln86_935, i1 %and_ln102_1132" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_898)   --->   "%and_ln102_1144 = and i1 %icmp_ln86_936, i1 %xor_ln104_443" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_898)   --->   "%and_ln102_1145 = and i1 %and_ln102_1144, i1 %and_ln102_1127" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_900)   --->   "%and_ln102_1146 = and i1 %icmp_ln86_937, i1 %and_ln102_1133" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_902)   --->   "%and_ln102_1147 = and i1 %icmp_ln86_938, i1 %xor_ln104_444" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_902)   --->   "%and_ln102_1148 = and i1 %and_ln102_1147, i1 %and_ln104_168" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%or_ln117 = or i1 %and_ln102_1131, i1 %and_ln102_1138" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%xor_ln117 = xor i1 %and_ln102_1131, i1 1" [firmware/BDT.h:117]   --->   Operation 78 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.12ns)   --->   "%or_ln117_812 = or i1 %and_ln102_1131, i1 %and_ln102_1130" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_812' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_890)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%or_ln117_813 = or i1 %or_ln117_812, i1 %and_ln102_1140" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_890 = select i1 %or_ln117_812, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_890' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%zext_ln117_97 = zext i2 %select_ln117_890" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.12ns)   --->   "%or_ln117_814 = or i1 %and_ln102_1131, i1 %and_ln102_1126" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_814' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_892)   --->   "%select_ln117_891 = select i1 %or_ln117_813, i3 %zext_ln117_97, i3 4" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_891' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%or_ln117_815 = or i1 %or_ln117_814, i1 %and_ln102_1142" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_892 = select i1 %or_ln117_814, i3 %select_ln117_891, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_892' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_894)   --->   "%select_ln117_893 = select i1 %or_ln117_815, i3 %select_ln117_892, i3 6" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_893' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_896)   --->   "%or_ln117_816 = or i1 %and_ln102, i1 %and_ln102_1143" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_894 = select i1 %and_ln102, i3 %select_ln117_893, i3 7" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_894' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_896)   --->   "%zext_ln117_98 = zext i3 %select_ln117_894" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln117_817 = or i1 %and_ln102, i1 %and_ln102_1132" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_817' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_896)   --->   "%select_ln117_895 = select i1 %or_ln117_816, i4 %zext_ln117_98, i4 8" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_895' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_898)   --->   "%or_ln117_818 = or i1 %or_ln117_817, i1 %and_ln102_1145" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_896 = select i1 %or_ln117_817, i4 %select_ln117_895, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_896' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_819 = or i1 %and_ln102, i1 %and_ln102_1127" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_819' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_898)   --->   "%select_ln117_897 = select i1 %or_ln117_818, i4 %select_ln117_896, i4 10" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_897' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_900)   --->   "%or_ln117_820 = or i1 %or_ln117_819, i1 %and_ln102_1146" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_898 = select i1 %or_ln117_819, i4 %select_ln117_897, i4 11" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_898' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln117_821 = or i1 %or_ln117_819, i1 %and_ln102_1133" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_821' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_900)   --->   "%select_ln117_899 = select i1 %or_ln117_820, i4 %select_ln117_898, i4 12" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_899' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_902)   --->   "%or_ln117_822 = or i1 %or_ln117_821, i1 %and_ln102_1148" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_900 = select i1 %or_ln117_821, i4 %select_ln117_899, i4 13" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_900' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_902)   --->   "%select_ln117_901 = select i1 %or_ln117_822, i4 %select_ln117_900, i4 14" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_902 = select i1 %icmp_ln86, i4 %select_ln117_901, i4 15" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_902' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 107 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.12ns)   --->   "%and_ln102_1125 = and i1 %icmp_ln86_919, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_166)   --->   "%xor_ln104_436 = xor i1 %icmp_ln86_919, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_166 = and i1 %xor_ln104_436, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 111 'and' 'and_ln104_166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns)   --->   "%and_ln102_1128 = and i1 %icmp_ln86_922, i1 %and_ln102_1125" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_169)   --->   "%xor_ln104_439 = xor i1 %icmp_ln86_922, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_169 = and i1 %and_ln102_1125, i1 %xor_ln104_439" [firmware/BDT.h:104]   --->   Operation 114 'and' 'and_ln104_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%and_ln102_1129 = and i1 %icmp_ln86_923, i1 %and_ln104_166" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_170)   --->   "%xor_ln104_440 = xor i1 %icmp_ln86_923, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_170 = and i1 %and_ln104_166, i1 %xor_ln104_440" [firmware/BDT.h:104]   --->   Operation 117 'and' 'and_ln104_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns)   --->   "%and_ln102_1134 = and i1 %icmp_ln86_928, i1 %and_ln102_1128" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_1134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_906)   --->   "%xor_ln104_445 = xor i1 %icmp_ln86_928, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_1135 = and i1 %icmp_ln86_929, i1 %and_ln104_169" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_910)   --->   "%xor_ln104_446 = xor i1 %icmp_ln86_929, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_1136 = and i1 %icmp_ln86_930, i1 %and_ln102_1129" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_914)   --->   "%xor_ln104_447 = xor i1 %icmp_ln86_930, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_1137 = and i1 %icmp_ln86_931, i1 %and_ln104_170" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_448 = xor i1 %icmp_ln86_931, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_904)   --->   "%and_ln102_1149 = and i1 %icmp_ln86_939, i1 %and_ln102_1134" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_906)   --->   "%and_ln102_1150 = and i1 %icmp_ln86_940, i1 %xor_ln104_445" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_906)   --->   "%and_ln102_1151 = and i1 %and_ln102_1150, i1 %and_ln102_1128" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_908)   --->   "%and_ln102_1152 = and i1 %icmp_ln86_941, i1 %and_ln102_1135" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_910)   --->   "%and_ln102_1153 = and i1 %icmp_ln86_942, i1 %xor_ln104_446" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_910)   --->   "%and_ln102_1154 = and i1 %and_ln102_1153, i1 %and_ln104_169" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_912)   --->   "%and_ln102_1155 = and i1 %icmp_ln86_943, i1 %and_ln102_1136" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_914)   --->   "%and_ln102_1156 = and i1 %icmp_ln86_944, i1 %xor_ln104_447" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_914)   --->   "%and_ln102_1157 = and i1 %and_ln102_1156, i1 %and_ln102_1129" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_916)   --->   "%and_ln102_1158 = and i1 %icmp_ln86_945, i1 %and_ln102_1137" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1159 = and i1 %icmp_ln86_946, i1 %xor_ln104_448" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1160 = and i1 %and_ln102_1159, i1 %and_ln104_170" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_904)   --->   "%or_ln117_823 = or i1 %icmp_ln86, i1 %and_ln102_1149" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_904)   --->   "%zext_ln117_99 = zext i4 %select_ln117_902" [firmware/BDT.h:117]   --->   Operation 139 'zext' 'zext_ln117_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.12ns)   --->   "%or_ln117_824 = or i1 %icmp_ln86, i1 %and_ln102_1134" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_824' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_904)   --->   "%select_ln117_903 = select i1 %or_ln117_823, i5 %zext_ln117_99, i5 16" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_903' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_906)   --->   "%or_ln117_825 = or i1 %or_ln117_824, i1 %and_ln102_1151" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_904 = select i1 %or_ln117_824, i5 %select_ln117_903, i5 17" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_904' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.12ns)   --->   "%or_ln117_826 = or i1 %icmp_ln86, i1 %and_ln102_1128" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_826' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_906)   --->   "%select_ln117_905 = select i1 %or_ln117_825, i5 %select_ln117_904, i5 18" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_905' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_908)   --->   "%or_ln117_827 = or i1 %or_ln117_826, i1 %and_ln102_1152" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_906 = select i1 %or_ln117_826, i5 %select_ln117_905, i5 19" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_906' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.12ns)   --->   "%or_ln117_828 = or i1 %or_ln117_826, i1 %and_ln102_1135" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_828' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_908)   --->   "%select_ln117_907 = select i1 %or_ln117_827, i5 %select_ln117_906, i5 20" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_907' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_910)   --->   "%or_ln117_829 = or i1 %or_ln117_828, i1 %and_ln102_1154" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_908 = select i1 %or_ln117_828, i5 %select_ln117_907, i5 21" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_908' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_830 = or i1 %icmp_ln86, i1 %and_ln102_1125" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_830' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_910)   --->   "%select_ln117_909 = select i1 %or_ln117_829, i5 %select_ln117_908, i5 22" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_909' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_912)   --->   "%or_ln117_831 = or i1 %or_ln117_830, i1 %and_ln102_1155" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_910 = select i1 %or_ln117_830, i5 %select_ln117_909, i5 23" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_910' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_832 = or i1 %or_ln117_830, i1 %and_ln102_1136" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_832' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_912)   --->   "%select_ln117_911 = select i1 %or_ln117_831, i5 %select_ln117_910, i5 24" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_911' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_914)   --->   "%or_ln117_833 = or i1 %or_ln117_832, i1 %and_ln102_1157" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_912 = select i1 %or_ln117_832, i5 %select_ln117_911, i5 25" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_912' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_834 = or i1 %or_ln117_830, i1 %and_ln102_1129" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_834' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_914)   --->   "%select_ln117_913 = select i1 %or_ln117_833, i5 %select_ln117_912, i5 26" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_913' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_916)   --->   "%or_ln117_835 = or i1 %or_ln117_834, i1 %and_ln102_1158" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_914 = select i1 %or_ln117_834, i5 %select_ln117_913, i5 27" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_914' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_836 = or i1 %or_ln117_834, i1 %and_ln102_1137" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_836' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_916)   --->   "%select_ln117_915 = select i1 %or_ln117_835, i5 %select_ln117_914, i5 28" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_915' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_837 = or i1 %or_ln117_836, i1 %and_ln102_1160" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_916 = select i1 %or_ln117_836, i5 %select_ln117_915, i5 29" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_916' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_917 = select i1 %or_ln117_837, i5 %select_ln117_916, i5 30" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_917' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.64ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 860, i5 1, i13 7873, i5 2, i13 433, i5 3, i13 7504, i5 4, i13 66, i5 5, i13 322, i5 6, i13 7839, i5 7, i13 17, i5 8, i13 222, i5 9, i13 7875, i5 10, i13 8150, i5 11, i13 7669, i5 12, i13 8178, i5 13, i13 0, i5 14, i13 312, i5 15, i13 7880, i5 16, i13 145, i5 17, i13 2062, i5 18, i13 170, i5 19, i13 7745, i5 20, i13 8071, i5 21, i13 8084, i5 22, i13 7666, i5 23, i13 7898, i5 24, i13 51, i5 25, i13 48, i5 26, i13 7921, i5 27, i13 7956, i5 28, i13 240, i5 29, i13 272, i5 30, i13 8152, i13 0, i5 %select_ln117_917" [firmware/BDT.h:118]   --->   Operation 169 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 170 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.523ns
The critical path consists of the following:
	wire read operation ('x_52_val_read', firmware/BDT.h:86) on port 'x_52_val' (firmware/BDT.h:86) [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [32]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [64]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1126', firmware/BDT.h:102) [70]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1130', firmware/BDT.h:102) [82]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_812', firmware/BDT.h:117) [124]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_890', firmware/BDT.h:117) [127]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_891', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_892', firmware/BDT.h:117) [132]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_893', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_894', firmware/BDT.h:117) [135]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_895', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_896', firmware/BDT.h:117) [140]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_897', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_898', firmware/BDT.h:117) [144]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_899', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_900', firmware/BDT.h:117) [148]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_901', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_902', firmware/BDT.h:117) [151]  (0.351 ns)

 <State 2>: 3.198ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [63]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1125', firmware/BDT.h:102) [67]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1128', firmware/BDT.h:102) [76]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1134', firmware/BDT.h:102) [90]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_824', firmware/BDT.h:117) [153]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_904', firmware/BDT.h:117) [156]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_905', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_906', firmware/BDT.h:117) [160]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_907', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_908', firmware/BDT.h:117) [164]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_909', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_910', firmware/BDT.h:117) [168]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_911', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_912', firmware/BDT.h:117) [172]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_913', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_914', firmware/BDT.h:117) [176]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_915', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_916', firmware/BDT.h:117) [180]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_917', firmware/BDT.h:117) [181]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [182]  (0.642 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
