// Seed: 3635875493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  id_7(
      .id_0(1'b0 < 1),
      .sum(1),
      .id_1(1'd0),
      .id_2(id_6),
      .id_3(1'h0 == 0),
      .id_4({""{id_8[1]}}),
      .id_5("" + 1'h0 - 1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @("" ~^ 1 or posedge id_3) begin
    id_1 <= 1;
  end
  module_0(
      id_5, id_5, id_7, id_3, id_7, id_4
  );
endmodule
