// Seed: 2192341852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wor id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_19 = 1;
  assign id_5 = -1;
  assign module_1.id_2 = 0;
  wire id_20;
  ;
  assign id_10 = (id_17);
  logic [1 : -1 'h0] id_21;
  wire id_22;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    output tri id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
