{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:44:03 2019 " "Info: Processing started: Wed May 22 16:44:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off electricTimer -c electricTimer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off electricTimer -c electricTimer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[3\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[3\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[3\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[3\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[3\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[3\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "mode_sel:D2\|Equal1~2 " "Info: Detected gated clock \"mode_sel:D2\|Equal1~2\" as buffer" {  } { { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mode_sel:D2\|Equal1~1 " "Info: Detected gated clock \"mode_sel:D2\|Equal1~1\" as buffer" {  } { { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mode_sel:D2\|countsec\[0\] " "Info: Detected ripple clock \"mode_sel:D2\|countsec\[0\]\" as buffer" {  } { { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|countsec\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mode_sel:D2\|countsec\[1\] " "Info: Detected ripple clock \"mode_sel:D2\|countsec\[1\]\" as buffer" {  } { { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|countsec\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ci_sec~1 " "Info: Detected gated clock \"ci_sec~1\" as buffer" {  } { { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ci_sec~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|clk_out " "Info: Detected ripple clock \"clk_1hz:D1\|clk_out\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/clk_1hz.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mode_sel:D2\|Equal1~0 " "Info: Detected gated clock \"mode_sel:D2\|Equal1~0\" as buffer" {  } { { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21:D3\|Y " "Info: Detected gated clock \"mux21:D3\|Y\" as buffer" {  } { { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21:D3\|Y" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register counter24_hour:D6\|countsec0\[1\] register counter24_hour:D6\|countsec0\[2\] 283.93 MHz 3.522 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 283.93 MHz between source register \"counter24_hour:D6\|countsec0\[1\]\" and destination register \"counter24_hour:D6\|countsec0\[2\]\" (period= 3.522 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.308 ns + Longest register register " "Info: + Longest register to register delay is 3.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter24_hour:D6\|countsec0\[1\] 1 REG LCFF_X19_Y31_N21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y31_N21; Fanout = 15; REG Node = 'counter24_hour:D6\|countsec0\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.438 ns) 1.003 ns counter24_hour:D6\|Equal12~1 2 COMB LCCOMB_X20_Y31_N24 1 " "Info: 2: + IC(0.565 ns) + CELL(0.438 ns) = 1.003 ns; Loc. = LCCOMB_X20_Y31_N24; Fanout = 1; COMB Node = 'counter24_hour:D6\|Equal12~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter24_hour:D6|countsec0[1] counter24_hour:D6|Equal12~1 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 1.533 ns counter24_hour:D6\|countsec0\[3\]~34 3 COMB LCCOMB_X20_Y31_N28 2 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 1.533 ns; Loc. = LCCOMB_X20_Y31_N28; Fanout = 2; COMB Node = 'counter24_hour:D6\|countsec0\[3\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { counter24_hour:D6|Equal12~1 counter24_hour:D6|countsec0[3]~34 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 2.212 ns counter24_hour:D6\|countsec0\[3\]~42 4 COMB LCCOMB_X20_Y31_N18 4 " "Info: 4: + IC(0.259 ns) + CELL(0.420 ns) = 2.212 ns; Loc. = LCCOMB_X20_Y31_N18; Fanout = 4; COMB Node = 'counter24_hour:D6\|countsec0\[3\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { counter24_hour:D6|countsec0[3]~34 counter24_hour:D6|countsec0[3]~42 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.659 ns) 3.308 ns counter24_hour:D6\|countsec0\[2\] 5 REG LCFF_X19_Y31_N23 12 " "Info: 5: + IC(0.437 ns) + CELL(0.659 ns) = 3.308 ns; Loc. = LCFF_X19_Y31_N23; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { counter24_hour:D6|countsec0[3]~42 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 54.17 % ) " "Info: Total cell delay = 1.792 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 45.83 % ) " "Info: Total interconnect delay = 1.516 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { counter24_hour:D6|countsec0[1] counter24_hour:D6|Equal12~1 counter24_hour:D6|countsec0[3]~34 counter24_hour:D6|countsec0[3]~42 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { counter24_hour:D6|countsec0[1] {} counter24_hour:D6|Equal12~1 {} counter24_hour:D6|countsec0[3]~34 {} counter24_hour:D6|countsec0[3]~42 {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.565ns 0.255ns 0.259ns 0.437ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 7.414 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 7.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.787 ns) 2.894 ns clk_1hz:D1\|clk_out 2 REG LCFF_X29_Y31_N17 43 " "Info: 2: + IC(1.128 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X29_Y31_N17; Fanout = 43; REG Node = 'clk_1hz:D1\|clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { CLOCK_27 clk_1hz:D1|clk_out } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/clk_1hz.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.275 ns) 3.915 ns mux21:D3\|Y 3 COMB LCCOMB_X30_Y30_N2 1 " "Info: 3: + IC(0.746 ns) + CELL(0.275 ns) = 3.915 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { clk_1hz:D1|clk_out mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 5.851 ns mux21:D3\|Y~clkctrl 4 COMB CLKCTRL_G14 22 " "Info: 4: + IC(1.936 ns) + CELL(0.000 ns) = 5.851 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 7.414 ns counter24_hour:D6\|countsec0\[2\] 5 REG LCFF_X19_Y31_N23 12 " "Info: 5: + IC(1.026 ns) + CELL(0.537 ns) = 7.414 ns; Loc. = LCFF_X19_Y31_N23; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.578 ns ( 34.77 % ) " "Info: Total cell delay = 2.578 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.836 ns ( 65.23 % ) " "Info: Total interconnect delay = 4.836 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CLOCK_27 clk_1hz:D1|clk_out mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|clk_out {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.128ns 0.746ns 1.936ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 7.414 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 7.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.787 ns) 2.894 ns clk_1hz:D1\|clk_out 2 REG LCFF_X29_Y31_N17 43 " "Info: 2: + IC(1.128 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X29_Y31_N17; Fanout = 43; REG Node = 'clk_1hz:D1\|clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { CLOCK_27 clk_1hz:D1|clk_out } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/clk_1hz.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.275 ns) 3.915 ns mux21:D3\|Y 3 COMB LCCOMB_X30_Y30_N2 1 " "Info: 3: + IC(0.746 ns) + CELL(0.275 ns) = 3.915 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { clk_1hz:D1|clk_out mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 5.851 ns mux21:D3\|Y~clkctrl 4 COMB CLKCTRL_G14 22 " "Info: 4: + IC(1.936 ns) + CELL(0.000 ns) = 5.851 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 7.414 ns counter24_hour:D6\|countsec0\[1\] 5 REG LCFF_X19_Y31_N21 15 " "Info: 5: + IC(1.026 ns) + CELL(0.537 ns) = 7.414 ns; Loc. = LCFF_X19_Y31_N21; Fanout = 15; REG Node = 'counter24_hour:D6\|countsec0\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.578 ns ( 34.77 % ) " "Info: Total cell delay = 2.578 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.836 ns ( 65.23 % ) " "Info: Total interconnect delay = 4.836 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CLOCK_27 clk_1hz:D1|clk_out mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|clk_out {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[1] {} } { 0.000ns 0.000ns 1.128ns 0.746ns 1.936ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CLOCK_27 clk_1hz:D1|clk_out mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|clk_out {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.128ns 0.746ns 1.936ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CLOCK_27 clk_1hz:D1|clk_out mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|clk_out {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[1] {} } { 0.000ns 0.000ns 1.128ns 0.746ns 1.936ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { counter24_hour:D6|countsec0[1] counter24_hour:D6|Equal12~1 counter24_hour:D6|countsec0[3]~34 counter24_hour:D6|countsec0[3]~42 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { counter24_hour:D6|countsec0[1] {} counter24_hour:D6|Equal12~1 {} counter24_hour:D6|countsec0[3]~34 {} counter24_hour:D6|countsec0[3]~42 {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.565ns 0.255ns 0.259ns 0.437ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CLOCK_27 clk_1hz:D1|clk_out mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|clk_out {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.128ns 0.746ns 1.936ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CLOCK_27 clk_1hz:D1|clk_out mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|clk_out {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[1] {} } { 0.000ns 0.000ns 1.128ns 0.746ns 1.936ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register counter60_min_sec:D5\|countsec0\[3\] register fbcd7seg:D10\|dis\[1\]~latch 146.28 MHz 6.836 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 146.28 MHz between source register \"counter60_min_sec:D5\|countsec0\[3\]\" and destination register \"fbcd7seg:D10\|dis\[1\]~latch\" (period= 6.836 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.750 ns + Longest register register " "Info: + Longest register to register delay is 1.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter60_min_sec:D5\|countsec0\[3\] 1 REG LCFF_X24_Y31_N29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y31_N29; Fanout = 11; REG Node = 'counter60_min_sec:D5\|countsec0\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60_min_sec:D5|countsec0[3] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.275 ns) 0.826 ns fbcd7seg:D10\|Mux5~0 2 COMB LCCOMB_X24_Y31_N16 2 " "Info: 2: + IC(0.551 ns) + CELL(0.275 ns) = 0.826 ns; Loc. = LCCOMB_X24_Y31_N16; Fanout = 2; COMB Node = 'fbcd7seg:D10\|Mux5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { counter60_min_sec:D5|countsec0[3] fbcd7seg:D10|Mux5~0 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.245 ns) 1.347 ns fbcd7seg:D10\|dis~15 3 COMB LCCOMB_X24_Y31_N18 2 " "Info: 3: + IC(0.276 ns) + CELL(0.245 ns) = 1.347 ns; Loc. = LCCOMB_X24_Y31_N18; Fanout = 2; COMB Node = 'fbcd7seg:D10\|dis~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { fbcd7seg:D10|Mux5~0 fbcd7seg:D10|dis~15 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.750 ns fbcd7seg:D10\|dis\[1\]~latch 4 REG LCCOMB_X24_Y31_N0 2 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.750 ns; Loc. = LCCOMB_X24_Y31_N0; Fanout = 2; REG Node = 'fbcd7seg:D10\|dis\[1\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { fbcd7seg:D10|dis~15 fbcd7seg:D10|dis[1]~latch } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.670 ns ( 38.29 % ) " "Info: Total cell delay = 0.670 ns ( 38.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 61.71 % ) " "Info: Total interconnect delay = 1.080 ns ( 61.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { counter60_min_sec:D5|countsec0[3] fbcd7seg:D10|Mux5~0 fbcd7seg:D10|dis~15 fbcd7seg:D10|dis[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.750 ns" { counter60_min_sec:D5|countsec0[3] {} fbcd7seg:D10|Mux5~0 {} fbcd7seg:D10|dis~15 {} fbcd7seg:D10|dis[1]~latch {} } { 0.000ns 0.551ns 0.276ns 0.253ns } { 0.000ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.224 ns - Smallest " "Info: - Smallest clock skew is -0.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 8.293 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 8.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.787 ns) 4.033 ns mode_sel:D2\|countsec\[0\] 2 REG LCFF_X30_Y30_N7 7 " "Info: 2: + IC(2.404 ns) + CELL(0.787 ns) = 4.033 ns; Loc. = LCFF_X30_Y30_N7; Fanout = 7; REG Node = 'mode_sel:D2\|countsec\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { KEY[1] mode_sel:D2|countsec[0] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.275 ns) 5.055 ns mode_sel:D2\|Equal1~1 3 COMB LCCOMB_X30_Y30_N18 18 " "Info: 3: + IC(0.747 ns) + CELL(0.275 ns) = 5.055 ns; Loc. = LCCOMB_X30_Y30_N18; Fanout = 18; COMB Node = 'mode_sel:D2\|Equal1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { mode_sel:D2|countsec[0] mode_sel:D2|Equal1~1 } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.000 ns) 6.668 ns mode_sel:D2\|Equal1~1clkctrl 4 COMB CLKCTRL_G10 26 " "Info: 4: + IC(1.613 ns) + CELL(0.000 ns) = 6.668 ns; Loc. = CLKCTRL_G10; Fanout = 26; COMB Node = 'mode_sel:D2\|Equal1~1clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { mode_sel:D2|Equal1~1 mode_sel:D2|Equal1~1clkctrl } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.271 ns) 8.293 ns fbcd7seg:D10\|dis\[1\]~latch 5 REG LCCOMB_X24_Y31_N0 2 " "Info: 5: + IC(1.354 ns) + CELL(0.271 ns) = 8.293 ns; Loc. = LCCOMB_X24_Y31_N0; Fanout = 2; REG Node = 'fbcd7seg:D10\|dis\[1\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { mode_sel:D2|Equal1~1clkctrl fbcd7seg:D10|dis[1]~latch } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 26.23 % ) " "Info: Total cell delay = 2.175 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.118 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.118 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.293 ns" { KEY[1] mode_sel:D2|countsec[0] mode_sel:D2|Equal1~1 mode_sel:D2|Equal1~1clkctrl fbcd7seg:D10|dis[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.293 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[0] {} mode_sel:D2|Equal1~1 {} mode_sel:D2|Equal1~1clkctrl {} fbcd7seg:D10|dis[1]~latch {} } { 0.000ns 0.000ns 2.404ns 0.747ns 1.613ns 1.354ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 8.517 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 8.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.787 ns) 4.033 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X30_Y30_N9 10 " "Info: 2: + IC(2.404 ns) + CELL(0.787 ns) = 4.033 ns; Loc. = LCFF_X30_Y30_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.242 ns) 4.603 ns ci_sec~1 3 COMB LCCOMB_X30_Y30_N10 2 " "Info: 3: + IC(0.328 ns) + CELL(0.242 ns) = 4.603 ns; Loc. = LCCOMB_X30_Y30_N10; Fanout = 2; COMB Node = 'ci_sec~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mode_sel:D2|countsec[1] ci_sec~1 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.012 ns mux21:D3\|Y 4 COMB LCCOMB_X30_Y30_N2 1 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 5.012 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ci_sec~1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 6.948 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 22 " "Info: 5: + IC(1.936 ns) + CELL(0.000 ns) = 6.948 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 8.517 ns counter60_min_sec:D5\|countsec0\[3\] 6 REG LCFF_X24_Y31_N29 11 " "Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 8.517 ns; Loc. = LCFF_X24_Y31_N29; Fanout = 11; REG Node = 'counter60_min_sec:D5\|countsec0\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[3] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 30.03 % ) " "Info: Total cell delay = 2.558 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.959 ns ( 69.97 % ) " "Info: Total interconnect delay = 5.959 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec0[3] {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.293 ns" { KEY[1] mode_sel:D2|countsec[0] mode_sel:D2|Equal1~1 mode_sel:D2|Equal1~1clkctrl fbcd7seg:D10|dis[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.293 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[0] {} mode_sel:D2|Equal1~1 {} mode_sel:D2|Equal1~1clkctrl {} fbcd7seg:D10|dis[1]~latch {} } { 0.000ns 0.000ns 2.404ns 0.747ns 1.613ns 1.354ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec0[3] {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.194 ns + " "Info: + Micro setup delay of destination is 1.194 ns" {  } { { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { counter60_min_sec:D5|countsec0[3] fbcd7seg:D10|Mux5~0 fbcd7seg:D10|dis~15 fbcd7seg:D10|dis[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.750 ns" { counter60_min_sec:D5|countsec0[3] {} fbcd7seg:D10|Mux5~0 {} fbcd7seg:D10|dis~15 {} fbcd7seg:D10|dis[1]~latch {} } { 0.000ns 0.551ns 0.276ns 0.253ns } { 0.000ns 0.275ns 0.245ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.293 ns" { KEY[1] mode_sel:D2|countsec[0] mode_sel:D2|Equal1~1 mode_sel:D2|Equal1~1clkctrl fbcd7seg:D10|dis[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.293 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[0] {} mode_sel:D2|Equal1~1 {} mode_sel:D2|Equal1~1clkctrl {} fbcd7seg:D10|dis[1]~latch {} } { 0.000ns 0.000ns 2.404ns 0.747ns 1.613ns 1.354ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec0[3] {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register counter24_hour:D6\|countsec0\[1\] register counter24_hour:D6\|countsec0\[2\] 283.93 MHz 3.522 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 283.93 MHz between source register \"counter24_hour:D6\|countsec0\[1\]\" and destination register \"counter24_hour:D6\|countsec0\[2\]\" (period= 3.522 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.308 ns + Longest register register " "Info: + Longest register to register delay is 3.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter24_hour:D6\|countsec0\[1\] 1 REG LCFF_X19_Y31_N21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y31_N21; Fanout = 15; REG Node = 'counter24_hour:D6\|countsec0\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.438 ns) 1.003 ns counter24_hour:D6\|Equal12~1 2 COMB LCCOMB_X20_Y31_N24 1 " "Info: 2: + IC(0.565 ns) + CELL(0.438 ns) = 1.003 ns; Loc. = LCCOMB_X20_Y31_N24; Fanout = 1; COMB Node = 'counter24_hour:D6\|Equal12~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter24_hour:D6|countsec0[1] counter24_hour:D6|Equal12~1 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 1.533 ns counter24_hour:D6\|countsec0\[3\]~34 3 COMB LCCOMB_X20_Y31_N28 2 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 1.533 ns; Loc. = LCCOMB_X20_Y31_N28; Fanout = 2; COMB Node = 'counter24_hour:D6\|countsec0\[3\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { counter24_hour:D6|Equal12~1 counter24_hour:D6|countsec0[3]~34 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 2.212 ns counter24_hour:D6\|countsec0\[3\]~42 4 COMB LCCOMB_X20_Y31_N18 4 " "Info: 4: + IC(0.259 ns) + CELL(0.420 ns) = 2.212 ns; Loc. = LCCOMB_X20_Y31_N18; Fanout = 4; COMB Node = 'counter24_hour:D6\|countsec0\[3\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { counter24_hour:D6|countsec0[3]~34 counter24_hour:D6|countsec0[3]~42 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.659 ns) 3.308 ns counter24_hour:D6\|countsec0\[2\] 5 REG LCFF_X19_Y31_N23 12 " "Info: 5: + IC(0.437 ns) + CELL(0.659 ns) = 3.308 ns; Loc. = LCFF_X19_Y31_N23; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { counter24_hour:D6|countsec0[3]~42 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 54.17 % ) " "Info: Total cell delay = 1.792 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 45.83 % ) " "Info: Total interconnect delay = 1.516 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { counter24_hour:D6|countsec0[1] counter24_hour:D6|Equal12~1 counter24_hour:D6|countsec0[3]~34 counter24_hour:D6|countsec0[3]~42 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { counter24_hour:D6|countsec0[1] {} counter24_hour:D6|Equal12~1 {} counter24_hour:D6|countsec0[3]~34 {} counter24_hour:D6|countsec0[3]~42 {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.565ns 0.255ns 0.259ns 0.437ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 6.679 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 6.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.419 ns) 3.180 ns mux21:D3\|Y 2 COMB LCCOMB_X30_Y30_N2 1 " "Info: 2: + IC(1.899 ns) + CELL(0.419 ns) = 3.180 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { KEY[0] mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 5.116 ns mux21:D3\|Y~clkctrl 3 COMB CLKCTRL_G14 22 " "Info: 3: + IC(1.936 ns) + CELL(0.000 ns) = 5.116 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.679 ns counter24_hour:D6\|countsec0\[2\] 4 REG LCFF_X19_Y31_N23 12 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.679 ns; Loc. = LCFF_X19_Y31_N23; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.818 ns ( 27.22 % ) " "Info: Total cell delay = 1.818 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.861 ns ( 72.78 % ) " "Info: Total interconnect delay = 4.861 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.026ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 6.679 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 6.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.419 ns) 3.180 ns mux21:D3\|Y 2 COMB LCCOMB_X30_Y30_N2 1 " "Info: 2: + IC(1.899 ns) + CELL(0.419 ns) = 3.180 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { KEY[0] mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 5.116 ns mux21:D3\|Y~clkctrl 3 COMB CLKCTRL_G14 22 " "Info: 3: + IC(1.936 ns) + CELL(0.000 ns) = 5.116 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.679 ns counter24_hour:D6\|countsec0\[1\] 4 REG LCFF_X19_Y31_N21 15 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.679 ns; Loc. = LCFF_X19_Y31_N21; Fanout = 15; REG Node = 'counter24_hour:D6\|countsec0\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.818 ns ( 27.22 % ) " "Info: Total cell delay = 1.818 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.861 ns ( 72.78 % ) " "Info: Total interconnect delay = 4.861 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[1] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.026ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.026ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[1] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.026ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter24_hour.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { counter24_hour:D6|countsec0[1] counter24_hour:D6|Equal12~1 counter24_hour:D6|countsec0[3]~34 counter24_hour:D6|countsec0[3]~42 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { counter24_hour:D6|countsec0[1] {} counter24_hour:D6|Equal12~1 {} counter24_hour:D6|countsec0[3]~34 {} counter24_hour:D6|countsec0[3]~42 {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.565ns 0.255ns 0.259ns 0.437ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.026ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[1] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.026ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY\[1\] 44 " "Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock \"KEY\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mode_sel:D2\|countsec\[0\] counter60_min_sec:D4\|Cout KEY\[1\] 3.477 ns " "Info: Found hold time violation between source  pin or register \"mode_sel:D2\|countsec\[0\]\" and destination pin or register \"counter60_min_sec:D4\|Cout\" for clock \"KEY\[1\]\" (Hold time is 3.477 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.734 ns + Largest " "Info: + Largest clock skew is 4.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 8.517 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 8.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.787 ns) 4.033 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X30_Y30_N9 10 " "Info: 2: + IC(2.404 ns) + CELL(0.787 ns) = 4.033 ns; Loc. = LCFF_X30_Y30_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.242 ns) 4.603 ns ci_sec~1 3 COMB LCCOMB_X30_Y30_N10 2 " "Info: 3: + IC(0.328 ns) + CELL(0.242 ns) = 4.603 ns; Loc. = LCCOMB_X30_Y30_N10; Fanout = 2; COMB Node = 'ci_sec~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mode_sel:D2|countsec[1] ci_sec~1 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.012 ns mux21:D3\|Y 4 COMB LCCOMB_X30_Y30_N2 1 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 5.012 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ci_sec~1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 6.948 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 22 " "Info: 5: + IC(1.936 ns) + CELL(0.000 ns) = 6.948 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 8.517 ns counter60_min_sec:D4\|Cout 6 REG LCFF_X30_Y30_N1 4 " "Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 8.517 ns; Loc. = LCFF_X30_Y30_N1; Fanout = 4; REG Node = 'counter60_min_sec:D4\|Cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D4|Cout } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 30.03 % ) " "Info: Total cell delay = 2.558 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.959 ns ( 69.97 % ) " "Info: Total interconnect delay = 5.959 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|Cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|Cout {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 3.783 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to source register is 3.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.537 ns) 3.783 ns mode_sel:D2\|countsec\[0\] 2 REG LCFF_X30_Y30_N7 7 " "Info: 2: + IC(2.404 ns) + CELL(0.537 ns) = 3.783 ns; Loc. = LCFF_X30_Y30_N7; Fanout = 7; REG Node = 'mode_sel:D2\|countsec\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { KEY[1] mode_sel:D2|countsec[0] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.45 % ) " "Info: Total cell delay = 1.379 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.404 ns ( 63.55 % ) " "Info: Total interconnect delay = 2.404 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.783 ns" { KEY[1] mode_sel:D2|countsec[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.783 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[0] {} } { 0.000ns 0.000ns 2.404ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|Cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|Cout {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.783 ns" { KEY[1] mode_sel:D2|countsec[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.783 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[0] {} } { 0.000ns 0.000ns 2.404ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.273 ns - Shortest register register " "Info: - Shortest register to register delay is 1.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode_sel:D2\|countsec\[0\] 1 REG LCFF_X30_Y30_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y30_N7; Fanout = 7; REG Node = 'mode_sel:D2\|countsec\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_sel:D2|countsec[0] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.149 ns) 0.473 ns ci_sec~1 2 COMB LCCOMB_X30_Y30_N10 2 " "Info: 2: + IC(0.324 ns) + CELL(0.149 ns) = 0.473 ns; Loc. = LCCOMB_X30_Y30_N10; Fanout = 2; COMB Node = 'ci_sec~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { mode_sel:D2|countsec[0] ci_sec~1 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 1.189 ns counter60_min_sec:D4\|Cout~1 3 COMB LCCOMB_X30_Y30_N0 1 " "Info: 3: + IC(0.278 ns) + CELL(0.438 ns) = 1.189 ns; Loc. = LCCOMB_X30_Y30_N0; Fanout = 1; COMB Node = 'counter60_min_sec:D4\|Cout~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { ci_sec~1 counter60_min_sec:D4|Cout~1 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.273 ns counter60_min_sec:D4\|Cout 4 REG LCFF_X30_Y30_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.273 ns; Loc. = LCFF_X30_Y30_N1; Fanout = 4; REG Node = 'counter60_min_sec:D4\|Cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter60_min_sec:D4|Cout~1 counter60_min_sec:D4|Cout } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.671 ns ( 52.71 % ) " "Info: Total cell delay = 0.671 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 47.29 % ) " "Info: Total interconnect delay = 0.602 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { mode_sel:D2|countsec[0] ci_sec~1 counter60_min_sec:D4|Cout~1 counter60_min_sec:D4|Cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.273 ns" { mode_sel:D2|countsec[0] {} ci_sec~1 {} counter60_min_sec:D4|Cout~1 {} counter60_min_sec:D4|Cout {} } { 0.000ns 0.324ns 0.278ns 0.000ns } { 0.000ns 0.149ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|Cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|Cout {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.032ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.783 ns" { KEY[1] mode_sel:D2|countsec[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.783 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[0] {} } { 0.000ns 0.000ns 2.404ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { mode_sel:D2|countsec[0] ci_sec~1 counter60_min_sec:D4|Cout~1 counter60_min_sec:D4|Cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.273 ns" { mode_sel:D2|countsec[0] {} ci_sec~1 {} counter60_min_sec:D4|Cout~1 {} counter60_min_sec:D4|Cout {} } { 0.000ns 0.324ns 0.278ns 0.000ns } { 0.000ns 0.149ns 0.438ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter60_min_sec:D5\|countsec0\[2\] SW\[0\] KEY\[0\] -0.272 ns register " "Info: tsu for register \"counter60_min_sec:D5\|countsec0\[2\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is -0.272 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.449 ns + Longest pin register " "Info: + Longest pin to register delay is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.275 ns) 4.084 ns counter60_min_sec:D5\|countsec1\[2\]~21 2 COMB LCCOMB_X23_Y30_N28 12 " "Info: 2: + IC(2.810 ns) + CELL(0.275 ns) = 4.084 ns; Loc. = LCCOMB_X23_Y30_N28; Fanout = 12; COMB Node = 'counter60_min_sec:D5\|countsec1\[2\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { SW[0] counter60_min_sec:D5|countsec1[2]~21 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.275 ns) 5.345 ns counter60_min_sec:D5\|countsec0\[3\]~30 3 COMB LCCOMB_X25_Y31_N16 4 " "Info: 3: + IC(0.986 ns) + CELL(0.275 ns) = 5.345 ns; Loc. = LCCOMB_X25_Y31_N16; Fanout = 4; COMB Node = 'counter60_min_sec:D5\|countsec0\[3\]~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { counter60_min_sec:D5|countsec1[2]~21 counter60_min_sec:D5|countsec0[3]~30 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.659 ns) 6.449 ns counter60_min_sec:D5\|countsec0\[2\] 4 REG LCFF_X24_Y31_N27 12 " "Info: 4: + IC(0.445 ns) + CELL(0.659 ns) = 6.449 ns; Loc. = LCFF_X24_Y31_N27; Fanout = 12; REG Node = 'counter60_min_sec:D5\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { counter60_min_sec:D5|countsec0[3]~30 counter60_min_sec:D5|countsec0[2] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns ( 34.24 % ) " "Info: Total cell delay = 2.208 ns ( 34.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.241 ns ( 65.76 % ) " "Info: Total interconnect delay = 4.241 ns ( 65.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { SW[0] counter60_min_sec:D5|countsec1[2]~21 counter60_min_sec:D5|countsec0[3]~30 counter60_min_sec:D5|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { SW[0] {} SW[0]~combout {} counter60_min_sec:D5|countsec1[2]~21 {} counter60_min_sec:D5|countsec0[3]~30 {} counter60_min_sec:D5|countsec0[2] {} } { 0.000ns 0.000ns 2.810ns 0.986ns 0.445ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 6.685 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 6.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.419 ns) 3.180 ns mux21:D3\|Y 2 COMB LCCOMB_X30_Y30_N2 1 " "Info: 2: + IC(1.899 ns) + CELL(0.419 ns) = 3.180 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { KEY[0] mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 5.116 ns mux21:D3\|Y~clkctrl 3 COMB CLKCTRL_G14 22 " "Info: 3: + IC(1.936 ns) + CELL(0.000 ns) = 5.116 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 6.685 ns counter60_min_sec:D5\|countsec0\[2\] 4 REG LCFF_X24_Y31_N27 12 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.685 ns; Loc. = LCFF_X24_Y31_N27; Fanout = 12; REG Node = 'counter60_min_sec:D5\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[2] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.818 ns ( 27.20 % ) " "Info: Total cell delay = 1.818 ns ( 27.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.867 ns ( 72.80 % ) " "Info: Total interconnect delay = 4.867 ns ( 72.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.685 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.685 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec0[2] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.032ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { SW[0] counter60_min_sec:D5|countsec1[2]~21 counter60_min_sec:D5|countsec0[3]~30 counter60_min_sec:D5|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { SW[0] {} SW[0]~combout {} counter60_min_sec:D5|countsec1[2]~21 {} counter60_min_sec:D5|countsec0[3]~30 {} counter60_min_sec:D5|countsec0[2] {} } { 0.000ns 0.000ns 2.810ns 0.986ns 0.445ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.685 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.685 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec0[2] {} } { 0.000ns 0.000ns 1.899ns 1.936ns 1.032ns } { 0.000ns 0.862ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] HEX2\[3\] counter60_min_sec:D4\|countsec0\[0\] 17.914 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"HEX2\[3\]\" through register \"counter60_min_sec:D4\|countsec0\[0\]\" is 17.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 8.518 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 8.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.787 ns) 4.033 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X30_Y30_N9 10 " "Info: 2: + IC(2.404 ns) + CELL(0.787 ns) = 4.033 ns; Loc. = LCFF_X30_Y30_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.242 ns) 4.603 ns ci_sec~1 3 COMB LCCOMB_X30_Y30_N10 2 " "Info: 3: + IC(0.328 ns) + CELL(0.242 ns) = 4.603 ns; Loc. = LCCOMB_X30_Y30_N10; Fanout = 2; COMB Node = 'ci_sec~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mode_sel:D2|countsec[1] ci_sec~1 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.012 ns mux21:D3\|Y 4 COMB LCCOMB_X30_Y30_N2 1 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 5.012 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ci_sec~1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 6.948 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 22 " "Info: 5: + IC(1.936 ns) + CELL(0.000 ns) = 6.948 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 8.518 ns counter60_min_sec:D4\|countsec0\[0\] 6 REG LCFF_X32_Y30_N17 12 " "Info: 6: + IC(1.033 ns) + CELL(0.537 ns) = 8.518 ns; Loc. = LCFF_X32_Y30_N17; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 30.03 % ) " "Info: Total cell delay = 2.558 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.960 ns ( 69.97 % ) " "Info: Total interconnect delay = 5.960 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[0] {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.033ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.146 ns + Longest register pin " "Info: + Longest register to pin delay is 9.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter60_min_sec:D4\|countsec0\[0\] 1 REG LCFF_X32_Y30_N17 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y30_N17; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.438 ns) 0.810 ns fbcd7seg:D8\|Mux3~0 2 COMB LCCOMB_X32_Y30_N6 2 " "Info: 2: + IC(0.372 ns) + CELL(0.438 ns) = 0.810 ns; Loc. = LCCOMB_X32_Y30_N6; Fanout = 2; COMB Node = 'fbcd7seg:D8\|Mux3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter60_min_sec:D4|countsec0[0] fbcd7seg:D8|Mux3~0 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 1.212 ns fbcd7seg:D8\|dis~17 3 COMB LCCOMB_X32_Y30_N8 2 " "Info: 3: + IC(0.253 ns) + CELL(0.149 ns) = 1.212 ns; Loc. = LCCOMB_X32_Y30_N8; Fanout = 2; COMB Node = 'fbcd7seg:D8\|dis~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { fbcd7seg:D8|Mux3~0 fbcd7seg:D8|dis~17 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.275 ns) 2.144 ns fbcd7seg:D8\|dis\[3\]~head_lut 4 COMB LCCOMB_X31_Y30_N22 1 " "Info: 4: + IC(0.657 ns) + CELL(0.275 ns) = 2.144 ns; Loc. = LCCOMB_X31_Y30_N22; Fanout = 1; COMB Node = 'fbcd7seg:D8\|dis\[3\]~head_lut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { fbcd7seg:D8|dis~17 fbcd7seg:D8|dis[3]~head_lut } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.330 ns) + CELL(2.672 ns) 9.146 ns HEX2\[3\] 5 PIN PIN_AC26 0 " "Info: 5: + IC(4.330 ns) + CELL(2.672 ns) = 9.146 ns; Loc. = PIN_AC26; Fanout = 0; PIN Node = 'HEX2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { fbcd7seg:D8|dis[3]~head_lut HEX2[3] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.534 ns ( 38.64 % ) " "Info: Total cell delay = 3.534 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 61.36 % ) " "Info: Total interconnect delay = 5.612 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.146 ns" { counter60_min_sec:D4|countsec0[0] fbcd7seg:D8|Mux3~0 fbcd7seg:D8|dis~17 fbcd7seg:D8|dis[3]~head_lut HEX2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.146 ns" { counter60_min_sec:D4|countsec0[0] {} fbcd7seg:D8|Mux3~0 {} fbcd7seg:D8|dis~17 {} fbcd7seg:D8|dis[3]~head_lut {} HEX2[3] {} } { 0.000ns 0.372ns 0.253ns 0.657ns 4.330ns } { 0.000ns 0.438ns 0.149ns 0.275ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[0] {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.033ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.146 ns" { counter60_min_sec:D4|countsec0[0] fbcd7seg:D8|Mux3~0 fbcd7seg:D8|dis~17 fbcd7seg:D8|dis[3]~head_lut HEX2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.146 ns" { counter60_min_sec:D4|countsec0[0] {} fbcd7seg:D8|Mux3~0 {} fbcd7seg:D8|dis~17 {} fbcd7seg:D8|dis[3]~head_lut {} HEX2[3] {} } { 0.000ns 0.372ns 0.253ns 0.657ns 4.330ns } { 0.000ns 0.438ns 0.149ns 0.275ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter60_min_sec:D4\|countsec0\[1\] SW\[0\] KEY\[1\] 4.485 ns register " "Info: th for register \"counter60_min_sec:D4\|countsec0\[1\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[1\]\") is 4.485 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 8.518 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 8.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.787 ns) 4.033 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X30_Y30_N9 10 " "Info: 2: + IC(2.404 ns) + CELL(0.787 ns) = 4.033 ns; Loc. = LCFF_X30_Y30_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.242 ns) 4.603 ns ci_sec~1 3 COMB LCCOMB_X30_Y30_N10 2 " "Info: 3: + IC(0.328 ns) + CELL(0.242 ns) = 4.603 ns; Loc. = LCCOMB_X30_Y30_N10; Fanout = 2; COMB Node = 'ci_sec~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mode_sel:D2|countsec[1] ci_sec~1 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.012 ns mux21:D3\|Y 4 COMB LCCOMB_X30_Y30_N2 1 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 5.012 ns; Loc. = LCCOMB_X30_Y30_N2; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ci_sec~1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.000 ns) 6.948 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 22 " "Info: 5: + IC(1.936 ns) + CELL(0.000 ns) = 6.948 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 8.518 ns counter60_min_sec:D4\|countsec0\[1\] 6 REG LCFF_X32_Y30_N27 12 " "Info: 6: + IC(1.033 ns) + CELL(0.537 ns) = 8.518 ns; Loc. = LCFF_X32_Y30_N27; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[1] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 30.03 % ) " "Info: Total cell delay = 2.558 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.960 ns ( 69.97 % ) " "Info: Total interconnect delay = 5.960 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[1] {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.033ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.299 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/electricTimer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.275 ns) 3.346 ns counter60_min_sec:D4\|countsec1\[2\]~21 2 COMB LCCOMB_X31_Y30_N24 11 " "Info: 2: + IC(2.072 ns) + CELL(0.275 ns) = 3.346 ns; Loc. = LCCOMB_X31_Y30_N24; Fanout = 11; COMB Node = 'counter60_min_sec:D4\|countsec1\[2\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { SW[0] counter60_min_sec:D4|countsec1[2]~21 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.416 ns) 4.215 ns counter60_min_sec:D4\|countsec0\[1\]~25 3 COMB LCCOMB_X32_Y30_N26 1 " "Info: 3: + IC(0.453 ns) + CELL(0.416 ns) = 4.215 ns; Loc. = LCCOMB_X32_Y30_N26; Fanout = 1; COMB Node = 'counter60_min_sec:D4\|countsec0\[1\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { counter60_min_sec:D4|countsec1[2]~21 counter60_min_sec:D4|countsec0[1]~25 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.299 ns counter60_min_sec:D4\|countsec0\[1\] 4 REG LCFF_X32_Y30_N27 12 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.299 ns; Loc. = LCFF_X32_Y30_N27; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter60_min_sec:D4|countsec0[1]~25 counter60_min_sec:D4|countsec0[1] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "F:/硬件电路课程实践/electricTimer/counter60_min_sec.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 41.27 % ) " "Info: Total cell delay = 1.774 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.525 ns ( 58.73 % ) " "Info: Total interconnect delay = 2.525 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { SW[0] counter60_min_sec:D4|countsec1[2]~21 counter60_min_sec:D4|countsec0[1]~25 counter60_min_sec:D4|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { SW[0] {} SW[0]~combout {} counter60_min_sec:D4|countsec1[2]~21 {} counter60_min_sec:D4|countsec0[1]~25 {} counter60_min_sec:D4|countsec0[1] {} } { 0.000ns 0.000ns 2.072ns 0.453ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[1] {} } { 0.000ns 0.000ns 2.404ns 0.328ns 0.259ns 1.936ns 1.033ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { SW[0] counter60_min_sec:D4|countsec1[2]~21 counter60_min_sec:D4|countsec0[1]~25 counter60_min_sec:D4|countsec0[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { SW[0] {} SW[0]~combout {} counter60_min_sec:D4|countsec1[2]~21 {} counter60_min_sec:D4|countsec0[1]~25 {} counter60_min_sec:D4|countsec0[1] {} } { 0.000ns 0.000ns 2.072ns 0.453ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 43 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:44:05 2019 " "Info: Processing ended: Wed May 22 16:44:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
