vendor_name = ModelSim
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/VGA_controller.sv
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/nes.sv
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/ppu_bus.sv
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/ppu.sv
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/databus.sv
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/HexDriver.sv
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/t65/t65.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/t65/T65_Pack.vhd
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/t65/T65_ALU.vhd
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/t65/T65_MCode.vhd
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/t65/T65.vhd
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/system_ram.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/system_ram.v
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/main_pll.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/main_pll.v
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/prg_rom.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/prg_rom.v
source_file = 1, output_files/stp1.stp
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/chr_rom.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/chr_rom.v
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/nametable.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/nametable.v
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/spr_ram.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/spr_ram.v
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/palette_ram.qip
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/palette_ram.v
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/db/main_pll_altpll.v
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/pradyungn/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/db/altsyncram_oif1.tdf
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/db/altsyncram_pkb1.tdf
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/MIF_FILES/nestest.mif
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/db/decode_5j9.tdf
source_file = 1, /home/pradyungn/Documents/ECE385/NES_clone/db/mux_s1b.tdf
design_name = NES
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, NES, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, NES, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, NES, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, NES, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, NES, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, NES, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, NES, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, NES, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, NES, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, NES, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, NES, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, NES, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, NES, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, NES, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, NES, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, NES, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, NES, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, NES, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, NES, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, NES, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, NES, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, NES, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, NES, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, NES, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, NES, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, NES, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, NES, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, NES, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, NES, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, NES, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, NES, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, NES, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, NES, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, NES, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, NES, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, NES, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, NES, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, NES, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, NES, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, NES, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, NES, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, NES, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, NES, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, NES, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, NES, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, NES, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, NES, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, NES, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, NES, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, NES, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, NES, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, NES, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, NES, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, NES, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, NES, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, NES, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, NES, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, NES, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, NES, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, NES, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, NES, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, NES, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, NES, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, NES, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, NES, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, NES, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, NES, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, NES, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, NES, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, NES, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, NES, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, NES, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, NES, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, NES, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, NES, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, NES, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, NES, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, NES, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, NES, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, NES, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, NES, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, NES, 1
instance = comp, \VGA_HS~output , VGA_HS~output, NES, 1
instance = comp, \VGA_VS~output , VGA_VS~output, NES, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, NES, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, NES, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, NES, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, NES, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, NES, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, NES, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, NES, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, NES, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, NES, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, NES, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, NES, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, NES, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, NES, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, NES, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, NES, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, NES, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, NES, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, NES, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, NES, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, NES, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, NES, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, NES, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, NES, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, NES, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, NES, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, NES, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, NES, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, NES, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, NES, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, NES, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, NES, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, NES, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, NES, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, NES, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, NES, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, NES, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, NES, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, NES, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, NES, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, NES, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, NES, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, NES, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, NES, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, NES, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, NES, 1
instance = comp, \~ALTERA_TDO~~obuf , ~ALTERA_TDO~~obuf, NES, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, NES, 1
instance = comp, \PLL|altpll_component|auto_generated|pll1 , PLL|altpll_component|auto_generated|pll1, NES, 1
instance = comp, \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, NES, 1
instance = comp, \counter[0]~15 , counter[0]~15, NES, 1
instance = comp, \KEY[0]~input , KEY[0]~input, NES, 1
instance = comp, \counter[3]~43 , counter[3]~43, NES, 1
instance = comp, \counter[0] , counter[0], NES, 1
instance = comp, \counter[1]~17 , counter[1]~17, NES, 1
instance = comp, \counter[1] , counter[1], NES, 1
instance = comp, \counter[2]~19 , counter[2]~19, NES, 1
instance = comp, \counter[2] , counter[2], NES, 1
instance = comp, \counter[3]~21 , counter[3]~21, NES, 1
instance = comp, \counter[3] , counter[3], NES, 1
instance = comp, \counter[4]~23 , counter[4]~23, NES, 1
instance = comp, \counter[4] , counter[4], NES, 1
instance = comp, \counter[5]~25 , counter[5]~25, NES, 1
instance = comp, \counter[5] , counter[5], NES, 1
instance = comp, \counter[6]~27 , counter[6]~27, NES, 1
instance = comp, \counter[6] , counter[6], NES, 1
instance = comp, \counter[7]~29 , counter[7]~29, NES, 1
instance = comp, \counter[7] , counter[7], NES, 1
instance = comp, \counter[8]~31 , counter[8]~31, NES, 1
instance = comp, \counter[8] , counter[8], NES, 1
instance = comp, \counter[9]~33 , counter[9]~33, NES, 1
instance = comp, \counter[9] , counter[9], NES, 1
instance = comp, \counter[10]~35 , counter[10]~35, NES, 1
instance = comp, \counter[10] , counter[10], NES, 1
instance = comp, \LessThan1~0 , LessThan1~0, NES, 1
instance = comp, \LessThan1~1 , LessThan1~1, NES, 1
instance = comp, \LessThan1~2 , LessThan1~2, NES, 1
instance = comp, \counter[11]~37 , counter[11]~37, NES, 1
instance = comp, \counter[11] , counter[11], NES, 1
instance = comp, \counter[12]~39 , counter[12]~39, NES, 1
instance = comp, \counter[12] , counter[12], NES, 1
instance = comp, \counter[13]~41 , counter[13]~41, NES, 1
instance = comp, \counter[13] , counter[13], NES, 1
instance = comp, \counter[14]~44 , counter[14]~44, NES, 1
instance = comp, \counter[14] , counter[14], NES, 1
instance = comp, \LessThan1~3 , LessThan1~3, NES, 1
instance = comp, \LessThan1~4 , LessThan1~4, NES, 1
instance = comp, \CPU|RstCycle~0 , CPU|RstCycle~0, NES, 1
instance = comp, \CPU|Res_n_d~feeder , CPU|Res_n_d~feeder, NES, 1
instance = comp, \CPU|Res_n_d , CPU|Res_n_d, NES, 1
instance = comp, \CPU|Res_n_i , CPU|Res_n_i, NES, 1
instance = comp, \CPU|Res_n_i~clkctrl , CPU|Res_n_i~clkctrl, NES, 1
instance = comp, \CPU|RstCycle , CPU|RstCycle, NES, 1
instance = comp, \CPU|MCycle~0 , CPU|MCycle~0, NES, 1
instance = comp, \CPU|MCycle[0] , CPU|MCycle[0], NES, 1
instance = comp, \CPU|MCycle~2 , CPU|MCycle~2, NES, 1
instance = comp, \CPU|MCycle[2] , CPU|MCycle[2], NES, 1
instance = comp, \CPU|Equal0~6 , CPU|Equal0~6, NES, 1
instance = comp, \CPU|P[5]~feeder , CPU|P[5]~feeder, NES, 1
instance = comp, \CPU|P[5] , CPU|P[5], NES, 1
instance = comp, \CPU|Equal0~0 , CPU|Equal0~0, NES, 1
instance = comp, \CPU|Equal0~4 , CPU|Equal0~4, NES, 1
instance = comp, \CPU|Equal0~1 , CPU|Equal0~1, NES, 1
instance = comp, \CPU|mcode|Mux247~3 , CPU|mcode|Mux247~3, NES, 1
instance = comp, \BUS|SYSRAM_EN~0 , BUS|SYSRAM_EN~0, NES, 1
instance = comp, \CPU|BusB[0] , CPU|BusB[0], NES, 1
instance = comp, \CPU|mcode|Mux264~10 , CPU|mcode|Mux264~10, NES, 1
instance = comp, \CPU|mcode|Mux290~0 , CPU|mcode|Mux290~0, NES, 1
instance = comp, \CPU|Equal0~8 , CPU|Equal0~8, NES, 1
instance = comp, \CPU|mcode|Mux290~3 , CPU|mcode|Mux290~3, NES, 1
instance = comp, \CPU|Equal0~3 , CPU|Equal0~3, NES, 1
instance = comp, \CPU|mcode|Mux108~3 , CPU|mcode|Mux108~3, NES, 1
instance = comp, \CPU|mcode|Mux290~1 , CPU|mcode|Mux290~1, NES, 1
instance = comp, \CPU|mcode|Mux290~2 , CPU|mcode|Mux290~2, NES, 1
instance = comp, \CPU|mcode|Mux290~4 , CPU|mcode|Mux290~4, NES, 1
instance = comp, \CPU|mcode|Equal21~3 , CPU|mcode|Equal21~3, NES, 1
instance = comp, \CPU|ALU_Op_r~56 , CPU|ALU_Op_r~56, NES, 1
instance = comp, \CPU|ALU_Op_r~57 , CPU|ALU_Op_r~57, NES, 1
instance = comp, \CPU|ALU_Op_r~66 , CPU|ALU_Op_r~66, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_OR , CPU|ALU_Op_r.ALU_OP_OR, NES, 1
instance = comp, \CPU|BusB[1] , CPU|BusB[1], NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~4 , CPU|mcode|Set_BusA_To~4, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~3 , CPU|mcode|Set_BusA_To~3, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~5 , CPU|mcode|Set_BusA_To~5, NES, 1
instance = comp, \CPU|mcode|Mux319~0 , CPU|mcode|Mux319~0, NES, 1
instance = comp, \CPU|mcode|Mux128~2 , CPU|mcode|Mux128~2, NES, 1
instance = comp, \CPU|mcode|Mux128~10 , CPU|mcode|Mux128~10, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~8 , CPU|mcode|Set_BusA_To~8, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~9 , CPU|mcode|Set_BusA_To~9, NES, 1
instance = comp, \CPU|mcode|Equal21~2 , CPU|mcode|Equal21~2, NES, 1
instance = comp, \CPU|mcode|Equal10~1 , CPU|mcode|Equal10~1, NES, 1
instance = comp, \CPU|mcode|Mux128~8 , CPU|mcode|Mux128~8, NES, 1
instance = comp, \CPU|mcode|Mux128~9 , CPU|mcode|Mux128~9, NES, 1
instance = comp, \CPU|Equal0~2 , CPU|Equal0~2, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~2 , CPU|mcode|Set_BusA_To~2, NES, 1
instance = comp, \CPU|mcode|Mux128~5 , CPU|mcode|Mux128~5, NES, 1
instance = comp, \CPU|mcode|Mux32~19 , CPU|mcode|Mux32~19, NES, 1
instance = comp, \CPU|mcode|Mux128~6 , CPU|mcode|Mux128~6, NES, 1
instance = comp, \CPU|mcode|Mux128~3 , CPU|mcode|Mux128~3, NES, 1
instance = comp, \CPU|mcode|Mux108~5 , CPU|mcode|Mux108~5, NES, 1
instance = comp, \CPU|mcode|Mux32~18 , CPU|mcode|Mux32~18, NES, 1
instance = comp, \CPU|mcode|Mux128~0 , CPU|mcode|Mux128~0, NES, 1
instance = comp, \CPU|mcode|Mux128~1 , CPU|mcode|Mux128~1, NES, 1
instance = comp, \CPU|mcode|Mux128~4 , CPU|mcode|Mux128~4, NES, 1
instance = comp, \CPU|mcode|Mux128~7 , CPU|mcode|Mux128~7, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~10 , CPU|mcode|Set_BusA_To~10, NES, 1
instance = comp, \CPU|mcode|Mux269~1 , CPU|mcode|Mux269~1, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~6 , CPU|mcode|Set_BusA_To~6, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~7 , CPU|mcode|Set_BusA_To~7, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~14 , CPU|mcode|Set_BusA_To~14, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~15 , CPU|mcode|Set_BusA_To~15, NES, 1
instance = comp, \CPU|mcode|Mux128~11 , CPU|mcode|Mux128~11, NES, 1
instance = comp, \CPU|mcode|Mux269~2 , CPU|mcode|Mux269~2, NES, 1
instance = comp, \CPU|mcode|Mux128~12 , CPU|mcode|Mux128~12, NES, 1
instance = comp, \CPU|mcode|Mux269~10 , CPU|mcode|Mux269~10, NES, 1
instance = comp, \CPU|mcode|Mux269~0 , CPU|mcode|Mux269~0, NES, 1
instance = comp, \CPU|mcode|Mux269~9 , CPU|mcode|Mux269~9, NES, 1
instance = comp, \CPU|mcode|Mux269~7 , CPU|mcode|Mux269~7, NES, 1
instance = comp, \CPU|mcode|Mux245~2 , CPU|mcode|Mux245~2, NES, 1
instance = comp, \CPU|mcode|Mux269~4 , CPU|mcode|Mux269~4, NES, 1
instance = comp, \CPU|mcode|Mux269~5 , CPU|mcode|Mux269~5, NES, 1
instance = comp, \CPU|mcode|Mux269~6 , CPU|mcode|Mux269~6, NES, 1
instance = comp, \CPU|mcode|Mux269~8 , CPU|mcode|Mux269~8, NES, 1
instance = comp, \CPU|mcode|Mux269~11 , CPU|mcode|Mux269~11, NES, 1
instance = comp, \CPU|Equal11~4 , CPU|Equal11~4, NES, 1
instance = comp, \CPU|mcode|Mux269~3 , CPU|mcode|Mux269~3, NES, 1
instance = comp, \CPU|mcode|Mux269~12 , CPU|mcode|Mux269~12, NES, 1
instance = comp, \CPU|BusA_r[0] , CPU|BusA_r[0], NES, 1
instance = comp, \CPU|alu|Add11~0 , CPU|alu|Add11~0, NES, 1
instance = comp, \CPU|alu|Add11~2 , CPU|alu|Add11~2, NES, 1
instance = comp, \CPU|mcode|Equal19~1 , CPU|mcode|Equal19~1, NES, 1
instance = comp, \CPU|mcode|Mux271~0 , CPU|mcode|Mux271~0, NES, 1
instance = comp, \CPU|mcode|Mux356~0 , CPU|mcode|Mux356~0, NES, 1
instance = comp, \CPU|mcode|Mux359~3 , CPU|mcode|Mux359~3, NES, 1
instance = comp, \CPU|mcode|Mux356~1 , CPU|mcode|Mux356~1, NES, 1
instance = comp, \CPU|mcode|Mux356~2 , CPU|mcode|Mux356~2, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_INC , CPU|ALU_Op_r.ALU_OP_INC, NES, 1
instance = comp, \CPU|mcode|Mux127~6 , CPU|mcode|Mux127~6, NES, 1
instance = comp, \CPU|mcode|Mux355~2 , CPU|mcode|Mux355~2, NES, 1
instance = comp, \CPU|mcode|Mux355~3 , CPU|mcode|Mux355~3, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_DEC , CPU|ALU_Op_r.ALU_OP_DEC, NES, 1
instance = comp, \CPU|alu|Add12~0 , CPU|alu|Add12~0, NES, 1
instance = comp, \CPU|alu|Add12~2 , CPU|alu|Add12~2, NES, 1
instance = comp, \CPU|alu|Selector6~5 , CPU|alu|Selector6~5, NES, 1
instance = comp, \CPU|mcode|Mux359~2 , CPU|mcode|Mux359~2, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_SAX , CPU|ALU_Op_r.ALU_OP_SAX, NES, 1
instance = comp, \CPU|mcode|Mux279~3 , CPU|mcode|Mux279~3, NES, 1
instance = comp, \CPU|mcode|Mux248~3 , CPU|mcode|Mux248~3, NES, 1
instance = comp, \CPU|mcode|Mux204~0 , CPU|mcode|Mux204~0, NES, 1
instance = comp, \CPU|mcode|Mux127~4 , CPU|mcode|Mux127~4, NES, 1
instance = comp, \CPU|mcode|Mux32~11 , CPU|mcode|Mux32~11, NES, 1
instance = comp, \CPU|mcode|Mux277~6 , CPU|mcode|Mux277~6, NES, 1
instance = comp, \CPU|mcode|Mux277~4 , CPU|mcode|Mux277~4, NES, 1
instance = comp, \CPU|mcode|Mux277~2 , CPU|mcode|Mux277~2, NES, 1
instance = comp, \CPU|mcode|Mux127~7 , CPU|mcode|Mux127~7, NES, 1
instance = comp, \CPU|mcode|Mux277~3 , CPU|mcode|Mux277~3, NES, 1
instance = comp, \CPU|mcode|Mux277~5 , CPU|mcode|Mux277~5, NES, 1
instance = comp, \CPU|mcode|Equal19~0 , CPU|mcode|Equal19~0, NES, 1
instance = comp, \CPU|mcode|Mux127~25 , CPU|mcode|Mux127~25, NES, 1
instance = comp, \CPU|mcode|Mux271~1 , CPU|mcode|Mux271~1, NES, 1
instance = comp, \CPU|mcode|Mux130~0 , CPU|mcode|Mux130~0, NES, 1
instance = comp, \CPU|mcode|Mux271~2 , CPU|mcode|Mux271~2, NES, 1
instance = comp, \CPU|mcode|process_0~5 , CPU|mcode|process_0~5, NES, 1
instance = comp, \CPU|mcode|Mux271~3 , CPU|mcode|Mux271~3, NES, 1
instance = comp, \CPU|mcode|Mux271~4 , CPU|mcode|Mux271~4, NES, 1
instance = comp, \CPU|IR[1]~2 , CPU|IR[1]~2, NES, 1
instance = comp, \CPU|mcode|Mux279~4 , CPU|mcode|Mux279~4, NES, 1
instance = comp, \CPU|mcode|Mux279~2 , CPU|mcode|Mux279~2, NES, 1
instance = comp, \CPU|mcode|Mux279~5 , CPU|mcode|Mux279~5, NES, 1
instance = comp, \CPU|Y[0]~0 , CPU|Y[0]~0, NES, 1
instance = comp, \CPU|Y[3] , CPU|Y[3], NES, 1
instance = comp, \CPU|mcode|Mux272~7 , CPU|mcode|Mux272~7, NES, 1
instance = comp, \CPU|mcode|Mux132~0 , CPU|mcode|Mux132~0, NES, 1
instance = comp, \CPU|mcode|Equal20~1 , CPU|mcode|Equal20~1, NES, 1
instance = comp, \CPU|mcode|Mux272~4 , CPU|mcode|Mux272~4, NES, 1
instance = comp, \CPU|Write_Data_r~32 , CPU|Write_Data_r~32, NES, 1
instance = comp, \CPU|mcode|Mux108~6 , CPU|mcode|Mux108~6, NES, 1
instance = comp, \CPU|mcode|Mux272~5 , CPU|mcode|Mux272~5, NES, 1
instance = comp, \CPU|mcode|Mux272~6 , CPU|mcode|Mux272~6, NES, 1
instance = comp, \CPU|mcode|Equal21~0 , CPU|mcode|Equal21~0, NES, 1
instance = comp, \CPU|mcode|Mux126~0 , CPU|mcode|Mux126~0, NES, 1
instance = comp, \CPU|mcode|Mux108~8 , CPU|mcode|Mux108~8, NES, 1
instance = comp, \CPU|mcode|Mux172~0 , CPU|mcode|Mux172~0, NES, 1
instance = comp, \CPU|mcode|Mux126~1 , CPU|mcode|Mux126~1, NES, 1
instance = comp, \CPU|mcode|Mux126~2 , CPU|mcode|Mux126~2, NES, 1
instance = comp, \CPU|mcode|Mux281~0 , CPU|mcode|Mux281~0, NES, 1
instance = comp, \CPU|mcode|Mux126~3 , CPU|mcode|Mux126~3, NES, 1
instance = comp, \CPU|mcode|Mux126~4 , CPU|mcode|Mux126~4, NES, 1
instance = comp, \CPU|mcode|Mux267~2 , CPU|mcode|Mux267~2, NES, 1
instance = comp, \CPU|Add1~0 , CPU|Add1~0, NES, 1
instance = comp, \CPU|S[0]~0 , CPU|S[0]~0, NES, 1
instance = comp, \CPU|Add2~0 , CPU|Add2~0, NES, 1
instance = comp, \CPU|mcode|Mux108~7 , CPU|mcode|Mux108~7, NES, 1
instance = comp, \CPU|mcode|Mux32~15 , CPU|mcode|Mux32~15, NES, 1
instance = comp, \CPU|mcode|Mux32~20 , CPU|mcode|Mux32~20, NES, 1
instance = comp, \CPU|mcode|Mux122~1 , CPU|mcode|Mux122~1, NES, 1
instance = comp, \CPU|mcode|Mux122~2 , CPU|mcode|Mux122~2, NES, 1
instance = comp, \CPU|mcode|Mux122~3 , CPU|mcode|Mux122~3, NES, 1
instance = comp, \CPU|mcode|Mux122~4 , CPU|mcode|Mux122~4, NES, 1
instance = comp, \CPU|mcode|Mux263~2 , CPU|mcode|Mux263~2, NES, 1
instance = comp, \CPU|S[5]~13 , CPU|S[5]~13, NES, 1
instance = comp, \CPU|Equal0~5 , CPU|Equal0~5, NES, 1
instance = comp, \CPU|mcode|Mux122~0 , CPU|mcode|Mux122~0, NES, 1
instance = comp, \CPU|S[0]~15 , CPU|S[0]~15, NES, 1
instance = comp, \CPU|S[0]~12 , CPU|S[0]~12, NES, 1
instance = comp, \CPU|S[0]~14 , CPU|S[0]~14, NES, 1
instance = comp, \CPU|S[0] , CPU|S[0], NES, 1
instance = comp, \CPU|Add1~2 , CPU|Add1~2, NES, 1
instance = comp, \CPU|S[1]~1 , CPU|S[1]~1, NES, 1
instance = comp, \CPU|Add2~2 , CPU|Add2~2, NES, 1
instance = comp, \CPU|S[1] , CPU|S[1], NES, 1
instance = comp, \CPU|Add1~4 , CPU|Add1~4, NES, 1
instance = comp, \CPU|BusB[2] , CPU|BusB[2], NES, 1
instance = comp, \CPU|mcode|Equal10~0 , CPU|mcode|Equal10~0, NES, 1
instance = comp, \CPU|mcode|LDA~7 , CPU|mcode|LDA~7, NES, 1
instance = comp, \CPU|mcode|Mux127~5 , CPU|mcode|Mux127~5, NES, 1
instance = comp, \CPU|mcode|Mux278~0 , CPU|mcode|Mux278~0, NES, 1
instance = comp, \CPU|mcode|Mux134~0 , CPU|mcode|Mux134~0, NES, 1
instance = comp, \CPU|mcode|Mux134~1 , CPU|mcode|Mux134~1, NES, 1
instance = comp, \CPU|Equal11~6 , CPU|Equal11~6, NES, 1
instance = comp, \CPU|mcode|Mux134~2 , CPU|mcode|Mux134~2, NES, 1
instance = comp, \CPU|mcode|LDA~6 , CPU|mcode|LDA~6, NES, 1
instance = comp, \CPU|mcode|LDA~8 , CPU|mcode|LDA~8, NES, 1
instance = comp, \CPU|mcode|Mux278~1 , CPU|mcode|Mux278~1, NES, 1
instance = comp, \CPU|mcode|LDA~4 , CPU|mcode|LDA~4, NES, 1
instance = comp, \CPU|mcode|LDA~5 , CPU|mcode|LDA~5, NES, 1
instance = comp, \CPU|mcode|Mux278~2 , CPU|mcode|Mux278~2, NES, 1
instance = comp, \CPU|mcode|Mux278~3 , CPU|mcode|Mux278~3, NES, 1
instance = comp, \CPU|mcode|Mux278~4 , CPU|mcode|Mux278~4, NES, 1
instance = comp, \CPU|mcode|Mux278~5 , CPU|mcode|Mux278~5, NES, 1
instance = comp, \CPU|tmpP~1 , CPU|tmpP~1, NES, 1
instance = comp, \CPU|ABC[0]~0 , CPU|ABC[0]~0, NES, 1
instance = comp, \CPU|ABC[2] , CPU|ABC[2], NES, 1
instance = comp, \CPU|Selector6~0 , CPU|Selector6~0, NES, 1
instance = comp, \CPU|Selector5~0 , CPU|Selector5~0, NES, 1
instance = comp, \CPU|mcode|Mux16~0 , CPU|mcode|Mux16~0, NES, 1
instance = comp, \CPU|mcode|Mux268~6 , CPU|mcode|Mux268~6, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~11 , CPU|mcode|Set_BusA_To~11, NES, 1
instance = comp, \CPU|mcode|Mux146~6 , CPU|mcode|Mux146~6, NES, 1
instance = comp, \CPU|mcode|Mux268~7 , CPU|mcode|Mux268~7, NES, 1
instance = comp, \CPU|mcode|Mux127~16 , CPU|mcode|Mux127~16, NES, 1
instance = comp, \CPU|mcode|Mux127~17 , CPU|mcode|Mux127~17, NES, 1
instance = comp, \CPU|mcode|Mux127~19 , CPU|mcode|Mux127~19, NES, 1
instance = comp, \CPU|mcode|Mux127~18 , CPU|mcode|Mux127~18, NES, 1
instance = comp, \CPU|mcode|Mux127~20 , CPU|mcode|Mux127~20, NES, 1
instance = comp, \CPU|mcode|Mux146~4 , CPU|mcode|Mux146~4, NES, 1
instance = comp, \CPU|mcode|Mux146~5 , CPU|mcode|Mux146~5, NES, 1
instance = comp, \CPU|mcode|Mux127~13 , CPU|mcode|Mux127~13, NES, 1
instance = comp, \CPU|mcode|Mux127~14 , CPU|mcode|Mux127~14, NES, 1
instance = comp, \CPU|mcode|Mux127~15 , CPU|mcode|Mux127~15, NES, 1
instance = comp, \CPU|mcode|Mux127~21 , CPU|mcode|Mux127~21, NES, 1
instance = comp, \CPU|mcode|Mux127~22 , CPU|mcode|Mux127~22, NES, 1
instance = comp, \CPU|mcode|Mux127~27 , CPU|mcode|Mux127~27, NES, 1
instance = comp, \CPU|mcode|Mux127~23 , CPU|mcode|Mux127~23, NES, 1
instance = comp, \CPU|mcode|Mux127~12 , CPU|mcode|Mux127~12, NES, 1
instance = comp, \CPU|mcode|Mux127~24 , CPU|mcode|Mux127~24, NES, 1
instance = comp, \CPU|mcode|Mux268~13 , CPU|mcode|Mux268~13, NES, 1
instance = comp, \CPU|mcode|Mux268~9 , CPU|mcode|Mux268~9, NES, 1
instance = comp, \CPU|mcode|Mux146~7 , CPU|mcode|Mux146~7, NES, 1
instance = comp, \CPU|BCD_en_r~feeder , CPU|BCD_en_r~feeder, NES, 1
instance = comp, \CPU|BCD_en_r , CPU|BCD_en_r, NES, 1
instance = comp, \CPU|mcode|Mux268~8 , CPU|mcode|Mux268~8, NES, 1
instance = comp, \CPU|mcode|Mux268~14 , CPU|mcode|Mux268~14, NES, 1
instance = comp, \CPU|mcode|Mux268~10 , CPU|mcode|Mux268~10, NES, 1
instance = comp, \CPU|mcode|Mux268~11 , CPU|mcode|Mux268~11, NES, 1
instance = comp, \CPU|mcode|Mux146~8 , CPU|mcode|Mux146~8, NES, 1
instance = comp, \CPU|mcode|Mux268~4 , CPU|mcode|Mux268~4, NES, 1
instance = comp, \CPU|mcode|Mux127~8 , CPU|mcode|Mux127~8, NES, 1
instance = comp, \CPU|mcode|Mux127~26 , CPU|mcode|Mux127~26, NES, 1
instance = comp, \CPU|mcode|Mux127~9 , CPU|mcode|Mux127~9, NES, 1
instance = comp, \CPU|mcode|Mux127~10 , CPU|mcode|Mux127~10, NES, 1
instance = comp, \CPU|mcode|Mux127~11 , CPU|mcode|Mux127~11, NES, 1
instance = comp, \CPU|mcode|Mux268~5 , CPU|mcode|Mux268~5, NES, 1
instance = comp, \CPU|mcode|Mux268~12 , CPU|mcode|Mux268~12, NES, 1
instance = comp, \CPU|Y[2] , CPU|Y[2], NES, 1
instance = comp, \CPU|Selector5~1 , CPU|Selector5~1, NES, 1
instance = comp, \CPU|mcode|Mux129~5 , CPU|mcode|Mux129~5, NES, 1
instance = comp, \CPU|mcode|Mux129~6 , CPU|mcode|Mux129~6, NES, 1
instance = comp, \CPU|mcode|Mux129~7 , CPU|mcode|Mux129~7, NES, 1
instance = comp, \CPU|mcode|Mux129~4 , CPU|mcode|Mux129~4, NES, 1
instance = comp, \CPU|mcode|Mux129~8 , CPU|mcode|Mux129~8, NES, 1
instance = comp, \CPU|mcode|Mux18~0 , CPU|mcode|Mux18~0, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~12 , CPU|mcode|Set_BusA_To~12, NES, 1
instance = comp, \CPU|mcode|Mux129~12 , CPU|mcode|Mux129~12, NES, 1
instance = comp, \CPU|mcode|Mux129~9 , CPU|mcode|Mux129~9, NES, 1
instance = comp, \CPU|mcode|Set_BusA_To~13 , CPU|mcode|Set_BusA_To~13, NES, 1
instance = comp, \CPU|mcode|Mux270~0 , CPU|mcode|Mux270~0, NES, 1
instance = comp, \CPU|mcode|Mux270~1 , CPU|mcode|Mux270~1, NES, 1
instance = comp, \CPU|mcode|Mux270~2 , CPU|mcode|Mux270~2, NES, 1
instance = comp, \CPU|mcode|Mux270~6 , CPU|mcode|Mux270~6, NES, 1
instance = comp, \CPU|mcode|Mux129~10 , CPU|mcode|Mux129~10, NES, 1
instance = comp, \CPU|mcode|Mux129~11 , CPU|mcode|Mux129~11, NES, 1
instance = comp, \CPU|mcode|Mux129~13 , CPU|mcode|Mux129~13, NES, 1
instance = comp, \CPU|mcode|Mux270~4 , CPU|mcode|Mux270~4, NES, 1
instance = comp, \CPU|mcode|Mux270~5 , CPU|mcode|Mux270~5, NES, 1
instance = comp, \CPU|mcode|Mux270~3 , CPU|mcode|Mux270~3, NES, 1
instance = comp, \CPU|mcode|Mux270~7 , CPU|mcode|Mux270~7, NES, 1
instance = comp, \CPU|mcode|Mux270~8 , CPU|mcode|Mux270~8, NES, 1
instance = comp, \CPU|mcode|Mux270~9 , CPU|mcode|Mux270~9, NES, 1
instance = comp, \CPU|mcode|Mux276~0 , CPU|mcode|Mux276~0, NES, 1
instance = comp, \CPU|mcode|Mux276~1 , CPU|mcode|Mux276~1, NES, 1
instance = comp, \CPU|Selector5~2 , CPU|Selector5~2, NES, 1
instance = comp, \CPU|mcode|Mux280~7 , CPU|mcode|Mux280~7, NES, 1
instance = comp, \CPU|mcode|Mux280~8 , CPU|mcode|Mux280~8, NES, 1
instance = comp, \CPU|mcode|Mux280~3 , CPU|mcode|Mux280~3, NES, 1
instance = comp, \CPU|mcode|Mux280~4 , CPU|mcode|Mux280~4, NES, 1
instance = comp, \CPU|mcode|Mux280~5 , CPU|mcode|Mux280~5, NES, 1
instance = comp, \CPU|mcode|Mux280~9 , CPU|mcode|Mux280~9, NES, 1
instance = comp, \CPU|mcode|Mux280~11 , CPU|mcode|Mux280~11, NES, 1
instance = comp, \CPU|mcode|Mux280~12 , CPU|mcode|Mux280~12, NES, 1
instance = comp, \CPU|mcode|Mux32~12 , CPU|mcode|Mux32~12, NES, 1
instance = comp, \CPU|mcode|Mux32~13 , CPU|mcode|Mux32~13, NES, 1
instance = comp, \CPU|mcode|Mux136~0 , CPU|mcode|Mux136~0, NES, 1
instance = comp, \CPU|mcode|Mux136~1 , CPU|mcode|Mux136~1, NES, 1
instance = comp, \CPU|mcode|Mux280~2 , CPU|mcode|Mux280~2, NES, 1
instance = comp, \CPU|mcode|Mux280~6 , CPU|mcode|Mux280~6, NES, 1
instance = comp, \CPU|mcode|Mux280~10 , CPU|mcode|Mux280~10, NES, 1
instance = comp, \CPU|X[0]~0 , CPU|X[0]~0, NES, 1
instance = comp, \CPU|X[2] , CPU|X[2], NES, 1
instance = comp, \CPU|mcode|Equal22~0 , CPU|mcode|Equal22~0, NES, 1
instance = comp, \CPU|mcode|Mux274~0 , CPU|mcode|Mux274~0, NES, 1
instance = comp, \CPU|Selector5~3 , CPU|Selector5~3, NES, 1
instance = comp, \CPU|Selector5~4 , CPU|Selector5~4, NES, 1
instance = comp, \CPU|Selector5~5 , CPU|Selector5~5, NES, 1
instance = comp, \CPU|BusA_r[2] , CPU|BusA_r[2], NES, 1
instance = comp, \CPU|alu|Q[2]~3 , CPU|alu|Q[2]~3, NES, 1
instance = comp, \CPU|alu|Add12~4 , CPU|alu|Add12~4, NES, 1
instance = comp, \CPU|alu|Add11~4 , CPU|alu|Add11~4, NES, 1
instance = comp, \CPU|alu|Selector5~6 , CPU|alu|Selector5~6, NES, 1
instance = comp, \CPU|ALU_Op_r~58 , CPU|ALU_Op_r~58, NES, 1
instance = comp, \CPU|ALU_Op_r~65 , CPU|ALU_Op_r~65, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_ROR , CPU|ALU_Op_r.ALU_OP_ROR, NES, 1
instance = comp, \CPU|ALU_Op_r~64 , CPU|ALU_Op_r~64, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_LSR , CPU|ALU_Op_r.ALU_OP_LSR, NES, 1
instance = comp, \CPU|alu|Selector5~11 , CPU|alu|Selector5~11, NES, 1
instance = comp, \CPU|Selector2~0 , CPU|Selector2~0, NES, 1
instance = comp, \CPU|X[5] , CPU|X[5], NES, 1
instance = comp, \CPU|Selector2~1 , CPU|Selector2~1, NES, 1
instance = comp, \CPU|BusA~0 , CPU|BusA~0, NES, 1
instance = comp, \CPU|Y[5] , CPU|Y[5], NES, 1
instance = comp, \CPU|BusB[5]~feeder , CPU|BusB[5]~feeder, NES, 1
instance = comp, \CPU|BusB[5] , CPU|BusB[5], NES, 1
instance = comp, \CPU|ABC[4] , CPU|ABC[4], NES, 1
instance = comp, \CPU|Y[4] , CPU|Y[4], NES, 1
instance = comp, \CPU|Selector3~4 , CPU|Selector3~4, NES, 1
instance = comp, \CPU|X[4] , CPU|X[4], NES, 1
instance = comp, \CPU|Selector3~2 , CPU|Selector3~2, NES, 1
instance = comp, \CPU|Selector3~0 , CPU|Selector3~0, NES, 1
instance = comp, \CPU|Selector3~3 , CPU|Selector3~3, NES, 1
instance = comp, \CPU|Selector3~5 , CPU|Selector3~5, NES, 1
instance = comp, \CPU|Selector3~1 , CPU|Selector3~1, NES, 1
instance = comp, \CPU|Selector3~6 , CPU|Selector3~6, NES, 1
instance = comp, \CPU|BusA_r[4] , CPU|BusA_r[4], NES, 1
instance = comp, \CPU|alu|Add11~6 , CPU|alu|Add11~6, NES, 1
instance = comp, \CPU|alu|Add11~8 , CPU|alu|Add11~8, NES, 1
instance = comp, \CPU|BusB[4] , CPU|BusB[4], NES, 1
instance = comp, \CPU|alu|Selector3~4 , CPU|alu|Selector3~4, NES, 1
instance = comp, \CPU|BusB[3]~feeder , CPU|BusB[3]~feeder, NES, 1
instance = comp, \CPU|BusB[3] , CPU|BusB[3], NES, 1
instance = comp, \CPU|alu|Add5~4 , CPU|alu|Add5~4, NES, 1
instance = comp, \CPU|alu|Add5~6 , CPU|alu|Add5~6, NES, 1
instance = comp, \CPU|alu|Add5~8 , CPU|alu|Add5~8, NES, 1
instance = comp, \CPU|alu|Add5~10 , CPU|alu|Add5~10, NES, 1
instance = comp, \CPU|alu|Add6~1 , CPU|alu|Add6~1, NES, 1
instance = comp, \CPU|alu|Add6~2 , CPU|alu|Add6~2, NES, 1
instance = comp, \CPU|mcode|Mux314~0 , CPU|mcode|Mux314~0, NES, 1
instance = comp, \CPU|ALU_Op_r~59 , CPU|ALU_Op_r~59, NES, 1
instance = comp, \CPU|ALU_Op_r~60 , CPU|ALU_Op_r~60, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_SBC , CPU|ALU_Op_r.ALU_OP_SBC, NES, 1
instance = comp, \CPU|alu|Selector3~5 , CPU|alu|Selector3~5, NES, 1
instance = comp, \CPU|alu|Selector3~6 , CPU|alu|Selector3~6, NES, 1
instance = comp, \CPU|alu|Add12~6 , CPU|alu|Add12~6, NES, 1
instance = comp, \CPU|alu|Add12~8 , CPU|alu|Add12~8, NES, 1
instance = comp, \CPU|alu|Add0~1 , CPU|alu|Add0~1, NES, 1
instance = comp, \CPU|alu|ADC_Q[0]~0 , CPU|alu|ADC_Q[0]~0, NES, 1
instance = comp, \CPU|alu|Add0~2 , CPU|alu|Add0~2, NES, 1
instance = comp, \CPU|alu|Add0~4 , CPU|alu|Add0~4, NES, 1
instance = comp, \CPU|alu|Add0~6 , CPU|alu|Add0~6, NES, 1
instance = comp, \CPU|alu|Add0~8 , CPU|alu|Add0~8, NES, 1
instance = comp, \CPU|alu|LessThan0~0 , CPU|alu|LessThan0~0, NES, 1
instance = comp, \CPU|alu|AL[5]~4 , CPU|alu|AL[5]~4, NES, 1
instance = comp, \CPU|alu|AL[6]~5 , CPU|alu|AL[6]~5, NES, 1
instance = comp, \CPU|alu|Add3~1 , CPU|alu|Add3~1, NES, 1
instance = comp, \CPU|alu|ADC_Q[4]~2 , CPU|alu|ADC_Q[4]~2, NES, 1
instance = comp, \CPU|ALU_Op_r~62 , CPU|ALU_Op_r~62, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_ADC , CPU|ALU_Op_r.ALU_OP_ADC, NES, 1
instance = comp, \CPU|alu|Selector3~1 , CPU|alu|Selector3~1, NES, 1
instance = comp, \CPU|alu|Q_t~0 , CPU|alu|Q_t~0, NES, 1
instance = comp, \CPU|ALU_Op_r~67 , CPU|ALU_Op_r~67, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_ASL , CPU|ALU_Op_r.ALU_OP_ASL, NES, 1
instance = comp, \CPU|ALU_Op_r~63 , CPU|ALU_Op_r~63, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_ROL , CPU|ALU_Op_r.ALU_OP_ROL, NES, 1
instance = comp, \CPU|alu|Q_t~1 , CPU|alu|Q_t~1, NES, 1
instance = comp, \CPU|alu|Selector3~2 , CPU|alu|Selector3~2, NES, 1
instance = comp, \CPU|mcode|Equal20~0 , CPU|mcode|Equal20~0, NES, 1
instance = comp, \CPU|mcode|Mux314~1 , CPU|mcode|Mux314~1, NES, 1
instance = comp, \CPU|mcode|ALU_Op~3 , CPU|mcode|ALU_Op~3, NES, 1
instance = comp, \CPU|mcode|Mux343~0 , CPU|mcode|Mux343~0, NES, 1
instance = comp, \CPU|mcode|Mux343~1 , CPU|mcode|Mux343~1, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_AND , CPU|ALU_Op_r.ALU_OP_AND, NES, 1
instance = comp, \CPU|ALU_Op_r~61 , CPU|ALU_Op_r~61, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_EOR , CPU|ALU_Op_r.ALU_OP_EOR, NES, 1
instance = comp, \CPU|alu|Selector3~0 , CPU|alu|Selector3~0, NES, 1
instance = comp, \CPU|alu|Selector3~3 , CPU|alu|Selector3~3, NES, 1
instance = comp, \CPU|mcode|Mux302~2 , CPU|mcode|Mux302~2, NES, 1
instance = comp, \CPU|mcode|Mux302~3 , CPU|mcode|Mux302~3, NES, 1
instance = comp, \CPU|mcode|Mux347~0 , CPU|mcode|Mux347~0, NES, 1
instance = comp, \CPU|mcode|Mux308~2 , CPU|mcode|Mux308~2, NES, 1
instance = comp, \CPU|mcode|Mux328~0 , CPU|mcode|Mux328~0, NES, 1
instance = comp, \CPU|mcode|Mux347~1 , CPU|mcode|Mux347~1, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_EQ2 , CPU|ALU_Op_r.ALU_OP_EQ2, NES, 1
instance = comp, \CPU|mcode|Mux360~2 , CPU|mcode|Mux360~2, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_XAA , CPU|ALU_Op_r.ALU_OP_XAA, NES, 1
instance = comp, \CPU|mcode|Mux296~0 , CPU|mcode|Mux296~0, NES, 1
instance = comp, \CPU|mcode|Mux301~0 , CPU|mcode|Mux301~0, NES, 1
instance = comp, \CPU|mcode|Write_Data~0 , CPU|mcode|Write_Data~0, NES, 1
instance = comp, \CPU|mcode|Mux301~1 , CPU|mcode|Mux301~1, NES, 1
instance = comp, \CPU|mcode|Mux346~0 , CPU|mcode|Mux346~0, NES, 1
instance = comp, \CPU|mcode|Mux307~4 , CPU|mcode|Mux307~4, NES, 1
instance = comp, \CPU|mcode|ALU_Op~2 , CPU|mcode|ALU_Op~2, NES, 1
instance = comp, \CPU|mcode|Mux346~1 , CPU|mcode|Mux346~1, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_EQ1 , CPU|ALU_Op_r.ALU_OP_EQ1, NES, 1
instance = comp, \CPU|mcode|Mux354~0 , CPU|mcode|Mux354~0, NES, 1
instance = comp, \CPU|mcode|Mux348~6 , CPU|mcode|Mux348~6, NES, 1
instance = comp, \CPU|mcode|Mux354~1 , CPU|mcode|Mux354~1, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_BIT , CPU|ALU_Op_r.ALU_OP_BIT, NES, 1
instance = comp, \CPU|tmpP~0 , CPU|tmpP~0, NES, 1
instance = comp, \CPU|mcode|Mux358~4 , CPU|mcode|Mux358~4, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_ANC , CPU|ALU_Op_r.ALU_OP_ANC, NES, 1
instance = comp, \CPU|mcode|Mux348~4 , CPU|mcode|Mux348~4, NES, 1
instance = comp, \CPU|mcode|Mux348~5 , CPU|mcode|Mux348~5, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_CMP , CPU|ALU_Op_r.ALU_OP_CMP, NES, 1
instance = comp, \CPU|alu|Selector6~0 , CPU|alu|Selector6~0, NES, 1
instance = comp, \CPU|alu|Selector3~7 , CPU|alu|Selector3~7, NES, 1
instance = comp, \CPU|alu|Q[4]~7 , CPU|alu|Q[4]~7, NES, 1
instance = comp, \CPU|Add1~6 , CPU|Add1~6, NES, 1
instance = comp, \CPU|Add1~8 , CPU|Add1~8, NES, 1
instance = comp, \CPU|S[4]~4 , CPU|S[4]~4, NES, 1
instance = comp, \CPU|Add2~4 , CPU|Add2~4, NES, 1
instance = comp, \CPU|Add2~6 , CPU|Add2~6, NES, 1
instance = comp, \CPU|Add2~8 , CPU|Add2~8, NES, 1
instance = comp, \CPU|S[4] , CPU|S[4], NES, 1
instance = comp, \CPU|Add1~10 , CPU|Add1~10, NES, 1
instance = comp, \CPU|S[5]~5 , CPU|S[5]~5, NES, 1
instance = comp, \CPU|Add2~10 , CPU|Add2~10, NES, 1
instance = comp, \CPU|S[5] , CPU|S[5], NES, 1
instance = comp, \CPU|Selector2~2 , CPU|Selector2~2, NES, 1
instance = comp, \CPU|Selector2~3 , CPU|Selector2~3, NES, 1
instance = comp, \CPU|Selector2~4 , CPU|Selector2~4, NES, 1
instance = comp, \CPU|Selector2~5 , CPU|Selector2~5, NES, 1
instance = comp, \CPU|BusA_r[5] , CPU|BusA_r[5], NES, 1
instance = comp, \CPU|alu|process_2~1 , CPU|alu|process_2~1, NES, 1
instance = comp, \CPU|BusB[6] , CPU|BusB[6], NES, 1
instance = comp, \CPU|alu|Selector0~2 , CPU|alu|Selector0~2, NES, 1
instance = comp, \CPU|BusB[7]~feeder , CPU|BusB[7]~feeder, NES, 1
instance = comp, \CPU|BusB[7] , CPU|BusB[7], NES, 1
instance = comp, \CPU|alu|Selector0~1 , CPU|alu|Selector0~1, NES, 1
instance = comp, \CPU|alu|Add6~4 , CPU|alu|Add6~4, NES, 1
instance = comp, \CPU|alu|Add6~6 , CPU|alu|Add6~6, NES, 1
instance = comp, \CPU|alu|Add6~8 , CPU|alu|Add6~8, NES, 1
instance = comp, \CPU|alu|Selector0~0 , CPU|alu|Selector0~0, NES, 1
instance = comp, \CPU|alu|Selector0~3 , CPU|alu|Selector0~3, NES, 1
instance = comp, \CPU|alu|Add3~2 , CPU|alu|Add3~2, NES, 1
instance = comp, \CPU|alu|Add3~4 , CPU|alu|Add3~4, NES, 1
instance = comp, \CPU|alu|Add3~6 , CPU|alu|Add3~6, NES, 1
instance = comp, \CPU|alu|Add3~8 , CPU|alu|Add3~8, NES, 1
instance = comp, \CPU|alu|LessThan1~0 , CPU|alu|LessThan1~0, NES, 1
instance = comp, \CPU|alu|process_0~5 , CPU|alu|process_0~5, NES, 1
instance = comp, \CPU|alu|Selector0~9 , CPU|alu|Selector0~9, NES, 1
instance = comp, \CPU|alu|Selector0~7 , CPU|alu|Selector0~7, NES, 1
instance = comp, \CPU|alu|Add12~10 , CPU|alu|Add12~10, NES, 1
instance = comp, \CPU|alu|Add12~12 , CPU|alu|Add12~12, NES, 1
instance = comp, \CPU|alu|Add12~14 , CPU|alu|Add12~14, NES, 1
instance = comp, \CPU|alu|Add11~10 , CPU|alu|Add11~10, NES, 1
instance = comp, \CPU|alu|Add11~12 , CPU|alu|Add11~12, NES, 1
instance = comp, \CPU|alu|Add11~14 , CPU|alu|Add11~14, NES, 1
instance = comp, \CPU|alu|Selector0~5 , CPU|alu|Selector0~5, NES, 1
instance = comp, \CPU|alu|Add8~0 , CPU|alu|Add8~0, NES, 1
instance = comp, \CPU|alu|Selector0~4 , CPU|alu|Selector0~4, NES, 1
instance = comp, \CPU|alu|Selector0~6 , CPU|alu|Selector0~6, NES, 1
instance = comp, \CPU|alu|Selector0~8 , CPU|alu|Selector0~8, NES, 1
instance = comp, \CPU|alu|Selector0~10 , CPU|alu|Selector0~10, NES, 1
instance = comp, \CPU|alu|Q_t~3 , CPU|alu|Q_t~3, NES, 1
instance = comp, \CPU|alu|Q2_t~6 , CPU|alu|Q2_t~6, NES, 1
instance = comp, \CPU|alu|Q[7]~11 , CPU|alu|Q[7]~11, NES, 1
instance = comp, \CPU|alu|Q[7]~12 , CPU|alu|Q[7]~12, NES, 1
instance = comp, \CPU|ABC[7] , CPU|ABC[7], NES, 1
instance = comp, \CPU|Selector0~4 , CPU|Selector0~4, NES, 1
instance = comp, \CPU|X[7] , CPU|X[7], NES, 1
instance = comp, \CPU|Selector0~0 , CPU|Selector0~0, NES, 1
instance = comp, \CPU|Selector0~1 , CPU|Selector0~1, NES, 1
instance = comp, \CPU|Y[7] , CPU|Y[7], NES, 1
instance = comp, \CPU|Add1~12 , CPU|Add1~12, NES, 1
instance = comp, \CPU|S[6]~6 , CPU|S[6]~6, NES, 1
instance = comp, \CPU|Add2~12 , CPU|Add2~12, NES, 1
instance = comp, \CPU|S[6] , CPU|S[6], NES, 1
instance = comp, \CPU|Add1~14 , CPU|Add1~14, NES, 1
instance = comp, \CPU|S[7]~7 , CPU|S[7]~7, NES, 1
instance = comp, \CPU|Add2~14 , CPU|Add2~14, NES, 1
instance = comp, \CPU|S[7] , CPU|S[7], NES, 1
instance = comp, \CPU|Selector0~2 , CPU|Selector0~2, NES, 1
instance = comp, \CPU|Selector0~3 , CPU|Selector0~3, NES, 1
instance = comp, \CPU|Selector0~5 , CPU|Selector0~5, NES, 1
instance = comp, \CPU|BusA_r[7] , CPU|BusA_r[7], NES, 1
instance = comp, \CPU|alu|Add6~10 , CPU|alu|Add6~10, NES, 1
instance = comp, \CPU|alu|Selector1~1 , CPU|alu|Selector1~1, NES, 1
instance = comp, \CPU|alu|Selector1~2 , CPU|alu|Selector1~2, NES, 1
instance = comp, \CPU|alu|Selector1~0 , CPU|alu|Selector1~0, NES, 1
instance = comp, \CPU|alu|Selector1~4 , CPU|alu|Selector1~4, NES, 1
instance = comp, \CPU|alu|Selector1~3 , CPU|alu|Selector1~3, NES, 1
instance = comp, \CPU|alu|Selector1~5 , CPU|alu|Selector1~5, NES, 1
instance = comp, \CPU|alu|Selector1~6 , CPU|alu|Selector1~6, NES, 1
instance = comp, \CPU|alu|Selector1~7 , CPU|alu|Selector1~7, NES, 1
instance = comp, \CPU|alu|Selector1~8 , CPU|alu|Selector1~8, NES, 1
instance = comp, \CPU|alu|Selector1~9 , CPU|alu|Selector1~9, NES, 1
instance = comp, \CPU|alu|Q[6]~9 , CPU|alu|Q[6]~9, NES, 1
instance = comp, \CPU|alu|Q[6]~10 , CPU|alu|Q[6]~10, NES, 1
instance = comp, \CPU|ABC[6] , CPU|ABC[6], NES, 1
instance = comp, \CPU|Selector1~4 , CPU|Selector1~4, NES, 1
instance = comp, \CPU|Y[6] , CPU|Y[6], NES, 1
instance = comp, \CPU|Selector1~2 , CPU|Selector1~2, NES, 1
instance = comp, \CPU|X[6] , CPU|X[6], NES, 1
instance = comp, \CPU|Selector1~0 , CPU|Selector1~0, NES, 1
instance = comp, \CPU|Selector1~1 , CPU|Selector1~1, NES, 1
instance = comp, \CPU|Selector1~3 , CPU|Selector1~3, NES, 1
instance = comp, \CPU|Selector1~5 , CPU|Selector1~5, NES, 1
instance = comp, \CPU|BusA_r[6] , CPU|BusA_r[6], NES, 1
instance = comp, \CPU|alu|Q_t~2 , CPU|alu|Q_t~2, NES, 1
instance = comp, \CPU|alu|Q2_t~5 , CPU|alu|Q2_t~5, NES, 1
instance = comp, \CPU|tmpP~4 , CPU|tmpP~4, NES, 1
instance = comp, \CPU|tmpP~7 , CPU|tmpP~7, NES, 1
instance = comp, \CPU|tmpP~5 , CPU|tmpP~5, NES, 1
instance = comp, \CPU|tmpP~6 , CPU|tmpP~6, NES, 1
instance = comp, \CPU|alu|WideOr4~0 , CPU|alu|WideOr4~0, NES, 1
instance = comp, \CPU|tmpP~2 , CPU|tmpP~2, NES, 1
instance = comp, \CPU|tmpP~3 , CPU|tmpP~3, NES, 1
instance = comp, \CPU|tmpP~8 , CPU|tmpP~8, NES, 1
instance = comp, \CPU|mcode|Mux281~1 , CPU|mcode|Mux281~1, NES, 1
instance = comp, \CPU|mcode|Mux244~2 , CPU|mcode|Mux244~2, NES, 1
instance = comp, \CPU|mcode|Mux281~2 , CPU|mcode|Mux281~2, NES, 1
instance = comp, \CPU|mcode|Mux108~4 , CPU|mcode|Mux108~4, NES, 1
instance = comp, \CPU|mcode|Mux281~3 , CPU|mcode|Mux281~3, NES, 1
instance = comp, \CPU|mcode|Mux281~4 , CPU|mcode|Mux281~4, NES, 1
instance = comp, \CPU|tmpP~9 , CPU|tmpP~9, NES, 1
instance = comp, \CPU|mcode|Mux289~4 , CPU|mcode|Mux289~4, NES, 1
instance = comp, \CPU|mcode|Mux289~5 , CPU|mcode|Mux289~5, NES, 1
instance = comp, \CPU|mcode|Mux289~3 , CPU|mcode|Mux289~3, NES, 1
instance = comp, \CPU|mcode|Mux289~6 , CPU|mcode|Mux289~6, NES, 1
instance = comp, \CPU|tmpP~10 , CPU|tmpP~10, NES, 1
instance = comp, \CPU|tmpP~11 , CPU|tmpP~11, NES, 1
instance = comp, \CPU|tmpP~12 , CPU|tmpP~12, NES, 1
instance = comp, \CPU|tmpP~13 , CPU|tmpP~13, NES, 1
instance = comp, \CPU|Equal11~5 , CPU|Equal11~5, NES, 1
instance = comp, \CPU|Equal11~7 , CPU|Equal11~7, NES, 1
instance = comp, \CPU|Mux19~0 , CPU|Mux19~0, NES, 1
instance = comp, \CPU|P[0] , CPU|P[0], NES, 1
instance = comp, \CPU|alu|CT~0 , CPU|alu|CT~0, NES, 1
instance = comp, \CPU|alu|CT , CPU|alu|CT, NES, 1
instance = comp, \CPU|alu|Add5~1 , CPU|alu|Add5~1, NES, 1
instance = comp, \CPU|alu|Add5~2 , CPU|alu|Add5~2, NES, 1
instance = comp, \CPU|alu|Selector4~13 , CPU|alu|Selector4~13, NES, 1
instance = comp, \CPU|alu|Selector5~7 , CPU|alu|Selector5~7, NES, 1
instance = comp, \CPU|alu|Selector5~9 , CPU|alu|Selector5~9, NES, 1
instance = comp, \CPU|alu|process_0~4 , CPU|alu|process_0~4, NES, 1
instance = comp, \CPU|alu|Selector5~2 , CPU|alu|Selector5~2, NES, 1
instance = comp, \CPU|alu|Selector5~3 , CPU|alu|Selector5~3, NES, 1
instance = comp, \CPU|alu|Selector5~4 , CPU|alu|Selector5~4, NES, 1
instance = comp, \CPU|alu|Selector5~5 , CPU|alu|Selector5~5, NES, 1
instance = comp, \CPU|alu|Selector5~8 , CPU|alu|Selector5~8, NES, 1
instance = comp, \CPU|alu|Selector5~10 , CPU|alu|Selector5~10, NES, 1
instance = comp, \CPU|alu|Q[2]~4 , CPU|alu|Q[2]~4, NES, 1
instance = comp, \CPU|S[2]~2 , CPU|S[2]~2, NES, 1
instance = comp, \CPU|S[2] , CPU|S[2], NES, 1
instance = comp, \CPU|S[3]~3 , CPU|S[3]~3, NES, 1
instance = comp, \CPU|S[3] , CPU|S[3], NES, 1
instance = comp, \CPU|Selector4~2 , CPU|Selector4~2, NES, 1
instance = comp, \CPU|Selector4~3 , CPU|Selector4~3, NES, 1
instance = comp, \CPU|Selector4~4 , CPU|Selector4~4, NES, 1
instance = comp, \CPU|ABC[3] , CPU|ABC[3], NES, 1
instance = comp, \CPU|Selector4~0 , CPU|Selector4~0, NES, 1
instance = comp, \CPU|X[3]~feeder , CPU|X[3]~feeder, NES, 1
instance = comp, \CPU|X[3] , CPU|X[3], NES, 1
instance = comp, \CPU|Selector4~1 , CPU|Selector4~1, NES, 1
instance = comp, \CPU|Selector4~5 , CPU|Selector4~5, NES, 1
instance = comp, \CPU|BusA_r[3] , CPU|BusA_r[3], NES, 1
instance = comp, \CPU|alu|process_2~0 , CPU|alu|process_2~0, NES, 1
instance = comp, \CPU|alu|Add9~0 , CPU|alu|Add9~0, NES, 1
instance = comp, \CPU|P[1]~2 , CPU|P[1]~2, NES, 1
instance = comp, \CPU|alu|Q2_t~4 , CPU|alu|Q2_t~4, NES, 1
instance = comp, \CPU|alu|Q[3]~5 , CPU|alu|Q[3]~5, NES, 1
instance = comp, \CPU|alu|Selector4~3 , CPU|alu|Selector4~3, NES, 1
instance = comp, \CPU|alu|Selector4~4 , CPU|alu|Selector4~4, NES, 1
instance = comp, \CPU|alu|Selector4~5 , CPU|alu|Selector4~5, NES, 1
instance = comp, \CPU|alu|Selector4~11 , CPU|alu|Selector4~11, NES, 1
instance = comp, \CPU|alu|Selector4~6 , CPU|alu|Selector4~6, NES, 1
instance = comp, \CPU|alu|Selector4~7 , CPU|alu|Selector4~7, NES, 1
instance = comp, \CPU|alu|Selector4~8 , CPU|alu|Selector4~8, NES, 1
instance = comp, \CPU|alu|Selector4~9 , CPU|alu|Selector4~9, NES, 1
instance = comp, \CPU|alu|Selector4~10 , CPU|alu|Selector4~10, NES, 1
instance = comp, \CPU|alu|Selector4~12 , CPU|alu|Selector4~12, NES, 1
instance = comp, \CPU|alu|Q[3]~6 , CPU|alu|Q[3]~6, NES, 1
instance = comp, \CPU|Mux17~0 , CPU|Mux17~0, NES, 1
instance = comp, \CPU|tmpP~17 , CPU|tmpP~17, NES, 1
instance = comp, \CPU|tmpP~18 , CPU|tmpP~18, NES, 1
instance = comp, \CPU|P[3] , CPU|P[3], NES, 1
instance = comp, \CPU|alu|process_1~0 , CPU|alu|process_1~0, NES, 1
instance = comp, \CPU|alu|Selector4~2 , CPU|alu|Selector4~2, NES, 1
instance = comp, \CPU|alu|Selector6~3 , CPU|alu|Selector6~3, NES, 1
instance = comp, \CPU|alu|Selector6~4 , CPU|alu|Selector6~4, NES, 1
instance = comp, \CPU|alu|Selector6~6 , CPU|alu|Selector6~6, NES, 1
instance = comp, \CPU|alu|Selector6~7 , CPU|alu|Selector6~7, NES, 1
instance = comp, \CPU|alu|Selector6~2 , CPU|alu|Selector6~2, NES, 1
instance = comp, \CPU|alu|Selector6~8 , CPU|alu|Selector6~8, NES, 1
instance = comp, \CPU|alu|Selector6~1 , CPU|alu|Selector6~1, NES, 1
instance = comp, \CPU|alu|Selector6~9 , CPU|alu|Selector6~9, NES, 1
instance = comp, \CPU|alu|Q[1]~2 , CPU|alu|Q[1]~2, NES, 1
instance = comp, \CPU|ABC[1] , CPU|ABC[1], NES, 1
instance = comp, \CPU|Selector6~1 , CPU|Selector6~1, NES, 1
instance = comp, \CPU|Y[1] , CPU|Y[1], NES, 1
instance = comp, \CPU|Selector6~2 , CPU|Selector6~2, NES, 1
instance = comp, \CPU|Selector6~3 , CPU|Selector6~3, NES, 1
instance = comp, \CPU|X[1] , CPU|X[1], NES, 1
instance = comp, \CPU|Selector6~4 , CPU|Selector6~4, NES, 1
instance = comp, \CPU|Selector6~5 , CPU|Selector6~5, NES, 1
instance = comp, \CPU|Selector6~6 , CPU|Selector6~6, NES, 1
instance = comp, \CPU|BusA_r[1] , CPU|BusA_r[1], NES, 1
instance = comp, \CPU|alu|Selector7~0 , CPU|alu|Selector7~0, NES, 1
instance = comp, \CPU|alu|Selector7~6 , CPU|alu|Selector7~6, NES, 1
instance = comp, \CPU|alu|Selector7~7 , CPU|alu|Selector7~7, NES, 1
instance = comp, \CPU|alu|Selector7~4 , CPU|alu|Selector7~4, NES, 1
instance = comp, \CPU|alu|Selector7~2 , CPU|alu|Selector7~2, NES, 1
instance = comp, \CPU|alu|Selector7~1 , CPU|alu|Selector7~1, NES, 1
instance = comp, \CPU|alu|Selector7~3 , CPU|alu|Selector7~3, NES, 1
instance = comp, \CPU|alu|Selector7~5 , CPU|alu|Selector7~5, NES, 1
instance = comp, \CPU|alu|Selector7~8 , CPU|alu|Selector7~8, NES, 1
instance = comp, \CPU|alu|Q[0]~13 , CPU|alu|Q[0]~13, NES, 1
instance = comp, \CPU|X[0] , CPU|X[0], NES, 1
instance = comp, \CPU|ABC[0] , CPU|ABC[0], NES, 1
instance = comp, \CPU|Selector7~0 , CPU|Selector7~0, NES, 1
instance = comp, \CPU|Y[0] , CPU|Y[0], NES, 1
instance = comp, \CPU|Selector7~1 , CPU|Selector7~1, NES, 1
instance = comp, \CPU|Selector7~4 , CPU|Selector7~4, NES, 1
instance = comp, \CPU|Selector7~2 , CPU|Selector7~2, NES, 1
instance = comp, \CPU|Selector7~3 , CPU|Selector7~3, NES, 1
instance = comp, \CPU|Selector7~5 , CPU|Selector7~5, NES, 1
instance = comp, \CPU|Selector7~6 , CPU|Selector7~6, NES, 1
instance = comp, \CPU|Add9~0 , CPU|Add9~0, NES, 1
instance = comp, \CPU|mcode|Mux251~0 , CPU|mcode|Mux251~0, NES, 1
instance = comp, \CPU|mcode|Mux109~0 , CPU|mcode|Mux109~0, NES, 1
instance = comp, \CPU|mcode|Mux285~5 , CPU|mcode|Mux285~5, NES, 1
instance = comp, \CPU|mcode|Mux285~4 , CPU|mcode|Mux285~4, NES, 1
instance = comp, \CPU|mcode|Mux287~8 , CPU|mcode|Mux287~8, NES, 1
instance = comp, \CPU|mcode|Mux287~11 , CPU|mcode|Mux287~11, NES, 1
instance = comp, \CPU|mcode|Mux287~12 , CPU|mcode|Mux287~12, NES, 1
instance = comp, \CPU|mcode|Mux287~10 , CPU|mcode|Mux287~10, NES, 1
instance = comp, \CPU|mcode|Mux287~9 , CPU|mcode|Mux287~9, NES, 1
instance = comp, \CPU|BAL[0]~0 , CPU|BAL[0]~0, NES, 1
instance = comp, \CPU|BAL[0]~1 , CPU|BAL[0]~1, NES, 1
instance = comp, \CPU|Add8~0 , CPU|Add8~0, NES, 1
instance = comp, \CPU|BAL~2 , CPU|BAL~2, NES, 1
instance = comp, \CPU|BAL~3 , CPU|BAL~3, NES, 1
instance = comp, \CPU|mcode|Mux286~0 , CPU|mcode|Mux286~0, NES, 1
instance = comp, \CPU|mcode|Mux32~14 , CPU|mcode|Mux32~14, NES, 1
instance = comp, \CPU|mcode|Mux286~1 , CPU|mcode|Mux286~1, NES, 1
instance = comp, \CPU|mcode|Mux32~16 , CPU|mcode|Mux32~16, NES, 1
instance = comp, \CPU|mcode|Mux32~17 , CPU|mcode|Mux32~17, NES, 1
instance = comp, \CPU|mcode|Mux32~21 , CPU|mcode|Mux32~21, NES, 1
instance = comp, \CPU|mcode|Mux286~2 , CPU|mcode|Mux286~2, NES, 1
instance = comp, \CPU|BAL[7]~4 , CPU|BAL[7]~4, NES, 1
instance = comp, \CPU|BAL[0] , CPU|BAL[0], NES, 1
instance = comp, \CPU|Selector30~0 , CPU|Selector30~0, NES, 1
instance = comp, \CPU|mcode|Mux294~0 , CPU|mcode|Mux294~0, NES, 1
instance = comp, \CPU|mcode|Mux294~1 , CPU|mcode|Mux294~1, NES, 1
instance = comp, \CPU|mcode|Mux294~2 , CPU|mcode|Mux294~2, NES, 1
instance = comp, \CPU|mcode|Mux291~0 , CPU|mcode|Mux291~0, NES, 1
instance = comp, \CPU|DL[7]~feeder , CPU|DL[7]~feeder, NES, 1
instance = comp, \CPU|mcode|Mux289~2 , CPU|mcode|Mux289~2, NES, 1
instance = comp, \CPU|mcode|Mux289~7 , CPU|mcode|Mux289~7, NES, 1
instance = comp, \CPU|mcode|Mux264~9 , CPU|mcode|Mux264~9, NES, 1
instance = comp, \CPU|mcode|Mux264~11 , CPU|mcode|Mux264~11, NES, 1
instance = comp, \CPU|mcode|Mux123~0 , CPU|mcode|Mux123~0, NES, 1
instance = comp, \CPU|mcode|Mux123~1 , CPU|mcode|Mux123~1, NES, 1
instance = comp, \CPU|mcode|Mux264~14 , CPU|mcode|Mux264~14, NES, 1
instance = comp, \CPU|mcode|Mux264~15 , CPU|mcode|Mux264~15, NES, 1
instance = comp, \CPU|mcode|Mux264~8 , CPU|mcode|Mux264~8, NES, 1
instance = comp, \CPU|mcode|Mux264~16 , CPU|mcode|Mux264~16, NES, 1
instance = comp, \CPU|mcode|Mux264~12 , CPU|mcode|Mux264~12, NES, 1
instance = comp, \CPU|mcode|Mux264~13 , CPU|mcode|Mux264~13, NES, 1
instance = comp, \CPU|mcode|Mux264~17 , CPU|mcode|Mux264~17, NES, 1
instance = comp, \CPU|mcode|Mux264~18 , CPU|mcode|Mux264~18, NES, 1
instance = comp, \CPU|mcode|Mux264~21 , CPU|mcode|Mux264~21, NES, 1
instance = comp, \CPU|mcode|Mux264~19 , CPU|mcode|Mux264~19, NES, 1
instance = comp, \CPU|mcode|Mux264~20 , CPU|mcode|Mux264~20, NES, 1
instance = comp, \CPU|DL[7]~8 , CPU|DL[7]~8, NES, 1
instance = comp, \CPU|DL[7] , CPU|DL[7], NES, 1
instance = comp, \CPU|DL[6]~feeder , CPU|DL[6]~feeder, NES, 1
instance = comp, \CPU|DL[6] , CPU|DL[6], NES, 1
instance = comp, \CPU|DL[5]~feeder , CPU|DL[5]~feeder, NES, 1
instance = comp, \CPU|DL[5] , CPU|DL[5], NES, 1
instance = comp, \CPU|DL[4]~feeder , CPU|DL[4]~feeder, NES, 1
instance = comp, \CPU|DL[4] , CPU|DL[4], NES, 1
instance = comp, \CPU|DL[3]~feeder , CPU|DL[3]~feeder, NES, 1
instance = comp, \CPU|DL[3] , CPU|DL[3], NES, 1
instance = comp, \CPU|DL[2]~feeder , CPU|DL[2]~feeder, NES, 1
instance = comp, \CPU|DL[2] , CPU|DL[2], NES, 1
instance = comp, \CPU|DL[1]~feeder , CPU|DL[1]~feeder, NES, 1
instance = comp, \CPU|DL[1] , CPU|DL[1], NES, 1
instance = comp, \CPU|DL[0]~feeder , CPU|DL[0]~feeder, NES, 1
instance = comp, \CPU|DL[0] , CPU|DL[0], NES, 1
instance = comp, \CPU|Add5~0 , CPU|Add5~0, NES, 1
instance = comp, \CPU|PCAdder[0]~0 , CPU|PCAdder[0]~0, NES, 1
instance = comp, \CPU|PC[0]~0 , CPU|PC[0]~0, NES, 1
instance = comp, \CPU|Add0~0 , CPU|Add0~0, NES, 1
instance = comp, \CPU|PC[6]~12 , CPU|PC[6]~12, NES, 1
instance = comp, \CPU|PC[0]~13 , CPU|PC[0]~13, NES, 1
instance = comp, \CPU|PC[0] , CPU|PC[0], NES, 1
instance = comp, \CPU|Add5~2 , CPU|Add5~2, NES, 1
instance = comp, \CPU|PCAdder[1]~1 , CPU|PCAdder[1]~1, NES, 1
instance = comp, \CPU|PC[1]~1 , CPU|PC[1]~1, NES, 1
instance = comp, \CPU|Add0~2 , CPU|Add0~2, NES, 1
instance = comp, \CPU|PC[1] , CPU|PC[1], NES, 1
instance = comp, \CPU|Add5~4 , CPU|Add5~4, NES, 1
instance = comp, \CPU|PCAdder[2]~2 , CPU|PCAdder[2]~2, NES, 1
instance = comp, \CPU|PC[2]~2 , CPU|PC[2]~2, NES, 1
instance = comp, \CPU|Add0~4 , CPU|Add0~4, NES, 1
instance = comp, \CPU|PC[2] , CPU|PC[2], NES, 1
instance = comp, \CPU|Add5~6 , CPU|Add5~6, NES, 1
instance = comp, \CPU|Add5~8 , CPU|Add5~8, NES, 1
instance = comp, \CPU|PCAdder[4]~4 , CPU|PCAdder[4]~4, NES, 1
instance = comp, \CPU|PC[4]~4 , CPU|PC[4]~4, NES, 1
instance = comp, \CPU|Add0~6 , CPU|Add0~6, NES, 1
instance = comp, \CPU|Add0~8 , CPU|Add0~8, NES, 1
instance = comp, \CPU|PC[4] , CPU|PC[4], NES, 1
instance = comp, \CPU|Add5~10 , CPU|Add5~10, NES, 1
instance = comp, \CPU|PCAdder[5]~5 , CPU|PCAdder[5]~5, NES, 1
instance = comp, \CPU|PC[5]~5 , CPU|PC[5]~5, NES, 1
instance = comp, \CPU|Add0~10 , CPU|Add0~10, NES, 1
instance = comp, \CPU|PC[5] , CPU|PC[5], NES, 1
instance = comp, \CPU|Add5~12 , CPU|Add5~12, NES, 1
instance = comp, \CPU|PCAdder[6]~6 , CPU|PCAdder[6]~6, NES, 1
instance = comp, \CPU|PC[6]~6 , CPU|PC[6]~6, NES, 1
instance = comp, \CPU|Add0~12 , CPU|Add0~12, NES, 1
instance = comp, \CPU|PC[6] , CPU|PC[6], NES, 1
instance = comp, \CPU|Add5~14 , CPU|Add5~14, NES, 1
instance = comp, \CPU|PCAdder[7]~7 , CPU|PCAdder[7]~7, NES, 1
instance = comp, \CPU|PC[7]~7 , CPU|PC[7]~7, NES, 1
instance = comp, \CPU|Add0~14 , CPU|Add0~14, NES, 1
instance = comp, \CPU|PC[7] , CPU|PC[7], NES, 1
instance = comp, \CPU|Add5~16 , CPU|Add5~16, NES, 1
instance = comp, \CPU|Mux36~1 , CPU|Mux36~1, NES, 1
instance = comp, \CPU|BAL~7 , CPU|BAL~7, NES, 1
instance = comp, \CPU|BAL~8 , CPU|BAL~8, NES, 1
instance = comp, \CPU|Add9~2 , CPU|Add9~2, NES, 1
instance = comp, \CPU|Add8~2 , CPU|Add8~2, NES, 1
instance = comp, \CPU|BAL~5 , CPU|BAL~5, NES, 1
instance = comp, \CPU|BAL~6 , CPU|BAL~6, NES, 1
instance = comp, \CPU|BAL[1] , CPU|BAL[1], NES, 1
instance = comp, \CPU|Add9~4 , CPU|Add9~4, NES, 1
instance = comp, \CPU|Add8~4 , CPU|Add8~4, NES, 1
instance = comp, \CPU|BAL~19 , CPU|BAL~19, NES, 1
instance = comp, \CPU|BAL~20 , CPU|BAL~20, NES, 1
instance = comp, \CPU|BAL[2] , CPU|BAL[2], NES, 1
instance = comp, \CPU|Add9~6 , CPU|Add9~6, NES, 1
instance = comp, \CPU|Add8~6 , CPU|Add8~6, NES, 1
instance = comp, \CPU|BAL~9 , CPU|BAL~9, NES, 1
instance = comp, \CPU|BAL~10 , CPU|BAL~10, NES, 1
instance = comp, \CPU|BAL[3] , CPU|BAL[3], NES, 1
instance = comp, \CPU|Add8~8 , CPU|Add8~8, NES, 1
instance = comp, \CPU|Add9~8 , CPU|Add9~8, NES, 1
instance = comp, \CPU|BAL~11 , CPU|BAL~11, NES, 1
instance = comp, \CPU|BAL~12 , CPU|BAL~12, NES, 1
instance = comp, \CPU|BAL[4] , CPU|BAL[4], NES, 1
instance = comp, \CPU|Add9~10 , CPU|Add9~10, NES, 1
instance = comp, \CPU|Add8~10 , CPU|Add8~10, NES, 1
instance = comp, \CPU|BAL~13 , CPU|BAL~13, NES, 1
instance = comp, \CPU|BAL~14 , CPU|BAL~14, NES, 1
instance = comp, \CPU|BAL[5] , CPU|BAL[5], NES, 1
instance = comp, \CPU|Add9~12 , CPU|Add9~12, NES, 1
instance = comp, \CPU|Add8~12 , CPU|Add8~12, NES, 1
instance = comp, \CPU|BAL~15 , CPU|BAL~15, NES, 1
instance = comp, \CPU|BAL~16 , CPU|BAL~16, NES, 1
instance = comp, \CPU|BAL[6] , CPU|BAL[6], NES, 1
instance = comp, \CPU|Add9~14 , CPU|Add9~14, NES, 1
instance = comp, \CPU|Add8~14 , CPU|Add8~14, NES, 1
instance = comp, \CPU|BAL~17 , CPU|BAL~17, NES, 1
instance = comp, \CPU|BAL~18 , CPU|BAL~18, NES, 1
instance = comp, \CPU|BAL[7] , CPU|BAL[7], NES, 1
instance = comp, \CPU|Add9~16 , CPU|Add9~16, NES, 1
instance = comp, \CPU|Add8~16 , CPU|Add8~16, NES, 1
instance = comp, \CPU|Mux36~0 , CPU|Mux36~0, NES, 1
instance = comp, \CPU|Mux36~2 , CPU|Mux36~2, NES, 1
instance = comp, \CPU|BAL[8] , CPU|BAL[8], NES, 1
instance = comp, \CPU|Break~0 , CPU|Break~0, NES, 1
instance = comp, \CPU|Break~1 , CPU|Break~1, NES, 1
instance = comp, \CPU|mcode|Set_Addr_To~1 , CPU|mcode|Set_Addr_To~1, NES, 1
instance = comp, \CPU|mcode|Mux249~7 , CPU|mcode|Mux249~7, NES, 1
instance = comp, \CPU|mcode|Mux249~2 , CPU|mcode|Mux249~2, NES, 1
instance = comp, \CPU|mcode|Mux249~3 , CPU|mcode|Mux249~3, NES, 1
instance = comp, \CPU|mcode|Mux249~4 , CPU|mcode|Mux249~4, NES, 1
instance = comp, \CPU|mcode|Mux249~5 , CPU|mcode|Mux249~5, NES, 1
instance = comp, \CPU|Set_Addr_To_r.Set_Addr_To_ZPG , CPU|Set_Addr_To_r.Set_Addr_To_ZPG, NES, 1
instance = comp, \CPU|Selector30~1 , CPU|Selector30~1, NES, 1
instance = comp, \CPU|mcode|Mux284~2 , CPU|mcode|Mux284~2, NES, 1
instance = comp, \CPU|mcode|Mux284~3 , CPU|mcode|Mux284~3, NES, 1
instance = comp, \CPU|mcode|Mux249~6 , CPU|mcode|Mux249~6, NES, 1
instance = comp, \CPU|mcode|Mux245~11 , CPU|mcode|Mux245~11, NES, 1
instance = comp, \CPU|AD[3]~22 , CPU|AD[3]~22, NES, 1
instance = comp, \CPU|AD[3]~2 , CPU|AD[3]~2, NES, 1
instance = comp, \CPU|Add12~0 , CPU|Add12~0, NES, 1
instance = comp, \CPU|AD[3]~3 , CPU|AD[3]~3, NES, 1
instance = comp, \CPU|Add7~0 , CPU|Add7~0, NES, 1
instance = comp, \CPU|AD~4 , CPU|AD~4, NES, 1
instance = comp, \CPU|Add11~0 , CPU|Add11~0, NES, 1
instance = comp, \CPU|AD~5 , CPU|AD~5, NES, 1
instance = comp, \CPU|AD[0]~6 , CPU|AD[0]~6, NES, 1
instance = comp, \CPU|AD[0]~7 , CPU|AD[0]~7, NES, 1
instance = comp, \CPU|AD[0] , CPU|AD[0], NES, 1
instance = comp, \CPU|Selector31~0 , CPU|Selector31~0, NES, 1
instance = comp, \CPU|Selector31~1 , CPU|Selector31~1, NES, 1
instance = comp, \CPU|Add12~2 , CPU|Add12~2, NES, 1
instance = comp, \CPU|Add7~2 , CPU|Add7~2, NES, 1
instance = comp, \CPU|AD~8 , CPU|AD~8, NES, 1
instance = comp, \CPU|Add11~2 , CPU|Add11~2, NES, 1
instance = comp, \CPU|AD~9 , CPU|AD~9, NES, 1
instance = comp, \CPU|AD[1] , CPU|AD[1], NES, 1
instance = comp, \CPU|Selector30~2 , CPU|Selector30~2, NES, 1
instance = comp, \CPU|Selector30~3 , CPU|Selector30~3, NES, 1
instance = comp, \CPU|Add7~4 , CPU|Add7~4, NES, 1
instance = comp, \CPU|AD~10 , CPU|AD~10, NES, 1
instance = comp, \CPU|Add12~4 , CPU|Add12~4, NES, 1
instance = comp, \CPU|Add11~4 , CPU|Add11~4, NES, 1
instance = comp, \CPU|AD~11 , CPU|AD~11, NES, 1
instance = comp, \CPU|AD[2] , CPU|AD[2], NES, 1
instance = comp, \CPU|Selector29~0 , CPU|Selector29~0, NES, 1
instance = comp, \CPU|Selector29~1 , CPU|Selector29~1, NES, 1
instance = comp, \CPU|PCAdder[3]~3 , CPU|PCAdder[3]~3, NES, 1
instance = comp, \CPU|Add11~6 , CPU|Add11~6, NES, 1
instance = comp, \CPU|Add12~6 , CPU|Add12~6, NES, 1
instance = comp, \CPU|Add7~6 , CPU|Add7~6, NES, 1
instance = comp, \CPU|AD~12 , CPU|AD~12, NES, 1
instance = comp, \CPU|AD~13 , CPU|AD~13, NES, 1
instance = comp, \CPU|AD[3] , CPU|AD[3], NES, 1
instance = comp, \CPU|Selector28~0 , CPU|Selector28~0, NES, 1
instance = comp, \CPU|Selector28~1 , CPU|Selector28~1, NES, 1
instance = comp, \CPU|Add11~8 , CPU|Add11~8, NES, 1
instance = comp, \CPU|Add12~8 , CPU|Add12~8, NES, 1
instance = comp, \CPU|Add7~8 , CPU|Add7~8, NES, 1
instance = comp, \CPU|AD~14 , CPU|AD~14, NES, 1
instance = comp, \CPU|AD~15 , CPU|AD~15, NES, 1
instance = comp, \CPU|AD[4] , CPU|AD[4], NES, 1
instance = comp, \CPU|Selector27~0 , CPU|Selector27~0, NES, 1
instance = comp, \CPU|Selector27~1 , CPU|Selector27~1, NES, 1
instance = comp, \CPU|Add11~10 , CPU|Add11~10, NES, 1
instance = comp, \CPU|Add7~10 , CPU|Add7~10, NES, 1
instance = comp, \CPU|Add12~10 , CPU|Add12~10, NES, 1
instance = comp, \CPU|AD~16 , CPU|AD~16, NES, 1
instance = comp, \CPU|AD~17 , CPU|AD~17, NES, 1
instance = comp, \CPU|AD[5] , CPU|AD[5], NES, 1
instance = comp, \CPU|Selector26~0 , CPU|Selector26~0, NES, 1
instance = comp, \CPU|Selector26~1 , CPU|Selector26~1, NES, 1
instance = comp, \CPU|Add12~12 , CPU|Add12~12, NES, 1
instance = comp, \CPU|Add11~12 , CPU|Add11~12, NES, 1
instance = comp, \CPU|Add7~12 , CPU|Add7~12, NES, 1
instance = comp, \CPU|AD~18 , CPU|AD~18, NES, 1
instance = comp, \CPU|AD~19 , CPU|AD~19, NES, 1
instance = comp, \CPU|AD[6] , CPU|AD[6], NES, 1
instance = comp, \CPU|Selector25~0 , CPU|Selector25~0, NES, 1
instance = comp, \CPU|Selector25~1 , CPU|Selector25~1, NES, 1
instance = comp, \CPU|Add11~14 , CPU|Add11~14, NES, 1
instance = comp, \CPU|Add7~14 , CPU|Add7~14, NES, 1
instance = comp, \CPU|Add12~14 , CPU|Add12~14, NES, 1
instance = comp, \CPU|AD~20 , CPU|AD~20, NES, 1
instance = comp, \CPU|AD~21 , CPU|AD~21, NES, 1
instance = comp, \CPU|AD[7] , CPU|AD[7], NES, 1
instance = comp, \CPU|Selector24~0 , CPU|Selector24~0, NES, 1
instance = comp, \CPU|Selector24~1 , CPU|Selector24~1, NES, 1
instance = comp, \CPU|mcode|Mux108~12 , CPU|mcode|Mux108~12, NES, 1
instance = comp, \CPU|mcode|Mux244~6 , CPU|mcode|Mux244~6, NES, 1
instance = comp, \CPU|mcode|Mux108~9 , CPU|mcode|Mux108~9, NES, 1
instance = comp, \CPU|mcode|Mux108~10 , CPU|mcode|Mux108~10, NES, 1
instance = comp, \CPU|mcode|Mux108~11 , CPU|mcode|Mux108~11, NES, 1
instance = comp, \CPU|mcode|Mux248~2 , CPU|mcode|Mux248~2, NES, 1
instance = comp, \CPU|Set_Addr_To_r.Set_Addr_To_SP , CPU|Set_Addr_To_r.Set_Addr_To_SP, NES, 1
instance = comp, \CPU|Write_Data_r~44 , CPU|Write_Data_r~44, NES, 1
instance = comp, \CPU|BAH[5]~2 , CPU|BAH[5]~2, NES, 1
instance = comp, \CPU|mcode|Mux292~0 , CPU|mcode|Mux292~0, NES, 1
instance = comp, \CPU|mcode|Mux292~1 , CPU|mcode|Mux292~1, NES, 1
instance = comp, \CPU|mcode|Mux288~3 , CPU|mcode|Mux288~3, NES, 1
instance = comp, \CPU|mcode|Mux288~0 , CPU|mcode|Mux288~0, NES, 1
instance = comp, \CPU|mcode|Mux288~1 , CPU|mcode|Mux288~1, NES, 1
instance = comp, \CPU|mcode|Mux288~2 , CPU|mcode|Mux288~2, NES, 1
instance = comp, \CPU|BAH[5]~3 , CPU|BAH[5]~3, NES, 1
instance = comp, \CPU|Add10~0 , CPU|Add10~0, NES, 1
instance = comp, \CPU|mcode|Mux293~0 , CPU|mcode|Mux293~0, NES, 1
instance = comp, \CPU|BAH[5]~4 , CPU|BAH[5]~4, NES, 1
instance = comp, \CPU|BAH[5]~5 , CPU|BAH[5]~5, NES, 1
instance = comp, \CPU|BAH[5]~24 , CPU|BAH[5]~24, NES, 1
instance = comp, \CPU|BAH~14 , CPU|BAH~14, NES, 1
instance = comp, \CPU|BAH~15 , CPU|BAH~15, NES, 1
instance = comp, \CPU|BAH[7]~8 , CPU|BAH[7]~8, NES, 1
instance = comp, \CPU|BAH[7]~9 , CPU|BAH[7]~9, NES, 1
instance = comp, \CPU|BAH[0] , CPU|BAH[0], NES, 1
instance = comp, \CPU|Add3~0 , CPU|Add3~0, NES, 1
instance = comp, \CPU|PC[12]~14 , CPU|PC[12]~14, NES, 1
instance = comp, \CPU|PC[12]~15 , CPU|PC[12]~15, NES, 1
instance = comp, \CPU|Add4~0 , CPU|Add4~0, NES, 1
instance = comp, \CPU|Mux7~0 , CPU|Mux7~0, NES, 1
instance = comp, \CPU|Add0~16 , CPU|Add0~16, NES, 1
instance = comp, \CPU|Mux7~1 , CPU|Mux7~1, NES, 1
instance = comp, \CPU|PC[12]~18 , CPU|PC[12]~18, NES, 1
instance = comp, \CPU|PC[8]~16 , CPU|PC[8]~16, NES, 1
instance = comp, \CPU|PC[8] , CPU|PC[8], NES, 1
instance = comp, \CPU|Selector23~0 , CPU|Selector23~0, NES, 1
instance = comp, \CPU|Selector23~1 , CPU|Selector23~1, NES, 1
instance = comp, \CPU|Add3~2 , CPU|Add3~2, NES, 1
instance = comp, \CPU|Add0~18 , CPU|Add0~18, NES, 1
instance = comp, \CPU|Mux6~0 , CPU|Mux6~0, NES, 1
instance = comp, \CPU|Add4~2 , CPU|Add4~2, NES, 1
instance = comp, \CPU|Mux6~1 , CPU|Mux6~1, NES, 1
instance = comp, \CPU|PC[9] , CPU|PC[9], NES, 1
instance = comp, \CPU|Add10~2 , CPU|Add10~2, NES, 1
instance = comp, \CPU|mcode|Mux32~22 , CPU|mcode|Mux32~22, NES, 1
instance = comp, \CPU|Write_Data_r~38 , CPU|Write_Data_r~38, NES, 1
instance = comp, \CPU|Write_Data_r~39 , CPU|Write_Data_r~39, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_PCH , CPU|Write_Data_r.Write_Data_PCH, NES, 1
instance = comp, \CPU|Write_Data_r~40 , CPU|Write_Data_r~40, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_PCL , CPU|Write_Data_r.Write_Data_PCL, NES, 1
instance = comp, \CPU|Selector38~1 , CPU|Selector38~1, NES, 1
instance = comp, \CPU|mcode|Mux251~1 , CPU|mcode|Mux251~1, NES, 1
instance = comp, \CPU|mcode|Mux251~2 , CPU|mcode|Mux251~2, NES, 1
instance = comp, \CPU|mcode|Mux251~3 , CPU|mcode|Mux251~3, NES, 1
instance = comp, \CPU|mcode|Mux251~4 , CPU|mcode|Mux251~4, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_DL , CPU|Write_Data_r.Write_Data_DL, NES, 1
instance = comp, \CPU|mcode|Mux111~0 , CPU|mcode|Mux111~0, NES, 1
instance = comp, \CPU|mcode|Mux22~0 , CPU|mcode|Mux22~0, NES, 1
instance = comp, \CPU|mcode|Mux111~1 , CPU|mcode|Mux111~1, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_ABC~0 , CPU|Write_Data_r.Write_Data_ABC~0, NES, 1
instance = comp, \CPU|mcode|Mux252~0 , CPU|mcode|Mux252~0, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_ABC , CPU|Write_Data_r.Write_Data_ABC, NES, 1
instance = comp, \CPU|mcode|Mux255~1 , CPU|mcode|Mux255~1, NES, 1
instance = comp, \CPU|mcode|Mux255~2 , CPU|mcode|Mux255~2, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_P , CPU|Write_Data_r.Write_Data_P, NES, 1
instance = comp, \CPU|alu|Selector2~4 , CPU|alu|Selector2~4, NES, 1
instance = comp, \CPU|alu|Selector2~3 , CPU|alu|Selector2~3, NES, 1
instance = comp, \CPU|alu|Selector2~6 , CPU|alu|Selector2~6, NES, 1
instance = comp, \CPU|alu|Selector2~10 , CPU|alu|Selector2~10, NES, 1
instance = comp, \CPU|alu|Selector2~7 , CPU|alu|Selector2~7, NES, 1
instance = comp, \CPU|alu|Selector2~5 , CPU|alu|Selector2~5, NES, 1
instance = comp, \CPU|alu|Selector2~8 , CPU|alu|Selector2~8, NES, 1
instance = comp, \CPU|alu|Selector2~2 , CPU|alu|Selector2~2, NES, 1
instance = comp, \CPU|alu|Selector2~9 , CPU|alu|Selector2~9, NES, 1
instance = comp, \CPU|P[1]~14 , CPU|P[1]~14, NES, 1
instance = comp, \CPU|P[7]~15 , CPU|P[7]~15, NES, 1
instance = comp, \CPU|P[1]~16 , CPU|P[1]~16, NES, 1
instance = comp, \CPU|P[1]~3 , CPU|P[1]~3, NES, 1
instance = comp, \CPU|P[1]~4 , CPU|P[1]~4, NES, 1
instance = comp, \CPU|P[1]~5 , CPU|P[1]~5, NES, 1
instance = comp, \CPU|P[1]~6 , CPU|P[1]~6, NES, 1
instance = comp, \CPU|alu|Add1~1 , CPU|alu|Add1~1, NES, 1
instance = comp, \CPU|alu|Add1~2 , CPU|alu|Add1~2, NES, 1
instance = comp, \CPU|alu|Add1~4 , CPU|alu|Add1~4, NES, 1
instance = comp, \CPU|alu|Add1~6 , CPU|alu|Add1~6, NES, 1
instance = comp, \CPU|alu|Add1~8 , CPU|alu|Add1~8, NES, 1
instance = comp, \CPU|P[1]~7 , CPU|P[1]~7, NES, 1
instance = comp, \CPU|P[1]~8 , CPU|P[1]~8, NES, 1
instance = comp, \CPU|P[1]~9 , CPU|P[1]~9, NES, 1
instance = comp, \CPU|P[1]~10 , CPU|P[1]~10, NES, 1
instance = comp, \CPU|P[1]~11 , CPU|P[1]~11, NES, 1
instance = comp, \CPU|P[1]~12 , CPU|P[1]~12, NES, 1
instance = comp, \CPU|P[1]~13 , CPU|P[1]~13, NES, 1
instance = comp, \CPU|P[1]~17 , CPU|P[1]~17, NES, 1
instance = comp, \CPU|P[1]~24 , CPU|P[1]~24, NES, 1
instance = comp, \CPU|P[7]~19 , CPU|P[7]~19, NES, 1
instance = comp, \CPU|P[1] , CPU|P[1], NES, 1
instance = comp, \CPU|Selector38~2 , CPU|Selector38~2, NES, 1
instance = comp, \CPU|Selector38~3 , CPU|Selector38~3, NES, 1
instance = comp, \CPU|Write_Data_r~45 , CPU|Write_Data_r~45, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_X , CPU|Write_Data_r.Write_Data_X, NES, 1
instance = comp, \CPU|BusB_r[1]~9 , CPU|BusB_r[1]~9, NES, 1
instance = comp, \CPU|BusB_r[0]~7 , CPU|BusB_r[0]~7, NES, 1
instance = comp, \CPU|BusB_r[1] , CPU|BusB_r[1], NES, 1
instance = comp, \CPU|mcode|process_0~4 , CPU|mcode|process_0~4, NES, 1
instance = comp, \CPU|Write_Data_r~42 , CPU|Write_Data_r~42, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_AXB , CPU|Write_Data_r.Write_Data_AXB, NES, 1
instance = comp, \CPU|Selector38~4 , CPU|Selector38~4, NES, 1
instance = comp, \CPU|Selector38~5 , CPU|Selector38~5, NES, 1
instance = comp, \CPU|Write_Data_r~34 , CPU|Write_Data_r~34, NES, 1
instance = comp, \CPU|Write_Data_r~33 , CPU|Write_Data_r~33, NES, 1
instance = comp, \CPU|Write_Data_r~35 , CPU|Write_Data_r~35, NES, 1
instance = comp, \CPU|Write_Data_r~36 , CPU|Write_Data_r~36, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_Y , CPU|Write_Data_r.Write_Data_Y, NES, 1
instance = comp, \CPU|Write_Data_r~37 , CPU|Write_Data_r~37, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_YB , CPU|Write_Data_r.Write_Data_YB, NES, 1
instance = comp, \CPU|Selector38~0 , CPU|Selector38~0, NES, 1
instance = comp, \CPU|Selector38~6 , CPU|Selector38~6, NES, 1
instance = comp, \CPU|BAH~16 , CPU|BAH~16, NES, 1
instance = comp, \CPU|BAH~17 , CPU|BAH~17, NES, 1
instance = comp, \CPU|BAH[1] , CPU|BAH[1], NES, 1
instance = comp, \CPU|Selector22~0 , CPU|Selector22~0, NES, 1
instance = comp, \CPU|Add10~4 , CPU|Add10~4, NES, 1
instance = comp, \CPU|BusB_r[2]~11 , CPU|BusB_r[2]~11, NES, 1
instance = comp, \CPU|BusB_r[2] , CPU|BusB_r[2], NES, 1
instance = comp, \CPU|Selector37~0 , CPU|Selector37~0, NES, 1
instance = comp, \CPU|Selector37~4 , CPU|Selector37~4, NES, 1
instance = comp, \CPU|Selector37~5 , CPU|Selector37~5, NES, 1
instance = comp, \CPU|tmpP~15 , CPU|tmpP~15, NES, 1
instance = comp, \CPU|Mux18~0 , CPU|Mux18~0, NES, 1
instance = comp, \CPU|tmpP~14 , CPU|tmpP~14, NES, 1
instance = comp, \CPU|tmpP~16 , CPU|tmpP~16, NES, 1
instance = comp, \CPU|P[2] , CPU|P[2], NES, 1
instance = comp, \CPU|Selector37~2 , CPU|Selector37~2, NES, 1
instance = comp, \CPU|Add3~4 , CPU|Add3~4, NES, 1
instance = comp, \CPU|Add4~4 , CPU|Add4~4, NES, 1
instance = comp, \CPU|Mux5~0 , CPU|Mux5~0, NES, 1
instance = comp, \CPU|Add0~20 , CPU|Add0~20, NES, 1
instance = comp, \CPU|Mux5~1 , CPU|Mux5~1, NES, 1
instance = comp, \CPU|PC[10] , CPU|PC[10], NES, 1
instance = comp, \CPU|Selector37~1 , CPU|Selector37~1, NES, 1
instance = comp, \CPU|Selector37~3 , CPU|Selector37~3, NES, 1
instance = comp, \CPU|Selector37~6 , CPU|Selector37~6, NES, 1
instance = comp, \CPU|BAH~18 , CPU|BAH~18, NES, 1
instance = comp, \CPU|BAH~19 , CPU|BAH~19, NES, 1
instance = comp, \CPU|BAH[2] , CPU|BAH[2], NES, 1
instance = comp, \CPU|Selector21~0 , CPU|Selector21~0, NES, 1
instance = comp, \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 , SYSRAM|altsyncram_component|auto_generated|ram_block1a4, NES, 1
instance = comp, \CPU|Add10~6 , CPU|Add10~6, NES, 1
instance = comp, \CPU|BusB_r[3]~13 , CPU|BusB_r[3]~13, NES, 1
instance = comp, \CPU|BusB_r[3] , CPU|BusB_r[3], NES, 1
instance = comp, \CPU|Selector36~4 , CPU|Selector36~4, NES, 1
instance = comp, \CPU|Selector36~5 , CPU|Selector36~5, NES, 1
instance = comp, \CPU|Add0~22 , CPU|Add0~22, NES, 1
instance = comp, \CPU|Mux4~0 , CPU|Mux4~0, NES, 1
instance = comp, \CPU|Add3~6 , CPU|Add3~6, NES, 1
instance = comp, \CPU|Add4~6 , CPU|Add4~6, NES, 1
instance = comp, \CPU|Mux4~1 , CPU|Mux4~1, NES, 1
instance = comp, \CPU|PC[11] , CPU|PC[11], NES, 1
instance = comp, \CPU|Selector36~1 , CPU|Selector36~1, NES, 1
instance = comp, \CPU|Selector36~2 , CPU|Selector36~2, NES, 1
instance = comp, \CPU|Selector36~3 , CPU|Selector36~3, NES, 1
instance = comp, \CPU|Selector36~0 , CPU|Selector36~0, NES, 1
instance = comp, \CPU|Selector36~6 , CPU|Selector36~6, NES, 1
instance = comp, \CPU|BAH~20 , CPU|BAH~20, NES, 1
instance = comp, \CPU|BAH~21 , CPU|BAH~21, NES, 1
instance = comp, \CPU|BAH[3] , CPU|BAH[3], NES, 1
instance = comp, \CPU|Selector20~0 , CPU|Selector20~0, NES, 1
instance = comp, \CPU|Add3~8 , CPU|Add3~8, NES, 1
instance = comp, \CPU|Add0~24 , CPU|Add0~24, NES, 1
instance = comp, \CPU|Add4~8 , CPU|Add4~8, NES, 1
instance = comp, \CPU|Mux3~0 , CPU|Mux3~0, NES, 1
instance = comp, \CPU|Mux3~1 , CPU|Mux3~1, NES, 1
instance = comp, \CPU|PC[12] , CPU|PC[12], NES, 1
instance = comp, \CPU|Add10~8 , CPU|Add10~8, NES, 1
instance = comp, \CPU|Selector35~2 , CPU|Selector35~2, NES, 1
instance = comp, \CPU|Selector35~1 , CPU|Selector35~1, NES, 1
instance = comp, \CPU|Selector35~3 , CPU|Selector35~3, NES, 1
instance = comp, \CPU|BusB_r[4]~15 , CPU|BusB_r[4]~15, NES, 1
instance = comp, \CPU|BusB_r[4] , CPU|BusB_r[4], NES, 1
instance = comp, \CPU|Selector35~4 , CPU|Selector35~4, NES, 1
instance = comp, \CPU|Selector35~5 , CPU|Selector35~5, NES, 1
instance = comp, \CPU|Selector35~0 , CPU|Selector35~0, NES, 1
instance = comp, \CPU|Selector35~6 , CPU|Selector35~6, NES, 1
instance = comp, \CPU|BAH~22 , CPU|BAH~22, NES, 1
instance = comp, \CPU|BAH~23 , CPU|BAH~23, NES, 1
instance = comp, \CPU|BAH[4] , CPU|BAH[4], NES, 1
instance = comp, \CPU|Selector19~0 , CPU|Selector19~0, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a30 , PRGROM|altsyncram_component|auto_generated|ram_block1a30, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder , PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|address_reg_a[0] , PRGROM|altsyncram_component|auto_generated|address_reg_a[0], NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 , PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a22 , PRGROM|altsyncram_component|auto_generated|ram_block1a22, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|address_reg_a[1] , PRGROM|altsyncram_component|auto_generated|address_reg_a[1], NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a6 , PRGROM|altsyncram_component|auto_generated|ram_block1a6, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 , PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a14 , PRGROM|altsyncram_component|auto_generated|ram_block1a14, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13, NES, 1
instance = comp, \BUS|BUS_OUT[6]~7 , BUS|BUS_OUT[6]~7, NES, 1
instance = comp, \CPU|BusB_r[5]~17 , CPU|BusB_r[5]~17, NES, 1
instance = comp, \CPU|BusB_r[6]~19 , CPU|BusB_r[6]~19, NES, 1
instance = comp, \CPU|BusB_r[6] , CPU|BusB_r[6], NES, 1
instance = comp, \CPU|Selector33~4 , CPU|Selector33~4, NES, 1
instance = comp, \CPU|Selector33~5 , CPU|Selector33~5, NES, 1
instance = comp, \CPU|Selector33~0 , CPU|Selector33~0, NES, 1
instance = comp, \CPU|tmpP~20 , CPU|tmpP~20, NES, 1
instance = comp, \CPU|alu|Selector8~6 , CPU|alu|Selector8~6, NES, 1
instance = comp, \CPU|alu|Selector8~4 , CPU|alu|Selector8~4, NES, 1
instance = comp, \CPU|alu|Selector8~5 , CPU|alu|Selector8~5, NES, 1
instance = comp, \CPU|alu|Selector8~7 , CPU|alu|Selector8~7, NES, 1
instance = comp, \CPU|alu|Selector8~8 , CPU|alu|Selector8~8, NES, 1
instance = comp, \CPU|alu|Selector8~10 , CPU|alu|Selector8~10, NES, 1
instance = comp, \CPU|alu|Selector8~9 , CPU|alu|Selector8~9, NES, 1
instance = comp, \CPU|tmpP~19 , CPU|tmpP~19, NES, 1
instance = comp, \CPU|tmpP~21 , CPU|tmpP~21, NES, 1
instance = comp, \CPU|P[6] , CPU|P[6], NES, 1
instance = comp, \CPU|Selector33~2 , CPU|Selector33~2, NES, 1
instance = comp, \CPU|Add4~10 , CPU|Add4~10, NES, 1
instance = comp, \CPU|Add0~26 , CPU|Add0~26, NES, 1
instance = comp, \CPU|Mux2~0 , CPU|Mux2~0, NES, 1
instance = comp, \CPU|Add3~10 , CPU|Add3~10, NES, 1
instance = comp, \CPU|Mux2~1 , CPU|Mux2~1, NES, 1
instance = comp, \CPU|PC[13] , CPU|PC[13], NES, 1
instance = comp, \CPU|Add3~12 , CPU|Add3~12, NES, 1
instance = comp, \CPU|Add4~12 , CPU|Add4~12, NES, 1
instance = comp, \CPU|Mux1~0 , CPU|Mux1~0, NES, 1
instance = comp, \CPU|Add0~28 , CPU|Add0~28, NES, 1
instance = comp, \CPU|Mux1~1 , CPU|Mux1~1, NES, 1
instance = comp, \CPU|PC[14] , CPU|PC[14], NES, 1
instance = comp, \CPU|Selector33~1 , CPU|Selector33~1, NES, 1
instance = comp, \CPU|Selector33~3 , CPU|Selector33~3, NES, 1
instance = comp, \CPU|Selector33~6 , CPU|Selector33~6, NES, 1
instance = comp, \CPU|DL[6]~6 , CPU|DL[6]~6, NES, 1
instance = comp, \CPU|IR[6] , CPU|IR[6], NES, 1
instance = comp, \CPU|mcode|process_0~3 , CPU|mcode|process_0~3, NES, 1
instance = comp, \CPU|mcode|Mux247~4 , CPU|mcode|Mux247~4, NES, 1
instance = comp, \CPU|mcode|Set_Addr_To~0 , CPU|mcode|Set_Addr_To~0, NES, 1
instance = comp, \CPU|mcode|Mux247~2 , CPU|mcode|Mux247~2, NES, 1
instance = comp, \CPU|mcode|Mux247~11 , CPU|mcode|Mux247~11, NES, 1
instance = comp, \CPU|mcode|Mux247~5 , CPU|mcode|Mux247~5, NES, 1
instance = comp, \CPU|mcode|Set_Addr_To~2 , CPU|mcode|Set_Addr_To~2, NES, 1
instance = comp, \CPU|mcode|Mux247~6 , CPU|mcode|Mux247~6, NES, 1
instance = comp, \CPU|mcode|Mux107~6 , CPU|mcode|Mux107~6, NES, 1
instance = comp, \CPU|mcode|Mux107~0 , CPU|mcode|Mux107~0, NES, 1
instance = comp, \CPU|mcode|Mux107~1 , CPU|mcode|Mux107~1, NES, 1
instance = comp, \CPU|mcode|Mux107~2 , CPU|mcode|Mux107~2, NES, 1
instance = comp, \CPU|mcode|Mux107~4 , CPU|mcode|Mux107~4, NES, 1
instance = comp, \CPU|mcode|Mux107~3 , CPU|mcode|Mux107~3, NES, 1
instance = comp, \CPU|mcode|Mux107~5 , CPU|mcode|Mux107~5, NES, 1
instance = comp, \CPU|mcode|Mux107~7 , CPU|mcode|Mux107~7, NES, 1
instance = comp, \CPU|mcode|Mux247~7 , CPU|mcode|Mux247~7, NES, 1
instance = comp, \CPU|mcode|Mux180~0 , CPU|mcode|Mux180~0, NES, 1
instance = comp, \CPU|mcode|Mux214~0 , CPU|mcode|Mux214~0, NES, 1
instance = comp, \CPU|mcode|Mux247~8 , CPU|mcode|Mux247~8, NES, 1
instance = comp, \CPU|mcode|Mux247~9 , CPU|mcode|Mux247~9, NES, 1
instance = comp, \CPU|mcode|Mux247~10 , CPU|mcode|Mux247~10, NES, 1
instance = comp, \CPU|Set_Addr_To_r.Set_Addr_To_PBR , CPU|Set_Addr_To_r.Set_Addr_To_PBR, NES, 1
instance = comp, \CPU|Add10~10 , CPU|Add10~10, NES, 1
instance = comp, \CPU|BAH~12 , CPU|BAH~12, NES, 1
instance = comp, \CPU|BAH~13 , CPU|BAH~13, NES, 1
instance = comp, \CPU|BAH[5] , CPU|BAH[5], NES, 1
instance = comp, \CPU|Add10~12 , CPU|Add10~12, NES, 1
instance = comp, \CPU|BAH~10 , CPU|BAH~10, NES, 1
instance = comp, \CPU|BAH~11 , CPU|BAH~11, NES, 1
instance = comp, \CPU|BAH[6] , CPU|BAH[6], NES, 1
instance = comp, \CPU|Selector17~0 , CPU|Selector17~0, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 , PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a25 , PRGROM|altsyncram_component|auto_generated|ram_block1a25, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a9 , PRGROM|altsyncram_component|auto_generated|ram_block1a9, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a1 , PRGROM|altsyncram_component|auto_generated|ram_block1a1, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a17 , PRGROM|altsyncram_component|auto_generated|ram_block1a17, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3, NES, 1
instance = comp, \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 , SYSRAM|altsyncram_component|auto_generated|ram_block1a0, NES, 1
instance = comp, \BUS|BUS_OUT[1]~2 , BUS|BUS_OUT[1]~2, NES, 1
instance = comp, \CPU|DL[1]~1 , CPU|DL[1]~1, NES, 1
instance = comp, \CPU|IR[1] , CPU|IR[1], NES, 1
instance = comp, \CPU|mcode|Mux3~0 , CPU|mcode|Mux3~0, NES, 1
instance = comp, \CPU|Write_Data_r~43 , CPU|Write_Data_r~43, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_AX , CPU|Write_Data_r.Write_Data_AX, NES, 1
instance = comp, \CPU|BusB_r[0]~8 , CPU|BusB_r[0]~8, NES, 1
instance = comp, \CPU|BusB_r[0] , CPU|BusB_r[0], NES, 1
instance = comp, \CPU|Selector39~4 , CPU|Selector39~4, NES, 1
instance = comp, \CPU|Selector39~5 , CPU|Selector39~5, NES, 1
instance = comp, \CPU|Selector39~0 , CPU|Selector39~0, NES, 1
instance = comp, \CPU|Selector39~2 , CPU|Selector39~2, NES, 1
instance = comp, \CPU|Selector39~1 , CPU|Selector39~1, NES, 1
instance = comp, \CPU|Selector39~3 , CPU|Selector39~3, NES, 1
instance = comp, \CPU|Selector39~6 , CPU|Selector39~6, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a24 , PRGROM|altsyncram_component|auto_generated|ram_block1a24, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a0 , PRGROM|altsyncram_component|auto_generated|ram_block1a0, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a16 , PRGROM|altsyncram_component|auto_generated|ram_block1a16, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a8 , PRGROM|altsyncram_component|auto_generated|ram_block1a8, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1, NES, 1
instance = comp, \BUS|BUS_OUT[0]~0 , BUS|BUS_OUT[0]~0, NES, 1
instance = comp, \CPU|DL[0]~0 , CPU|DL[0]~0, NES, 1
instance = comp, \CPU|IR[0] , CPU|IR[0], NES, 1
instance = comp, \CPU|mcode|process_0~2 , CPU|mcode|process_0~2, NES, 1
instance = comp, \CPU|mcode|Mux265~1 , CPU|mcode|Mux265~1, NES, 1
instance = comp, \CPU|mcode|Mux124~0 , CPU|mcode|Mux124~0, NES, 1
instance = comp, \CPU|mcode|Mux124~1 , CPU|mcode|Mux124~1, NES, 1
instance = comp, \CPU|mcode|Mux265~0 , CPU|mcode|Mux265~0, NES, 1
instance = comp, \CPU|mcode|Mux265~2 , CPU|mcode|Mux265~2, NES, 1
instance = comp, \CPU|mcode|Mux265~3 , CPU|mcode|Mux265~3, NES, 1
instance = comp, \CPU|PC[12]~17 , CPU|PC[12]~17, NES, 1
instance = comp, \CPU|Add0~30 , CPU|Add0~30, NES, 1
instance = comp, \CPU|Mux0~0 , CPU|Mux0~0, NES, 1
instance = comp, \CPU|Add4~14 , CPU|Add4~14, NES, 1
instance = comp, \CPU|Add3~14 , CPU|Add3~14, NES, 1
instance = comp, \CPU|Mux0~1 , CPU|Mux0~1, NES, 1
instance = comp, \CPU|PC[15] , CPU|PC[15], NES, 1
instance = comp, \CPU|BAH~6 , CPU|BAH~6, NES, 1
instance = comp, \CPU|Add10~14 , CPU|Add10~14, NES, 1
instance = comp, \CPU|BAH~7 , CPU|BAH~7, NES, 1
instance = comp, \CPU|BAH[7] , CPU|BAH[7], NES, 1
instance = comp, \CPU|Selector16~0 , CPU|Selector16~0, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a10 , PRGROM|altsyncram_component|auto_generated|ram_block1a10, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a2 , PRGROM|altsyncram_component|auto_generated|ram_block1a2, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a18 , PRGROM|altsyncram_component|auto_generated|ram_block1a18, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a26 , PRGROM|altsyncram_component|auto_generated|ram_block1a26, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5, NES, 1
instance = comp, \BUS|BUS_OUT[2]~3 , BUS|BUS_OUT[2]~3, NES, 1
instance = comp, \CPU|DL[2]~2 , CPU|DL[2]~2, NES, 1
instance = comp, \CPU|IR[2] , CPU|IR[2], NES, 1
instance = comp, \CPU|mcode|Mux32~10 , CPU|mcode|Mux32~10, NES, 1
instance = comp, \CPU|Write_Data_r~41 , CPU|Write_Data_r~41, NES, 1
instance = comp, \CPU|Write_Data_r.Write_Data_XB , CPU|Write_Data_r.Write_Data_XB, NES, 1
instance = comp, \CPU|BusB_r[7]~21 , CPU|BusB_r[7]~21, NES, 1
instance = comp, \CPU|BusB_r[7] , CPU|BusB_r[7], NES, 1
instance = comp, \CPU|Selector32~4 , CPU|Selector32~4, NES, 1
instance = comp, \CPU|Selector32~5 , CPU|Selector32~5, NES, 1
instance = comp, \CPU|Selector32~0 , CPU|Selector32~0, NES, 1
instance = comp, \CPU|Selector32~1 , CPU|Selector32~1, NES, 1
instance = comp, \CPU|P[7]~22 , CPU|P[7]~22, NES, 1
instance = comp, \CPU|P[7]~18 , CPU|P[7]~18, NES, 1
instance = comp, \CPU|P[7]~20 , CPU|P[7]~20, NES, 1
instance = comp, \CPU|P[7]~21 , CPU|P[7]~21, NES, 1
instance = comp, \CPU|P[7]~23 , CPU|P[7]~23, NES, 1
instance = comp, \CPU|P[7] , CPU|P[7], NES, 1
instance = comp, \CPU|Selector32~2 , CPU|Selector32~2, NES, 1
instance = comp, \CPU|Selector32~3 , CPU|Selector32~3, NES, 1
instance = comp, \CPU|Selector32~6 , CPU|Selector32~6, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a23 , PRGROM|altsyncram_component|auto_generated|ram_block1a23, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a15 , PRGROM|altsyncram_component|auto_generated|ram_block1a15, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a7 , PRGROM|altsyncram_component|auto_generated|ram_block1a7, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a31 , PRGROM|altsyncram_component|auto_generated|ram_block1a31, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15, NES, 1
instance = comp, \BUS|BUS_OUT[7]~8 , BUS|BUS_OUT[7]~8, NES, 1
instance = comp, \CPU|DL[7]~7 , CPU|DL[7]~7, NES, 1
instance = comp, \CPU|IR[7] , CPU|IR[7], NES, 1
instance = comp, \CPU|mcode|Equal21~1 , CPU|mcode|Equal21~1, NES, 1
instance = comp, \CPU|mcode|Mux357~2 , CPU|mcode|Mux357~2, NES, 1
instance = comp, \CPU|ALU_Op_r.ALU_OP_ARR , CPU|ALU_Op_r.ALU_OP_ARR, NES, 1
instance = comp, \CPU|alu|Q[5]~8 , CPU|alu|Q[5]~8, NES, 1
instance = comp, \CPU|ABC[5] , CPU|ABC[5], NES, 1
instance = comp, \CPU|Selector34~2 , CPU|Selector34~2, NES, 1
instance = comp, \CPU|Selector34~1 , CPU|Selector34~1, NES, 1
instance = comp, \CPU|Selector34~3 , CPU|Selector34~3, NES, 1
instance = comp, \CPU|BusB_r[5] , CPU|BusB_r[5], NES, 1
instance = comp, \CPU|Selector34~0 , CPU|Selector34~0, NES, 1
instance = comp, \CPU|Selector34~4 , CPU|Selector34~4, NES, 1
instance = comp, \CPU|Selector34~5 , CPU|Selector34~5, NES, 1
instance = comp, \CPU|Selector34~6 , CPU|Selector34~6, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a21 , PRGROM|altsyncram_component|auto_generated|ram_block1a21, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a5 , PRGROM|altsyncram_component|auto_generated|ram_block1a5, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a13 , PRGROM|altsyncram_component|auto_generated|ram_block1a13, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a29 , PRGROM|altsyncram_component|auto_generated|ram_block1a29, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11, NES, 1
instance = comp, \BUS|BUS_OUT[5]~6 , BUS|BUS_OUT[5]~6, NES, 1
instance = comp, \CPU|DL[5]~5 , CPU|DL[5]~5, NES, 1
instance = comp, \CPU|IR[5] , CPU|IR[5], NES, 1
instance = comp, \CPU|mcode|Equal17~0 , CPU|mcode|Equal17~0, NES, 1
instance = comp, \CPU|mcode|Mux262~3 , CPU|mcode|Mux262~3, NES, 1
instance = comp, \CPU|mcode|Mux262~4 , CPU|mcode|Mux262~4, NES, 1
instance = comp, \CPU|mcode|Mux121~0 , CPU|mcode|Mux121~0, NES, 1
instance = comp, \CPU|mcode|Mux121~1 , CPU|mcode|Mux121~1, NES, 1
instance = comp, \CPU|mcode|Mux262~0 , CPU|mcode|Mux262~0, NES, 1
instance = comp, \CPU|mcode|Mux262~1 , CPU|mcode|Mux262~1, NES, 1
instance = comp, \CPU|mcode|Mux262~2 , CPU|mcode|Mux262~2, NES, 1
instance = comp, \CPU|mcode|Mux262~5 , CPU|mcode|Mux262~5, NES, 1
instance = comp, \CPU|Equal0~7 , CPU|Equal0~7, NES, 1
instance = comp, \CPU|mcode|Write~1 , CPU|mcode|Write~1, NES, 1
instance = comp, \CPU|mcode|Mux262~7 , CPU|mcode|Mux262~7, NES, 1
instance = comp, \CPU|mcode|Mux182~0 , CPU|mcode|Mux182~0, NES, 1
instance = comp, \CPU|mcode|Write~0 , CPU|mcode|Write~0, NES, 1
instance = comp, \CPU|mcode|Mux262~6 , CPU|mcode|Mux262~6, NES, 1
instance = comp, \CPU|mcode|Mux262~8 , CPU|mcode|Mux262~8, NES, 1
instance = comp, \CPU|mcode|Mux262~9 , CPU|mcode|Mux262~9, NES, 1
instance = comp, \CPU|WRn_i~0 , CPU|WRn_i~0, NES, 1
instance = comp, \CPU|WRn_i , CPU|WRn_i, NES, 1
instance = comp, \BUS|BUS_OUT[3]~1 , BUS|BUS_OUT[3]~1, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a12 , PRGROM|altsyncram_component|auto_generated|ram_block1a12, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a4 , PRGROM|altsyncram_component|auto_generated|ram_block1a4, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a20 , PRGROM|altsyncram_component|auto_generated|ram_block1a20, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a28 , PRGROM|altsyncram_component|auto_generated|ram_block1a28, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9, NES, 1
instance = comp, \BUS|BUS_OUT[4]~5 , BUS|BUS_OUT[4]~5, NES, 1
instance = comp, \CPU|DL[4]~4 , CPU|DL[4]~4, NES, 1
instance = comp, \CPU|IR[4] , CPU|IR[4], NES, 1
instance = comp, \CPU|mcode|Mux255~0 , CPU|mcode|Mux255~0, NES, 1
instance = comp, \CPU|mcode|Mux105~0 , CPU|mcode|Mux105~0, NES, 1
instance = comp, \CPU|mcode|Mux245~5 , CPU|mcode|Mux245~5, NES, 1
instance = comp, \CPU|mcode|Mux245~4 , CPU|mcode|Mux245~4, NES, 1
instance = comp, \CPU|mcode|Mux245~6 , CPU|mcode|Mux245~6, NES, 1
instance = comp, \CPU|mcode|Mux245~3 , CPU|mcode|Mux245~3, NES, 1
instance = comp, \CPU|mcode|Mux245~7 , CPU|mcode|Mux245~7, NES, 1
instance = comp, \CPU|mcode|Mux0~0 , CPU|mcode|Mux0~0, NES, 1
instance = comp, \CPU|mcode|Mux0~1 , CPU|mcode|Mux0~1, NES, 1
instance = comp, \CPU|mcode|Mux0~2 , CPU|mcode|Mux0~2, NES, 1
instance = comp, \CPU|mcode|Mux245~8 , CPU|mcode|Mux245~8, NES, 1
instance = comp, \CPU|mcode|Mux245~9 , CPU|mcode|Mux245~9, NES, 1
instance = comp, \CPU|mcode|Mux245~12 , CPU|mcode|Mux245~12, NES, 1
instance = comp, \CPU|mcode|Mux245~10 , CPU|mcode|Mux245~10, NES, 1
instance = comp, \CPU|mcode|Mux246~3 , CPU|mcode|Mux246~3, NES, 1
instance = comp, \CPU|mcode|Mux246~4 , CPU|mcode|Mux246~4, NES, 1
instance = comp, \CPU|mcode|Mux244~3 , CPU|mcode|Mux244~3, NES, 1
instance = comp, \CPU|mcode|Mux244~4 , CPU|mcode|Mux244~4, NES, 1
instance = comp, \CPU|mcode|Mux244~5 , CPU|mcode|Mux244~5, NES, 1
instance = comp, \CPU|mcode|Mux244~7 , CPU|mcode|Mux244~7, NES, 1
instance = comp, \CPU|Equal13~0 , CPU|Equal13~0, NES, 1
instance = comp, \CPU|mcode|Mux246~1 , CPU|mcode|Mux246~1, NES, 1
instance = comp, \CPU|mcode|Mux246~0 , CPU|mcode|Mux246~0, NES, 1
instance = comp, \CPU|mcode|Mux246~2 , CPU|mcode|Mux246~2, NES, 1
instance = comp, \CPU|Equal13~1 , CPU|Equal13~1, NES, 1
instance = comp, \CPU|process_4~0 , CPU|process_4~0, NES, 1
instance = comp, \CPU|MCycle~1 , CPU|MCycle~1, NES, 1
instance = comp, \CPU|MCycle[1] , CPU|MCycle[1], NES, 1
instance = comp, \CPU|mcode|Mux250~13 , CPU|mcode|Mux250~13, NES, 1
instance = comp, \CPU|mcode|Mux250~14 , CPU|mcode|Mux250~14, NES, 1
instance = comp, \CPU|mcode|Mux250~12 , CPU|mcode|Mux250~12, NES, 1
instance = comp, \CPU|mcode|Mux250~4 , CPU|mcode|Mux250~4, NES, 1
instance = comp, \CPU|mcode|Mux250~5 , CPU|mcode|Mux250~5, NES, 1
instance = comp, \CPU|mcode|Mux250~9 , CPU|mcode|Mux250~9, NES, 1
instance = comp, \CPU|mcode|Mux250~6 , CPU|mcode|Mux250~6, NES, 1
instance = comp, \CPU|mcode|Mux250~7 , CPU|mcode|Mux250~7, NES, 1
instance = comp, \CPU|mcode|Mux250~8 , CPU|mcode|Mux250~8, NES, 1
instance = comp, \CPU|mcode|Mux250~10 , CPU|mcode|Mux250~10, NES, 1
instance = comp, \CPU|mcode|Mux250~11 , CPU|mcode|Mux250~11, NES, 1
instance = comp, \CPU|Set_Addr_To_r.Set_Addr_To_BA , CPU|Set_Addr_To_r.Set_Addr_To_BA, NES, 1
instance = comp, \CPU|Selector18~0 , CPU|Selector18~0, NES, 1
instance = comp, \BUS|LessThan0~0 , BUS|LessThan0~0, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a19 , PRGROM|altsyncram_component|auto_generated|ram_block1a19, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a3 , PRGROM|altsyncram_component|auto_generated|ram_block1a3, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a11 , PRGROM|altsyncram_component|auto_generated|ram_block1a11, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|ram_block1a27 , PRGROM|altsyncram_component|auto_generated|ram_block1a27, NES, 1
instance = comp, \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7 , PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7, NES, 1
instance = comp, \BUS|BUS_OUT[3]~4 , BUS|BUS_OUT[3]~4, NES, 1
instance = comp, \CPU|DL[3]~3 , CPU|DL[3]~3, NES, 1
instance = comp, \CPU|IR[3] , CPU|IR[3], NES, 1
instance = comp, \CPU|mcode|Mux108~2 , CPU|mcode|Mux108~2, NES, 1
instance = comp, \CPU|mcode|Mux266~5 , CPU|mcode|Mux266~5, NES, 1
instance = comp, \CPU|mcode|Mux266~6 , CPU|mcode|Mux266~6, NES, 1
instance = comp, \CPU|mcode|Mux266~4 , CPU|mcode|Mux266~4, NES, 1
instance = comp, \CPU|mcode|Mux266~7 , CPU|mcode|Mux266~7, NES, 1
instance = comp, \CPU|mcode|Mux266~8 , CPU|mcode|Mux266~8, NES, 1
instance = comp, \CPU|mcode|Mux266~3 , CPU|mcode|Mux266~3, NES, 1
instance = comp, \CPU|mcode|Mux266~9 , CPU|mcode|Mux266~9, NES, 1
instance = comp, \CPU|mcode|Mux266~2 , CPU|mcode|Mux266~2, NES, 1
instance = comp, \CPU|mcode|Mux266~11 , CPU|mcode|Mux266~11, NES, 1
instance = comp, \CPU|mcode|Mux266~10 , CPU|mcode|Mux266~10, NES, 1
instance = comp, \CPU|PC[3]~3 , CPU|PC[3]~3, NES, 1
instance = comp, \CPU|PC[3] , CPU|PC[3], NES, 1
instance = comp, \PCD|WideOr6~0 , PCD|WideOr6~0, NES, 1
instance = comp, \PCD|WideOr5~0 , PCD|WideOr5~0, NES, 1
instance = comp, \PCD|WideOr4~0 , PCD|WideOr4~0, NES, 1
instance = comp, \PCD|WideOr3~0 , PCD|WideOr3~0, NES, 1
instance = comp, \PCD|WideOr2~0 , PCD|WideOr2~0, NES, 1
instance = comp, \PCD|WideOr1~0 , PCD|WideOr1~0, NES, 1
instance = comp, \PCD|WideOr0~0 , PCD|WideOr0~0, NES, 1
instance = comp, \PCC|WideOr6~0 , PCC|WideOr6~0, NES, 1
instance = comp, \PCC|WideOr5~0 , PCC|WideOr5~0, NES, 1
instance = comp, \PCC|WideOr4~0 , PCC|WideOr4~0, NES, 1
instance = comp, \PCC|WideOr3~0 , PCC|WideOr3~0, NES, 1
instance = comp, \PCC|WideOr2~0 , PCC|WideOr2~0, NES, 1
instance = comp, \PCC|WideOr1~0 , PCC|WideOr1~0, NES, 1
instance = comp, \PCC|WideOr0~0 , PCC|WideOr0~0, NES, 1
instance = comp, \PCB|WideOr6~0 , PCB|WideOr6~0, NES, 1
instance = comp, \PCB|WideOr5~0 , PCB|WideOr5~0, NES, 1
instance = comp, \PCB|WideOr4~0 , PCB|WideOr4~0, NES, 1
instance = comp, \PCB|WideOr3~0 , PCB|WideOr3~0, NES, 1
instance = comp, \PCB|WideOr2~0 , PCB|WideOr2~0, NES, 1
instance = comp, \PCB|WideOr1~0 , PCB|WideOr1~0, NES, 1
instance = comp, \PCB|WideOr0~0 , PCB|WideOr0~0, NES, 1
instance = comp, \PCA|WideOr6~0 , PCA|WideOr6~0, NES, 1
instance = comp, \PCA|WideOr5~0 , PCA|WideOr5~0, NES, 1
instance = comp, \PCA|WideOr4~0 , PCA|WideOr4~0, NES, 1
instance = comp, \PCA|WideOr3~0 , PCA|WideOr3~0, NES, 1
instance = comp, \PCA|WideOr2~0 , PCA|WideOr2~0, NES, 1
instance = comp, \PCA|WideOr1~0 , PCA|WideOr1~0, NES, 1
instance = comp, \PCA|WideOr0~0 , PCA|WideOr0~0, NES, 1
instance = comp, \KEY[1]~input , KEY[1]~input, NES, 1
instance = comp, \SW[0]~input , SW[0]~input, NES, 1
instance = comp, \SW[1]~input , SW[1]~input, NES, 1
instance = comp, \SW[2]~input , SW[2]~input, NES, 1
instance = comp, \SW[3]~input , SW[3]~input, NES, 1
instance = comp, \SW[4]~input , SW[4]~input, NES, 1
instance = comp, \SW[5]~input , SW[5]~input, NES, 1
instance = comp, \SW[6]~input , SW[6]~input, NES, 1
instance = comp, \SW[7]~input , SW[7]~input, NES, 1
instance = comp, \SW[8]~input , SW[8]~input, NES, 1
instance = comp, \SW[9]~input , SW[9]~input, NES, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, NES, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, NES, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, NES, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, NES, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, NES, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, NES, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, NES, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, NES, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, NES, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, NES, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, NES, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, NES, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, NES, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, NES, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, NES, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, NES, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, NES, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, NES, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, NES, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, NES, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, NES, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, NES, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, NES, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, NES, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, NES, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, NES, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, NES, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, NES, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, NES, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, NES, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, NES, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, NES, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, NES, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, NES, 1
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, NES, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, NES, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, NES, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, NES, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, NES, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, NES, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, NES, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, NES, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, NES, 1
