$date
	Tue Feb 16 13:24:59 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PISO_testbench $end
$scope module PISO_test $end
$var wire 1 ! clk $end
$var wire 10 " data_in [9:0] $end
$var wire 1 # data_out $end
$var wire 1 $ load_n $end
$var wire 1 % reset $end
$var reg 10 & Q_out [9:0] $end
$var reg 1 ' serial_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
bx &
x%
x$
x#
bx "
x!
$end
#20
b100101111 &
0$
b100101111 "
0%
1!
#30
0!
#40
b0 &
1!
1%
#50
0!
#60
b100101111 &
1!
0%
#70
0!
#80
1!
#90
0!
#100
1!
#110
0!
#120
b1010010111 &
1'
1#
1!
1$
#130
0!
#140
b1101001011 &
1!
#150
0!
#160
b1110100101 &
1!
#170
0!
#180
b1111010010 &
1!
#190
0!
#200
b1111101001 &
0'
0#
1!
#210
0!
#220
b1111110100 &
1'
1#
1!
#230
0!
#240
b1111111010 &
0'
0#
1!
#250
0!
#260
b1111111101 &
1!
#270
0!
#280
b1111111110 &
1'
1#
1!
#290
0!
#300
b1111111111 &
0'
0#
1!
#310
0!
#320
b1111111111 &
1'
1#
1!
