Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4ac14460703647a3ab0df5489c77acc2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lut_xor_tb_behav xil_defaultlib.lut_xor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture behavioral of entity xil_defaultlib.lut_xor [lut_xor_default]
Compiling architecture bench of entity xil_defaultlib.lut_xor_tb
Built simulation snapshot lut_xor_tb_behav
