   1               		.file	"ATMega32_utility_bib.cpp"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               	.global	_ZN8ADC_readC2Eh
  12               	_ZN8ADC_readC2Eh:
  13               	.LVL0:
  14               	.LFB12:
  15               		.file 1 "ATMega32_utility_bib.cpp"
   1:ATMega32_utility_bib.cpp **** /*
   2:ATMega32_utility_bib.cpp ****  * ATMega32_utility_bib.cpp
   3:ATMega32_utility_bib.cpp ****  *
   4:ATMega32_utility_bib.cpp ****  * Created: 24.08.2020
   5:ATMega32_utility_bib.cpp ****  *  Author: J-H. Aschen
   6:ATMega32_utility_bib.cpp ****  */ 
   7:ATMega32_utility_bib.cpp **** 
   8:ATMega32_utility_bib.cpp **** 
   9:ATMega32_utility_bib.cpp **** #include "ATMega32_utility_bib.h"
  10:ATMega32_utility_bib.cpp **** 
  11:ATMega32_utility_bib.cpp **** 
  12:ATMega32_utility_bib.cpp **** ADC_read::ADC_read(uint8_t _kanal):kanal(_kanal){}
  16               		.loc 1 12 1 view -0
  17               		.cfi_startproc
  18               	/* prologue: function */
  19               	/* frame size = 0 */
  20               	/* stack size = 0 */
  21               	.L__stack_usage = 0
  22               	.LBB5:
  23               		.loc 1 12 48 is_stmt 0 view .LVU1
  24 0000 FC01      		movw r30,r24
  25 0002 6083      		st Z,r22
  26               	/* epilogue start */
  27               	.LBE5:
  28               		.loc 1 12 50 view .LVU2
  29 0004 0895      		ret
  30               		.cfi_endproc
  31               	.LFE12:
  33               	.global	_ZN8ADC_readC1Eh
  34               		.set	_ZN8ADC_readC1Eh,_ZN8ADC_readC2Eh
  35               	.global	_ZN8ADC_read7adcwertEv
  37               	_ZN8ADC_read7adcwertEv:
  38               	.LVL1:
  39               	.LFB14:
  13:ATMega32_utility_bib.cpp **** 
  14:ATMega32_utility_bib.cpp **** uint16_t ADC_read::adcwert(void)
  15:ATMega32_utility_bib.cpp **** {
  40               		.loc 1 15 1 is_stmt 1 view -0
  41               		.cfi_startproc
  42               	/* prologue: function */
  43               	/* frame size = 0 */
  44               	/* stack size = 0 */
  45               	.L__stack_usage = 0
  46               		.loc 1 15 1 is_stmt 0 view .LVU4
  47 0006 FC01      		movw r30,r24
  16:ATMega32_utility_bib.cpp **** 	uint16_t adcwert=0;
  48               		.loc 1 16 2 is_stmt 1 view .LVU5
  49               	.LVL2:
  17:ATMega32_utility_bib.cpp **** 	// REFS1:0 = 00 => AREF externe Referenzspannung (=5V beim RNCTRL1.4)
  18:ATMega32_utility_bib.cpp ****   	// ADLAR   =  1 => Wandlungsergebnis ist linksausgerichtet
  19:ATMega32_utility_bib.cpp ****   	//                 ADCH: ADC9...ADC2
  20:ATMega32_utility_bib.cpp ****   	//                 ADCL: ADC1...ADC0
  21:ATMega32_utility_bib.cpp **** 	ADMUX  = (0<<REFS1) | (0<<REFS0) | (0<<ADLAR);
  50               		.loc 1 21 2 view .LVU6
  51               		.loc 1 21 9 is_stmt 0 view .LVU7
  52 0008 17B8      		out 0x7,__zero_reg__
  22:ATMega32_utility_bib.cpp **** 	uint8_t ADChan = kanal;
  53               		.loc 1 22 2 is_stmt 1 view .LVU8
  54               	.LVL3:
  23:ATMega32_utility_bib.cpp **** 	ADMUX= (ADMUX & 0b11100000) | (ADChan & 0b00011111);
  55               		.loc 1 23 2 view .LVU9
  56               		.loc 1 23 16 is_stmt 0 view .LVU10
  57 000a 97B1      		in r25,0x7
  58               		.loc 1 23 40 view .LVU11
  59 000c 8081      		ld r24,Z
  60               	.LVL4:
  61               		.loc 1 23 40 view .LVU12
  62 000e 8F71      		andi r24,lo8(31)
  63               	.LVL5:
  64               		.loc 1 23 16 view .LVU13
  65 0010 907E      		andi r25,lo8(-32)
  66               		.loc 1 23 30 view .LVU14
  67 0012 892B      		or r24,r25
  68               		.loc 1 23 7 view .LVU15
  69 0014 87B9      		out 0x7,r24
  70               	.LVL6:
  24:ATMega32_utility_bib.cpp **** 	
  25:ATMega32_utility_bib.cpp **** 	// ADEN = 1 => AD-Wandler freigeben
  26:ATMega32_utility_bib.cpp **** 	// ADSC = 1 => AD-Wandlung starten
  27:ATMega32_utility_bib.cpp **** 	// ADATE = 1 => Auto-Trigger freigeben
  28:ATMega32_utility_bib.cpp **** 	// ADPS2:0 = 111 => Taktvorteiler festlegen: 128
  29:ATMega32_utility_bib.cpp **** 	//                  Muss so eingestellt werden, dass der AD-Wandlertakt
  30:ATMega32_utility_bib.cpp **** 	//                  50..200kHz beträgt.
  31:ATMega32_utility_bib.cpp **** 	//                  16MHz uC-Takt : 128 = 125kHz  
  32:ATMega32_utility_bib.cpp **** 	ADCSRA = (1<<ADEN) | (1<<ADSC) | (1<< ADPS2) | (1<<ADPS1) | (1<<ADPS0);
  71               		.loc 1 32 2 is_stmt 1 view .LVU16
  72               		.loc 1 32 9 is_stmt 0 view .LVU17
  73 0016 87EC      		ldi r24,lo8(-57)
  74 0018 86B9      		out 0x6,r24
  33:ATMega32_utility_bib.cpp **** 	
  34:ATMega32_utility_bib.cpp **** 	// AD-Wandlung starten
  35:ATMega32_utility_bib.cpp **** 	
  36:ATMega32_utility_bib.cpp **** 	ADCSRA |= (1<<ADSC);
  75               		.loc 1 36 2 is_stmt 1 view .LVU18
  76               		.loc 1 36 9 is_stmt 0 view .LVU19
  77 001a 369A      		sbi 0x6,6
  78               	.L3:
  37:ATMega32_utility_bib.cpp **** 	while(BIT_IS_CLR(ADCSRA,ADIF))
  79               		.loc 1 37 2 is_stmt 1 view .LVU20
  80               		.loc 1 37 8 view .LVU21
  81 001c 349B      		sbis 0x6,4
  82 001e 00C0      		rjmp .L3
  38:ATMega32_utility_bib.cpp **** 	{
  39:ATMega32_utility_bib.cpp **** 	}
  40:ATMega32_utility_bib.cpp **** 	
  41:ATMega32_utility_bib.cpp **** 	adcwert=ADCW;
  83               		.loc 1 41 2 view .LVU22
  84               		.loc 1 41 9 is_stmt 0 view .LVU23
  85 0020 84B1      		in r24,0x4
  86 0022 95B1      		in r25,0x4+1
  87               	.LVL7:
  42:ATMega32_utility_bib.cpp **** 	
  43:ATMega32_utility_bib.cpp **** 	return adcwert;
  88               		.loc 1 43 2 is_stmt 1 view .LVU24
  89               	/* epilogue start */
  44:ATMega32_utility_bib.cpp **** }
  90               		.loc 1 44 1 is_stmt 0 view .LVU25
  91 0024 0895      		ret
  92               		.cfi_endproc
  93               	.LFE14:
  95               	.global	_ZN6ButtonC2Ev
  97               	_ZN6ButtonC2Ev:
  98               	.LVL8:
  99               	.LFB16:
  45:ATMega32_utility_bib.cpp **** Button::Button(){}
 100               		.loc 1 45 1 is_stmt 1 view -0
 101               		.cfi_startproc
 102               	/* prologue: function */
 103               	/* frame size = 0 */
 104               	/* stack size = 0 */
 105               	.L__stack_usage = 0
 106               	/* epilogue start */
 107               		.loc 1 45 18 is_stmt 0 view .LVU27
 108 0026 0895      		ret
 109               		.cfi_endproc
 110               	.LFE16:
 112               	.global	_ZN5TimerC1Ev
 113               		.set	_ZN5TimerC1Ev,_ZN6ButtonC2Ev
 114               	.global	_ZN5TimerC2Ev
 115               		.set	_ZN5TimerC2Ev,_ZN6ButtonC2Ev
 116               	.global	_ZN6ButtonC1Ev
 117               		.set	_ZN6ButtonC1Ev,_ZN6ButtonC2Ev
 118               	.global	_ZN6Button11Button_readEv
 120               	_ZN6Button11Button_readEv:
 121               	.LVL9:
 122               	.LFB18:
  46:ATMega32_utility_bib.cpp **** uint8_t Button::Button_read(void)
  47:ATMega32_utility_bib.cpp **** {
 123               		.loc 1 47 1 is_stmt 1 view -0
 124               		.cfi_startproc
 125               		.loc 1 47 1 is_stmt 0 view .LVU29
 126 0028 CF93      		push r28
 127               	.LCFI0:
 128               		.cfi_def_cfa_offset 3
 129               		.cfi_offset 28, -2
 130 002a DF93      		push r29
 131               	.LCFI1:
 132               		.cfi_def_cfa_offset 4
 133               		.cfi_offset 29, -3
 134 002c 0F92      		push __tmp_reg__
 135               	.LCFI2:
 136               		.cfi_def_cfa_offset 5
 137 002e CDB7      		in r28,__SP_L__
 138 0030 DEB7      		in r29,__SP_H__
 139               	.LCFI3:
 140               		.cfi_def_cfa_register 28
 141               	/* prologue: function */
 142               	/* frame size = 1 */
 143               	/* stack size = 3 */
 144               	.L__stack_usage = 3
  48:ATMega32_utility_bib.cpp **** uint8_t taste=0;
 145               		.loc 1 48 1 is_stmt 1 view .LVU30
 146               	.LVL10:
  49:ATMega32_utility_bib.cpp **** ADC_read pin(7);
 147               		.loc 1 49 1 view .LVU31
 148               	.LBB6:
 149               	.LBI6:
  12:ATMega32_utility_bib.cpp **** 
 150               		.loc 1 12 1 view .LVU32
 151               	.LBB7:
 152               	.LBB8:
  12:ATMega32_utility_bib.cpp **** 
 153               		.loc 1 12 48 is_stmt 0 view .LVU33
 154 0032 87E0      		ldi r24,lo8(7)
 155               	.LVL11:
  12:ATMega32_utility_bib.cpp **** 
 156               		.loc 1 12 48 view .LVU34
 157 0034 8983      		std Y+1,r24
 158               	.LVL12:
  12:ATMega32_utility_bib.cpp **** 
 159               		.loc 1 12 48 view .LVU35
 160               	.LBE8:
 161               	.LBE7:
 162               	.LBE6:
  50:ATMega32_utility_bib.cpp **** uint16_t analog7 = pin.adcwert(); // ADC in Pin 7
 163               		.loc 1 50 1 is_stmt 1 view .LVU36
 164               		.loc 1 50 31 is_stmt 0 view .LVU37
 165 0036 CE01      		movw r24,r28
 166 0038 0196      		adiw r24,1
 167 003a 0E94 0000 		call _ZN8ADC_read7adcwertEv
 168               	.LVL13:
 169 003e 9C01      		movw r18,r24
 170               	.LVL14:
  51:ATMega32_utility_bib.cpp **** 
  52:ATMega32_utility_bib.cpp ****   SET_BIT(PORTA,7);
 171               		.loc 1 52 3 is_stmt 1 view .LVU38
 172 0040 DF9A      		sbi 0x1b,7
  53:ATMega32_utility_bib.cpp ****        
  54:ATMega32_utility_bib.cpp ****        
  55:ATMega32_utility_bib.cpp **** 	if((analog7>=337) && (analog7<=343)) {taste = 1; }
 173               		.loc 1 55 2 view .LVU39
 174               		.loc 1 55 20 is_stmt 0 view .LVU40
 175 0042 8155      		subi r24,81
 176 0044 9140      		sbci r25,1
 177               		.loc 1 55 2 view .LVU41
 178 0046 8730      		cpi r24,7
 179 0048 9105      		cpc r25,__zero_reg__
 180 004a 00F0      		brlo .L9
  56:ATMega32_utility_bib.cpp **** 	else if((analog7>=268) && (analog7<=274)) {taste = 2;}
 181               		.loc 1 56 7 is_stmt 1 view .LVU42
 182               		.loc 1 56 25 is_stmt 0 view .LVU43
 183 004c 8B5B      		subi r24,-69
 184 004e 9F4F      		sbci r25,-1
 185               		.loc 1 56 7 view .LVU44
 186 0050 8730      		cpi r24,7
 187 0052 9105      		cpc r25,__zero_reg__
 188 0054 00F0      		brlo .L10
  57:ATMega32_utility_bib.cpp **** 	else if((analog7>=200) && (analog7<=206)) {taste = 3;}
 189               		.loc 1 57 7 is_stmt 1 view .LVU45
 190               		.loc 1 57 25 is_stmt 0 view .LVU46
 191 0056 8C5B      		subi r24,-68
 192 0058 9F4F      		sbci r25,-1
 193               		.loc 1 57 7 view .LVU47
 194 005a 8730      		cpi r24,7
 195 005c 9105      		cpc r25,__zero_reg__
 196 005e 00F0      		brlo .L11
  58:ATMega32_utility_bib.cpp **** 	else if((analog7>=132) && (analog7<=138)) {taste = 4;}
 197               		.loc 1 58 7 is_stmt 1 view .LVU48
 198               		.loc 1 58 25 is_stmt 0 view .LVU49
 199 0060 8C5B      		subi r24,-68
 200 0062 9F4F      		sbci r25,-1
 201               		.loc 1 58 7 view .LVU50
 202 0064 0797      		sbiw r24,7
 203 0066 00F0      		brlo .L12
  59:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 204               		.loc 1 59 7 is_stmt 1 view .LVU51
 205               		.loc 1 59 24 is_stmt 0 view .LVU52
 206 0068 2054      		subi r18,64
 207 006a 3109      		sbc r19,__zero_reg__
 208               	.LVL15:
  60:ATMega32_utility_bib.cpp **** 	else     {taste=0xff;}
 209               		.loc 1 60 17 view .LVU53
 210 006c 8FEF      		ldi r24,lo8(-1)
  59:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 211               		.loc 1 59 7 view .LVU54
 212 006e 2730      		cpi r18,7
 213 0070 3105      		cpc r19,__zero_reg__
 214 0072 00F4      		brsh .L7
  59:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 215               		.loc 1 59 49 view .LVU55
 216 0074 85E0      		ldi r24,lo8(5)
 217               	.LVL16:
  61:ATMega32_utility_bib.cpp **** 	
  62:ATMega32_utility_bib.cpp **** 	return taste;
 218               		.loc 1 62 2 is_stmt 1 view .LVU56
 219               		.loc 1 62 9 is_stmt 0 view .LVU57
 220 0076 00C0      		rjmp .L7
 221               	.LVL17:
 222               	.L9:
  55:ATMega32_utility_bib.cpp **** 	else if((analog7>=268) && (analog7<=274)) {taste = 2;}
 223               		.loc 1 55 46 view .LVU58
 224 0078 81E0      		ldi r24,lo8(1)
 225               	.LVL18:
 226               	.L7:
 227               	/* epilogue start */
  63:ATMega32_utility_bib.cpp **** }
 228               		.loc 1 63 1 view .LVU59
 229 007a 0F90      		pop __tmp_reg__
 230 007c DF91      		pop r29
 231 007e CF91      		pop r28
 232 0080 0895      		ret
 233               	.LVL19:
 234               	.L10:
  56:ATMega32_utility_bib.cpp **** 	else if((analog7>=200) && (analog7<=206)) {taste = 3;}
 235               		.loc 1 56 51 view .LVU60
 236 0082 82E0      		ldi r24,lo8(2)
 237 0084 00C0      		rjmp .L7
 238               	.L11:
  57:ATMega32_utility_bib.cpp **** 	else if((analog7>=132) && (analog7<=138)) {taste = 4;}
 239               		.loc 1 57 51 view .LVU61
 240 0086 83E0      		ldi r24,lo8(3)
 241 0088 00C0      		rjmp .L7
 242               	.L12:
  58:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 243               		.loc 1 58 51 view .LVU62
 244 008a 84E0      		ldi r24,lo8(4)
 245 008c 00C0      		rjmp .L7
 246               		.cfi_endproc
 247               	.LFE18:
 249               	.global	_ZN5Timer25Timer_0_Overflow_ISR_initEv
 251               	_ZN5Timer25Timer_0_Overflow_ISR_initEv:
 252               	.LVL20:
 253               	.LFB22:
  64:ATMega32_utility_bib.cpp **** 
  65:ATMega32_utility_bib.cpp **** // Timer0
  66:ATMega32_utility_bib.cpp **** Timer::Timer(){}
  67:ATMega32_utility_bib.cpp **** 
  68:ATMega32_utility_bib.cpp **** // Init Timer0 Overflow ISR
  69:ATMega32_utility_bib.cpp **** // Vorteiler = 64 ; 16 MHZ / 64 =250000 => 4 uS pro Tick
  70:ATMega32_utility_bib.cpp **** void Timer::Timer_0_Overflow_ISR_init()
  71:ATMega32_utility_bib.cpp **** {
 254               		.loc 1 71 1 is_stmt 1 view -0
 255               		.cfi_startproc
 256               	/* prologue: function */
 257               	/* frame size = 0 */
 258               	/* stack size = 0 */
 259               	.L__stack_usage = 0
  72:ATMega32_utility_bib.cpp **** 
  73:ATMega32_utility_bib.cpp **** 
  74:ATMega32_utility_bib.cpp **** // Timer0 initialisieren
  75:ATMega32_utility_bib.cpp ****   	// Zählerstandsregister zurücksetzen
  76:ATMega32_utility_bib.cpp ****   	TCNT0 = 0;// Startwert
 260               		.loc 1 76 4 view .LVU64
 261               		.loc 1 76 10 is_stmt 0 view .LVU65
 262 008e 12BE      		out 0x32,__zero_reg__
  77:ATMega32_utility_bib.cpp ****   	// Vergleichsregister zurücksetzen
  78:ATMega32_utility_bib.cpp ****   	OCR0  = 0; // => Zähler zählt bis 255
 263               		.loc 1 78 4 is_stmt 1 view .LVU66
 264               		.loc 1 78 10 is_stmt 0 view .LVU67
 265 0090 1CBE      		out 0x3c,__zero_reg__
  79:ATMega32_utility_bib.cpp ****   	
  80:ATMega32_utility_bib.cpp ****   	// Konfigurationsregister:
  81:ATMega32_utility_bib.cpp ****   	// WGM01:0 = Normaler Betrieb
  82:ATMega32_utility_bib.cpp ****   	// COM01:0 = Normaler Betrieb
  83:ATMega32_utility_bib.cpp ****   	// CS02:0  = Vorteiler 64
  84:ATMega32_utility_bib.cpp **** 	TCCR0 = (0<<WGM01) | (0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<CS02) | (1<<CS01) | (1<<CS00);
 266               		.loc 1 84 2 is_stmt 1 view .LVU68
 267               		.loc 1 84 8 is_stmt 0 view .LVU69
 268 0092 83E0      		ldi r24,lo8(3)
 269               	.LVL21:
 270               		.loc 1 84 8 view .LVU70
 271 0094 83BF      		out 0x33,r24
  85:ATMega32_utility_bib.cpp **** 
  86:ATMega32_utility_bib.cpp **** 	
  87:ATMega32_utility_bib.cpp **** 	//Interruptmaskenregister setzen
  88:ATMega32_utility_bib.cpp **** 	//TOIE0 = INT auslösen bei Überlauf Timer0 aktiv
  89:ATMega32_utility_bib.cpp **** 	TIMSK=(1<<TOIE0);
 272               		.loc 1 89 2 is_stmt 1 view .LVU71
 273               		.loc 1 89 7 is_stmt 0 view .LVU72
 274 0096 81E0      		ldi r24,lo8(1)
 275 0098 89BF      		out 0x39,r24
  90:ATMega32_utility_bib.cpp **** 	
  91:ATMega32_utility_bib.cpp **** 	//Interrupts global freigeben
  92:ATMega32_utility_bib.cpp **** 	sei();
 276               		.loc 1 92 2 is_stmt 1 view .LVU73
 277               		.loc 1 92 7 is_stmt 0 view .LVU74
 278               	/* #APP */
 279               	 ;  92 "ATMega32_utility_bib.cpp" 1
 280 009a 7894      		sei
 281               	 ;  0 "" 2
  93:ATMega32_utility_bib.cpp **** 	
  94:ATMega32_utility_bib.cpp **** 	// Interrupts nicht mehr freigeben
  95:ATMega32_utility_bib.cpp **** 	// cli()
  96:ATMega32_utility_bib.cpp **** return;
 282               		.loc 1 96 1 is_stmt 1 view .LVU75
 283               	/* #NOAPP */
 284               	/* epilogue start */
  97:ATMega32_utility_bib.cpp **** }
 285               		.loc 1 97 1 is_stmt 0 view .LVU76
 286 009c 0895      		ret
 287               		.cfi_endproc
 288               	.LFE22:
 290               	.global	_ZN5Timer24Timer_0_Compare_ISR_initEv
 292               	_ZN5Timer24Timer_0_Compare_ISR_initEv:
 293               	.LVL22:
 294               	.LFB23:
  98:ATMega32_utility_bib.cpp **** /*
  99:ATMega32_utility_bib.cpp **** // ISR Aufruf im Hauptprogramm
 100:ATMega32_utility_bib.cpp **** // Overflow Interrupt
 101:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 102:ATMega32_utility_bib.cpp **** //  Interrupt Service Routinen
 103:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 104:ATMega32_utility_bib.cpp **** // Interrupt-Service-Routine für den Interrupt bei Überlauf des Timer0
 105:ATMega32_utility_bib.cpp **** // ISR: Schlüsselwort für Compiler, dass dies eine ISR ist
 106:ATMega32_utility_bib.cpp **** // TIMER0_OVF_vect: Information an den Compiler, mit welchem Interrupt
 107:ATMega32_utility_bib.cpp **** //                  diese ISR verknüpft werden soll. Der Bezeichner "TIMER0_OVF_vect"
 108:ATMega32_utility_bib.cpp **** //                  ist wie alle anderen ISR-Bezeichner in "avr/interrupt.h" definiert.
 109:ATMega32_utility_bib.cpp **** ISR(TIMER0_OVF_vect)
 110:ATMega32_utility_bib.cpp **** {
 111:ATMega32_utility_bib.cpp ****  
 112:ATMega32_utility_bib.cpp ****  // tue etwas beim Überlauf von TCNT0
 113:ATMega32_utility_bib.cpp ****  
 114:ATMega32_utility_bib.cpp ****  }
 115:ATMega32_utility_bib.cpp **** 
 116:ATMega32_utility_bib.cpp **** */
 117:ATMega32_utility_bib.cpp **** 
 118:ATMega32_utility_bib.cpp **** // Init Timer0 Compare ISR
 119:ATMega32_utility_bib.cpp **** // Vorteiler = 64 , OCR0 = 250 => 1ms pro Überlauf
 120:ATMega32_utility_bib.cpp **** void Timer::Timer_0_Compare_ISR_init()
 121:ATMega32_utility_bib.cpp **** {
 295               		.loc 1 121 1 is_stmt 1 view -0
 296               		.cfi_startproc
 297               	/* prologue: function */
 298               	/* frame size = 0 */
 299               	/* stack size = 0 */
 300               	.L__stack_usage = 0
 122:ATMega32_utility_bib.cpp **** // Timer0 initialisieren
 123:ATMega32_utility_bib.cpp ****   	// Zählerstandsregister zurücksetzen
 124:ATMega32_utility_bib.cpp ****   	TCNT0 = 0;// Startwert
 301               		.loc 1 124 4 view .LVU78
 302               		.loc 1 124 10 is_stmt 0 view .LVU79
 303 009e 12BE      		out 0x32,__zero_reg__
 125:ATMega32_utility_bib.cpp ****   	// Vergleichsregister zurücksetzen
 126:ATMega32_utility_bib.cpp ****   	OCR0  = 250; // => Zähler zählt bis 250 => 1ms 
 304               		.loc 1 126 4 is_stmt 1 view .LVU80
 305               		.loc 1 126 10 is_stmt 0 view .LVU81
 306 00a0 8AEF      		ldi r24,lo8(-6)
 307               	.LVL23:
 308               		.loc 1 126 10 view .LVU82
 309 00a2 8CBF      		out 0x3c,r24
 127:ATMega32_utility_bib.cpp ****   	
 128:ATMega32_utility_bib.cpp ****   	// Konfigurationsregister:
 129:ATMega32_utility_bib.cpp ****   	// WGM01:0 = Normaler Betrieb
 130:ATMega32_utility_bib.cpp ****   	// COM01:0 = Normaler Betrieb
 131:ATMega32_utility_bib.cpp ****   	// CS02:0  = Vorteiler 64
 132:ATMega32_utility_bib.cpp **** 	TCCR0 = (0<<WGM01) | (0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<CS02) | (1<<CS01) | (1<<CS00);
 310               		.loc 1 132 2 is_stmt 1 view .LVU83
 311               		.loc 1 132 8 is_stmt 0 view .LVU84
 312 00a4 83E0      		ldi r24,lo8(3)
 313 00a6 83BF      		out 0x33,r24
 133:ATMega32_utility_bib.cpp **** 
 134:ATMega32_utility_bib.cpp **** 	
 135:ATMega32_utility_bib.cpp **** 	//Interruptmaskenregister setzen
 136:ATMega32_utility_bib.cpp **** 	//COIE0 = INT auslösen bei Überlauf Timer0 aktiv
 137:ATMega32_utility_bib.cpp **** 	TIMSK=(1<<OCIE0);
 314               		.loc 1 137 2 is_stmt 1 view .LVU85
 315               		.loc 1 137 7 is_stmt 0 view .LVU86
 316 00a8 82E0      		ldi r24,lo8(2)
 317 00aa 89BF      		out 0x39,r24
 138:ATMega32_utility_bib.cpp **** 	
 139:ATMega32_utility_bib.cpp **** 	//Interrupts global freigeben
 140:ATMega32_utility_bib.cpp **** 	sei();
 318               		.loc 1 140 2 is_stmt 1 view .LVU87
 319               		.loc 1 140 7 is_stmt 0 view .LVU88
 320               	/* #APP */
 321               	 ;  140 "ATMega32_utility_bib.cpp" 1
 322 00ac 7894      		sei
 323               	 ;  0 "" 2
 141:ATMega32_utility_bib.cpp **** 	
 142:ATMega32_utility_bib.cpp **** 	// Interrupts nicht mehr freigeben
 143:ATMega32_utility_bib.cpp **** 	// cli()
 144:ATMega32_utility_bib.cpp **** 	
 145:ATMega32_utility_bib.cpp **** 	return;
 324               		.loc 1 145 2 is_stmt 1 view .LVU89
 325               	/* #NOAPP */
 326               	/* epilogue start */
 146:ATMega32_utility_bib.cpp **** }
 327               		.loc 1 146 1 is_stmt 0 view .LVU90
 328 00ae 0895      		ret
 329               		.cfi_endproc
 330               	.LFE23:
 332               	.global	_ZN5USARTC2Ehhhm
 334               	_ZN5USARTC2Ehhhm:
 335               	.LVL24:
 336               	.LFB25:
 147:ATMega32_utility_bib.cpp **** 
 148:ATMega32_utility_bib.cpp **** /*
 149:ATMega32_utility_bib.cpp **** // Compare " Vergleichsregister" Interrupt
 150:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 151:ATMega32_utility_bib.cpp **** //  Interrupt Service Routinen
 152:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 153:ATMega32_utility_bib.cpp **** // Interrupt-Service-Routine für den Interrupt bei Überlauf des Timer0
 154:ATMega32_utility_bib.cpp **** // ISR: Schlüsselwort für Compiler, dass dies eine ISR ist
 155:ATMega32_utility_bib.cpp **** // TIMER0_COMP_vect: Information an den Compiler, mit welchem Interrupt
 156:ATMega32_utility_bib.cpp **** //                  diese ISR verknüpft werden soll. Der Bezeichner "TIMER0_COM_vect"
 157:ATMega32_utility_bib.cpp **** //                  ist wie alle anderen ISR-Bezeichner in "avr/interrupt.h" definiert.
 158:ATMega32_utility_bib.cpp **** ISR(TIMER0_COMP_vect)
 159:ATMega32_utility_bib.cpp **** {
 160:ATMega32_utility_bib.cpp **** // tue etwas beim Überlauf von OCR0
 161:ATMega32_utility_bib.cpp ****  
 162:ATMega32_utility_bib.cpp ****  }
 163:ATMega32_utility_bib.cpp **** */
 164:ATMega32_utility_bib.cpp **** 
 165:ATMega32_utility_bib.cpp **** 
 166:ATMega32_utility_bib.cpp **** // USART
 167:ATMega32_utility_bib.cpp **** USART::USART(uint8_t _CharBits, uint8_t _ParBit, uint8_t _StopBits, uint32_t _Baudrate) : CharBits(
 337               		.loc 1 167 1 is_stmt 1 view -0
 338               		.cfi_startproc
 339               		.loc 1 167 1 is_stmt 0 view .LVU92
 340 00b0 8F92      		push r8
 341               	.LCFI4:
 342               		.cfi_def_cfa_offset 3
 343               		.cfi_offset 8, -2
 344 00b2 9F92      		push r9
 345               	.LCFI5:
 346               		.cfi_def_cfa_offset 4
 347               		.cfi_offset 9, -3
 348 00b4 AF92      		push r10
 349               	.LCFI6:
 350               		.cfi_def_cfa_offset 5
 351               		.cfi_offset 10, -4
 352 00b6 BF92      		push r11
 353               	.LCFI7:
 354               		.cfi_def_cfa_offset 6
 355               		.cfi_offset 11, -5
 356 00b8 EF92      		push r14
 357               	.LCFI8:
 358               		.cfi_def_cfa_offset 7
 359               		.cfi_offset 14, -6
 360 00ba FF92      		push r15
 361               	.LCFI9:
 362               		.cfi_def_cfa_offset 8
 363               		.cfi_offset 15, -7
 364 00bc 0F93      		push r16
 365               	.LCFI10:
 366               		.cfi_def_cfa_offset 9
 367               		.cfi_offset 16, -8
 368 00be 1F93      		push r17
 369               	.LCFI11:
 370               		.cfi_def_cfa_offset 10
 371               		.cfi_offset 17, -9
 372               	/* prologue: function */
 373               	/* frame size = 0 */
 374               	/* stack size = 8 */
 375               	.L__stack_usage = 8
 376 00c0 FC01      		movw r30,r24
 377 00c2 4701      		movw r8,r14
 378 00c4 5801      		movw r10,r16
 379               	.LBB9:
 380               		.loc 1 167 167 view .LVU93
 381 00c6 6083      		st Z,r22
 382 00c8 4183      		std Z+1,r20
 383 00ca 2283      		std Z+2,r18
 384 00cc 8382      		std Z+3,r8
 385 00ce 9482      		std Z+4,r9
 386 00d0 A582      		std Z+5,r10
 387 00d2 B682      		std Z+6,r11
 168:ATMega32_utility_bib.cpp **** {
 169:ATMega32_utility_bib.cpp **** // Vorhandensein und Art des Paritäts-Bits festlegen:
 170:ATMega32_utility_bib.cpp **** 	// Gerade   Parität: Anzahl der '1' wird auf gerade Anzahl ergänzt
 171:ATMega32_utility_bib.cpp **** 	// Ungerade Parität: Anzahl der '1' wird auf ungerade Anzahl ergänzt
 172:ATMega32_utility_bib.cpp **** 	// Keine    Parität: Paritäts-Bit entfällt
 173:ATMega32_utility_bib.cpp ****   if (ParBit == USART_EVEN_PARITY)
 388               		.loc 1 173 3 is_stmt 1 view .LVU94
 174:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // äquivalent: UCSRC |= (1 << UPM1);
 389               		.loc 1 174 11 is_stmt 0 view .LVU95
 390 00d4 90B5      		in r25,0x20
 173:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // äquivalent: UCSRC |= (1 << UPM1);
 391               		.loc 1 173 3 view .LVU96
 392 00d6 4130      		cpi r20,lo8(1)
 393 00d8 01F4      		brne .L17
 394               		.loc 1 174 5 is_stmt 1 view .LVU97
 395               		.loc 1 174 11 is_stmt 0 view .LVU98
 396 00da 9062      		ori r25,lo8(32)
 397               	.L19:
 175:ATMega32_utility_bib.cpp **** 	else
 176:ATMega32_utility_bib.cpp ****   if (ParBit == USART_ODD_PARITY)
 177:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 178:ATMega32_utility_bib.cpp **** 	else
 179:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << UPM1) | (0 << UPM0);  // brauchen wir eigentlich nicht...
 398               		.loc 1 179 5 is_stmt 1 view .LVU99
 399               		.loc 1 179 11 is_stmt 0 view .LVU100
 400 00dc 90BD      		out 0x20,r25
 180:ATMega32_utility_bib.cpp **** 
 181:ATMega32_utility_bib.cpp ****   // Anzahl der Stop-Bits festlegen: 1 oder 2
 182:ATMega32_utility_bib.cpp ****   if (StopBits == 1)
 401               		.loc 1 182 3 is_stmt 1 view .LVU101
 402 00de 2130      		cpi r18,lo8(1)
 403 00e0 01F4      		brne .L20
 183:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << USBS);
 404               		.loc 1 183 5 view .LVU102
 405               		.loc 1 183 11 is_stmt 0 view .LVU103
 406 00e2 80B5      		in r24,0x20
 407               	.LVL25:
 408               	.L28:
 184:ATMega32_utility_bib.cpp ****   else
 185:ATMega32_utility_bib.cpp ****   if (StopBits == 2)
 186:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 409               		.loc 1 186 11 view .LVU104
 410 00e4 80BD      		out 0x20,r24
 411               	.L21:
 187:ATMega32_utility_bib.cpp **** 
 188:ATMega32_utility_bib.cpp ****   // Anzahl der Zeichenbits: 5..9
 189:ATMega32_utility_bib.cpp ****   // Üblich sind 8 Bits / Zeichen.
 190:ATMega32_utility_bib.cpp ****   // Bei 9 Zeichenbits muss man die besondere Behandlung des 9.Bits beim
 191:ATMega32_utility_bib.cpp ****   // Lesen und Schreiben beachten. Diese ist in unseren Lese- und Schreibroutinen
 192:ATMega32_utility_bib.cpp ****   // nicht berücksichtigt.
 193:ATMega32_utility_bib.cpp ****   switch (CharBits)
 412               		.loc 1 193 3 is_stmt 1 view .LVU105
 413 00e6 6830      		cpi r22,lo8(8)
 414 00e8 01F0      		breq .L30
 415 00ea 00F4      		brsh .L23
 416 00ec 6630      		cpi r22,lo8(6)
 417 00ee 01F0      		breq .L24
 418 00f0 6730      		cpi r22,lo8(7)
 419 00f2 01F0      		breq .L25
 420               	.L26:
 194:ATMega32_utility_bib.cpp ****   {
 195:ATMega32_utility_bib.cpp ****     case 5: // 5 Zeichenbits
 196:ATMega32_utility_bib.cpp ****       break;
 197:ATMega32_utility_bib.cpp **** 
 198:ATMega32_utility_bib.cpp ****     case 6: // 6 Zeichenbits
 199:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 200:ATMega32_utility_bib.cpp ****       break;
 201:ATMega32_utility_bib.cpp **** 
 202:ATMega32_utility_bib.cpp ****     case 7: // 7 Zeichenbits
 203:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 204:ATMega32_utility_bib.cpp ****       break;
 205:ATMega32_utility_bib.cpp **** 
 206:ATMega32_utility_bib.cpp ****     case 8: // 8 Zeichenbits
 207:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 208:ATMega32_utility_bib.cpp ****       break;
 209:ATMega32_utility_bib.cpp **** 
 210:ATMega32_utility_bib.cpp ****     case 9: // 9 Zeichenbits
 211:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 212:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 213:ATMega32_utility_bib.cpp ****       break;
 214:ATMega32_utility_bib.cpp ****   }
 215:ATMega32_utility_bib.cpp **** 
 216:ATMega32_utility_bib.cpp ****   // Einstellen der Bitrate:
 217:ATMega32_utility_bib.cpp ****   // Bei der Wahl der Bitrate muss der relative Bitratenfehler
 218:ATMega32_utility_bib.cpp ****   // aufgrund der Taktfrequenz des uC beachtet werden.
 219:ATMega32_utility_bib.cpp ****   // Dieser wirkt sich bei höheren Bitraten stärker aus, daher
 220:ATMega32_utility_bib.cpp ****   // darf bei großem Bitratenfehler die Bitrate nicht zu groß
 221:ATMega32_utility_bib.cpp ****   // gewählt werden.
 222:ATMega32_utility_bib.cpp ****   UBRRL = (F_CPU/(16*Baudrate)-1) % 256;
 421               		.loc 1 222 3 view .LVU106
 422               		.loc 1 222 21 is_stmt 0 view .LVU107
 423 00f4 A501      		movw r20,r10
 424               	.LVL26:
 425               		.loc 1 222 21 view .LVU108
 426 00f6 9401      		movw r18,r8
 427               	.LVL27:
 428               		.loc 1 222 21 view .LVU109
 429 00f8 84E0      		ldi r24,4
 430               		1:
 431 00fa 220F      		lsl r18
 432 00fc 331F      		rol r19
 433 00fe 441F      		rol r20
 434 0100 551F      		rol r21
 435 0102 8A95      		dec r24
 436 0104 01F4      		brne 1b
 437               		.loc 1 222 17 view .LVU110
 438 0106 60E0      		ldi r22,0
 439 0108 74E2      		ldi r23,lo8(36)
 440 010a 84EF      		ldi r24,lo8(-12)
 441 010c 90E0      		ldi r25,0
 442               	.LVL28:
 443               		.loc 1 222 17 view .LVU111
 444 010e 0E94 0000 		call __udivmodsi4
 445               	.LVL29:
 446               		.loc 1 222 31 view .LVU112
 447 0112 8FEF      		ldi r24,lo8(-1)
 448 0114 820F      		add r24,r18
 449               		.loc 1 222 9 view .LVU113
 450 0116 89B9      		out 0x9,r24
 223:ATMega32_utility_bib.cpp ****   UBRRH = (F_CPU/(16*Baudrate)-1) / 256;
 451               		.loc 1 223 3 is_stmt 1 view .LVU114
 452               		.loc 1 223 31 is_stmt 0 view .LVU115
 453 0118 2150      		subi r18,1
 454 011a 3109      		sbc r19,__zero_reg__
 455 011c 4109      		sbc r20,__zero_reg__
 456 011e 5109      		sbc r21,__zero_reg__
 457               		.loc 1 223 35 view .LVU116
 458 0120 232F      		mov r18,r19
 459 0122 342F      		mov r19,r20
 460 0124 452F      		mov r20,r21
 461 0126 5527      		clr r21
 462               		.loc 1 223 9 view .LVU117
 463 0128 20BD      		out 0x20,r18
 224:ATMega32_utility_bib.cpp **** 
 225:ATMega32_utility_bib.cpp ****   // Freigabe der Sende-/Empfangs-Kanäle und uC-Pins
 226:ATMega32_utility_bib.cpp ****   UCSRB |= (1 << RXEN) | (1 << TXEN);
 464               		.loc 1 226 3 is_stmt 1 view .LVU118
 465               		.loc 1 226 9 is_stmt 0 view .LVU119
 466 012a 8AB1      		in r24,0xa
 467 012c 8861      		ori r24,lo8(24)
 468 012e 8AB9      		out 0xa,r24
 469               	/* epilogue start */
 470               	.LBE9:
 227:ATMega32_utility_bib.cpp **** 
 228:ATMega32_utility_bib.cpp **** 
 229:ATMega32_utility_bib.cpp **** 
 230:ATMega32_utility_bib.cpp **** 
 231:ATMega32_utility_bib.cpp **** 
 232:ATMega32_utility_bib.cpp **** }
 471               		.loc 1 232 1 view .LVU120
 472 0130 1F91      		pop r17
 473 0132 0F91      		pop r16
 474 0134 FF90      		pop r15
 475 0136 EF90      		pop r14
 476               	.LVL30:
 477               		.loc 1 232 1 view .LVU121
 478 0138 BF90      		pop r11
 479 013a AF90      		pop r10
 480 013c 9F90      		pop r9
 481 013e 8F90      		pop r8
 482 0140 0895      		ret
 483               	.LVL31:
 484               	.L17:
 485               	.LBB10:
 176:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 486               		.loc 1 176 3 is_stmt 1 view .LVU122
 487 0142 4230      		cpi r20,lo8(2)
 488 0144 01F4      		brne .L19
 177:ATMega32_utility_bib.cpp **** 	else
 489               		.loc 1 177 5 view .LVU123
 177:ATMega32_utility_bib.cpp **** 	else
 490               		.loc 1 177 11 is_stmt 0 view .LVU124
 491 0146 9063      		ori r25,lo8(48)
 492 0148 00C0      		rjmp .L19
 493               	.L20:
 185:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 494               		.loc 1 185 3 is_stmt 1 view .LVU125
 495 014a 2230      		cpi r18,lo8(2)
 496 014c 01F4      		brne .L21
 186:ATMega32_utility_bib.cpp **** 
 497               		.loc 1 186 5 view .LVU126
 186:ATMega32_utility_bib.cpp **** 
 498               		.loc 1 186 11 is_stmt 0 view .LVU127
 499 014e 80B5      		in r24,0x20
 500               	.LVL32:
 186:ATMega32_utility_bib.cpp **** 
 501               		.loc 1 186 11 view .LVU128
 502 0150 8860      		ori r24,lo8(8)
 503 0152 00C0      		rjmp .L28
 504               	.L23:
 193:ATMega32_utility_bib.cpp ****   {
 505               		.loc 1 193 3 view .LVU129
 506 0154 6930      		cpi r22,lo8(9)
 507 0156 01F4      		brne .L26
 210:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 508               		.loc 1 210 5 is_stmt 1 view .LVU130
 211:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 509               		.loc 1 211 7 view .LVU131
 211:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 510               		.loc 1 211 13 is_stmt 0 view .LVU132
 511 0158 529A      		sbi 0xa,2
 512               	.L30:
 212:ATMega32_utility_bib.cpp ****       break;
 513               		.loc 1 212 7 is_stmt 1 view .LVU133
 212:ATMega32_utility_bib.cpp ****       break;
 514               		.loc 1 212 13 is_stmt 0 view .LVU134
 515 015a 80B5      		in r24,0x20
 516 015c 8660      		ori r24,lo8(6)
 517 015e 00C0      		rjmp .L29
 518               	.L24:
 198:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 519               		.loc 1 198 5 is_stmt 1 view .LVU135
 199:ATMega32_utility_bib.cpp ****       break;
 520               		.loc 1 199 7 view .LVU136
 199:ATMega32_utility_bib.cpp ****       break;
 521               		.loc 1 199 13 is_stmt 0 view .LVU137
 522 0160 80B5      		in r24,0x20
 523 0162 8260      		ori r24,lo8(2)
 524               	.L29:
 212:ATMega32_utility_bib.cpp ****       break;
 525               		.loc 1 212 13 view .LVU138
 526 0164 80BD      		out 0x20,r24
 213:ATMega32_utility_bib.cpp ****   }
 527               		.loc 1 213 7 is_stmt 1 view .LVU139
 528 0166 00C0      		rjmp .L26
 529               	.L25:
 202:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 530               		.loc 1 202 5 view .LVU140
 203:ATMega32_utility_bib.cpp ****       break;
 531               		.loc 1 203 7 view .LVU141
 203:ATMega32_utility_bib.cpp ****       break;
 532               		.loc 1 203 13 is_stmt 0 view .LVU142
 533 0168 80B5      		in r24,0x20
 534 016a 8460      		ori r24,lo8(4)
 535 016c 00C0      		rjmp .L29
 536               	.LBE10:
 537               		.cfi_endproc
 538               	.LFE25:
 540               	.global	_ZN5USARTC1Ehhhm
 541               		.set	_ZN5USARTC1Ehhhm,_ZN5USARTC2Ehhhm
 542               	.global	_ZN5USART9UsartInitEv
 544               	_ZN5USART9UsartInitEv:
 545               	.LVL33:
 546               	.LFB27:
 233:ATMega32_utility_bib.cpp **** void USART::UsartInit()
 234:ATMega32_utility_bib.cpp **** {
 547               		.loc 1 234 1 is_stmt 1 view -0
 548               		.cfi_startproc
 549               	/* prologue: function */
 550               	/* frame size = 0 */
 551               	/* stack size = 0 */
 552               	.L__stack_usage = 0
 553               	/* epilogue start */
 235:ATMega32_utility_bib.cpp **** 
 236:ATMega32_utility_bib.cpp **** /*
 237:ATMega32_utility_bib.cpp **** 	// Vorhandensein und Art des Paritäts-Bits festlegen:
 238:ATMega32_utility_bib.cpp **** 	// Gerade   Parität: Anzahl der '1' wird auf gerade Anzahl ergänzt
 239:ATMega32_utility_bib.cpp **** 	// Ungerade Parität: Anzahl der '1' wird auf ungerade Anzahl ergänzt
 240:ATMega32_utility_bib.cpp **** 	// Keine    Parität: Paritäts-Bit entfällt
 241:ATMega32_utility_bib.cpp ****   if (ParBit == USART_EVEN_PARITY)
 242:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // äquivalent: UCSRC |= (1 << UPM1);
 243:ATMega32_utility_bib.cpp **** 	else
 244:ATMega32_utility_bib.cpp ****   if (ParBit == USART_ODD_PARITY)
 245:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 246:ATMega32_utility_bib.cpp **** 	else
 247:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << UPM1) | (0 << UPM0);  // brauchen wir eigentlich nicht...
 248:ATMega32_utility_bib.cpp **** 
 249:ATMega32_utility_bib.cpp ****   // Anzahl der Stop-Bits festlegen: 1 oder 2
 250:ATMega32_utility_bib.cpp ****   if (StopBits == 1)
 251:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << USBS);
 252:ATMega32_utility_bib.cpp ****   else
 253:ATMega32_utility_bib.cpp ****   if (StopBits == 2)
 254:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 255:ATMega32_utility_bib.cpp **** 
 256:ATMega32_utility_bib.cpp ****   // Anzahl der Zeichenbits: 5..9
 257:ATMega32_utility_bib.cpp ****   // Üblich sind 8 Bits / Zeichen.
 258:ATMega32_utility_bib.cpp ****   // Bei 9 Zeichenbits muss man die besondere Behandlung des 9.Bits beim
 259:ATMega32_utility_bib.cpp ****   // Lesen und Schreiben beachten. Diese ist in unseren Lese- und Schreibroutinen
 260:ATMega32_utility_bib.cpp ****   // nicht berücksichtigt.
 261:ATMega32_utility_bib.cpp ****   switch (CharBits)
 262:ATMega32_utility_bib.cpp ****   {
 263:ATMega32_utility_bib.cpp ****     case 5: // 5 Zeichenbits
 264:ATMega32_utility_bib.cpp ****       break;
 265:ATMega32_utility_bib.cpp **** 
 266:ATMega32_utility_bib.cpp ****     case 6: // 6 Zeichenbits
 267:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 268:ATMega32_utility_bib.cpp ****       break;
 269:ATMega32_utility_bib.cpp **** 
 270:ATMega32_utility_bib.cpp ****     case 7: // 7 Zeichenbits
 271:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 272:ATMega32_utility_bib.cpp ****       break;
 273:ATMega32_utility_bib.cpp **** 
 274:ATMega32_utility_bib.cpp ****     case 8: // 8 Zeichenbits
 275:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 276:ATMega32_utility_bib.cpp ****       break;
 277:ATMega32_utility_bib.cpp **** 
 278:ATMega32_utility_bib.cpp ****     case 9: // 9 Zeichenbits
 279:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 280:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 281:ATMega32_utility_bib.cpp ****       break;
 282:ATMega32_utility_bib.cpp ****   }
 283:ATMega32_utility_bib.cpp **** 
 284:ATMega32_utility_bib.cpp ****   // Einstellen der Bitrate:
 285:ATMega32_utility_bib.cpp ****   // Bei der Wahl der Bitrate muss der relative Bitratenfehler
 286:ATMega32_utility_bib.cpp ****   // aufgrund der Taktfrequenz des uC beachtet werden.
 287:ATMega32_utility_bib.cpp ****   // Dieser wirkt sich bei höheren Bitraten stärker aus, daher
 288:ATMega32_utility_bib.cpp ****   // darf bei großem Bitratenfehler die Bitrate nicht zu groß
 289:ATMega32_utility_bib.cpp ****   // gewählt werden.
 290:ATMega32_utility_bib.cpp ****   UBRRL = (F_CPU/(16*Baudrate)-1) % 256;
 291:ATMega32_utility_bib.cpp ****   UBRRH = (F_CPU/(16*Baudrate)-1) / 256;
 292:ATMega32_utility_bib.cpp **** 
 293:ATMega32_utility_bib.cpp ****   // Freigabe der Sende-/Empfangs-Kanäle und uC-Pins
 294:ATMega32_utility_bib.cpp ****   UCSRB |= (1 << RXEN) | (1 << TXEN);
 295:ATMega32_utility_bib.cpp ****   */
 296:ATMega32_utility_bib.cpp **** }
 554               		.loc 1 296 1 is_stmt 0 view .LVU144
 555 016e 0895      		ret
 556               		.cfi_endproc
 557               	.LFE27:
 559               	.global	_ZN5USART9UsartPutcEh
 561               	_ZN5USART9UsartPutcEh:
 562               	.LFB28:
 297:ATMega32_utility_bib.cpp **** 
 298:ATMega32_utility_bib.cpp **** 
 299:ATMega32_utility_bib.cpp **** 
 300:ATMega32_utility_bib.cpp **** /*
 301:ATMega32_utility_bib.cpp ****  *  1 Zeichen auf USART-Kanal ausgeben
 302:ATMega32_utility_bib.cpp ****  */
 303:ATMega32_utility_bib.cpp **** void USART::UsartPutc(uint8_t Data)
 304:ATMega32_utility_bib.cpp **** {
 563               		.loc 1 304 1 is_stmt 1 view -0
 564               		.cfi_startproc
 565               	/* prologue: function */
 566               	/* frame size = 0 */
 567               	/* stack size = 0 */
 568               	.L__stack_usage = 0
 569               	.LVL34:
 570               	.L33:
 305:ATMega32_utility_bib.cpp ****   while (!(UCSRA & (1 << UDRE)));
 571               		.loc 1 305 3 view .LVU146
 572               		.loc 1 305 10 view .LVU147
 573 0170 5D9B      		sbis 0xb,5
 574 0172 00C0      		rjmp .L33
 306:ATMega32_utility_bib.cpp ****   UDR = Data;
 575               		.loc 1 306 3 view .LVU148
 576               		.loc 1 306 7 is_stmt 0 view .LVU149
 577 0174 6CB9      		out 0xc,r22
 578               	/* epilogue start */
 307:ATMega32_utility_bib.cpp **** }
 579               		.loc 1 307 1 view .LVU150
 580 0176 0895      		ret
 581               		.cfi_endproc
 582               	.LFE28:
 584               	.global	_ZN5USART9UsartPutsEPc
 586               	_ZN5USART9UsartPutsEPc:
 587               	.LVL35:
 588               	.LFB29:
 308:ATMega32_utility_bib.cpp **** 
 309:ATMega32_utility_bib.cpp **** 
 310:ATMega32_utility_bib.cpp **** /*
 311:ATMega32_utility_bib.cpp ****  *  String auf USART-Kanal ausgeben
 312:ATMega32_utility_bib.cpp ****  */
 313:ATMega32_utility_bib.cpp **** void USART::UsartPuts(char* pString)
 314:ATMega32_utility_bib.cpp **** {
 589               		.loc 1 314 1 is_stmt 1 view -0
 590               		.cfi_startproc
 591               		.loc 1 314 1 is_stmt 0 view .LVU152
 592 0178 0F93      		push r16
 593               	.LCFI12:
 594               		.cfi_def_cfa_offset 3
 595               		.cfi_offset 16, -2
 596 017a 1F93      		push r17
 597               	.LCFI13:
 598               		.cfi_def_cfa_offset 4
 599               		.cfi_offset 17, -3
 600 017c CF93      		push r28
 601               	.LCFI14:
 602               		.cfi_def_cfa_offset 5
 603               		.cfi_offset 28, -4
 604 017e DF93      		push r29
 605               	.LCFI15:
 606               		.cfi_def_cfa_offset 6
 607               		.cfi_offset 29, -5
 608               	/* prologue: function */
 609               	/* frame size = 0 */
 610               	/* stack size = 4 */
 611               	.L__stack_usage = 4
 612 0180 8C01      		movw r16,r24
 613 0182 EB01      		movw r28,r22
 315:ATMega32_utility_bib.cpp **** 	char* pData = pString;
 614               		.loc 1 315 2 is_stmt 1 view .LVU153
 615               	.LVL36:
 616               	.L38:
 316:ATMega32_utility_bib.cpp **** 	
 317:ATMega32_utility_bib.cpp ****   while (*pData != 0)
 617               		.loc 1 317 3 view .LVU154
 618               		.loc 1 317 17 view .LVU155
 619               		.loc 1 317 10 is_stmt 0 view .LVU156
 620 0184 6991      		ld r22,Y+
 621               	.LVL37:
 622               		.loc 1 317 17 view .LVU157
 623 0186 6623      		tst r22
 624 0188 01F0      		breq .L36
 318:ATMega32_utility_bib.cpp ****   {
 319:ATMega32_utility_bib.cpp ****     UsartPutc(*pData);
 625               		.loc 1 319 5 is_stmt 1 view .LVU158
 626               		.loc 1 319 14 is_stmt 0 view .LVU159
 627 018a C801      		movw r24,r16
 628 018c 0E94 0000 		call _ZN5USART9UsartPutcEh
 629               	.LVL38:
 320:ATMega32_utility_bib.cpp **** 	  pData++;
 630               		.loc 1 320 4 is_stmt 1 view .LVU160
 317:ATMega32_utility_bib.cpp ****   {
 631               		.loc 1 317 3 is_stmt 0 view .LVU161
 632 0190 00C0      		rjmp .L38
 633               	.LVL39:
 634               	.L36:
 635               	/* epilogue start */
 321:ATMega32_utility_bib.cpp ****   }	
 322:ATMega32_utility_bib.cpp **** }
 636               		.loc 1 322 1 view .LVU162
 637 0192 DF91      		pop r29
 638 0194 CF91      		pop r28
 639               	.LVL40:
 640               		.loc 1 322 1 view .LVU163
 641 0196 1F91      		pop r17
 642 0198 0F91      		pop r16
 643               	.LVL41:
 644               		.loc 1 322 1 view .LVU164
 645 019a 0895      		ret
 646               		.cfi_endproc
 647               	.LFE29:
 649               	.global	_ZN5USART9UsartGetcEv
 651               	_ZN5USART9UsartGetcEv:
 652               	.LFB30:
 323:ATMega32_utility_bib.cpp **** 
 324:ATMega32_utility_bib.cpp **** /*
 325:ATMega32_utility_bib.cpp ****  *  1 Zeichen von USART-Kanal einlesen
 326:ATMega32_utility_bib.cpp ****  */
 327:ATMega32_utility_bib.cpp **** uint8_t USART::UsartGetc(void)
 328:ATMega32_utility_bib.cpp **** {
 653               		.loc 1 328 1 is_stmt 1 view -0
 654               		.cfi_startproc
 655               	/* prologue: function */
 656               	/* frame size = 0 */
 657               	/* stack size = 0 */
 658               	.L__stack_usage = 0
 659               	.LVL42:
 660               	.L40:
 329:ATMega32_utility_bib.cpp **** 	uint8_t Data;
 661               		.loc 1 329 2 view .LVU166
 330:ATMega32_utility_bib.cpp **** 	
 331:ATMega32_utility_bib.cpp ****   while (!(UCSRA & (1 << RXC)));
 662               		.loc 1 331 3 view .LVU167
 663               		.loc 1 331 10 view .LVU168
 664 019c 5F9B      		sbis 0xb,7
 665 019e 00C0      		rjmp .L40
 332:ATMega32_utility_bib.cpp ****   Data = UDR;
 666               		.loc 1 332 3 view .LVU169
 667               		.loc 1 332 8 is_stmt 0 view .LVU170
 668 01a0 8CB1      		in r24,0xc
 669               	.LVL43:
 333:ATMega32_utility_bib.cpp ****   
 334:ATMega32_utility_bib.cpp ****   return(Data);
 670               		.loc 1 334 3 is_stmt 1 view .LVU171
 671               	/* epilogue start */
 335:ATMega32_utility_bib.cpp **** }
 672               		.loc 1 335 1 is_stmt 0 view .LVU172
 673 01a2 0895      		ret
 674               		.cfi_endproc
 675               	.LFE30:
 677               	.Letext0:
 678               		.file 2 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdint.h"
 679               		.file 3 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/lib/avr-gcc/9/gcc/avr/9.3.0/include/stddef.h"
 680               		.file 4 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdio.h"
 681               		.file 5 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdlib.h"
 682               		.file 6 "ATMega32_utility_bib.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 ATMega32_utility_bib.cpp
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2      *ABS*:000000000000003e __SP_H__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3      *ABS*:000000000000003d __SP_L__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:4      *ABS*:000000000000003f __SREG__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:5      *ABS*:0000000000000000 __tmp_reg__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:6      *ABS*:0000000000000001 __zero_reg__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:12     .text:0000000000000000 _ZN8ADC_readC2Eh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:16     .text:0000000000000000 .Loc.0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:17     .text:0000000000000000 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:23     .text:0000000000000000 .Loc.1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:28     .text:0000000000000004 .Loc.2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:30     .text:0000000000000006 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:12     .text:0000000000000000 _ZN8ADC_readC1Eh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:37     .text:0000000000000006 _ZN8ADC_read7adcwertEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:40     .text:0000000000000006 .Loc.3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:41     .text:0000000000000006 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:46     .text:0000000000000006 .Loc.4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:48     .text:0000000000000008 .Loc.5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:50     .text:0000000000000008 .Loc.6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:51     .text:0000000000000008 .Loc.7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:53     .text:000000000000000a .Loc.8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:55     .text:000000000000000a .Loc.9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:56     .text:000000000000000a .Loc.10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:58     .text:000000000000000c .Loc.11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:61     .text:000000000000000e .Loc.12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:64     .text:0000000000000010 .Loc.13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:66     .text:0000000000000012 .Loc.14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:68     .text:0000000000000014 .Loc.15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:71     .text:0000000000000016 .Loc.16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:72     .text:0000000000000016 .Loc.17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:75     .text:000000000000001a .Loc.18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:76     .text:000000000000001a .Loc.19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:79     .text:000000000000001c .Loc.20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:80     .text:000000000000001c .Loc.21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:83     .text:0000000000000020 .Loc.22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:84     .text:0000000000000020 .Loc.23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:88     .text:0000000000000024 .Loc.24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:90     .text:0000000000000024 .Loc.25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:92     .text:0000000000000026 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:97     .text:0000000000000026 _ZN6ButtonC2Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:100    .text:0000000000000026 .Loc.26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:101    .text:0000000000000026 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:107    .text:0000000000000026 .Loc.27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:109    .text:0000000000000028 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:97     .text:0000000000000026 _ZN5TimerC1Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:97     .text:0000000000000026 _ZN5TimerC2Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:97     .text:0000000000000026 _ZN6ButtonC1Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:120    .text:0000000000000028 _ZN6Button11Button_readEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:123    .text:0000000000000028 .Loc.28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:124    .text:0000000000000028 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:125    .text:0000000000000028 .Loc.29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:145    .text:0000000000000032 .Loc.30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:147    .text:0000000000000032 .Loc.31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:150    .text:0000000000000032 .Loc.32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:153    .text:0000000000000032 .Loc.33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:156    .text:0000000000000034 .Loc.34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:159    .text:0000000000000036 .Loc.35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:163    .text:0000000000000036 .Loc.36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:164    .text:0000000000000036 .Loc.37
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:171    .text:0000000000000040 .Loc.38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:173    .text:0000000000000042 .Loc.39
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:174    .text:0000000000000042 .Loc.40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:177    .text:0000000000000046 .Loc.41
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:181    .text:000000000000004c .Loc.42
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:182    .text:000000000000004c .Loc.43
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:185    .text:0000000000000050 .Loc.44
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:189    .text:0000000000000056 .Loc.45
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:190    .text:0000000000000056 .Loc.46
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:193    .text:000000000000005a .Loc.47
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:197    .text:0000000000000060 .Loc.48
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:198    .text:0000000000000060 .Loc.49
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:201    .text:0000000000000064 .Loc.50
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:204    .text:0000000000000068 .Loc.51
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:205    .text:0000000000000068 .Loc.52
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:209    .text:000000000000006c .Loc.53
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:211    .text:000000000000006e .Loc.54
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:215    .text:0000000000000074 .Loc.55
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:218    .text:0000000000000076 .Loc.56
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:219    .text:0000000000000076 .Loc.57
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:223    .text:0000000000000078 .Loc.58
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:228    .text:000000000000007a .Loc.59
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:235    .text:0000000000000082 .Loc.60
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:239    .text:0000000000000086 .Loc.61
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:243    .text:000000000000008a .Loc.62
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:246    .text:000000000000008e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:251    .text:000000000000008e _ZN5Timer25Timer_0_Overflow_ISR_initEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:254    .text:000000000000008e .Loc.63
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:255    .text:000000000000008e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:260    .text:000000000000008e .Loc.64
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:261    .text:000000000000008e .Loc.65
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:263    .text:0000000000000090 .Loc.66
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:264    .text:0000000000000090 .Loc.67
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:266    .text:0000000000000092 .Loc.68
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:267    .text:0000000000000092 .Loc.69
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:270    .text:0000000000000094 .Loc.70
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:272    .text:0000000000000096 .Loc.71
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:273    .text:0000000000000096 .Loc.72
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:276    .text:000000000000009a .Loc.73
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:277    .text:000000000000009a .Loc.74
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:282    .text:000000000000009c .Loc.75
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:285    .text:000000000000009c .Loc.76
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:287    .text:000000000000009e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:292    .text:000000000000009e _ZN5Timer24Timer_0_Compare_ISR_initEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:295    .text:000000000000009e .Loc.77
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:296    .text:000000000000009e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:301    .text:000000000000009e .Loc.78
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:302    .text:000000000000009e .Loc.79
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:304    .text:00000000000000a0 .Loc.80
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:305    .text:00000000000000a0 .Loc.81
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:308    .text:00000000000000a2 .Loc.82
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:310    .text:00000000000000a4 .Loc.83
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:311    .text:00000000000000a4 .Loc.84
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:314    .text:00000000000000a8 .Loc.85
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:315    .text:00000000000000a8 .Loc.86
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:318    .text:00000000000000ac .Loc.87
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:319    .text:00000000000000ac .Loc.88
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:324    .text:00000000000000ae .Loc.89
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:327    .text:00000000000000ae .Loc.90
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:329    .text:00000000000000b0 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:334    .text:00000000000000b0 _ZN5USARTC2Ehhhm
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:337    .text:00000000000000b0 .Loc.91
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:338    .text:00000000000000b0 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:339    .text:00000000000000b0 .Loc.92
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:380    .text:00000000000000c6 .Loc.93
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:388    .text:00000000000000d4 .Loc.94
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:389    .text:00000000000000d4 .Loc.95
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:391    .text:00000000000000d6 .Loc.96
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:394    .text:00000000000000da .Loc.97
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:395    .text:00000000000000da .Loc.98
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:398    .text:00000000000000dc .Loc.99
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:399    .text:00000000000000dc .Loc.100
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:401    .text:00000000000000de .Loc.101
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:404    .text:00000000000000e2 .Loc.102
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:405    .text:00000000000000e2 .Loc.103
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:409    .text:00000000000000e4 .Loc.104
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:412    .text:00000000000000e6 .Loc.105
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:421    .text:00000000000000f4 .Loc.106
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:422    .text:00000000000000f4 .Loc.107
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:425    .text:00000000000000f6 .Loc.108
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:428    .text:00000000000000f8 .Loc.109
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:437    .text:0000000000000106 .Loc.110
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:443    .text:000000000000010e .Loc.111
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:446    .text:0000000000000112 .Loc.112
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:449    .text:0000000000000116 .Loc.113
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:451    .text:0000000000000118 .Loc.114
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:452    .text:0000000000000118 .Loc.115
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:457    .text:0000000000000120 .Loc.116
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:462    .text:0000000000000128 .Loc.117
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:464    .text:000000000000012a .Loc.118
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:465    .text:000000000000012a .Loc.119
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:471    .text:0000000000000130 .Loc.120
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:477    .text:0000000000000138 .Loc.121
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:486    .text:0000000000000142 .Loc.122
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:489    .text:0000000000000146 .Loc.123
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:490    .text:0000000000000146 .Loc.124
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:494    .text:000000000000014a .Loc.125
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:497    .text:000000000000014e .Loc.126
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:498    .text:000000000000014e .Loc.127
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:501    .text:0000000000000150 .Loc.128
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:505    .text:0000000000000154 .Loc.129
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:508    .text:0000000000000158 .Loc.130
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:509    .text:0000000000000158 .Loc.131
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:510    .text:0000000000000158 .Loc.132
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:513    .text:000000000000015a .Loc.133
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:514    .text:000000000000015a .Loc.134
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:519    .text:0000000000000160 .Loc.135
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:520    .text:0000000000000160 .Loc.136
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:521    .text:0000000000000160 .Loc.137
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:525    .text:0000000000000164 .Loc.138
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:527    .text:0000000000000166 .Loc.139
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:530    .text:0000000000000168 .Loc.140
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:531    .text:0000000000000168 .Loc.141
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:532    .text:0000000000000168 .Loc.142
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:537    .text:000000000000016e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:334    .text:00000000000000b0 _ZN5USARTC1Ehhhm
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:544    .text:000000000000016e _ZN5USART9UsartInitEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:547    .text:000000000000016e .Loc.143
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:548    .text:000000000000016e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:554    .text:000000000000016e .Loc.144
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:556    .text:0000000000000170 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:561    .text:0000000000000170 _ZN5USART9UsartPutcEh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:563    .text:0000000000000170 .Loc.145
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:564    .text:0000000000000170 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:571    .text:0000000000000170 .Loc.146
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:572    .text:0000000000000170 .Loc.147
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:575    .text:0000000000000174 .Loc.148
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:576    .text:0000000000000174 .Loc.149
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:579    .text:0000000000000176 .Loc.150
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:581    .text:0000000000000178 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:586    .text:0000000000000178 _ZN5USART9UsartPutsEPc
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:589    .text:0000000000000178 .Loc.151
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:590    .text:0000000000000178 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:591    .text:0000000000000178 .Loc.152
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:614    .text:0000000000000184 .Loc.153
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:617    .text:0000000000000184 .Loc.154
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:618    .text:0000000000000184 .Loc.155
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:619    .text:0000000000000184 .Loc.156
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:622    .text:0000000000000186 .Loc.157
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:625    .text:000000000000018a .Loc.158
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:626    .text:000000000000018a .Loc.159
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:630    .text:0000000000000190 .Loc.160
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:631    .text:0000000000000190 .Loc.161
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:636    .text:0000000000000192 .Loc.162
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:640    .text:0000000000000196 .Loc.163
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:644    .text:000000000000019a .Loc.164
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:646    .text:000000000000019c L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:651    .text:000000000000019c _ZN5USART9UsartGetcEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:653    .text:000000000000019c .Loc.165
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:654    .text:000000000000019c L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:661    .text:000000000000019c .Loc.166
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:662    .text:000000000000019c .Loc.167
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:663    .text:000000000000019c .Loc.168
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:666    .text:00000000000001a0 .Loc.169
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:667    .text:00000000000001a0 .Loc.170
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:670    .text:00000000000001a2 .Loc.171
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:672    .text:00000000000001a2 .Loc.172
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:674    .text:00000000000001a4 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:683    .text:00000000000001a4 L0
                     .debug_frame:0000000000000000 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:78     .text:000000000000001c .L3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:222    .text:0000000000000078 .L9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:234    .text:0000000000000082 .L10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:238    .text:0000000000000086 .L11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:242    .text:000000000000008a .L12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:226    .text:000000000000007a .L7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:484    .text:0000000000000142 .L17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:493    .text:000000000000014a .L20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:512    .text:000000000000015a .L30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:504    .text:0000000000000154 .L23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:518    .text:0000000000000160 .L24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:529    .text:0000000000000168 .L25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:430    .text:00000000000000fa .L11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:397    .text:00000000000000dc .L19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:411    .text:00000000000000e6 .L21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:408    .text:00000000000000e4 .L28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:420    .text:00000000000000f4 .L26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:524    .text:0000000000000164 .L29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:570    .text:0000000000000170 .L33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:634    .text:0000000000000192 .L36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:616    .text:0000000000000184 .L38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:660    .text:000000000000019c .L40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:1639   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:8      .text:0000000000000000 .Ltext0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:677    .text:00000000000001a4 .Letext0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3090   .debug_line:0000000000000000 .Ldebug_line0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:652    .text:000000000000019c .LFB30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:675    .text:00000000000001a4 .LFE30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2377   .debug_loc:0000000000000004 .LLST23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2372   .debug_loc:0000000000000000 .LVUS23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2399   .debug_loc:000000000000002c .LLST24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2396   .debug_loc:000000000000002a .LVUS24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:588    .text:0000000000000178 .LFB29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:647    .text:000000000000019c .LFE29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2406   .debug_loc:000000000000003f .LLST19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2446   .debug_loc:000000000000008e .LLST20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2439   .debug_loc:0000000000000088 .LVUS20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2479   .debug_loc:00000000000000c8 .LLST21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2474   .debug_loc:00000000000000c4 .LVUS21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2507   .debug_loc:00000000000000f6 .LLST22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2498   .debug_loc:00000000000000ee .LVUS22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:629    .text:0000000000000190 .LVL38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:562    .text:0000000000000170 .LFB28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:582    .text:0000000000000178 .LFE28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2543   .debug_loc:000000000000013a .LLST17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2540   .debug_loc:0000000000000138 .LVUS17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2558   .debug_loc:0000000000000154 .LLST18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2555   .debug_loc:0000000000000152 .LVUS18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:546    .text:000000000000016e .LFB27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:557    .text:0000000000000170 .LFE27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:336    .text:00000000000000b0 .LFB25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:538    .text:000000000000016e .LFE25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2565   .debug_loc:0000000000000167 .LLST11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2633   .debug_loc:00000000000001ee .LLST12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2622   .debug_loc:00000000000001e4 .LVUS12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2686   .debug_loc:000000000000024a .LLST13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2679   .debug_loc:0000000000000244 .LVUS13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2711   .debug_loc:000000000000027c .LLST14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2704   .debug_loc:0000000000000276 .LVUS14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2736   .debug_loc:00000000000002ae .LLST15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2729   .debug_loc:00000000000002a8 .LVUS15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2761   .debug_loc:00000000000002e0 .LLST16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2754   .debug_loc:00000000000002da .LVUS16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:294    .text:000000000000009e .LFB23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:330    .text:00000000000000b0 .LFE23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2806   .debug_loc:0000000000000326 .LLST10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2801   .debug_loc:0000000000000322 .LVUS10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:253    .text:000000000000008e .LFB22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:288    .text:000000000000009e .LFE22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2830   .debug_loc:0000000000000350 .LLST9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2825   .debug_loc:000000000000034c .LVUS9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:122    .text:0000000000000028 .LFB18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:247    .text:000000000000008e .LFE18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2849   .debug_loc:0000000000000376 .LLST3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2886   .debug_loc:00000000000003c2 .LLST4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2881   .debug_loc:00000000000003be .LVUS4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2914   .debug_loc:00000000000003f0 .LLST5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2905   .debug_loc:00000000000003e8 .LVUS5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2946   .debug_loc:0000000000000430 .LLST6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2937   .debug_loc:0000000000000428 .LVUS6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:149    .text:0000000000000032 .LBI6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:148    .text:0000000000000032 .LBB6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:162    .text:0000000000000036 .LBE6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2985   .debug_loc:0000000000000478 .LLST7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2982   .debug_loc:0000000000000476 .LVUS7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2996   .debug_loc:000000000000048e .LLST8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:2993   .debug_loc:000000000000048c .LVUS8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:168    .text:000000000000003e .LVL13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:99     .text:0000000000000026 .LFB16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:110    .text:0000000000000028 .LFE16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:39     .text:0000000000000006 .LFB14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:93     .text:0000000000000026 .LFE14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3010   .debug_loc:00000000000004a7 .LLST0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3005   .debug_loc:00000000000004a3 .LVUS0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3036   .debug_loc:00000000000004d3 .LLST1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3031   .debug_loc:00000000000004cf .LVUS1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3060   .debug_loc:00000000000004fd .LLST2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:3053   .debug_loc:00000000000004f7 .LVUS2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:14     .text:0000000000000000 .LFB12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:31     .text:0000000000000006 .LFE12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:659    .text:000000000000019c .LVL42
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:669    .text:00000000000001a2 .LVL43
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:593    .text:000000000000017a .LCFI12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:597    .text:000000000000017c .LCFI13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:601    .text:000000000000017e .LCFI14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:605    .text:0000000000000180 .LCFI15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:587    .text:0000000000000178 .LVL35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:615    .text:0000000000000184 .LVL36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:643    .text:000000000000019a .LVL41
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:621    .text:0000000000000186 .LVL37
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:633    .text:0000000000000192 .LVL39
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:639    .text:0000000000000196 .LVL40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:569    .text:0000000000000170 .LVL34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:341    .text:00000000000000b2 .LCFI4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:345    .text:00000000000000b4 .LCFI5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:349    .text:00000000000000b6 .LCFI6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:353    .text:00000000000000b8 .LCFI7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:357    .text:00000000000000ba .LCFI8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:361    .text:00000000000000bc .LCFI9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:365    .text:00000000000000be .LCFI10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:369    .text:00000000000000c0 .LCFI11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:335    .text:00000000000000b0 .LVL24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:407    .text:00000000000000e4 .LVL25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:445    .text:0000000000000112 .LVL29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:483    .text:0000000000000142 .LVL31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:500    .text:0000000000000150 .LVL32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:442    .text:000000000000010e .LVL28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:424    .text:00000000000000f6 .LVL26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:427    .text:00000000000000f8 .LVL27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:476    .text:0000000000000138 .LVL30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:293    .text:000000000000009e .LVL22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:307    .text:00000000000000a2 .LVL23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:252    .text:000000000000008e .LVL20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:269    .text:0000000000000094 .LVL21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:127    .text:000000000000002a .LCFI0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:131    .text:000000000000002c .LCFI1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:135    .text:000000000000002e .LCFI2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:139    .text:0000000000000032 .LCFI3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:121    .text:0000000000000028 .LVL9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:155    .text:0000000000000034 .LVL11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:146    .text:0000000000000032 .LVL10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:217    .text:0000000000000076 .LVL16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:221    .text:0000000000000078 .LVL17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:225    .text:000000000000007a .LVL18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:233    .text:0000000000000082 .LVL19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:170    .text:0000000000000040 .LVL14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:208    .text:000000000000006c .LVL15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:158    .text:0000000000000036 .LVL12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:38     .text:0000000000000006 .LVL1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:60     .text:000000000000000e .LVL4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:49     .text:0000000000000008 .LVL2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:87     .text:0000000000000024 .LVL7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:54     .text:000000000000000a .LVL3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:63     .text:0000000000000010 .LVL5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:70     .text:0000000000000016 .LVL6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccq6wXe3.s:684    .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
__udivmodsi4
