{
	"acmid": 800846,
	"author": ["Sudhakar M. Reddy", "Vishwani D. Agrawal", "Sunil K. Jain"],
	"booktitle": "DAC",
	"crossref": "conf/dac/1984",
	"dblpkey": "conf/dac/ReddyAJ84",
	"ee": "http://dl.acm.org/citation.cfm?id=800846",
	"pages": "504-509",
	"publisher": "ACM/IEEE",
	"tag": ["detection", "fault", "logic"],
	"title": "A gate level model for CMOS combinational logic circuits with application to fault detection",
	"type": "inproceedings",
	"year": 1984
}