// Seed: 3672860436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  output id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1'b0;
  logic id_7;
  type_12(
      id_2 & id_8 - 1'b0 == {id_5 ? id_4 : id_5}, 1, id_5, 1, 1, id_1
  );
  logic id_9;
  logic id_10;
endmodule
