// Seed: 3707466957
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = 1 + 1;
  wire id_16;
  assign id_13 = 1;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    output tri0  id_2
);
  tri0 id_5;
  tri0 id_6;
  wire id_7;
  initial begin
    #1 id_2 = id_6 - "";
  end
  assign id_6 = id_5;
  assign id_6 = id_5 == 1;
  buf (id_0, id_7);
  module_0(
      id_5, id_7, id_5, id_5, id_7, id_5, id_6, id_6, id_5, id_7, id_7, id_5, id_5, id_5, id_5
  );
  wire id_8;
endmodule
