Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/VLSI/Assignment4/test_stein_gcd_isim_par.exe -prj D:/VLSI/Assignment4/test_stein_gcd_par.prj work.test_stein_gcd work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/VLSI/Assignment4/netgen/par/stein_gcd_timesim.v" into library work
Analyzing Verilog file "D:/VLSI/Assignment4/test_stein_gcd.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_CKBUF
Compiling module X_BUF
Compiling module X_DSP48E1(ACASCREG=0,ADREG=0,ALU...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_LUT6(INIT=64'b1111010100111001...
Compiling module X_ONE
Compiling module X_CARRY4
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module ffsrce
Compiling module X_FF
Compiling module latchsre
Compiling module X_LATCHE
Compiling module X_LUT5(INIT=32'b0101010101010101...
Compiling module X_FF(INIT=1'b1)
Compiling module mux
Compiling module X_MUX2
Compiling module stein_gcd
Compiling module test_stein_gcd
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 255 Verilog Units
Built simulation executable D:/VLSI/Assignment4/test_stein_gcd_isim_par.exe
Fuse Memory Usage: 44864 KB
Fuse CPU Usage: 1359 ms
