[{"DBLP title": "Efficient Simulation of Structural Faults for the Reliability Evaluation at System-Level.", "DBLP authors": ["Michael A. Kochte", "Christian G. Zoellin", "Rafal Baranowski", "Michael E. Imhof", "Hans-Joachim Wunderlich", "Nadereh Hatami", "Stefano Di Carlo", "Paolo Prinetto"], "year": 2010, "MAG papers": [{"PaperId": 2105057896, "PaperTitle": "efficient simulation of structural faults for the reliability evaluation at system level", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of stuttgart": 5.0}}], "source": "ES"}, {"DBLP title": "Jitter Characterization of Pseudo-random Bit Sequences Using Incoherent Sub-sampling.", "DBLP authors": ["Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2010, "MAG papers": [{"PaperId": 2141834223, "PaperTitle": "jitter characterization of pseudo random bit sequences using incoherent sub sampling", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "FSimGP^2: An Efficient Fault Simulator with GPGPU.", "DBLP authors": ["Min Li", "Michael S. Hsiao"], "year": 2010, "MAG papers": [{"PaperId": 2134856947, "PaperTitle": "fsimgp 2 an efficient fault simulator with gpgpu", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "A Quasi-best Random Testing.", "DBLP authors": ["Shiyi Xu", "Peng Xu"], "year": 2010, "MAG papers": [{"PaperId": 2126668155, "PaperTitle": "a quasi best random testing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"shanghai university": 2.0}}], "source": "ES"}, {"DBLP title": "Testing of Low-Cost Digital Microfluidic Biochips with Non-regular Array Layouts.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2105055310, "PaperTitle": "testing of low cost digital microfluidic biochips with non regular array layouts", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Derivation of Optimal Test Set for Detection of Multiple Missing-Gate Faults in Reversible Circuits.", "DBLP authors": ["Dipak Kumar Kole", "Hafizur Rahaman", "Debesh K. Das", "Bhargab B. Bhattacharya"], "year": 2010, "MAG papers": [{"PaperId": 2127333923, "PaperTitle": "derivation of optimal test set for detection of multiple missing gate faults in reversible circuits", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"jadavpur university": 1.0, "indian institute of engineering science and technology shibpur": 2.0}}], "source": "ES"}, {"DBLP title": "On Determining the Real Output Xs by SAT-Based Reasoning.", "DBLP authors": ["Melanie Elm", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2010, "MAG papers": [{"PaperId": 2107645502, "PaperTitle": "on determining the real output xs by sat based reasoning", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "On Selection of Testable Paths with Specified Lengths for Faster-Than-At-Speed Testing.", "DBLP authors": ["Xiang Fu", "Huawei Li", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2127752160, "PaperTitle": "on selection of testable paths with specified lengths for faster than at speed testing", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment.", "DBLP authors": ["M. H. Haghbayan", "Sara Karamati", "Fatemeh Javaheri", "Zainalabedin Navabi"], "year": 2010, "MAG papers": [{"PaperId": 2141210958, "PaperTitle": "test pattern selection and compaction for sequential circuits in an hdl environment", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of tehran": 4.0}}], "source": "ES"}, {"DBLP title": "Tackling the Path Explosion Problem in Symbolic Execution-Driven Test Generation for Programs.", "DBLP authors": ["Saparya Krishnamoorthy", "Michael S. Hsiao", "Loganathan Lingappan"], "year": 2010, "MAG papers": [{"PaperId": 2147976636, "PaperTitle": "tackling the path explosion problem in symbolic execution driven test generation for programs", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"virginia tech": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Reliability Model for Object-Oriented Software.", "DBLP authors": ["Peng Xu", "Shiyi Xu"], "year": 2010, "MAG papers": [{"PaperId": 2118690434, "PaperTitle": "a reliability model for object oriented software", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"shanghai university": 2.0}}], "source": "ES"}, {"DBLP title": "A New Approach to Generating High Quality Test Cases.", "DBLP authors": ["Pan Liu", "Huaikou Miao"], "year": 2010, "MAG papers": [{"PaperId": 2160976207, "PaperTitle": "a new approach to generating high quality test cases", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"shanghai university": 2.0}}], "source": "ES"}, {"DBLP title": "A Study on Software Reliability Prediction Based on Transduction Inference.", "DBLP authors": ["Jungang Lou", "Jianhui Jiang", "Chunyan Shuai", "Ying Wu"], "year": 2010, "MAG papers": [{"PaperId": 2159766349, "PaperTitle": "a study on software reliability prediction based on transduction inference", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tongji university": 4.0}}], "source": "ES"}, {"DBLP title": "Formula-Oriented Compositional Minimization in Model Checking.", "DBLP authors": ["Bowen Chen", "Haihua Shen", "Wenhui Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2146442155, "PaperTitle": "formula oriented compositional minimization in model checking", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Fault Modeling.", "DBLP authors": ["Fabian Hopsch", "Bernd Becker", "Sybille Hellebrand", "Ilia Polian", "Bernd Straube", "Wolfgang Vermeiren", "Hans-Joachim Wunderlich"], "year": 2010, "MAG papers": [{"PaperId": 2171079906, "PaperTitle": "variation aware fault modeling", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of paderborn": 1.0, "university of passau": 1.0, "university of freiburg": 1.0, "university of stuttgart": 1.0}}], "source": "ES"}, {"DBLP title": "Diagnosis of Multiple Physical Defects Using Logic Fault Models.", "DBLP authors": ["Xun Tang", "Wu-Tung Cheng", "Ruifeng Guo", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2112723826, "PaperTitle": "diagnosis of multiple physical defects using logic fault models", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"mentor graphics": 2.0, "university of iowa": 2.0}}], "source": "ES"}, {"DBLP title": "A Memory Fault Simulator for Radiation-Induced Effects in SRAMs.", "DBLP authors": ["Paolo Rech", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Luigi Dilillo"], "year": 2010, "MAG papers": [{"PaperId": 2127115403, "PaperTitle": "a memory fault simulator for radiation induced effects in srams", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On Soft Error Immunity of Sequential Circuits.", "DBLP authors": ["Dan Zhu", "Tun Li", "Sikun Li"], "year": 2010, "MAG papers": [{"PaperId": 2098149020, "PaperTitle": "on soft error immunity of sequential circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 3.0}}], "source": "ES"}, {"DBLP title": "Testing of Digital Microfluidic Biochips Using Improved Eulerization Techniques and the Chinese Postman Problem.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2010, "MAG papers": [{"PaperId": 2171930580, "PaperTitle": "testing of digital microfluidic biochips using improved eulerization techniques and the chinese postman problem", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0, "national institute of technology durgapur": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "P^(2)CLRAF: An Pre- and Post-Silicon Cooperated Circuit Lifetime Reliability Analysis Framework.", "DBLP authors": ["Song Jin", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2152980601, "PaperTitle": "p 2 clraf an pre and post silicon cooperated circuit lifetime reliability analysis framework", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "A Low Cost Built-In Self-Test Circuit for High-Speed Source Synchronous Memory Interfaces.", "DBLP authors": ["Hyunjin Kim", "Jacob A. Abraham"], "year": 2010, "MAG papers": [{"PaperId": 2114245605, "PaperTitle": "a low cost built in self test circuit for high speed source synchronous memory interfaces", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A Complete Logic BIST Technology with No Storage Requirement.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee"], "year": 2010, "MAG papers": [{"PaperId": 2103535888, "PaperTitle": "a complete logic bist technology with no storage requirement", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Built-In Self-Test for Capacitive MEMS Using a Charge Control Technique.", "DBLP authors": ["Iftekhar Ibne Basith", "Nabeeh Kandalaft", "Rashid Rashidzadeh"], "year": 2010, "MAG papers": [{"PaperId": 2143663321, "PaperTitle": "built in self test for capacitive mems using a charge control technique", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of windsor": 3.0}}], "source": "ES"}, {"DBLP title": "Defect Coverage-Driven Window-Based Test Compression.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Emmanouil Kalligeros", "Vasileios Tenentes"], "year": 2010, "MAG papers": [{"PaperId": 2160137812, "PaperTitle": "defect coverage driven window based test compression", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of the aegean": 1.0, "university of ioannina": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Controlling Peak Power Consumption for Scan Based Multiple Weighted Random BIST.", "DBLP authors": ["Hiroshi Yokoyama", "Hideo Tamamoto", "Kewal K. Saluja"], "year": 2010, "MAG papers": [{"PaperId": 2121902665, "PaperTitle": "controlling peak power consumption for scan based multiple weighted random bist", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"akita university": 2.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel LFSR Reseeding with Selection Register for Mixed-Mode BIST.", "DBLP authors": ["Piyanart Kongtim", "Taweesak Reungpeerakul"], "year": 2010, "MAG papers": [{"PaperId": 2160209993, "PaperTitle": "parallel lfsr reseeding with selection register for mixed mode bist", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"prince of songkla university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Embedding of Deterministic Test Data.", "DBLP authors": ["Mudassar Majeed", "Daniel Ahlstrom", "Urban Ingelsson", "Gunnar Carlsson", "Erik Larsson"], "year": 2010, "MAG papers": [{"PaperId": 2130725517, "PaperTitle": "efficient embedding of deterministic test data", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"linkoping university": 4.0, "ericsson": 1.0}}], "source": "ES"}, {"DBLP title": "Test Data Reduction for BIST-Aided Scan Test Using Compatible Flip-Flops and Shifting Inverter Code.", "DBLP authors": ["Masashi Ishikawa", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"], "year": 2010, "MAG papers": [{"PaperId": 2122771329, "PaperTitle": "test data reduction for bist aided scan test using compatible flip flops and shifting inverter code", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokushima": 3.0}}], "source": "ES"}, {"DBLP title": "On-chip Jitter Measurement Using Vernier Ring Time-to-Digital Converter.", "DBLP authors": ["Jianjun Yu", "Fa Foster Dai"], "year": 2010, "MAG papers": [{"PaperId": 2141963277, "PaperTitle": "on chip jitter measurement using vernier ring time to digital converter", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "Pattern Encodability Enhancements for Test Stimulus Decompressors.", "DBLP authors": ["Nader Alawadhi", "Ozgur Sinanoglu", "Mohammed Al-Mulla"], "year": 2010, "MAG papers": [{"PaperId": 2099439557, "PaperTitle": "pattern encodability enhancements for test stimulus decompressors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kuwait university": 2.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "High Performance Compaction for Test Responses with Many Unknowns.", "DBLP authors": ["Thomas Rabenalt", "Michael Richter", "Michael G\u00f6ssel"], "year": 2010, "MAG papers": [{"PaperId": 2021099011, "PaperTitle": "high performance compaction for test responses with many unknowns", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of potsdam": 3.0}}], "source": "ES"}, {"DBLP title": "Design-for-Test of Digitally-Assisted Analog IPs for Automotive SoCs.", "DBLP authors": ["Yizi Xing", "Liquan Fang"], "year": 2010, "MAG papers": [{"PaperId": 2143013221, "PaperTitle": "design for test of digitally assisted analog ips for automotive socs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method.", "DBLP authors": ["Jing Ye", "Xiaolin Zhang", "Yu Hu", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2143846508, "PaperTitle": "substantial fault pair at a time sfpat an automatic diagnostic pattern generation method", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "D-Scale: A Scalable System-Level Dependable Method for MPSoCs.", "DBLP authors": ["Nicolas Hebert", "Pascal Benoit", "Gilles Sassatelli", "Lionel Torres"], "year": 2010, "MAG papers": [{"PaperId": 2115020911, "PaperTitle": "d scale a scalable system level dependable method for mpsocs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of montpellier": 3.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits.", "DBLP authors": ["Hiroshi Iwata", "Satoshi Ohtake", "Michiko Inoue", "Hideo Fujiwara"], "year": 2010, "MAG papers": [{"PaperId": 1983182592, "PaperTitle": "bipartite full scan design a dft method for asynchronous circuits", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nara institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "XOR-Based Response Compactor Adaptive to X-Density Variation.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2010, "MAG papers": [{"PaperId": 2167213376, "PaperTitle": "xor based response compactor adaptive to x density variation", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"new york university": 1.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "DFT + DFD: An Integrated Method for Design for Testability and Diagnosability.", "DBLP authors": ["Nikhil P. Rahagude", "Maheshwar Chandrasekar", "Michael S. Hsiao"], "year": 2010, "MAG papers": [{"PaperId": 2139662168, "PaperTitle": "dft dfd an integrated method for design for testability and diagnosability", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Strategy for Functional Test of NoC Communication Fabric.", "DBLP authors": ["Yan Zheng", "Hong Wang", "Shiyuan Yang", "Chen Jiang", "Feiyu Gao"], "year": 2010, "MAG papers": [{"PaperId": 2103139953, "PaperTitle": "accelerating strategy for functional test of noc communication fabric", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "HYPERA: High-Yield Performance-Efficient Redundancy Analysis.", "DBLP authors": ["Tsung-Chu Huang", "Kuei-Yeh Lu", "Yen-Chieh Huang"], "year": 2010, "MAG papers": [{"PaperId": 2099187791, "PaperTitle": "hypera high yield performance efficient redundancy analysis", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national changhua university of education": 3.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive System-on-Chip Logic Diagnosis.", "DBLP authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Olivia Riewer"], "year": 2010, "MAG papers": [{"PaperId": 2116395868, "PaperTitle": "a comprehensive system on chip logic diagnosis", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "On Signal Tracing for Debugging Speedpath-Related Electrical Errors in Post-Silicon Validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2128730312, "PaperTitle": "on signal tracing for debugging speedpath related electrical errors in post silicon validation", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "HYPER: A Heuristic for Yield/Area imProvEment Using Redundancy in SoC.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2010, "MAG papers": [{"PaperId": 2171340263, "PaperTitle": "hyper a heuristic for yield area improvement using redundancy in soc", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Enhance Profiling-Based Scan Chain Diagnosis by Pattern Masking.", "DBLP authors": ["Wu-Tung Cheng", "Yu Huang"], "year": 2010, "MAG papers": [{"PaperId": 2144980415, "PaperTitle": "enhance profiling based scan chain diagnosis by pattern masking", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Maximal Resilience for Reliability and Yield Enhancement in Interconnect Structure.", "DBLP authors": ["Chih-Yun Pai", "Katherine Shu-Min Li"], "year": 2010, "MAG papers": [{"PaperId": 2167311479, "PaperTitle": "maximal resilience for reliability and yield enhancement in interconnect structure", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "At-speed Test of High-Speed DUT Using Built-Off Test Interface.", "DBLP authors": ["Joonsung Park", "Jae Wook Lee", "Jaeyong Chung", "Kihyuk Han", "Jacob A. Abraham", "Eonjo Byun", "Cheol-Jong Woo", "Sejang Oh"], "year": 2010, "MAG papers": [{"PaperId": 2134415747, "PaperTitle": "at speed test of high speed dut using built off test interface", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 5.0, "samsung": 3.0}}], "source": "ES"}, {"DBLP title": "Rapid Radio Frequency Amplitude and Phase Distortion Measurement Using Amplitude Modulated Stimulus.", "DBLP authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2010, "MAG papers": [{"PaperId": 2149391984, "PaperTitle": "rapid radio frequency amplitude and phase distortion measurement using amplitude modulated stimulus", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Digitally Assisted Concurrent Built-In Tuning of RF Systems Using Hamming Distance Proportional Signatures.", "DBLP authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Vishwanath Natarajan", "Aritra Banerjee", "Hyun Woo Choi", "Ganesh Srinivasan", "Abhijit Chatterjee"], "year": 2010, "MAG papers": [{"PaperId": 2170040849, "PaperTitle": "digitally assisted concurrent built in tuning of rf systems using hamming distance proportional signatures", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 6.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "The Test Ability of an Adaptive Pulse Wave for ADC Testing.", "DBLP authors": ["Xiaoqin Sheng", "Hans G. Kerkhoff"], "year": 2010, "MAG papers": [{"PaperId": 2168659007, "PaperTitle": "the test ability of an adaptive pulse wave for adc testing", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "Bayesian Fault Diagnosis of RF Circuits Using Nonparametric Density Estimation.", "DBLP authors": ["Ke Huang", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2010, "MAG papers": [{"PaperId": 2121157687, "PaperTitle": "bayesian fault diagnosis of rf circuits using nonparametric density estimation", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power-Safe Application of Transition Delay Fault Patterns Considering Current Limit during Wafer Test.", "DBLP authors": ["Wei Zhao", "Junxia Ma", "Mohammad Tehranipoor", "Sreejit Chakravarty"], "year": 2010, "MAG papers": [{"PaperId": 2119113245, "PaperTitle": "power safe application of transition delay fault patterns considering current limit during wafer test", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of connecticut": 3.0, "lsi corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Circuit Topology-Based Test Pattern Generation for Small-Delay Defects.", "DBLP authors": ["Sandeep Kumar Goel", "Krishnendu Chakrabarty", "Mahmut Yilmaz", "Ke Peng", "Mohammad Tehranipoor"], "year": 2010, "MAG papers": [{"PaperId": 2132188866, "PaperTitle": "circuit topology based test pattern generation for small delay defects", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"duke university": 2.0, "advanced micro devices": 1.0, "university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Seed Ordering and Selection for High Quality Delay Test.", "DBLP authors": ["Tomokazu Yoneda", "Michiko Inoue", "Akira Taketani", "Hideo Fujiwara"], "year": 2010, "MAG papers": [{"PaperId": 1979287717, "PaperTitle": "seed ordering and selection for high quality delay test", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nara institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient Algorithm for Finding a Universal Set of Testable Long Paths.", "DBLP authors": ["Zijian He", "Tao Lv", "Huawei Li", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2119411872, "PaperTitle": "an efficient algorithm for finding a universal set of testable long paths", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Distinguishing Resistive Small Delay Defects from Random Parameter Variations.", "DBLP authors": ["Xi Qian", "Adit D. Singh"], "year": 2010, "MAG papers": [{"PaperId": 2111154686, "PaperTitle": "distinguishing resistive small delay defects from random parameter variations", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "A Noise-Aware Hybrid Method for SDD Pattern Grading and Selection.", "DBLP authors": ["Ke Peng", "Mahmut Yilmaz", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2010, "MAG papers": [{"PaperId": 2130295883, "PaperTitle": "a noise aware hybrid method for sdd pattern grading and selection", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"duke university": 1.0, "university of connecticut": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal Safe High Level Test Synthesis for Hierarchical Testability.", "DBLP authors": ["Tung-Hua Yeh", "Sying-Jyan Wang"], "year": 2010, "MAG papers": [{"PaperId": 2170771872, "PaperTitle": "thermal safe high level test synthesis for hierarchical testability", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chung hsing university": 2.0}}], "source": "ES"}, {"DBLP title": "A Low Area On-chip Delay Measurement System Using Embedded Delay Measurement Circuit.", "DBLP authors": ["Kentaroh Katoh", "Kazuteru Namba", "Hideo Ito"], "year": 2010, "MAG papers": [{"PaperId": 2122667705, "PaperTitle": "a low area on chip delay measurement system using embedded delay measurement circuit", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"chiba university": 3.0}}], "source": "ES"}, {"DBLP title": "On Bias in Transition Coverage of Test Sets for Path Delay Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2147059577, "PaperTitle": "on bias in transition coverage of test sets for path delay faults", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of iowa": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Low Shift Power Test Pattern Generator for Logic BIST.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2010, "MAG papers": [{"PaperId": 2107545540, "PaperTitle": "adaptive low shift power test pattern generator for logic bist", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Power Supply Noise Reduction in Broadcast-Based Compression Environment for At-speed Scan Testing.", "DBLP authors": ["Chun-Yong Liang", "Meng-Fan Wu", "Jiun-Lang Huang"], "year": 2010, "MAG papers": [{"PaperId": 2106651990, "PaperTitle": "power supply noise reduction in broadcast based compression environment for at speed scan testing", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Modified Scan Flip-Flop for Low Power Testing.", "DBLP authors": ["Amit Mishra", "Nidhi Sinha", "Satdev", "Virendra Singh", "Sreejit Chakravarty", "Adit D. Singh"], "year": 2010, "MAG papers": [{"PaperId": 2025698297, "PaperTitle": "modified scan flip flop for low power testing", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"indian institute of science": 4.0, "auburn university": 1.0, "lsi corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Capture in Turn Scan for Reduction of Test Data Volume, Test Application Time and Test Power.", "DBLP authors": ["Zhiqiang You", "Jiedi Huang", "Michiko Inoue", "Jishun Kuang", "Hideo Fujiwara"], "year": 2010, "MAG papers": [{"PaperId": 2116315480, "PaperTitle": "capture in turn scan for reduction of test data volume test application time and test power", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"hunan university": 3.0, "nara institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Test Integration Methodology for 3D Integrated Circuits.", "DBLP authors": ["Che-Wei Chou", "Jin-Fu Li", "Ji-Jan Chen", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2156107436, "PaperTitle": "a test integration methodology for 3d integrated circuits", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Performance Characterization of TSV in 3D IC via Sensitivity Analysis.", "DBLP authors": ["Jhih-Wei You", "Shi-Yu Huang", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2055841712, "PaperTitle": "performance characterization of tsv in 3d ic via sensitivity analysis", "Year": 2010, "CitationCount": 65, "EstimatedCitation": 80, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Temperature-Aware SoC Test Scheduling Considering Inter-Chip Process Variation.", "DBLP authors": ["Nima Aghaee", "Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2010, "MAG papers": [{"PaperId": 2141405780, "PaperTitle": "temperature aware soc test scheduling considering inter chip process variation", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"linkoping university": 4.0}}], "source": "ES"}, {"DBLP title": "Particle Swarm Optimization Based Scheme for Low Power March Sequence Generation for Memory Testing.", "DBLP authors": ["S. Krishna Kumar", "S. Kaundinya", "Santanu Chattopadhyay"], "year": 2010, "MAG papers": [{"PaperId": 2103224240, "PaperTitle": "particle swarm optimization based scheme for low power march sequence generation for memory testing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "New Microcode's Generation Technique for Programmable Memory Built-In Self Test.", "DBLP authors": ["NurQamarina MohdNoor", "Azilah Saparon", "Yusrina Yusof", "Mahmud Adnan"], "year": 2010, "MAG papers": [{"PaperId": 2157979218, "PaperTitle": "new microcode s generation technique for programmable memory built in self test", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Software-Based Self-Testing of Processors Using Expanded Instructions.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2171716781, "PaperTitle": "software based self testing of processors using expanded instructions", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Mimicking of Functional State Space with Structural Tests for the Diagnosis of Board-Level Functional Failures.", "DBLP authors": ["Hongxia Fang", "Zhiyuan Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2108107909, "PaperTitle": "mimicking of functional state space with structural tests for the diagnosis of board level functional failures", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"duke university": 2.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Optimization and Selection of Diagnosis-Oriented Fault-Insertion Points for System Test.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2163747310, "PaperTitle": "optimization and selection of diagnosis oriented fault insertion points for system test", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 2.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Test Cost Analysis for 3D Die-to-Wafer Stacking.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Kees Beenakker", "Erik Jan Marinissen"], "year": 2010, "MAG papers": [{"PaperId": 2163755032, "PaperTitle": "test cost analysis for 3d die to wafer stacking", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 70, "Affiliations": {"delft university of technology": 3.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Mining Complex Boolean Expressions for Sequential Equivalence Checking.", "DBLP authors": ["Neha Goel", "Michael S. Hsiao", "Naren Ramakrishnan", "Mohammed J. Zaki"], "year": 2010, "MAG papers": [{"PaperId": 2138728917, "PaperTitle": "mining complex boolean expressions for sequential equivalence checking", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"rensselaer polytechnic institute": 1.0, "virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "On-the-Fly Reduction of Stimuli for Functional Verification.", "DBLP authors": ["Qi Guo", "Tianshi Chen", "Haihua Shen", "Yunji Chen", "Weiwu Hu"], "year": 2010, "MAG papers": [{"PaperId": 2160541783, "PaperTitle": "on the fly reduction of stimuli for functional verification", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Test Time Analysis for IEEE P1687.", "DBLP authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Gunnar Carlsson", "Erik Larsson"], "year": 2010, "MAG papers": [{"PaperId": 2120890300, "PaperTitle": "test time analysis for ieee p1687", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"linkoping university": 3.0, "ericsson": 1.0}}], "source": "ES"}]