<?xml version="1.0"?>
<block>
  <name>RFNoC: ATSC Receiver FPLL</name>
  <key>set_atsc_rx_rx_fpll</key>
  <category>set_atsc_rx</category>
  <import>import set_atsc_rx</import>
  <make>set_atsc_rx.fpll(
          self.device3,
          uhd.stream_args( # TX Stream Args
                cpu_format="fc32",
                otw_format="sc16",
                args="",
          ),
          uhd.stream_args( # RX Stream Args
                cpu_format="f32",
                otw_format="f32",
                args="",
          ),
          $block_index,
          $device_index
  )
  self.$(id).set_arg("rate", $rate)
  </make>
  <callback>set_arg("rate", $rate)</callback>

  <!--RFNoC basic block configuration -->
  <param>
    <name>Device Select</name>
    <key>device_index</key>
    <value>-1</value>
    <type>int</type>
    <hide>#if int($device_index()) &lt; 0 then 'part' else 'none'#</hide>
    <tab>RFNoC Config</tab>
  </param>

  <param>
    <name>fpll Select</name>
    <key>block_index</key>
    <value>-1</value>
    <type>int</type>
    <hide>#if int($block_index()) &lt; 0 then 'part' else 'none'#</hide>
    <tab>RFNoC Config</tab>
  </param>

  <param>
    <name>FPGA Module Name</name>
    <key>fpga_module_name</key>
    <value>noc_block_agc</value>
    <type>string</type>
    <hide>all</hide>
    <tab>RFNoC Config</tab>
  </param>
  <param>
    <name>Sample Rate</name>
    <key>rate</key>
    <value>11838461.53846153846153846154</value>
    <type>shortreal</type>
  </param>

  <!-- Make one 'sink' node per input. Sub-nodes:
       * name (an identifier for the GUI)
       * type
       * vlen
       * optional (set to 1 for optional inputs) -->
  <sink>
    <name>in</name>
    <type>complex</type>
    <domain>rfnoc</domain>
  </sink>

  <!-- Make one 'source' node per output. Sub-nodes:
       * name (an identifier for the GUI)
       * type
       * vlen
       * optional (set to 1 for optional inputs) -->
  <source>
    <name>out</name>
    <type>float</type>
    <domain>rfnoc</domain>
  </source>
</block>
