// Seed: 1543833843
module module_0 (
    output tri id_0
);
  integer id_2;
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_2;
  assign id_2 = id_2;
  module_0(
      id_0
  );
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wor id_3
);
endmodule
module module_3 (
    input wire id_0,
    output supply0 id_1,
    output wire id_2,
    input wire id_3
);
  assign id_2 = id_0;
  module_2(
      id_3, id_2, id_1, id_3
  );
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
