%name Synthesis Boundary Wrapper generation tool
%desc Build wrappper files for multifpga synthesis

%attributes tool

%provides wrapper_gen_tool

%scons %library wrapper_gen.py

%param USE_BUILD_TREE  1             "Should we use a flat or hierarchical representation of the program latency-insensitive module graph"
%param --global MODULE_UID_OFFSET  0 "Place to start counting module UIDs"

