<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/mentor/common/alt_vip_common_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="mentor_alt_vip_common_pkg" />
 <file
   path="simulation/submodules/aldec/common/alt_vip_common_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera"
   systemVerilogPackageName="aldec_alt_vip_common_pkg" />
 <file
   path="simulation/submodules/soc_system_ddr3_0_hps.v"
   type="VERILOG"
   library="hps" />
 <file
   path="simulation/submodules/altera_address_span_extender.sv"
   type="SYSTEM_VERILOG"
   library="address_span_extender_0" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sync_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sync_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sync_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sync_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_vfb_sync_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sync_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_vfb_sync_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sync_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="rd_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="rd_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="rd_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="rd_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_vfb_rd_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="rd_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_vfb_rd_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="rd_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_read_proc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_read_proc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_write_proc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_write_proc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="pkt_trans_wr"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_vfb_wr_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_vfb_wr_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_ctrl"
   simulator="riviera" />
 <file
   path="simulation/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v"
   type="VERILOG"
   library="video_in" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_tpg_bars_alg_core.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_tpg_bars_alg_core.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="core_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_tpg_multi_scheduler.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_tpg_multi_scheduler.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv"
   type="SYSTEM_VERILOG"
   library="scheduler" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_video_output_bridge.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_video_output_bridge.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="video_out"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_stream_marker.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_stream_marker.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_core.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_core.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_sync_compare.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_sync_compare.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_sync_conditioner.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_sync_conditioner.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_sync_generation.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_sync_generation.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_calculate_mode.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_calculate_mode.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_mode_banks.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_mode_banks.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_statemachine.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_statemachine.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
   type="VERILOG_ENCRYPT"
   library="cvo_core"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_pip_sop_realign.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_pip_sop_realign.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sop_align"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/src_hdl/alt_vip_cvo_scheduler.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/src_hdl/alt_vip_cvo_scheduler.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="scheduler"
   simulator="riviera" />
 <file
   path="simulation/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v"
   type="VERILOG"
   library="video_in" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/soc_system_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file
   path="simulation/submodules/soc_system_ddr3_0.v"
   type="VERILOG"
   library="ddr3_0" />
 <file
   path="simulation/submodules/soc_system_alt_vip_cl_vfb_0.v"
   type="VERILOG"
   library="alt_vip_cl_vfb_0" />
 <file
   path="simulation/submodules/soc_system_alt_vip_cl_tpg_0.v"
   type="VERILOG"
   library="alt_vip_cl_tpg_0" />
 <file
   path="simulation/submodules/soc_system_alt_vip_cl_cvo_0.v"
   type="VERILOG"
   library="alt_vip_cl_cvo_0" />
 <file path="simulation/soc_system.v" type="VERILOG" />
 <topLevel name="soc_system" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="soc_system.ddr3_0.hps"
   modelPath="soc_system.ddr3_0.hps" />
 <modelMap
   controllerPath="soc_system.ddr3_0.hps.fpga_interfaces"
   modelPath="soc_system.ddr3_0.hps.fpga_interfaces" />
 <modelMap
   controllerPath="soc_system.ddr3_0.hps.hps_io"
   modelPath="soc_system.ddr3_0.hps.hps_io" />
</simPackage>
