{"Source Block": ["oh/ecfg/hdl/ecfg.v@199:209@HdlIdDef", "   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@197:207", "   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n"], ["oh/ecfg/hdl/ecfg.v@198:208", "   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n"]], "Diff Content": {"Delete": [], "Add": [[204, "   wire [31:0] \tecfg_debug_vector;\n"]]}}