\chapter{Configuration}\label{configuration}


\section{Introduction}\label{introduction-1}


The Roa Logic AHB-Lite Multi-layer Interconnect is a highly configurable
Interconnect Fabric for AMBA AHB-Lite based systems. The core parameters
and configuration options are described in this section.

\section{Core Parameters}\label{core-parameters}

\begin{longtable}[]{@{}lccp{5cm}@{}}
\toprule
Parameter & Type & Default & Description\tabularnewline
\midrule
\endhead
\texttt{HADDR\_SIZE}           & Integer & 32     & Address Bus Size\tabularnewline
\texttt{HDATA\_SIZE}           & Integer & 32     & Data Bus Size\tabularnewline
\texttt{MASTERS}               & Integer & 3      & Number of Master Ports\tabularnewline
\texttt{SLAVES}                & Integer & 8      & Number of Slave Ports\tabularnewline
\texttt{SLAVE\_MASK[MASTERS]}  & Array  & All '1's & Mask Slaves accessible by each Master\tabularnewline
\texttt{ERROR\_ON\_SLAVE\_MASK[MASTERS]} & Array & inv(\texttt{SLAVE\_MASK}) & Enable Error Reporting for masked Slaves\tabularnewline

\bottomrule
\caption{Core Parameters}
\end{longtable}

\subsection{HADDR\_SIZE}\label{haddr_size}

The \texttt{HADDR\_SIZE} parameter specifies the width of the address bus for all
Master and Slave ports.

\subsection{HDATA\_SIZE}\label{hdata_size}

The \texttt{HDATA\_SIZE} parameter specifies the width of the data bus for all
Master and Slave ports.

\subsection{MASTERS}\label{masters}

The \texttt{MASTERS} parameter specifies the number of Master Ports on the
Interconnect fabric.

\subsection{SLAVES}\label{slaves}

The \texttt{SLAVES} parameter specifies the number of Slave Ports on the
Interconnect Fabric.

\subsection{SLAVE\_MASK[ ]}\label{slave_mask}

The \texttt{SLAVE\_MASK[\,]} parameter determines if a master may access a slave. Defining which
master may access individual slaves (rather than allowing all masters to access all slaves) may
significantly reduce the logic area of the interconnect and improve overall performance.

There is one \texttt{SLAVE\_MASK} parameter per master, each \texttt{SLAVES} bits wide.
i.e. \texttt{SLAVE\_MASK[\,]} is an array of dimensions \texttt{MASTERS} x \texttt{SLAVES}.

Setting a \texttt{SLAVE\_MASK[\,]} bit to '0' indicates that master cannot access the slave.
Conversely, setting a \texttt{SLAVE\_MASK[\,]} bit to '1' indicates that master may access the slave.

\subsection{ERROR\_ON\_SLAVE\_MASK[ ]}\label{error_on_slave_mask}

The \texttt{ERROR\_ON\_SLAVE\_MASK[\,]} parameter enables generating an AHB error response when the
master attempts to access a masked Slave Port.

There is one \texttt{ERROR\_ON\_SLAVE\_MASK} parameter per master, each \texttt{SLAVES} bits wide.
i.e. \texttt{ERROR\_ON\_SLAVE\_MASK[\,]} is an array of dimensions \texttt{MASTERS} x \texttt{SLAVES}.

Setting an \texttt{ERROR\_ON\_SLAVE\_MASK[\,]} bit to '0' indicates that an AHB error response will not be generated
if the master is masked from accessing the corresponding slave.
Conversely, setting a \texttt{ERROR\_ON\_SLAVE\_MASK[\,]} bit to '1' indicates that an AHB error response will
be generated if the master is masked from accessing the corresponding slave.

The default value of \texttt{ERROR\_ON\_SLAVE\_MASK[\,]} is the bitwise inverse of \texttt{SLAVE\_MASK[\,]} - i.e. inv(\texttt{SLAVE\_MASK[\,]}). If \texttt{SLAVE\_MASK[\,]} is assigned a value, then \texttt{ERROR\_ON\_SLAVE\_MASK[\,]} is by default inv(\texttt{SLAVE\_MASK[\,]}).

\section{Core Macros}\label{core-macros}

\begin{longtable}[]{@{}ll@{}}
\toprule
Macro & Description\tabularnewline
\midrule
\endhead
\texttt{RECURSIVE\_FUNCTIONS\_SUPPORTED} & Enable use of recursive functions \tabularnewline
\bottomrule
\caption{Core Macros}
\end{longtable}

\subsection{RECURSIVE\_FUNCTIONS\_SUPPORTED}\label{recursive_functions_supported}

Recursive functions and modules are used within the verilog source code. However EDA tools vary in their support for recursion, with some supporting recursive functions, whereas others support recursive modules or both. For example, Intel Quartus v19.1 and earlier supports recursive modules, but not recursive functions. 

To accomodate these toolchain differences, recursive modules are the default method used for implementation. However recursive functions may instead be enabled by setting the synthesis macro \texttt{RECURSIVE\_FUNCTIONS\_SUPPORTED}
