module design4 (
  input clk_in,
  output clk_out
);

logic rst;
logic count;

counter # (
  .Width(25),
  .MaxValue(25000000)
  ) (
    .clk(clk_in),
    .rst(rst),
    .out(count)
  );


always_ff @ (posedge clk_in) begin
  if (count == 1) begin
    clk_out <= ~clk_out;
  end
  else if (count == 25000000) begin
    rst <= 1;
  end
  else begin
    rst <= 0;
  end
end

endmodule: design4
