omap2_clksel_round_rate_div	,	F_13
pr_debug	,	F_14
parent	,	V_5
"%s\n"	,	L_6
clksel_reg	,	V_17
omap2_clksel_set_parent	,	F_20
_clksel_to_divisor	,	F_8
"for clock %s"	,	L_10
"to %s (was %s)\n"	,	L_15
omap2_clksel_recalc	,	F_17
"clock: inited %s parent "	,	L_14
"of clock %s\n"	,	L_2
parent_div	,	V_29
u32	,	T_2
clk_reparent	,	F_16
"clock: Could not find divisor for clock %s parent %s"	,	L_3
val	,	V_15
"clock: %s: recalc'd rate is %ld (div %d)\n"	,	L_18
clk	,	V_2
"clock: Could not find parent clock %s in clksel array "	,	L_1
_write_clksel_reg	,	F_4
WARN	,	F_2
field_val	,	V_7
__ffs	,	F_6
_read_divisor	,	F_12
name	,	V_6
pr_err	,	F_11
"rate %ld for clock %s parent %s\n"	,	L_12
"clock: %s: set rate to %ld\n"	,	L_19
validrate	,	V_26
_get_div_and_fieldval	,	F_3
clkr	,	V_9
clks	,	V_4
max_clkr	,	V_10
cpu_mask	,	V_14
"clock: new_div = %d, new_rate = %ld\n"	,	L_13
flags	,	V_13
"clock: Could not find fieldval %d for clock %s parent "	,	L_5
test_rate	,	V_21
_divisor_to_clksel	,	F_9
"clock: clksel_rate table not sorted "	,	L_9
src_clk	,	V_3
found	,	V_25
__raw_writel	,	F_7
rate	,	V_23
__raw_readl	,	F_5
_get_clksel_by_parent	,	F_1
last_div	,	V_22
"clock: clksel_round_rate_div: %s target_rate %ld\n"	,	L_8
"clock: %s: set parent to %s (new rate %ld)\n"	,	L_20
u8	,	T_1
max_div	,	V_11
omap2_clksel_round_rate	,	F_18
rates	,	V_12
WARN_ON	,	F_10
omap2_clksel_set_rate	,	F_19
clksel	,	V_1
"NULL"	,	L_16
clksel_mask	,	V_18
target_rate	,	V_19
EINVAL	,	V_27
new_div	,	V_20
r	,	V_24
"clock: Could not find divisor for target "	,	L_11
v	,	V_16
"clock: Could not find divisor %d for clock %s parent "	,	L_7
clksel_rate	,	V_8
omap2_init_clksel_parent	,	F_15
"clock: %s: init parent: could not find regval %0x\n"	,	L_17
new_parent	,	V_28
"\n"	,	L_4
