14:30:25 INFO  : Registering command handlers for SDK TCF services
14:30:27 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
14:30:28 INFO  : XSCT server has started successfully.
14:30:28 INFO  : Successfully done setting XSCT server connection channel  
14:30:28 INFO  : Successfully done setting SDK workspace  
14:30:28 INFO  : Processing command line option -hwspec ../software/wrapper.hdf.
15:00:07 INFO  : Registering command handlers for SDK TCF services
15:00:08 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
15:00:10 INFO  : XSCT server has started successfully.
15:00:10 INFO  : Successfully done setting XSCT server connection channel  
15:00:10 INFO  : Successfully done setting SDK workspace  
15:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:00:51 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
15:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:01:21 INFO  : 'fpga -state' command is executed.
15:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:01:21 INFO  : 'jtag frequency' command is executed.
15:01:21 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:21 INFO  : Context for 'APU' is selected.
15:01:21 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:21 INFO  : Context for 'APU' is selected.
15:01:21 INFO  : 'stop' command is executed.
15:01:21 INFO  : 'ps7_init' command is executed.
15:01:21 INFO  : 'ps7_post_config' command is executed.
15:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:22 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:22 INFO  : Memory regions updated for context APU
15:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:22 INFO  : 'con' command is executed.
15:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:01:22 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
15:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:01:53 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
15:02:03 INFO  : Disconnected from the channel tcfchan#1.
15:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:02:04 INFO  : 'fpga -state' command is executed.
15:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:02:04 INFO  : 'jtag frequency' command is executed.
15:02:04 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:04 INFO  : Context for 'APU' is selected.
15:02:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:05 INFO  : Context for 'APU' is selected.
15:02:05 INFO  : 'stop' command is executed.
15:02:05 INFO  : 'ps7_init' command is executed.
15:02:05 INFO  : 'ps7_post_config' command is executed.
15:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:06 INFO  : Memory regions updated for context APU
15:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : 'con' command is executed.
15:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:02:06 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
