// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/21/2024 19:43:36"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sobel (
	sys_clk,
	sys_rst_n,
	rx,
	tx,
	hsync,
	vsync,
	rgb);
input 	sys_clk;
input 	sys_rst_n;
input 	rx;
output 	tx;
output 	hsync;
output 	vsync;
output 	[7:0] rgb;

// Design Ports Information
// tx	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[4]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[6]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[7]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sobel_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \vga_inst|vga_ctrl_inst|Add1~2_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~0_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~2_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~8_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~15 ;
wire \vga_inst|vga_ctrl_inst|Add3~17 ;
wire \vga_inst|vga_ctrl_inst|Add3~16_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~18_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~4_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~10_combout ;
wire \vga_inst|vga_pic_inst|Add1~25 ;
wire \vga_inst|vga_pic_inst|Add1~26_combout ;
wire \vga_inst|vga_pic_inst|Add0~25 ;
wire \sobel_ctrl_inst|Add16~1_combout ;
wire \sobel_ctrl_inst|gxy[0]~10_combout ;
wire \sobel_ctrl_inst|gxy[1]~12_combout ;
wire \sobel_ctrl_inst|Add16~5_combout ;
wire \sobel_ctrl_inst|gxy[2]~14_combout ;
wire \sobel_ctrl_inst|Add16~7_combout ;
wire \sobel_ctrl_inst|gxy[3]~16_combout ;
wire \sobel_ctrl_inst|gxy[4]~18_combout ;
wire \uart_tx_inst|baud_cnt[3]~22_combout ;
wire \uart_tx_inst|baud_cnt[5]~26_combout ;
wire \uart_tx_inst|baud_cnt[11]~38_combout ;
wire \uart_tx_inst|baud_cnt[13]~42_combout ;
wire \vga_inst|vga_pic_inst|Add0~26_combout ;
wire \sobel_ctrl_inst|Add3~0_combout ;
wire \sobel_ctrl_inst|Add6~2_combout ;
wire \sobel_ctrl_inst|Add6~6_combout ;
wire \sobel_ctrl_inst|Add6~12_combout ;
wire \sobel_ctrl_inst|Add6~14_combout ;
wire \sobel_ctrl_inst|Add4~2_combout ;
wire \sobel_ctrl_inst|Add4~4_combout ;
wire \sobel_ctrl_inst|Add4~6_combout ;
wire \sobel_ctrl_inst|Add4~9 ;
wire \sobel_ctrl_inst|Add4~11 ;
wire \sobel_ctrl_inst|Add4~10_combout ;
wire \sobel_ctrl_inst|Add4~13 ;
wire \sobel_ctrl_inst|Add4~12_combout ;
wire \sobel_ctrl_inst|Add4~14_combout ;
wire \sobel_ctrl_inst|Add3~2_combout ;
wire \sobel_ctrl_inst|Add3~10_combout ;
wire \sobel_ctrl_inst|Add3~15 ;
wire \sobel_ctrl_inst|Add3~16_combout ;
wire \sobel_ctrl_inst|Add5~2_combout ;
wire \sobel_ctrl_inst|Add5~6_combout ;
wire \sobel_ctrl_inst|Add5~8_combout ;
wire \sobel_ctrl_inst|Add5~13 ;
wire \sobel_ctrl_inst|Add5~14_combout ;
wire \sobel_ctrl_inst|gx[1]~11_combout ;
wire \sobel_ctrl_inst|gx[4]~17_combout ;
wire \sobel_ctrl_inst|gx[5]~19_combout ;
wire \sobel_ctrl_inst|gx[6]~21_combout ;
wire \sobel_ctrl_inst|Add11~0_combout ;
wire \sobel_ctrl_inst|gy[0]~9_combout ;
wire \sobel_ctrl_inst|Add11~2_combout ;
wire \sobel_ctrl_inst|Add11~15 ;
wire \sobel_ctrl_inst|Add11~16_combout ;
wire \sobel_ctrl_inst|Add9~4_combout ;
wire \sobel_ctrl_inst|Add9~6_combout ;
wire \sobel_ctrl_inst|Add9~9 ;
wire \sobel_ctrl_inst|Add9~11 ;
wire \sobel_ctrl_inst|Add9~10_combout ;
wire \sobel_ctrl_inst|Add9~13 ;
wire \sobel_ctrl_inst|Add9~12_combout ;
wire \sobel_ctrl_inst|Add9~14_combout ;
wire \sobel_ctrl_inst|Add8~2_combout ;
wire \sobel_ctrl_inst|Add8~4_combout ;
wire \sobel_ctrl_inst|Add8~10_combout ;
wire \sobel_ctrl_inst|Add10~2_combout ;
wire \sobel_ctrl_inst|Add10~4_combout ;
wire \sobel_ctrl_inst|Add10~6_combout ;
wire \sobel_ctrl_inst|Add10~8_combout ;
wire \sobel_ctrl_inst|Add10~10_combout ;
wire \sobel_ctrl_inst|Add10~12_combout ;
wire \sobel_ctrl_inst|gy[1]~11_combout ;
wire \sobel_ctrl_inst|gy[2]~13_combout ;
wire \sobel_ctrl_inst|gy[3]~15_combout ;
wire \sobel_ctrl_inst|gy[4]~17_combout ;
wire \sobel_ctrl_inst|gy[5]~19_combout ;
wire \sobel_ctrl_inst|gy[6]~21_combout ;
wire \sobel_ctrl_inst|Add2~6_combout ;
wire \sobel_ctrl_inst|Add0~4_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \uart_rx_inst|baud_cnt[0]~17 ;
wire \uart_rx_inst|baud_cnt[0]~16_combout ;
wire \uart_rx_inst|baud_cnt[1]~19 ;
wire \uart_rx_inst|baud_cnt[1]~18_combout ;
wire \uart_rx_inst|baud_cnt[2]~21 ;
wire \uart_rx_inst|baud_cnt[2]~20_combout ;
wire \uart_rx_inst|baud_cnt[3]~23 ;
wire \uart_rx_inst|baud_cnt[3]~22_combout ;
wire \uart_rx_inst|baud_cnt[4]~25 ;
wire \uart_rx_inst|baud_cnt[4]~24_combout ;
wire \uart_rx_inst|baud_cnt[5]~27 ;
wire \uart_rx_inst|baud_cnt[5]~26_combout ;
wire \uart_rx_inst|baud_cnt[6]~29 ;
wire \uart_rx_inst|baud_cnt[6]~28_combout ;
wire \uart_rx_inst|baud_cnt[7]~31 ;
wire \uart_rx_inst|baud_cnt[7]~30_combout ;
wire \uart_rx_inst|baud_cnt[8]~33 ;
wire \uart_rx_inst|baud_cnt[8]~32_combout ;
wire \uart_rx_inst|baud_cnt[9]~35 ;
wire \uart_rx_inst|baud_cnt[9]~34_combout ;
wire \uart_rx_inst|baud_cnt[10]~37 ;
wire \uart_rx_inst|baud_cnt[10]~36_combout ;
wire \uart_rx_inst|baud_cnt[11]~39 ;
wire \uart_rx_inst|baud_cnt[11]~38_combout ;
wire \uart_rx_inst|baud_cnt[12]~41 ;
wire \uart_rx_inst|baud_cnt[12]~40_combout ;
wire \uart_rx_inst|baud_cnt[13]~43 ;
wire \uart_rx_inst|baud_cnt[13]~42_combout ;
wire \uart_rx_inst|baud_cnt[14]~45 ;
wire \uart_rx_inst|baud_cnt[14]~44_combout ;
wire \uart_rx_inst|baud_cnt[15]~46_combout ;
wire \vga_inst|vga_ctrl_inst|LessThan4~0_combout ;
wire \vga_inst|vga_ctrl_inst|LessThan4~2_combout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout ;
wire \vga_inst|vga_ctrl_inst|LessThan2~0_combout ;
wire \uart_tx_inst|always0~0_combout ;
wire \vga_inst|vga_ctrl_inst|Equal0~3_combout ;
wire \vga_inst|vga_pic_inst|rd_en~2_combout ;
wire \vga_inst|vga_pic_inst|rd_en~8_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ;
wire \uart_tx_inst|always0~1_combout ;
wire \sobel_ctrl_inst|po_data[7]~0_combout ;
wire \uart_tx_inst|Add1~1_combout ;
wire \uart_tx_inst|bit_cnt[2]~4_combout ;
wire \uart_tx_inst|Equal1~1_combout ;
wire \vga_inst|vga_pic_inst|wr_addr~0_combout ;
wire \vga_inst|vga_pic_inst|Equal0~0_combout ;
wire \sobel_ctrl_inst|Add16~0_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~1_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~4_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~5_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~6_combout ;
wire \uart_tx_inst|Equal1~3_combout ;
wire \sobel_ctrl_inst|always8~1_combout ;
wire \sobel_ctrl_inst|always6~0_combout ;
wire \sobel_ctrl_inst|always6~1_combout ;
wire \sobel_ctrl_inst|always1~0_combout ;
wire \sobel_ctrl_inst|cnt_row[7]~0_combout ;
wire \uart_rx_inst|bit_flag~q ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \uart_rx_inst|rx_reg3~q ;
wire \sobel_ctrl_inst|always4~2_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \sobel_ctrl_inst|cnt_col~2_combout ;
wire \uart_rx_inst|Equal1~0_combout ;
wire \uart_rx_inst|Equal1~1_combout ;
wire \uart_rx_inst|Equal2~0_combout ;
wire \uart_rx_inst|Equal2~1_combout ;
wire \uart_rx_inst|Equal2~2_combout ;
wire \uart_rx_inst|rx_reg2~q ;
wire \uart_rx_inst|Equal1~2_combout ;
wire \uart_rx_inst|Equal1~3_combout ;
wire \uart_rx_inst|Equal1~4_combout ;
wire \uart_rx_inst|work_en~q ;
wire \uart_rx_inst|always5~0_combout ;
wire \uart_rx_inst|rx_reg1~q ;
wire \uart_rx_inst|start_flag~q ;
wire \uart_rx_inst|work_en~0_combout ;
wire \uart_rx_inst|always3~0_combout ;
wire \uart_rx_inst|rx_reg1~0_combout ;
wire \rx~input_o ;
wire \sobel_ctrl_inst|dout_2_reg[7]~feeder_combout ;
wire \sobel_ctrl_inst|dout_2_reg[6]~feeder_combout ;
wire \sobel_ctrl_inst|dout_2_reg[5]~feeder_combout ;
wire \sobel_ctrl_inst|a2[0]~feeder_combout ;
wire \sobel_ctrl_inst|b2[7]~feeder_combout ;
wire \sobel_ctrl_inst|b2[6]~feeder_combout ;
wire \sobel_ctrl_inst|b2[5]~feeder_combout ;
wire \sobel_ctrl_inst|b2[3]~feeder_combout ;
wire \sobel_ctrl_inst|b2[2]~feeder_combout ;
wire \sobel_ctrl_inst|a2[7]~feeder_combout ;
wire \sobel_ctrl_inst|b3[5]~feeder_combout ;
wire \uart_rx_inst|rx_reg2~feeder_combout ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \sobel_ctrl_inst|Add2~0_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \rst_n~0_combout ;
wire \rst_n~0clkctrl_outclk ;
wire \sobel_ctrl_inst|Add2~1 ;
wire \sobel_ctrl_inst|Add2~2_combout ;
wire \sobel_ctrl_inst|Add2~3 ;
wire \sobel_ctrl_inst|Add2~4_combout ;
wire \sobel_ctrl_inst|cnt_rd~2_combout ;
wire \sobel_ctrl_inst|Add2~5 ;
wire \sobel_ctrl_inst|Add2~7 ;
wire \sobel_ctrl_inst|Add2~8_combout ;
wire \sobel_ctrl_inst|Add2~9 ;
wire \sobel_ctrl_inst|Add2~10_combout ;
wire \sobel_ctrl_inst|cnt_rd~1_combout ;
wire \sobel_ctrl_inst|Add2~11 ;
wire \sobel_ctrl_inst|Add2~12_combout ;
wire \sobel_ctrl_inst|cnt_rd~0_combout ;
wire \sobel_ctrl_inst|Add2~13 ;
wire \sobel_ctrl_inst|Add2~14_combout ;
wire \sobel_ctrl_inst|always8~0_combout ;
wire \uart_rx_inst|Add1~3 ;
wire \uart_rx_inst|Add1~5 ;
wire \uart_rx_inst|Add1~6_combout ;
wire \uart_rx_inst|bit_cnt~0_combout ;
wire \uart_rx_inst|Add1~0_combout ;
wire \uart_rx_inst|bit_cnt~1_combout ;
wire \uart_rx_inst|Add1~1 ;
wire \uart_rx_inst|Add1~2_combout ;
wire \uart_rx_inst|Add1~4_combout ;
wire \uart_rx_inst|always4~0_combout ;
wire \uart_rx_inst|always4~1_combout ;
wire \uart_rx_inst|rx_flag~q ;
wire \uart_rx_inst|po_flag~q ;
wire \sobel_ctrl_inst|Add0~1 ;
wire \sobel_ctrl_inst|Add0~3 ;
wire \sobel_ctrl_inst|Add0~5 ;
wire \sobel_ctrl_inst|Add0~6_combout ;
wire \sobel_ctrl_inst|Add0~7 ;
wire \sobel_ctrl_inst|Add0~8_combout ;
wire \sobel_ctrl_inst|Add0~9 ;
wire \sobel_ctrl_inst|Add0~10_combout ;
wire \sobel_ctrl_inst|cnt_col~1_combout ;
wire \sobel_ctrl_inst|Add0~11 ;
wire \sobel_ctrl_inst|Add0~12_combout ;
wire \sobel_ctrl_inst|cnt_col~0_combout ;
wire \sobel_ctrl_inst|Add0~13 ;
wire \sobel_ctrl_inst|Add0~14_combout ;
wire \sobel_ctrl_inst|Equal0~0_combout ;
wire \sobel_ctrl_inst|Add0~0_combout ;
wire \sobel_ctrl_inst|cnt_col~3_combout ;
wire \sobel_ctrl_inst|Add0~2_combout ;
wire \sobel_ctrl_inst|Equal0~1_combout ;
wire \sobel_ctrl_inst|always0~0_combout ;
wire \sobel_ctrl_inst|Add1~1 ;
wire \sobel_ctrl_inst|Add1~2_combout ;
wire \sobel_ctrl_inst|Add1~8_combout ;
wire \sobel_ctrl_inst|cnt_row[4]~5_combout ;
wire \sobel_ctrl_inst|always1~1_combout ;
wire \sobel_ctrl_inst|always1~2_combout ;
wire \sobel_ctrl_inst|cnt_row[1]~2_combout ;
wire \sobel_ctrl_inst|Add1~3 ;
wire \sobel_ctrl_inst|Add1~4_combout ;
wire \sobel_ctrl_inst|cnt_row[2]~4_combout ;
wire \sobel_ctrl_inst|Add1~5 ;
wire \sobel_ctrl_inst|Add1~6_combout ;
wire \sobel_ctrl_inst|cnt_row[3]~6_combout ;
wire \sobel_ctrl_inst|Add1~7 ;
wire \sobel_ctrl_inst|Add1~9 ;
wire \sobel_ctrl_inst|Add1~10_combout ;
wire \sobel_ctrl_inst|cnt_row[5]~7_combout ;
wire \sobel_ctrl_inst|Add1~11 ;
wire \sobel_ctrl_inst|Add1~12_combout ;
wire \sobel_ctrl_inst|cnt_row[6]~8_combout ;
wire \sobel_ctrl_inst|always4~0_combout ;
wire \sobel_ctrl_inst|always2~1_combout ;
wire \sobel_ctrl_inst|Add1~13 ;
wire \sobel_ctrl_inst|Add1~14_combout ;
wire \sobel_ctrl_inst|cnt_row[7]~1_combout ;
wire \sobel_ctrl_inst|always2~0_combout ;
wire \sobel_ctrl_inst|always6~2_combout ;
wire \sobel_ctrl_inst|rd_en~q ;
wire \sobel_ctrl_inst|rd_en_reg~q ;
wire \sobel_ctrl_inst|rd_en_reg1~feeder_combout ;
wire \sobel_ctrl_inst|rd_en_reg1~q ;
wire \sobel_ctrl_inst|always15~0_combout ;
wire \sobel_ctrl_inst|always15~1_combout ;
wire \sobel_ctrl_inst|gx_gy_flag~q ;
wire \sobel_ctrl_inst|gxy_flag~q ;
wire \sobel_ctrl_inst|com_flag~feeder_combout ;
wire \sobel_ctrl_inst|com_flag~q ;
wire \sobel_ctrl_inst|po_flag~q ;
wire \uart_tx_inst|work_en~0_combout ;
wire \uart_tx_inst|work_en~q ;
wire \uart_tx_inst|always3~0_combout ;
wire \uart_tx_inst|baud_cnt[0]~16_combout ;
wire \uart_tx_inst|baud_cnt[6]~29 ;
wire \uart_tx_inst|baud_cnt[7]~30_combout ;
wire \uart_tx_inst|baud_cnt[7]~31 ;
wire \uart_tx_inst|baud_cnt[8]~32_combout ;
wire \uart_tx_inst|baud_cnt[8]~33 ;
wire \uart_tx_inst|baud_cnt[9]~34_combout ;
wire \uart_tx_inst|baud_cnt[9]~35 ;
wire \uart_tx_inst|baud_cnt[10]~36_combout ;
wire \uart_tx_inst|baud_cnt[10]~37 ;
wire \uart_tx_inst|baud_cnt[11]~39 ;
wire \uart_tx_inst|baud_cnt[12]~40_combout ;
wire \uart_tx_inst|baud_cnt[12]~41 ;
wire \uart_tx_inst|baud_cnt[13]~43 ;
wire \uart_tx_inst|baud_cnt[14]~44_combout ;
wire \uart_tx_inst|baud_cnt[14]~45 ;
wire \uart_tx_inst|baud_cnt[15]~46_combout ;
wire \uart_tx_inst|Equal1~0_combout ;
wire \uart_tx_inst|Equal1~2_combout ;
wire \uart_tx_inst|Equal1~4_combout ;
wire \uart_tx_inst|always1~0_combout ;
wire \uart_tx_inst|baud_cnt[0]~17 ;
wire \uart_tx_inst|baud_cnt[1]~18_combout ;
wire \uart_tx_inst|baud_cnt[1]~19 ;
wire \uart_tx_inst|baud_cnt[2]~20_combout ;
wire \uart_tx_inst|baud_cnt[2]~21 ;
wire \uart_tx_inst|baud_cnt[3]~23 ;
wire \uart_tx_inst|baud_cnt[4]~24_combout ;
wire \uart_tx_inst|baud_cnt[4]~25 ;
wire \uart_tx_inst|baud_cnt[5]~27 ;
wire \uart_tx_inst|baud_cnt[6]~28_combout ;
wire \uart_tx_inst|Equal2~0_combout ;
wire \uart_tx_inst|Equal2~1_combout ;
wire \uart_tx_inst|bit_flag~q ;
wire \uart_tx_inst|bit_cnt[0]~5_combout ;
wire \uart_tx_inst|bit_cnt[1]~3_combout ;
wire \uart_tx_inst|Add1~0_combout ;
wire \uart_tx_inst|bit_cnt[3]~2_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \sobel_ctrl_inst|always4~1_combout ;
wire \sobel_ctrl_inst|always4~3_combout ;
wire \sobel_ctrl_inst|wr_en_2~q ;
wire \sobel_ctrl_inst|always7~0_combout ;
wire \sobel_ctrl_inst|dout_flag~q ;
wire \sobel_ctrl_inst|Add1~0_combout ;
wire \sobel_ctrl_inst|cnt_row[0]~3_combout ;
wire \sobel_ctrl_inst|always2~2_combout ;
wire \sobel_ctrl_inst|always2~3_combout ;
wire \sobel_ctrl_inst|wr_en_1~0_combout ;
wire \sobel_ctrl_inst|wr_en_1~q ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \uart_rx_inst|rx_data[7]~0_combout ;
wire \uart_rx_inst|always8~0_combout ;
wire \uart_rx_inst|rx_data[6]~feeder_combout ;
wire \uart_rx_inst|rx_data[3]~feeder_combout ;
wire \uart_rx_inst|rx_data[1]~feeder_combout ;
wire \uart_rx_inst|rx_data[0]~feeder_combout ;
wire \sobel_ctrl_inst|wr_data_2[0]~feeder_combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \uart_rx_inst|po_data[1]~feeder_combout ;
wire \sobel_ctrl_inst|wr_data_2[1]~feeder_combout ;
wire \uart_rx_inst|po_data[2]~feeder_combout ;
wire \uart_rx_inst|po_data[3]~feeder_combout ;
wire \sobel_ctrl_inst|wr_data_2[3]~feeder_combout ;
wire \sobel_ctrl_inst|wr_data_2[4]~feeder_combout ;
wire \uart_rx_inst|po_data[5]~feeder_combout ;
wire \uart_rx_inst|po_data[6]~feeder_combout ;
wire \sobel_ctrl_inst|wr_data_2[6]~feeder_combout ;
wire \uart_rx_inst|po_data[7]~feeder_combout ;
wire \sobel_ctrl_inst|wr_data_1~0_combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \sobel_ctrl_inst|wr_data_1~7_combout ;
wire \sobel_ctrl_inst|wr_data_1~6_combout ;
wire \sobel_ctrl_inst|wr_data_1~5_combout ;
wire \sobel_ctrl_inst|wr_data_1~4_combout ;
wire \sobel_ctrl_inst|wr_data_1~3_combout ;
wire \sobel_ctrl_inst|wr_data_1~2_combout ;
wire \sobel_ctrl_inst|wr_data_1~1_combout ;
wire \sobel_ctrl_inst|pi_data_reg[6]~feeder_combout ;
wire \sobel_ctrl_inst|pi_data_reg[1]~feeder_combout ;
wire \sobel_ctrl_inst|Add11~1 ;
wire \sobel_ctrl_inst|Add11~3 ;
wire \sobel_ctrl_inst|Add11~5 ;
wire \sobel_ctrl_inst|Add11~7 ;
wire \sobel_ctrl_inst|Add11~9 ;
wire \sobel_ctrl_inst|Add11~11 ;
wire \sobel_ctrl_inst|Add11~13 ;
wire \sobel_ctrl_inst|Add11~14_combout ;
wire \sobel_ctrl_inst|Add11~12_combout ;
wire \sobel_ctrl_inst|Add11~10_combout ;
wire \sobel_ctrl_inst|Add11~8_combout ;
wire \sobel_ctrl_inst|Add11~6_combout ;
wire \sobel_ctrl_inst|Add11~4_combout ;
wire \sobel_ctrl_inst|Add9~0_combout ;
wire \sobel_ctrl_inst|Add10~0_combout ;
wire \sobel_ctrl_inst|Add8~0_combout ;
wire \sobel_ctrl_inst|gy[0]~10 ;
wire \sobel_ctrl_inst|gy[1]~12 ;
wire \sobel_ctrl_inst|gy[2]~14 ;
wire \sobel_ctrl_inst|gy[3]~16 ;
wire \sobel_ctrl_inst|gy[4]~18 ;
wire \sobel_ctrl_inst|gy[5]~20 ;
wire \sobel_ctrl_inst|gy[6]~22 ;
wire \sobel_ctrl_inst|gy[7]~23_combout ;
wire \sobel_ctrl_inst|pi_data_reg[7]~feeder_combout ;
wire \sobel_ctrl_inst|a3[6]~feeder_combout ;
wire \sobel_ctrl_inst|pi_data_reg[5]~feeder_combout ;
wire \sobel_ctrl_inst|c2[5]~feeder_combout ;
wire \sobel_ctrl_inst|pi_data_reg[3]~feeder_combout ;
wire \sobel_ctrl_inst|c1[3]~feeder_combout ;
wire \sobel_ctrl_inst|Add8~1 ;
wire \sobel_ctrl_inst|Add8~3 ;
wire \sobel_ctrl_inst|Add8~5 ;
wire \sobel_ctrl_inst|Add8~7 ;
wire \sobel_ctrl_inst|Add8~9 ;
wire \sobel_ctrl_inst|Add8~11 ;
wire \sobel_ctrl_inst|Add8~13 ;
wire \sobel_ctrl_inst|Add8~15 ;
wire \sobel_ctrl_inst|Add8~16_combout ;
wire \sobel_ctrl_inst|Add8~14_combout ;
wire \sobel_ctrl_inst|Add8~12_combout ;
wire \sobel_ctrl_inst|Add9~1 ;
wire \sobel_ctrl_inst|Add9~3 ;
wire \sobel_ctrl_inst|Add9~5 ;
wire \sobel_ctrl_inst|Add9~7 ;
wire \sobel_ctrl_inst|Add9~8_combout ;
wire \sobel_ctrl_inst|Add8~8_combout ;
wire \sobel_ctrl_inst|Add8~6_combout ;
wire \sobel_ctrl_inst|Add9~2_combout ;
wire \sobel_ctrl_inst|Add10~1 ;
wire \sobel_ctrl_inst|Add10~3 ;
wire \sobel_ctrl_inst|Add10~5 ;
wire \sobel_ctrl_inst|Add10~7 ;
wire \sobel_ctrl_inst|Add10~9 ;
wire \sobel_ctrl_inst|Add10~11 ;
wire \sobel_ctrl_inst|Add10~13 ;
wire \sobel_ctrl_inst|Add10~14_combout ;
wire \sobel_ctrl_inst|gy[7]~24 ;
wire \sobel_ctrl_inst|gy[8]~25_combout ;
wire \sobel_ctrl_inst|Add13~0_combout ;
wire \sobel_ctrl_inst|Add16~2 ;
wire \sobel_ctrl_inst|Add16~4 ;
wire \sobel_ctrl_inst|Add16~6 ;
wire \sobel_ctrl_inst|Add16~8 ;
wire \sobel_ctrl_inst|Add16~10 ;
wire \sobel_ctrl_inst|Add16~12 ;
wire \sobel_ctrl_inst|Add16~14 ;
wire \sobel_ctrl_inst|Add16~15_combout ;
wire \sobel_ctrl_inst|a3[4]~feeder_combout ;
wire \sobel_ctrl_inst|a2[4]~feeder_combout ;
wire \sobel_ctrl_inst|a3[2]~feeder_combout ;
wire \sobel_ctrl_inst|a3[0]~feeder_combout ;
wire \sobel_ctrl_inst|Add3~1 ;
wire \sobel_ctrl_inst|Add3~3 ;
wire \sobel_ctrl_inst|Add3~5 ;
wire \sobel_ctrl_inst|Add3~7 ;
wire \sobel_ctrl_inst|Add3~9 ;
wire \sobel_ctrl_inst|Add3~11 ;
wire \sobel_ctrl_inst|Add3~13 ;
wire \sobel_ctrl_inst|Add3~14_combout ;
wire \sobel_ctrl_inst|Add3~12_combout ;
wire \sobel_ctrl_inst|dout_2_reg[4]~feeder_combout ;
wire \sobel_ctrl_inst|b3[4]~feeder_combout ;
wire \sobel_ctrl_inst|b2[4]~feeder_combout ;
wire \sobel_ctrl_inst|dout_2_reg[3]~feeder_combout ;
wire \sobel_ctrl_inst|dout_2_reg[2]~feeder_combout ;
wire \sobel_ctrl_inst|b3[2]~feeder_combout ;
wire \sobel_ctrl_inst|dout_2_reg[1]~feeder_combout ;
wire \sobel_ctrl_inst|b3[1]~feeder_combout ;
wire \sobel_ctrl_inst|b2[1]~feeder_combout ;
wire \sobel_ctrl_inst|dout_2_reg[0]~feeder_combout ;
wire \sobel_ctrl_inst|b3[0]~feeder_combout ;
wire \sobel_ctrl_inst|Add4~1 ;
wire \sobel_ctrl_inst|Add4~3 ;
wire \sobel_ctrl_inst|Add4~5 ;
wire \sobel_ctrl_inst|Add4~7 ;
wire \sobel_ctrl_inst|Add4~8_combout ;
wire \sobel_ctrl_inst|Add3~8_combout ;
wire \sobel_ctrl_inst|Add3~6_combout ;
wire \sobel_ctrl_inst|Add3~4_combout ;
wire \sobel_ctrl_inst|Add4~0_combout ;
wire \sobel_ctrl_inst|Add5~1 ;
wire \sobel_ctrl_inst|Add5~3 ;
wire \sobel_ctrl_inst|Add5~5 ;
wire \sobel_ctrl_inst|Add5~7 ;
wire \sobel_ctrl_inst|Add5~9 ;
wire \sobel_ctrl_inst|Add5~11 ;
wire \sobel_ctrl_inst|Add5~12_combout ;
wire \sobel_ctrl_inst|Add5~10_combout ;
wire \sobel_ctrl_inst|c2[1]~feeder_combout ;
wire \sobel_ctrl_inst|c1[1]~feeder_combout ;
wire \sobel_ctrl_inst|Add6~1 ;
wire \sobel_ctrl_inst|Add6~3 ;
wire \sobel_ctrl_inst|Add6~5 ;
wire \sobel_ctrl_inst|Add6~7 ;
wire \sobel_ctrl_inst|Add6~9 ;
wire \sobel_ctrl_inst|Add6~10_combout ;
wire \sobel_ctrl_inst|Add6~8_combout ;
wire \sobel_ctrl_inst|Add5~4_combout ;
wire \sobel_ctrl_inst|Add6~4_combout ;
wire \sobel_ctrl_inst|Add5~0_combout ;
wire \sobel_ctrl_inst|Add6~0_combout ;
wire \sobel_ctrl_inst|gx[0]~10 ;
wire \sobel_ctrl_inst|gx[1]~12 ;
wire \sobel_ctrl_inst|gx[2]~14 ;
wire \sobel_ctrl_inst|gx[3]~16 ;
wire \sobel_ctrl_inst|gx[4]~18 ;
wire \sobel_ctrl_inst|gx[5]~20 ;
wire \sobel_ctrl_inst|gx[6]~22 ;
wire \sobel_ctrl_inst|gx[7]~23_combout ;
wire \sobel_ctrl_inst|Add6~11 ;
wire \sobel_ctrl_inst|Add6~13 ;
wire \sobel_ctrl_inst|Add6~15 ;
wire \sobel_ctrl_inst|Add6~16_combout ;
wire \sobel_ctrl_inst|gx[7]~24 ;
wire \sobel_ctrl_inst|gx[8]~25_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~7_combout ;
wire \sobel_ctrl_inst|Add16~13_combout ;
wire \sobel_ctrl_inst|Add16~11_combout ;
wire \sobel_ctrl_inst|Add16~9_combout ;
wire \sobel_ctrl_inst|gx[3]~15_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~3_combout ;
wire \sobel_ctrl_inst|gx[2]~13_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~2_combout ;
wire \sobel_ctrl_inst|Add16~3_combout ;
wire \sobel_ctrl_inst|gx[0]~9_combout ;
wire \sobel_ctrl_inst|Add14|auto_generated|_~0_combout ;
wire \sobel_ctrl_inst|gxy[0]~9_cout ;
wire \sobel_ctrl_inst|gxy[0]~11 ;
wire \sobel_ctrl_inst|gxy[1]~13 ;
wire \sobel_ctrl_inst|gxy[2]~15 ;
wire \sobel_ctrl_inst|gxy[3]~17 ;
wire \sobel_ctrl_inst|gxy[4]~19 ;
wire \sobel_ctrl_inst|gxy[5]~21 ;
wire \sobel_ctrl_inst|gxy[6]~23 ;
wire \sobel_ctrl_inst|gxy[7]~24_combout ;
wire \sobel_ctrl_inst|gxy[6]~22_combout ;
wire \sobel_ctrl_inst|gxy[5]~20_combout ;
wire \sobel_ctrl_inst|po_data[7]~1_combout ;
wire \sobel_ctrl_inst|po_data[7]~2_combout ;
wire \uart_tx_inst|tx~0_combout ;
wire \uart_tx_inst|tx~1_combout ;
wire \uart_tx_inst|tx~q ;
wire \vga_inst|vga_ctrl_inst|Add0~1 ;
wire \vga_inst|vga_ctrl_inst|Add0~2_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~3 ;
wire \vga_inst|vga_ctrl_inst|Add0~5 ;
wire \vga_inst|vga_ctrl_inst|Add0~6_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~7 ;
wire \vga_inst|vga_ctrl_inst|Add0~8_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~9 ;
wire \vga_inst|vga_ctrl_inst|Add0~11 ;
wire \vga_inst|vga_ctrl_inst|Add0~12_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~10_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~13 ;
wire \vga_inst|vga_ctrl_inst|Add0~14_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~15 ;
wire \vga_inst|vga_ctrl_inst|Add0~17 ;
wire \vga_inst|vga_ctrl_inst|Add0~18_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_h~1_combout ;
wire \vga_inst|vga_ctrl_inst|Equal0~1_combout ;
wire \vga_inst|vga_ctrl_inst|Equal0~2_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_h~0_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~16_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_h~2_combout ;
wire \vga_inst|vga_pic_inst|rd_en~0_combout ;
wire \vga_inst|vga_ctrl_inst|LessThan6~0_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~0_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[0]~10_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~1 ;
wire \vga_inst|vga_ctrl_inst|Add1~3 ;
wire \vga_inst|vga_ctrl_inst|Add1~5 ;
wire \vga_inst|vga_ctrl_inst|Add1~6_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[3]~8_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~7 ;
wire \vga_inst|vga_ctrl_inst|Add1~9 ;
wire \vga_inst|vga_ctrl_inst|Add1~11 ;
wire \vga_inst|vga_ctrl_inst|Add1~12_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[6]~4_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~13 ;
wire \vga_inst|vga_ctrl_inst|Add1~15 ;
wire \vga_inst|vga_ctrl_inst|Add1~16_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[8]~2_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~17 ;
wire \vga_inst|vga_ctrl_inst|Add1~18_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[9]~1_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~8_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[4]~7_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~4_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[2]~9_combout ;
wire \vga_inst|vga_ctrl_inst|always1~1_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[1]~5_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~10_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[5]~6_combout ;
wire \vga_inst|vga_ctrl_inst|always1~0_combout ;
wire \vga_inst|vga_ctrl_inst|LessThan4~1_combout ;
wire \vga_inst|vga_ctrl_inst|LessThan7~0_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~0_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~1 ;
wire \vga_inst|vga_ctrl_inst|Add2~3 ;
wire \vga_inst|vga_ctrl_inst|Add2~5 ;
wire \vga_inst|vga_ctrl_inst|Add2~7 ;
wire \vga_inst|vga_ctrl_inst|Add2~8_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~6_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~0_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~2_combout ;
wire \vga_inst|vga_pic_inst|rd_en~4_combout ;
wire \vga_inst|vga_pic_inst|rd_en~5_combout ;
wire \vga_inst|vga_ctrl_inst|Add0~4_combout ;
wire \vga_inst|vga_ctrl_inst|Equal0~0_combout ;
wire \vga_inst|vga_pic_inst|rd_en~1_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~9 ;
wire \vga_inst|vga_ctrl_inst|Add2~11 ;
wire \vga_inst|vga_ctrl_inst|Add2~13 ;
wire \vga_inst|vga_ctrl_inst|Add2~15 ;
wire \vga_inst|vga_ctrl_inst|Add2~16_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~14_combout ;
wire \vga_inst|vga_ctrl_inst|Add2~12_combout ;
wire \vga_inst|vga_pic_inst|rd_en~3_combout ;
wire \vga_inst|vga_pic_inst|rd_en~6_combout ;
wire \vga_inst|vga_ctrl_inst|Add1~14_combout ;
wire \vga_inst|vga_ctrl_inst|cnt_v[7]~3_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~1 ;
wire \vga_inst|vga_ctrl_inst|Add3~3 ;
wire \vga_inst|vga_ctrl_inst|Add3~5 ;
wire \vga_inst|vga_ctrl_inst|Add3~7 ;
wire \vga_inst|vga_ctrl_inst|Add3~9 ;
wire \vga_inst|vga_ctrl_inst|Add3~11 ;
wire \vga_inst|vga_ctrl_inst|Add3~13 ;
wire \vga_inst|vga_ctrl_inst|Add3~14_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~4_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~6_combout ;
wire \vga_inst|vga_pic_inst|rd_en~7_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~10_combout ;
wire \vga_inst|vga_pic_inst|rd_en~9_combout ;
wire \vga_inst|vga_ctrl_inst|Add3~12_combout ;
wire \vga_inst|vga_pic_inst|rd_en~10_combout ;
wire \vga_inst|vga_pic_inst|rd_en~11_combout ;
wire \vga_inst|vga_pic_inst|pic_valid~q ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[2]~1_combout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[13]~0_combout ;
wire \vga_inst|vga_pic_inst|Add0~1 ;
wire \vga_inst|vga_pic_inst|Add0~2_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[1]~3_combout ;
wire \vga_inst|vga_pic_inst|Add0~3 ;
wire \vga_inst|vga_pic_inst|Add0~4_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[2]~4_combout ;
wire \vga_inst|vga_pic_inst|Add0~5 ;
wire \vga_inst|vga_pic_inst|Add0~6_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[3]~5_combout ;
wire \vga_inst|vga_pic_inst|Add0~7 ;
wire \vga_inst|vga_pic_inst|Add0~8_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[4]~6_combout ;
wire \vga_inst|vga_pic_inst|Add0~9 ;
wire \vga_inst|vga_pic_inst|Add0~10_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[5]~7_combout ;
wire \vga_inst|vga_pic_inst|Equal0~2_combout ;
wire \vga_inst|vga_pic_inst|Add0~0_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[0]~2_combout ;
wire \vga_inst|vga_pic_inst|Equal0~3_combout ;
wire \vga_inst|vga_pic_inst|Add0~11 ;
wire \vga_inst|vga_pic_inst|Add0~13 ;
wire \vga_inst|vga_pic_inst|Add0~15 ;
wire \vga_inst|vga_pic_inst|Add0~16_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[8]~10_combout ;
wire \vga_inst|vga_pic_inst|Add0~17 ;
wire \vga_inst|vga_pic_inst|Add0~18_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[9]~11_combout ;
wire \vga_inst|vga_pic_inst|Add0~12_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[6]~8_combout ;
wire \vga_inst|vga_pic_inst|Equal0~1_combout ;
wire \vga_inst|vga_pic_inst|Equal0~4_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[0]~1_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[13]~15_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_inst|vga_pic_inst|Add1~0_combout ;
wire \vga_inst|vga_pic_inst|Add1~1 ;
wire \vga_inst|vga_pic_inst|Add1~2_combout ;
wire \vga_inst|vga_pic_inst|Add1~3 ;
wire \vga_inst|vga_pic_inst|Add1~5 ;
wire \vga_inst|vga_pic_inst|Add1~6_combout ;
wire \vga_inst|vga_pic_inst|Add1~7 ;
wire \vga_inst|vga_pic_inst|Add1~9 ;
wire \vga_inst|vga_pic_inst|Add1~11 ;
wire \vga_inst|vga_pic_inst|Add1~12_combout ;
wire \vga_inst|vga_pic_inst|Add1~8_combout ;
wire \vga_inst|vga_pic_inst|always2~2_combout ;
wire \vga_inst|vga_pic_inst|always2~3_combout ;
wire \vga_inst|vga_pic_inst|Add1~4_combout ;
wire \vga_inst|vga_pic_inst|Add1~13 ;
wire \vga_inst|vga_pic_inst|Add1~14_combout ;
wire \vga_inst|vga_pic_inst|wr_addr~2_combout ;
wire \vga_inst|vga_pic_inst|Add1~15 ;
wire \vga_inst|vga_pic_inst|Add1~17 ;
wire \vga_inst|vga_pic_inst|Add1~18_combout ;
wire \vga_inst|vga_pic_inst|Add1~19 ;
wire \vga_inst|vga_pic_inst|Add1~20_combout ;
wire \vga_inst|vga_pic_inst|wr_addr~4_combout ;
wire \vga_inst|vga_pic_inst|Add1~21 ;
wire \vga_inst|vga_pic_inst|Add1~22_combout ;
wire \vga_inst|vga_pic_inst|Add1~23 ;
wire \vga_inst|vga_pic_inst|Add1~24_combout ;
wire \vga_inst|vga_pic_inst|Add1~16_combout ;
wire \vga_inst|vga_pic_inst|wr_addr~3_combout ;
wire \vga_inst|vga_pic_inst|always2~0_combout ;
wire \vga_inst|vga_pic_inst|always2~1_combout ;
wire \vga_inst|vga_pic_inst|wr_addr~1_combout ;
wire \vga_inst|vga_pic_inst|Add1~10_combout ;
wire \vga_inst|vga_pic_inst|Add0~14_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[7]~9_combout ;
wire \vga_inst|vga_pic_inst|Add0~19 ;
wire \vga_inst|vga_pic_inst|Add0~20_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[10]~12_combout ;
wire \vga_inst|vga_pic_inst|Add0~21 ;
wire \vga_inst|vga_pic_inst|Add0~22_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[11]~13_combout ;
wire \vga_inst|vga_pic_inst|Add0~23 ;
wire \vga_inst|vga_pic_inst|Add0~24_combout ;
wire \vga_inst|vga_pic_inst|rd_addr[12]~14_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[0]~3_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[1]~4_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[2]~5_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[3]~6_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[4]~7_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[5]~8_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[6]~9_combout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \vga_inst|vga_ctrl_inst|vga_rgb[7]~10_combout ;
wire [13:0] \vga_inst|vga_pic_inst|wr_addr ;
wire [9:0] \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [13:0] \vga_inst|vga_pic_inst|rd_addr ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [9:0] \vga_inst|vga_ctrl_inst|cnt_v ;
wire [1:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b ;
wire [9:0] \vga_inst|vga_ctrl_inst|cnt_h ;
wire [9:0] \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [9:0] \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [9:0] \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \uart_rx_inst|rx_data ;
wire [7:0] \uart_rx_inst|po_data ;
wire [3:0] \uart_rx_inst|bit_cnt ;
wire [15:0] \uart_rx_inst|baud_cnt ;
wire [3:0] \uart_tx_inst|bit_cnt ;
wire [15:0] \uart_tx_inst|baud_cnt ;
wire [7:0] \sobel_ctrl_inst|wr_data_2 ;
wire [7:0] \sobel_ctrl_inst|wr_data_1 ;
wire [7:0] \sobel_ctrl_inst|po_data ;
wire [7:0] \sobel_ctrl_inst|pi_data_reg ;
wire [8:0] \sobel_ctrl_inst|gy ;
wire [7:0] \sobel_ctrl_inst|gxy ;
wire [8:0] \sobel_ctrl_inst|gx ;
wire [7:0] \sobel_ctrl_inst|dout_2_reg ;
wire [7:0] \sobel_ctrl_inst|dout_1_reg ;
wire [7:0] \sobel_ctrl_inst|cnt_row ;
wire [7:0] \sobel_ctrl_inst|cnt_rd ;
wire [7:0] \sobel_ctrl_inst|cnt_col ;
wire [7:0] \sobel_ctrl_inst|c3 ;
wire [7:0] \sobel_ctrl_inst|c2 ;
wire [7:0] \sobel_ctrl_inst|c1 ;
wire [7:0] \sobel_ctrl_inst|b3 ;
wire [7:0] \sobel_ctrl_inst|b2 ;
wire [7:0] \sobel_ctrl_inst|b1 ;
wire [7:0] \sobel_ctrl_inst|a3 ;
wire [7:0] \sobel_ctrl_inst|a2 ;
wire [7:0] \sobel_ctrl_inst|a1 ;
wire [9:0] \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;

wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [8:0] \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \sobel_ctrl_inst|dout_1_reg [0] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \sobel_ctrl_inst|dout_1_reg [1] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \sobel_ctrl_inst|dout_1_reg [2] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \sobel_ctrl_inst|dout_1_reg [3] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \sobel_ctrl_inst|dout_1_reg [4] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \sobel_ctrl_inst|dout_1_reg [5] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \sobel_ctrl_inst|dout_1_reg [6] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \sobel_ctrl_inst|dout_1_reg [7] = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~2_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [1] & (!\vga_inst|vga_ctrl_inst|Add1~1 )) # (!\vga_inst|vga_ctrl_inst|cnt_v [1] & ((\vga_inst|vga_ctrl_inst|Add1~1 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add1~3  = CARRY((!\vga_inst|vga_ctrl_inst|Add1~1 ) # (!\vga_inst|vga_ctrl_inst|cnt_v [1]))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~1 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~2_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~0_combout  = \vga_inst|vga_ctrl_inst|cnt_v [0] $ (VCC)
// \vga_inst|vga_ctrl_inst|Add3~1  = CARRY(\vga_inst|vga_ctrl_inst|cnt_v [0])

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Add3~0_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \vga_inst|vga_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~2_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [1] & (!\vga_inst|vga_ctrl_inst|Add3~1 )) # (!\vga_inst|vga_ctrl_inst|cnt_v [1] & ((\vga_inst|vga_ctrl_inst|Add3~1 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add3~3  = CARRY((!\vga_inst|vga_ctrl_inst|Add3~1 ) # (!\vga_inst|vga_ctrl_inst|cnt_v [1]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~1 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~2_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~8 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~8_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [4] & ((GND) # (!\vga_inst|vga_ctrl_inst|Add3~7 ))) # (!\vga_inst|vga_ctrl_inst|cnt_v [4] & (\vga_inst|vga_ctrl_inst|Add3~7  $ (GND)))
// \vga_inst|vga_ctrl_inst|Add3~9  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [4]) # (!\vga_inst|vga_ctrl_inst|Add3~7 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~7 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~8_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~8 .lut_mask = 16'h5AAF;
defparam \vga_inst|vga_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~14 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~14_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [7] & (\vga_inst|vga_ctrl_inst|Add3~13  & VCC)) # (!\vga_inst|vga_ctrl_inst|cnt_v [7] & (!\vga_inst|vga_ctrl_inst|Add3~13 ))
// \vga_inst|vga_ctrl_inst|Add3~15  = CARRY((!\vga_inst|vga_ctrl_inst|cnt_v [7] & !\vga_inst|vga_ctrl_inst|Add3~13 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~13 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~14_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~15 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~14 .lut_mask = 16'hC303;
defparam \vga_inst|vga_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~16 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~16_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [8] & ((GND) # (!\vga_inst|vga_ctrl_inst|Add3~15 ))) # (!\vga_inst|vga_ctrl_inst|cnt_v [8] & (\vga_inst|vga_ctrl_inst|Add3~15  $ (GND)))
// \vga_inst|vga_ctrl_inst|Add3~17  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [8]) # (!\vga_inst|vga_ctrl_inst|Add3~15 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~15 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~16_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~17 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~16 .lut_mask = 16'h5AAF;
defparam \vga_inst|vga_ctrl_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~18 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~18_combout  = \vga_inst|vga_ctrl_inst|Add3~17  $ (!\vga_inst|vga_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v [9]),
	.cin(\vga_inst|vga_ctrl_inst|Add3~17 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~18 .lut_mask = 16'hF00F;
defparam \vga_inst|vga_ctrl_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~4 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~4_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [3] & (\vga_inst|vga_ctrl_inst|Add2~3  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_h [3] & (!\vga_inst|vga_ctrl_inst|Add2~3  & VCC))
// \vga_inst|vga_ctrl_inst|Add2~5  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [3] & !\vga_inst|vga_ctrl_inst|Add2~3 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add2~3 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~4_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~10 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~10_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [6] & (\vga_inst|vga_ctrl_inst|Add2~9  & VCC)) # (!\vga_inst|vga_ctrl_inst|cnt_h [6] & (!\vga_inst|vga_ctrl_inst|Add2~9 ))
// \vga_inst|vga_ctrl_inst|Add2~11  = CARRY((!\vga_inst|vga_ctrl_inst|cnt_h [6] & !\vga_inst|vga_ctrl_inst|Add2~9 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add2~9 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~10_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~10 .lut_mask = 16'hC303;
defparam \vga_inst|vga_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \sobel_ctrl_inst|gxy[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \sobel_ctrl_inst|gxy[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \sobel_ctrl_inst|gxy[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \sobel_ctrl_inst|gxy[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \sobel_ctrl_inst|gxy[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \uart_tx_inst|baud_cnt[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \uart_tx_inst|baud_cnt[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \uart_tx_inst|baud_cnt[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[13] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \uart_tx_inst|baud_cnt[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~24 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~24_combout  = (\vga_inst|vga_pic_inst|wr_addr [12] & (\vga_inst|vga_pic_inst|Add1~23  $ (GND))) # (!\vga_inst|vga_pic_inst|wr_addr [12] & (!\vga_inst|vga_pic_inst|Add1~23  & VCC))
// \vga_inst|vga_pic_inst|Add1~25  = CARRY((\vga_inst|vga_pic_inst|wr_addr [12] & !\vga_inst|vga_pic_inst|Add1~23 ))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~23 ),
	.combout(\vga_inst|vga_pic_inst|Add1~24_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~25 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~24 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_pic_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~26 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~26_combout  = \vga_inst|vga_pic_inst|wr_addr [13] $ (\vga_inst|vga_pic_inst|Add1~25 )

	.dataa(\vga_inst|vga_pic_inst|wr_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_inst|vga_pic_inst|Add1~25 ),
	.combout(\vga_inst|vga_pic_inst|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~26 .lut_mask = 16'h5A5A;
defparam \vga_inst|vga_pic_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~24 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~24_combout  = (\vga_inst|vga_pic_inst|rd_addr [12] & (\vga_inst|vga_pic_inst|Add0~23  $ (GND))) # (!\vga_inst|vga_pic_inst|rd_addr [12] & (!\vga_inst|vga_pic_inst|Add0~23  & VCC))
// \vga_inst|vga_pic_inst|Add0~25  = CARRY((\vga_inst|vga_pic_inst|rd_addr [12] & !\vga_inst|vga_pic_inst|Add0~23 ))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~23 ),
	.combout(\vga_inst|vga_pic_inst|Add0~24_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~25 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_pic_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N1
dffeas \sobel_ctrl_inst|gy[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~1 (
// Equation(s):
// \sobel_ctrl_inst|Add16~1_combout  = (\sobel_ctrl_inst|Add16~0_combout  & (\sobel_ctrl_inst|Add13~0_combout  $ (VCC))) # (!\sobel_ctrl_inst|Add16~0_combout  & (\sobel_ctrl_inst|Add13~0_combout  & VCC))
// \sobel_ctrl_inst|Add16~2  = CARRY((\sobel_ctrl_inst|Add16~0_combout  & \sobel_ctrl_inst|Add13~0_combout ))

	.dataa(\sobel_ctrl_inst|Add16~0_combout ),
	.datab(\sobel_ctrl_inst|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add16~1_combout ),
	.cout(\sobel_ctrl_inst|Add16~2 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~1 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|Add16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[0]~10 (
// Equation(s):
// \sobel_ctrl_inst|gxy[0]~10_combout  = (\sobel_ctrl_inst|Add16~1_combout  & ((\sobel_ctrl_inst|Add14|auto_generated|_~0_combout  & (\sobel_ctrl_inst|gxy[0]~9_cout  & VCC)) # (!\sobel_ctrl_inst|Add14|auto_generated|_~0_combout  & 
// (!\sobel_ctrl_inst|gxy[0]~9_cout )))) # (!\sobel_ctrl_inst|Add16~1_combout  & ((\sobel_ctrl_inst|Add14|auto_generated|_~0_combout  & (!\sobel_ctrl_inst|gxy[0]~9_cout )) # (!\sobel_ctrl_inst|Add14|auto_generated|_~0_combout  & 
// ((\sobel_ctrl_inst|gxy[0]~9_cout ) # (GND)))))
// \sobel_ctrl_inst|gxy[0]~11  = CARRY((\sobel_ctrl_inst|Add16~1_combout  & (!\sobel_ctrl_inst|Add14|auto_generated|_~0_combout  & !\sobel_ctrl_inst|gxy[0]~9_cout )) # (!\sobel_ctrl_inst|Add16~1_combout  & ((!\sobel_ctrl_inst|gxy[0]~9_cout ) # 
// (!\sobel_ctrl_inst|Add14|auto_generated|_~0_combout ))))

	.dataa(\sobel_ctrl_inst|Add16~1_combout ),
	.datab(\sobel_ctrl_inst|Add14|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[0]~9_cout ),
	.combout(\sobel_ctrl_inst|gxy[0]~10_combout ),
	.cout(\sobel_ctrl_inst|gxy[0]~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[0]~10 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gxy[0]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \sobel_ctrl_inst|gx[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N3
dffeas \sobel_ctrl_inst|gy[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[1]~12 (
// Equation(s):
// \sobel_ctrl_inst|gxy[1]~12_combout  = ((\sobel_ctrl_inst|Add14|auto_generated|_~1_combout  $ (\sobel_ctrl_inst|Add16~3_combout  $ (!\sobel_ctrl_inst|gxy[0]~11 )))) # (GND)
// \sobel_ctrl_inst|gxy[1]~13  = CARRY((\sobel_ctrl_inst|Add14|auto_generated|_~1_combout  & ((\sobel_ctrl_inst|Add16~3_combout ) # (!\sobel_ctrl_inst|gxy[0]~11 ))) # (!\sobel_ctrl_inst|Add14|auto_generated|_~1_combout  & (\sobel_ctrl_inst|Add16~3_combout  & 
// !\sobel_ctrl_inst|gxy[0]~11 )))

	.dataa(\sobel_ctrl_inst|Add14|auto_generated|_~1_combout ),
	.datab(\sobel_ctrl_inst|Add16~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[0]~11 ),
	.combout(\sobel_ctrl_inst|gxy[1]~12_combout ),
	.cout(\sobel_ctrl_inst|gxy[1]~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[1]~12 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gxy[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N5
dffeas \sobel_ctrl_inst|gy[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~5 (
// Equation(s):
// \sobel_ctrl_inst|Add16~5_combout  = (\sobel_ctrl_inst|Add16~4  & ((\sobel_ctrl_inst|gy [2] $ (\sobel_ctrl_inst|Add13~0_combout )))) # (!\sobel_ctrl_inst|Add16~4  & (\sobel_ctrl_inst|gy [2] $ (\sobel_ctrl_inst|Add13~0_combout  $ (VCC))))
// \sobel_ctrl_inst|Add16~6  = CARRY((!\sobel_ctrl_inst|Add16~4  & (\sobel_ctrl_inst|gy [2] $ (\sobel_ctrl_inst|Add13~0_combout ))))

	.dataa(\sobel_ctrl_inst|gy [2]),
	.datab(\sobel_ctrl_inst|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add16~4 ),
	.combout(\sobel_ctrl_inst|Add16~5_combout ),
	.cout(\sobel_ctrl_inst|Add16~6 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~5 .lut_mask = 16'h6906;
defparam \sobel_ctrl_inst|Add16~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[2]~14 (
// Equation(s):
// \sobel_ctrl_inst|gxy[2]~14_combout  = (\sobel_ctrl_inst|Add16~5_combout  & ((\sobel_ctrl_inst|Add14|auto_generated|_~2_combout  & (\sobel_ctrl_inst|gxy[1]~13  & VCC)) # (!\sobel_ctrl_inst|Add14|auto_generated|_~2_combout  & (!\sobel_ctrl_inst|gxy[1]~13 
// )))) # (!\sobel_ctrl_inst|Add16~5_combout  & ((\sobel_ctrl_inst|Add14|auto_generated|_~2_combout  & (!\sobel_ctrl_inst|gxy[1]~13 )) # (!\sobel_ctrl_inst|Add14|auto_generated|_~2_combout  & ((\sobel_ctrl_inst|gxy[1]~13 ) # (GND)))))
// \sobel_ctrl_inst|gxy[2]~15  = CARRY((\sobel_ctrl_inst|Add16~5_combout  & (!\sobel_ctrl_inst|Add14|auto_generated|_~2_combout  & !\sobel_ctrl_inst|gxy[1]~13 )) # (!\sobel_ctrl_inst|Add16~5_combout  & ((!\sobel_ctrl_inst|gxy[1]~13 ) # 
// (!\sobel_ctrl_inst|Add14|auto_generated|_~2_combout ))))

	.dataa(\sobel_ctrl_inst|Add16~5_combout ),
	.datab(\sobel_ctrl_inst|Add14|auto_generated|_~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[1]~13 ),
	.combout(\sobel_ctrl_inst|gxy[2]~14_combout ),
	.cout(\sobel_ctrl_inst|gxy[2]~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[2]~14 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gxy[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N7
dffeas \sobel_ctrl_inst|gy[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~7 (
// Equation(s):
// \sobel_ctrl_inst|Add16~7_combout  = (\sobel_ctrl_inst|Add16~6  & (\sobel_ctrl_inst|gy [3] $ ((!\sobel_ctrl_inst|Add13~0_combout )))) # (!\sobel_ctrl_inst|Add16~6  & ((\sobel_ctrl_inst|gy [3] $ (\sobel_ctrl_inst|Add13~0_combout )) # (GND)))
// \sobel_ctrl_inst|Add16~8  = CARRY((\sobel_ctrl_inst|gy [3] $ (!\sobel_ctrl_inst|Add13~0_combout )) # (!\sobel_ctrl_inst|Add16~6 ))

	.dataa(\sobel_ctrl_inst|gy [3]),
	.datab(\sobel_ctrl_inst|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add16~6 ),
	.combout(\sobel_ctrl_inst|Add16~7_combout ),
	.cout(\sobel_ctrl_inst|Add16~8 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~7 .lut_mask = 16'h969F;
defparam \sobel_ctrl_inst|Add16~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[3]~16 (
// Equation(s):
// \sobel_ctrl_inst|gxy[3]~16_combout  = ((\sobel_ctrl_inst|Add16~7_combout  $ (\sobel_ctrl_inst|Add14|auto_generated|_~3_combout  $ (!\sobel_ctrl_inst|gxy[2]~15 )))) # (GND)
// \sobel_ctrl_inst|gxy[3]~17  = CARRY((\sobel_ctrl_inst|Add16~7_combout  & ((\sobel_ctrl_inst|Add14|auto_generated|_~3_combout ) # (!\sobel_ctrl_inst|gxy[2]~15 ))) # (!\sobel_ctrl_inst|Add16~7_combout  & (\sobel_ctrl_inst|Add14|auto_generated|_~3_combout  & 
// !\sobel_ctrl_inst|gxy[2]~15 )))

	.dataa(\sobel_ctrl_inst|Add16~7_combout ),
	.datab(\sobel_ctrl_inst|Add14|auto_generated|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[2]~15 ),
	.combout(\sobel_ctrl_inst|gxy[3]~16_combout ),
	.cout(\sobel_ctrl_inst|gxy[3]~17 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[3]~16 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gxy[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \sobel_ctrl_inst|gx[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N9
dffeas \sobel_ctrl_inst|gy[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[4]~18 (
// Equation(s):
// \sobel_ctrl_inst|gxy[4]~18_combout  = (\sobel_ctrl_inst|Add14|auto_generated|_~4_combout  & ((\sobel_ctrl_inst|Add16~9_combout  & (\sobel_ctrl_inst|gxy[3]~17  & VCC)) # (!\sobel_ctrl_inst|Add16~9_combout  & (!\sobel_ctrl_inst|gxy[3]~17 )))) # 
// (!\sobel_ctrl_inst|Add14|auto_generated|_~4_combout  & ((\sobel_ctrl_inst|Add16~9_combout  & (!\sobel_ctrl_inst|gxy[3]~17 )) # (!\sobel_ctrl_inst|Add16~9_combout  & ((\sobel_ctrl_inst|gxy[3]~17 ) # (GND)))))
// \sobel_ctrl_inst|gxy[4]~19  = CARRY((\sobel_ctrl_inst|Add14|auto_generated|_~4_combout  & (!\sobel_ctrl_inst|Add16~9_combout  & !\sobel_ctrl_inst|gxy[3]~17 )) # (!\sobel_ctrl_inst|Add14|auto_generated|_~4_combout  & ((!\sobel_ctrl_inst|gxy[3]~17 ) # 
// (!\sobel_ctrl_inst|Add16~9_combout ))))

	.dataa(\sobel_ctrl_inst|Add14|auto_generated|_~4_combout ),
	.datab(\sobel_ctrl_inst|Add16~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[3]~17 ),
	.combout(\sobel_ctrl_inst|gxy[4]~18_combout ),
	.cout(\sobel_ctrl_inst|gxy[4]~19 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[4]~18 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gxy[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \sobel_ctrl_inst|gx[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \sobel_ctrl_inst|gy[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \sobel_ctrl_inst|gx[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \sobel_ctrl_inst|gy[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[3]~22 (
// Equation(s):
// \uart_tx_inst|baud_cnt[3]~22_combout  = (\uart_tx_inst|baud_cnt [3] & (!\uart_tx_inst|baud_cnt[2]~21 )) # (!\uart_tx_inst|baud_cnt [3] & ((\uart_tx_inst|baud_cnt[2]~21 ) # (GND)))
// \uart_tx_inst|baud_cnt[3]~23  = CARRY((!\uart_tx_inst|baud_cnt[2]~21 ) # (!\uart_tx_inst|baud_cnt [3]))

	.dataa(\uart_tx_inst|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[2]~21 ),
	.combout(\uart_tx_inst|baud_cnt[3]~22_combout ),
	.cout(\uart_tx_inst|baud_cnt[3]~23 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[5]~26 (
// Equation(s):
// \uart_tx_inst|baud_cnt[5]~26_combout  = (\uart_tx_inst|baud_cnt [5] & (!\uart_tx_inst|baud_cnt[4]~25 )) # (!\uart_tx_inst|baud_cnt [5] & ((\uart_tx_inst|baud_cnt[4]~25 ) # (GND)))
// \uart_tx_inst|baud_cnt[5]~27  = CARRY((!\uart_tx_inst|baud_cnt[4]~25 ) # (!\uart_tx_inst|baud_cnt [5]))

	.dataa(\uart_tx_inst|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[4]~25 ),
	.combout(\uart_tx_inst|baud_cnt[5]~26_combout ),
	.cout(\uart_tx_inst|baud_cnt[5]~27 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[11]~38 (
// Equation(s):
// \uart_tx_inst|baud_cnt[11]~38_combout  = (\uart_tx_inst|baud_cnt [11] & (!\uart_tx_inst|baud_cnt[10]~37 )) # (!\uart_tx_inst|baud_cnt [11] & ((\uart_tx_inst|baud_cnt[10]~37 ) # (GND)))
// \uart_tx_inst|baud_cnt[11]~39  = CARRY((!\uart_tx_inst|baud_cnt[10]~37 ) # (!\uart_tx_inst|baud_cnt [11]))

	.dataa(\uart_tx_inst|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[10]~37 ),
	.combout(\uart_tx_inst|baud_cnt[11]~38_combout ),
	.cout(\uart_tx_inst|baud_cnt[11]~39 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[13]~42 (
// Equation(s):
// \uart_tx_inst|baud_cnt[13]~42_combout  = (\uart_tx_inst|baud_cnt [13] & (!\uart_tx_inst|baud_cnt[12]~41 )) # (!\uart_tx_inst|baud_cnt [13] & ((\uart_tx_inst|baud_cnt[12]~41 ) # (GND)))
// \uart_tx_inst|baud_cnt[13]~43  = CARRY((!\uart_tx_inst|baud_cnt[12]~41 ) # (!\uart_tx_inst|baud_cnt [13]))

	.dataa(\uart_tx_inst|baud_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[12]~41 ),
	.combout(\uart_tx_inst|baud_cnt[13]~42_combout ),
	.cout(\uart_tx_inst|baud_cnt[13]~43 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~26 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~26_combout  = \vga_inst|vga_pic_inst|Add0~25  $ (\vga_inst|vga_pic_inst|rd_addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_inst|vga_pic_inst|rd_addr [13]),
	.cin(\vga_inst|vga_pic_inst|Add0~25 ),
	.combout(\vga_inst|vga_pic_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~26 .lut_mask = 16'h0FF0;
defparam \vga_inst|vga_pic_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~0 (
// Equation(s):
// \sobel_ctrl_inst|Add3~0_combout  = (\sobel_ctrl_inst|a1 [0] & (\sobel_ctrl_inst|a3 [0] $ (VCC))) # (!\sobel_ctrl_inst|a1 [0] & ((\sobel_ctrl_inst|a3 [0]) # (GND)))
// \sobel_ctrl_inst|Add3~1  = CARRY((\sobel_ctrl_inst|a3 [0]) # (!\sobel_ctrl_inst|a1 [0]))

	.dataa(\sobel_ctrl_inst|a1 [0]),
	.datab(\sobel_ctrl_inst|a3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add3~0_combout ),
	.cout(\sobel_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~0 .lut_mask = 16'h66DD;
defparam \sobel_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~2 (
// Equation(s):
// \sobel_ctrl_inst|Add6~2_combout  = (\sobel_ctrl_inst|c3 [1] & ((\sobel_ctrl_inst|c1 [1] & (!\sobel_ctrl_inst|Add6~1 )) # (!\sobel_ctrl_inst|c1 [1] & (\sobel_ctrl_inst|Add6~1  & VCC)))) # (!\sobel_ctrl_inst|c3 [1] & ((\sobel_ctrl_inst|c1 [1] & 
// ((\sobel_ctrl_inst|Add6~1 ) # (GND))) # (!\sobel_ctrl_inst|c1 [1] & (!\sobel_ctrl_inst|Add6~1 ))))
// \sobel_ctrl_inst|Add6~3  = CARRY((\sobel_ctrl_inst|c3 [1] & (\sobel_ctrl_inst|c1 [1] & !\sobel_ctrl_inst|Add6~1 )) # (!\sobel_ctrl_inst|c3 [1] & ((\sobel_ctrl_inst|c1 [1]) # (!\sobel_ctrl_inst|Add6~1 ))))

	.dataa(\sobel_ctrl_inst|c3 [1]),
	.datab(\sobel_ctrl_inst|c1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add6~1 ),
	.combout(\sobel_ctrl_inst|Add6~2_combout ),
	.cout(\sobel_ctrl_inst|Add6~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~2 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~6 (
// Equation(s):
// \sobel_ctrl_inst|Add6~6_combout  = (\sobel_ctrl_inst|c3 [3] & ((\sobel_ctrl_inst|c1 [3] & (!\sobel_ctrl_inst|Add6~5 )) # (!\sobel_ctrl_inst|c1 [3] & (\sobel_ctrl_inst|Add6~5  & VCC)))) # (!\sobel_ctrl_inst|c3 [3] & ((\sobel_ctrl_inst|c1 [3] & 
// ((\sobel_ctrl_inst|Add6~5 ) # (GND))) # (!\sobel_ctrl_inst|c1 [3] & (!\sobel_ctrl_inst|Add6~5 ))))
// \sobel_ctrl_inst|Add6~7  = CARRY((\sobel_ctrl_inst|c3 [3] & (\sobel_ctrl_inst|c1 [3] & !\sobel_ctrl_inst|Add6~5 )) # (!\sobel_ctrl_inst|c3 [3] & ((\sobel_ctrl_inst|c1 [3]) # (!\sobel_ctrl_inst|Add6~5 ))))

	.dataa(\sobel_ctrl_inst|c3 [3]),
	.datab(\sobel_ctrl_inst|c1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add6~5 ),
	.combout(\sobel_ctrl_inst|Add6~6_combout ),
	.cout(\sobel_ctrl_inst|Add6~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~6 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~12 (
// Equation(s):
// \sobel_ctrl_inst|Add6~12_combout  = ((\sobel_ctrl_inst|c3 [6] $ (\sobel_ctrl_inst|c1 [6] $ (\sobel_ctrl_inst|Add6~11 )))) # (GND)
// \sobel_ctrl_inst|Add6~13  = CARRY((\sobel_ctrl_inst|c3 [6] & ((!\sobel_ctrl_inst|Add6~11 ) # (!\sobel_ctrl_inst|c1 [6]))) # (!\sobel_ctrl_inst|c3 [6] & (!\sobel_ctrl_inst|c1 [6] & !\sobel_ctrl_inst|Add6~11 )))

	.dataa(\sobel_ctrl_inst|c3 [6]),
	.datab(\sobel_ctrl_inst|c1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add6~11 ),
	.combout(\sobel_ctrl_inst|Add6~12_combout ),
	.cout(\sobel_ctrl_inst|Add6~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~12 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~14 (
// Equation(s):
// \sobel_ctrl_inst|Add6~14_combout  = (\sobel_ctrl_inst|c1 [7] & ((\sobel_ctrl_inst|c3 [7] & (!\sobel_ctrl_inst|Add6~13 )) # (!\sobel_ctrl_inst|c3 [7] & ((\sobel_ctrl_inst|Add6~13 ) # (GND))))) # (!\sobel_ctrl_inst|c1 [7] & ((\sobel_ctrl_inst|c3 [7] & 
// (\sobel_ctrl_inst|Add6~13  & VCC)) # (!\sobel_ctrl_inst|c3 [7] & (!\sobel_ctrl_inst|Add6~13 ))))
// \sobel_ctrl_inst|Add6~15  = CARRY((\sobel_ctrl_inst|c1 [7] & ((!\sobel_ctrl_inst|Add6~13 ) # (!\sobel_ctrl_inst|c3 [7]))) # (!\sobel_ctrl_inst|c1 [7] & (!\sobel_ctrl_inst|c3 [7] & !\sobel_ctrl_inst|Add6~13 )))

	.dataa(\sobel_ctrl_inst|c1 [7]),
	.datab(\sobel_ctrl_inst|c3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add6~13 ),
	.combout(\sobel_ctrl_inst|Add6~14_combout ),
	.cout(\sobel_ctrl_inst|Add6~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~14 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~2 (
// Equation(s):
// \sobel_ctrl_inst|Add4~2_combout  = (\sobel_ctrl_inst|b3 [1] & ((\sobel_ctrl_inst|b1 [1] & (!\sobel_ctrl_inst|Add4~1 )) # (!\sobel_ctrl_inst|b1 [1] & (\sobel_ctrl_inst|Add4~1  & VCC)))) # (!\sobel_ctrl_inst|b3 [1] & ((\sobel_ctrl_inst|b1 [1] & 
// ((\sobel_ctrl_inst|Add4~1 ) # (GND))) # (!\sobel_ctrl_inst|b1 [1] & (!\sobel_ctrl_inst|Add4~1 ))))
// \sobel_ctrl_inst|Add4~3  = CARRY((\sobel_ctrl_inst|b3 [1] & (\sobel_ctrl_inst|b1 [1] & !\sobel_ctrl_inst|Add4~1 )) # (!\sobel_ctrl_inst|b3 [1] & ((\sobel_ctrl_inst|b1 [1]) # (!\sobel_ctrl_inst|Add4~1 ))))

	.dataa(\sobel_ctrl_inst|b3 [1]),
	.datab(\sobel_ctrl_inst|b1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add4~1 ),
	.combout(\sobel_ctrl_inst|Add4~2_combout ),
	.cout(\sobel_ctrl_inst|Add4~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~2 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~4 (
// Equation(s):
// \sobel_ctrl_inst|Add4~4_combout  = ((\sobel_ctrl_inst|b1 [2] $ (\sobel_ctrl_inst|b3 [2] $ (\sobel_ctrl_inst|Add4~3 )))) # (GND)
// \sobel_ctrl_inst|Add4~5  = CARRY((\sobel_ctrl_inst|b1 [2] & (\sobel_ctrl_inst|b3 [2] & !\sobel_ctrl_inst|Add4~3 )) # (!\sobel_ctrl_inst|b1 [2] & ((\sobel_ctrl_inst|b3 [2]) # (!\sobel_ctrl_inst|Add4~3 ))))

	.dataa(\sobel_ctrl_inst|b1 [2]),
	.datab(\sobel_ctrl_inst|b3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add4~3 ),
	.combout(\sobel_ctrl_inst|Add4~4_combout ),
	.cout(\sobel_ctrl_inst|Add4~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~4 .lut_mask = 16'h964D;
defparam \sobel_ctrl_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~6 (
// Equation(s):
// \sobel_ctrl_inst|Add4~6_combout  = (\sobel_ctrl_inst|b1 [3] & ((\sobel_ctrl_inst|b3 [3] & (!\sobel_ctrl_inst|Add4~5 )) # (!\sobel_ctrl_inst|b3 [3] & ((\sobel_ctrl_inst|Add4~5 ) # (GND))))) # (!\sobel_ctrl_inst|b1 [3] & ((\sobel_ctrl_inst|b3 [3] & 
// (\sobel_ctrl_inst|Add4~5  & VCC)) # (!\sobel_ctrl_inst|b3 [3] & (!\sobel_ctrl_inst|Add4~5 ))))
// \sobel_ctrl_inst|Add4~7  = CARRY((\sobel_ctrl_inst|b1 [3] & ((!\sobel_ctrl_inst|Add4~5 ) # (!\sobel_ctrl_inst|b3 [3]))) # (!\sobel_ctrl_inst|b1 [3] & (!\sobel_ctrl_inst|b3 [3] & !\sobel_ctrl_inst|Add4~5 )))

	.dataa(\sobel_ctrl_inst|b1 [3]),
	.datab(\sobel_ctrl_inst|b3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add4~5 ),
	.combout(\sobel_ctrl_inst|Add4~6_combout ),
	.cout(\sobel_ctrl_inst|Add4~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~6 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~8 (
// Equation(s):
// \sobel_ctrl_inst|Add4~8_combout  = ((\sobel_ctrl_inst|b3 [4] $ (\sobel_ctrl_inst|b1 [4] $ (\sobel_ctrl_inst|Add4~7 )))) # (GND)
// \sobel_ctrl_inst|Add4~9  = CARRY((\sobel_ctrl_inst|b3 [4] & ((!\sobel_ctrl_inst|Add4~7 ) # (!\sobel_ctrl_inst|b1 [4]))) # (!\sobel_ctrl_inst|b3 [4] & (!\sobel_ctrl_inst|b1 [4] & !\sobel_ctrl_inst|Add4~7 )))

	.dataa(\sobel_ctrl_inst|b3 [4]),
	.datab(\sobel_ctrl_inst|b1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add4~7 ),
	.combout(\sobel_ctrl_inst|Add4~8_combout ),
	.cout(\sobel_ctrl_inst|Add4~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~8 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~10 (
// Equation(s):
// \sobel_ctrl_inst|Add4~10_combout  = (\sobel_ctrl_inst|b1 [5] & ((\sobel_ctrl_inst|b3 [5] & (!\sobel_ctrl_inst|Add4~9 )) # (!\sobel_ctrl_inst|b3 [5] & ((\sobel_ctrl_inst|Add4~9 ) # (GND))))) # (!\sobel_ctrl_inst|b1 [5] & ((\sobel_ctrl_inst|b3 [5] & 
// (\sobel_ctrl_inst|Add4~9  & VCC)) # (!\sobel_ctrl_inst|b3 [5] & (!\sobel_ctrl_inst|Add4~9 ))))
// \sobel_ctrl_inst|Add4~11  = CARRY((\sobel_ctrl_inst|b1 [5] & ((!\sobel_ctrl_inst|Add4~9 ) # (!\sobel_ctrl_inst|b3 [5]))) # (!\sobel_ctrl_inst|b1 [5] & (!\sobel_ctrl_inst|b3 [5] & !\sobel_ctrl_inst|Add4~9 )))

	.dataa(\sobel_ctrl_inst|b1 [5]),
	.datab(\sobel_ctrl_inst|b3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add4~9 ),
	.combout(\sobel_ctrl_inst|Add4~10_combout ),
	.cout(\sobel_ctrl_inst|Add4~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~10 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~12 (
// Equation(s):
// \sobel_ctrl_inst|Add4~12_combout  = ((\sobel_ctrl_inst|b3 [6] $ (\sobel_ctrl_inst|b1 [6] $ (\sobel_ctrl_inst|Add4~11 )))) # (GND)
// \sobel_ctrl_inst|Add4~13  = CARRY((\sobel_ctrl_inst|b3 [6] & ((!\sobel_ctrl_inst|Add4~11 ) # (!\sobel_ctrl_inst|b1 [6]))) # (!\sobel_ctrl_inst|b3 [6] & (!\sobel_ctrl_inst|b1 [6] & !\sobel_ctrl_inst|Add4~11 )))

	.dataa(\sobel_ctrl_inst|b3 [6]),
	.datab(\sobel_ctrl_inst|b1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add4~11 ),
	.combout(\sobel_ctrl_inst|Add4~12_combout ),
	.cout(\sobel_ctrl_inst|Add4~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~12 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~14 (
// Equation(s):
// \sobel_ctrl_inst|Add4~14_combout  = \sobel_ctrl_inst|b1 [7] $ (\sobel_ctrl_inst|Add4~13  $ (!\sobel_ctrl_inst|b3 [7]))

	.dataa(\sobel_ctrl_inst|b1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [7]),
	.cin(\sobel_ctrl_inst|Add4~13 ),
	.combout(\sobel_ctrl_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~14 .lut_mask = 16'h5AA5;
defparam \sobel_ctrl_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~2 (
// Equation(s):
// \sobel_ctrl_inst|Add3~2_combout  = (\sobel_ctrl_inst|a3 [1] & ((\sobel_ctrl_inst|a1 [1] & (!\sobel_ctrl_inst|Add3~1 )) # (!\sobel_ctrl_inst|a1 [1] & (\sobel_ctrl_inst|Add3~1  & VCC)))) # (!\sobel_ctrl_inst|a3 [1] & ((\sobel_ctrl_inst|a1 [1] & 
// ((\sobel_ctrl_inst|Add3~1 ) # (GND))) # (!\sobel_ctrl_inst|a1 [1] & (!\sobel_ctrl_inst|Add3~1 ))))
// \sobel_ctrl_inst|Add3~3  = CARRY((\sobel_ctrl_inst|a3 [1] & (\sobel_ctrl_inst|a1 [1] & !\sobel_ctrl_inst|Add3~1 )) # (!\sobel_ctrl_inst|a3 [1] & ((\sobel_ctrl_inst|a1 [1]) # (!\sobel_ctrl_inst|Add3~1 ))))

	.dataa(\sobel_ctrl_inst|a3 [1]),
	.datab(\sobel_ctrl_inst|a1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add3~1 ),
	.combout(\sobel_ctrl_inst|Add3~2_combout ),
	.cout(\sobel_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~2 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~10 (
// Equation(s):
// \sobel_ctrl_inst|Add3~10_combout  = (\sobel_ctrl_inst|a1 [5] & ((\sobel_ctrl_inst|a3 [5] & (!\sobel_ctrl_inst|Add3~9 )) # (!\sobel_ctrl_inst|a3 [5] & ((\sobel_ctrl_inst|Add3~9 ) # (GND))))) # (!\sobel_ctrl_inst|a1 [5] & ((\sobel_ctrl_inst|a3 [5] & 
// (\sobel_ctrl_inst|Add3~9  & VCC)) # (!\sobel_ctrl_inst|a3 [5] & (!\sobel_ctrl_inst|Add3~9 ))))
// \sobel_ctrl_inst|Add3~11  = CARRY((\sobel_ctrl_inst|a1 [5] & ((!\sobel_ctrl_inst|Add3~9 ) # (!\sobel_ctrl_inst|a3 [5]))) # (!\sobel_ctrl_inst|a1 [5] & (!\sobel_ctrl_inst|a3 [5] & !\sobel_ctrl_inst|Add3~9 )))

	.dataa(\sobel_ctrl_inst|a1 [5]),
	.datab(\sobel_ctrl_inst|a3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add3~9 ),
	.combout(\sobel_ctrl_inst|Add3~10_combout ),
	.cout(\sobel_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~10 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~14 (
// Equation(s):
// \sobel_ctrl_inst|Add3~14_combout  = (\sobel_ctrl_inst|a1 [7] & ((\sobel_ctrl_inst|a3 [7] & (!\sobel_ctrl_inst|Add3~13 )) # (!\sobel_ctrl_inst|a3 [7] & ((\sobel_ctrl_inst|Add3~13 ) # (GND))))) # (!\sobel_ctrl_inst|a1 [7] & ((\sobel_ctrl_inst|a3 [7] & 
// (\sobel_ctrl_inst|Add3~13  & VCC)) # (!\sobel_ctrl_inst|a3 [7] & (!\sobel_ctrl_inst|Add3~13 ))))
// \sobel_ctrl_inst|Add3~15  = CARRY((\sobel_ctrl_inst|a1 [7] & ((!\sobel_ctrl_inst|Add3~13 ) # (!\sobel_ctrl_inst|a3 [7]))) # (!\sobel_ctrl_inst|a1 [7] & (!\sobel_ctrl_inst|a3 [7] & !\sobel_ctrl_inst|Add3~13 )))

	.dataa(\sobel_ctrl_inst|a1 [7]),
	.datab(\sobel_ctrl_inst|a3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add3~13 ),
	.combout(\sobel_ctrl_inst|Add3~14_combout ),
	.cout(\sobel_ctrl_inst|Add3~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~14 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~16 (
// Equation(s):
// \sobel_ctrl_inst|Add3~16_combout  = \sobel_ctrl_inst|Add3~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add3~15 ),
	.combout(\sobel_ctrl_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~16 .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~2 (
// Equation(s):
// \sobel_ctrl_inst|Add5~2_combout  = (\sobel_ctrl_inst|Add4~2_combout  & ((\sobel_ctrl_inst|Add3~4_combout  & (\sobel_ctrl_inst|Add5~1  & VCC)) # (!\sobel_ctrl_inst|Add3~4_combout  & (!\sobel_ctrl_inst|Add5~1 )))) # (!\sobel_ctrl_inst|Add4~2_combout  & 
// ((\sobel_ctrl_inst|Add3~4_combout  & (!\sobel_ctrl_inst|Add5~1 )) # (!\sobel_ctrl_inst|Add3~4_combout  & ((\sobel_ctrl_inst|Add5~1 ) # (GND)))))
// \sobel_ctrl_inst|Add5~3  = CARRY((\sobel_ctrl_inst|Add4~2_combout  & (!\sobel_ctrl_inst|Add3~4_combout  & !\sobel_ctrl_inst|Add5~1 )) # (!\sobel_ctrl_inst|Add4~2_combout  & ((!\sobel_ctrl_inst|Add5~1 ) # (!\sobel_ctrl_inst|Add3~4_combout ))))

	.dataa(\sobel_ctrl_inst|Add4~2_combout ),
	.datab(\sobel_ctrl_inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add5~1 ),
	.combout(\sobel_ctrl_inst|Add5~2_combout ),
	.cout(\sobel_ctrl_inst|Add5~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~2 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~6 (
// Equation(s):
// \sobel_ctrl_inst|Add5~6_combout  = (\sobel_ctrl_inst|Add4~6_combout  & ((\sobel_ctrl_inst|Add3~8_combout  & (\sobel_ctrl_inst|Add5~5  & VCC)) # (!\sobel_ctrl_inst|Add3~8_combout  & (!\sobel_ctrl_inst|Add5~5 )))) # (!\sobel_ctrl_inst|Add4~6_combout  & 
// ((\sobel_ctrl_inst|Add3~8_combout  & (!\sobel_ctrl_inst|Add5~5 )) # (!\sobel_ctrl_inst|Add3~8_combout  & ((\sobel_ctrl_inst|Add5~5 ) # (GND)))))
// \sobel_ctrl_inst|Add5~7  = CARRY((\sobel_ctrl_inst|Add4~6_combout  & (!\sobel_ctrl_inst|Add3~8_combout  & !\sobel_ctrl_inst|Add5~5 )) # (!\sobel_ctrl_inst|Add4~6_combout  & ((!\sobel_ctrl_inst|Add5~5 ) # (!\sobel_ctrl_inst|Add3~8_combout ))))

	.dataa(\sobel_ctrl_inst|Add4~6_combout ),
	.datab(\sobel_ctrl_inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add5~5 ),
	.combout(\sobel_ctrl_inst|Add5~6_combout ),
	.cout(\sobel_ctrl_inst|Add5~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~6 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~8 (
// Equation(s):
// \sobel_ctrl_inst|Add5~8_combout  = ((\sobel_ctrl_inst|Add3~10_combout  $ (\sobel_ctrl_inst|Add4~8_combout  $ (!\sobel_ctrl_inst|Add5~7 )))) # (GND)
// \sobel_ctrl_inst|Add5~9  = CARRY((\sobel_ctrl_inst|Add3~10_combout  & ((\sobel_ctrl_inst|Add4~8_combout ) # (!\sobel_ctrl_inst|Add5~7 ))) # (!\sobel_ctrl_inst|Add3~10_combout  & (\sobel_ctrl_inst|Add4~8_combout  & !\sobel_ctrl_inst|Add5~7 )))

	.dataa(\sobel_ctrl_inst|Add3~10_combout ),
	.datab(\sobel_ctrl_inst|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add5~7 ),
	.combout(\sobel_ctrl_inst|Add5~8_combout ),
	.cout(\sobel_ctrl_inst|Add5~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~8 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~12 (
// Equation(s):
// \sobel_ctrl_inst|Add5~12_combout  = ((\sobel_ctrl_inst|Add4~12_combout  $ (\sobel_ctrl_inst|Add3~14_combout  $ (!\sobel_ctrl_inst|Add5~11 )))) # (GND)
// \sobel_ctrl_inst|Add5~13  = CARRY((\sobel_ctrl_inst|Add4~12_combout  & ((\sobel_ctrl_inst|Add3~14_combout ) # (!\sobel_ctrl_inst|Add5~11 ))) # (!\sobel_ctrl_inst|Add4~12_combout  & (\sobel_ctrl_inst|Add3~14_combout  & !\sobel_ctrl_inst|Add5~11 )))

	.dataa(\sobel_ctrl_inst|Add4~12_combout ),
	.datab(\sobel_ctrl_inst|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add5~11 ),
	.combout(\sobel_ctrl_inst|Add5~12_combout ),
	.cout(\sobel_ctrl_inst|Add5~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~12 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~14 (
// Equation(s):
// \sobel_ctrl_inst|Add5~14_combout  = \sobel_ctrl_inst|Add4~14_combout  $ (\sobel_ctrl_inst|Add5~13  $ (\sobel_ctrl_inst|Add3~16_combout ))

	.dataa(\sobel_ctrl_inst|Add4~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add3~16_combout ),
	.cin(\sobel_ctrl_inst|Add5~13 ),
	.combout(\sobel_ctrl_inst|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~14 .lut_mask = 16'hA55A;
defparam \sobel_ctrl_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \sobel_ctrl_inst|gx[1]~11 (
// Equation(s):
// \sobel_ctrl_inst|gx[1]~11_combout  = (\sobel_ctrl_inst|Add6~2_combout  & ((\sobel_ctrl_inst|Add5~0_combout  & (\sobel_ctrl_inst|gx[0]~10  & VCC)) # (!\sobel_ctrl_inst|Add5~0_combout  & (!\sobel_ctrl_inst|gx[0]~10 )))) # (!\sobel_ctrl_inst|Add6~2_combout  
// & ((\sobel_ctrl_inst|Add5~0_combout  & (!\sobel_ctrl_inst|gx[0]~10 )) # (!\sobel_ctrl_inst|Add5~0_combout  & ((\sobel_ctrl_inst|gx[0]~10 ) # (GND)))))
// \sobel_ctrl_inst|gx[1]~12  = CARRY((\sobel_ctrl_inst|Add6~2_combout  & (!\sobel_ctrl_inst|Add5~0_combout  & !\sobel_ctrl_inst|gx[0]~10 )) # (!\sobel_ctrl_inst|Add6~2_combout  & ((!\sobel_ctrl_inst|gx[0]~10 ) # (!\sobel_ctrl_inst|Add5~0_combout ))))

	.dataa(\sobel_ctrl_inst|Add6~2_combout ),
	.datab(\sobel_ctrl_inst|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[0]~10 ),
	.combout(\sobel_ctrl_inst|gx[1]~11_combout ),
	.cout(\sobel_ctrl_inst|gx[1]~12 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[1]~11 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gx[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \sobel_ctrl_inst|gx[4]~17 (
// Equation(s):
// \sobel_ctrl_inst|gx[4]~17_combout  = ((\sobel_ctrl_inst|Add5~6_combout  $ (\sobel_ctrl_inst|Add6~8_combout  $ (!\sobel_ctrl_inst|gx[3]~16 )))) # (GND)
// \sobel_ctrl_inst|gx[4]~18  = CARRY((\sobel_ctrl_inst|Add5~6_combout  & ((\sobel_ctrl_inst|Add6~8_combout ) # (!\sobel_ctrl_inst|gx[3]~16 ))) # (!\sobel_ctrl_inst|Add5~6_combout  & (\sobel_ctrl_inst|Add6~8_combout  & !\sobel_ctrl_inst|gx[3]~16 )))

	.dataa(\sobel_ctrl_inst|Add5~6_combout ),
	.datab(\sobel_ctrl_inst|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[3]~16 ),
	.combout(\sobel_ctrl_inst|gx[4]~17_combout ),
	.cout(\sobel_ctrl_inst|gx[4]~18 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[4]~17 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gx[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \sobel_ctrl_inst|gx[5]~19 (
// Equation(s):
// \sobel_ctrl_inst|gx[5]~19_combout  = (\sobel_ctrl_inst|Add5~8_combout  & ((\sobel_ctrl_inst|Add6~10_combout  & (\sobel_ctrl_inst|gx[4]~18  & VCC)) # (!\sobel_ctrl_inst|Add6~10_combout  & (!\sobel_ctrl_inst|gx[4]~18 )))) # (!\sobel_ctrl_inst|Add5~8_combout 
//  & ((\sobel_ctrl_inst|Add6~10_combout  & (!\sobel_ctrl_inst|gx[4]~18 )) # (!\sobel_ctrl_inst|Add6~10_combout  & ((\sobel_ctrl_inst|gx[4]~18 ) # (GND)))))
// \sobel_ctrl_inst|gx[5]~20  = CARRY((\sobel_ctrl_inst|Add5~8_combout  & (!\sobel_ctrl_inst|Add6~10_combout  & !\sobel_ctrl_inst|gx[4]~18 )) # (!\sobel_ctrl_inst|Add5~8_combout  & ((!\sobel_ctrl_inst|gx[4]~18 ) # (!\sobel_ctrl_inst|Add6~10_combout ))))

	.dataa(\sobel_ctrl_inst|Add5~8_combout ),
	.datab(\sobel_ctrl_inst|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[4]~18 ),
	.combout(\sobel_ctrl_inst|gx[5]~19_combout ),
	.cout(\sobel_ctrl_inst|gx[5]~20 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[5]~19 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gx[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \sobel_ctrl_inst|gx[6]~21 (
// Equation(s):
// \sobel_ctrl_inst|gx[6]~21_combout  = ((\sobel_ctrl_inst|Add6~12_combout  $ (\sobel_ctrl_inst|Add5~10_combout  $ (!\sobel_ctrl_inst|gx[5]~20 )))) # (GND)
// \sobel_ctrl_inst|gx[6]~22  = CARRY((\sobel_ctrl_inst|Add6~12_combout  & ((\sobel_ctrl_inst|Add5~10_combout ) # (!\sobel_ctrl_inst|gx[5]~20 ))) # (!\sobel_ctrl_inst|Add6~12_combout  & (\sobel_ctrl_inst|Add5~10_combout  & !\sobel_ctrl_inst|gx[5]~20 )))

	.dataa(\sobel_ctrl_inst|Add6~12_combout ),
	.datab(\sobel_ctrl_inst|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[5]~20 ),
	.combout(\sobel_ctrl_inst|gx[6]~21_combout ),
	.cout(\sobel_ctrl_inst|gx[6]~22 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[6]~21 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gx[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~0 (
// Equation(s):
// \sobel_ctrl_inst|Add11~0_combout  = (\sobel_ctrl_inst|a3 [0] & ((GND) # (!\sobel_ctrl_inst|c3 [0]))) # (!\sobel_ctrl_inst|a3 [0] & (\sobel_ctrl_inst|c3 [0] $ (GND)))
// \sobel_ctrl_inst|Add11~1  = CARRY((\sobel_ctrl_inst|a3 [0]) # (!\sobel_ctrl_inst|c3 [0]))

	.dataa(\sobel_ctrl_inst|a3 [0]),
	.datab(\sobel_ctrl_inst|c3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add11~0_combout ),
	.cout(\sobel_ctrl_inst|Add11~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~0 .lut_mask = 16'h66BB;
defparam \sobel_ctrl_inst|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \sobel_ctrl_inst|gy[0]~9 (
// Equation(s):
// \sobel_ctrl_inst|gy[0]~9_combout  = (\sobel_ctrl_inst|Add11~0_combout  & (\sobel_ctrl_inst|Add8~0_combout  $ (VCC))) # (!\sobel_ctrl_inst|Add11~0_combout  & (\sobel_ctrl_inst|Add8~0_combout  & VCC))
// \sobel_ctrl_inst|gy[0]~10  = CARRY((\sobel_ctrl_inst|Add11~0_combout  & \sobel_ctrl_inst|Add8~0_combout ))

	.dataa(\sobel_ctrl_inst|Add11~0_combout ),
	.datab(\sobel_ctrl_inst|Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|gy[0]~9_combout ),
	.cout(\sobel_ctrl_inst|gy[0]~10 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[0]~9 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|gy[0]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~2 (
// Equation(s):
// \sobel_ctrl_inst|Add11~2_combout  = (\sobel_ctrl_inst|a3 [1] & ((\sobel_ctrl_inst|c3 [1] & (!\sobel_ctrl_inst|Add11~1 )) # (!\sobel_ctrl_inst|c3 [1] & (\sobel_ctrl_inst|Add11~1  & VCC)))) # (!\sobel_ctrl_inst|a3 [1] & ((\sobel_ctrl_inst|c3 [1] & 
// ((\sobel_ctrl_inst|Add11~1 ) # (GND))) # (!\sobel_ctrl_inst|c3 [1] & (!\sobel_ctrl_inst|Add11~1 ))))
// \sobel_ctrl_inst|Add11~3  = CARRY((\sobel_ctrl_inst|a3 [1] & (\sobel_ctrl_inst|c3 [1] & !\sobel_ctrl_inst|Add11~1 )) # (!\sobel_ctrl_inst|a3 [1] & ((\sobel_ctrl_inst|c3 [1]) # (!\sobel_ctrl_inst|Add11~1 ))))

	.dataa(\sobel_ctrl_inst|a3 [1]),
	.datab(\sobel_ctrl_inst|c3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add11~1 ),
	.combout(\sobel_ctrl_inst|Add11~2_combout ),
	.cout(\sobel_ctrl_inst|Add11~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~2 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~14 (
// Equation(s):
// \sobel_ctrl_inst|Add11~14_combout  = (\sobel_ctrl_inst|c3 [7] & ((\sobel_ctrl_inst|a3 [7] & (!\sobel_ctrl_inst|Add11~13 )) # (!\sobel_ctrl_inst|a3 [7] & ((\sobel_ctrl_inst|Add11~13 ) # (GND))))) # (!\sobel_ctrl_inst|c3 [7] & ((\sobel_ctrl_inst|a3 [7] & 
// (\sobel_ctrl_inst|Add11~13  & VCC)) # (!\sobel_ctrl_inst|a3 [7] & (!\sobel_ctrl_inst|Add11~13 ))))
// \sobel_ctrl_inst|Add11~15  = CARRY((\sobel_ctrl_inst|c3 [7] & ((!\sobel_ctrl_inst|Add11~13 ) # (!\sobel_ctrl_inst|a3 [7]))) # (!\sobel_ctrl_inst|c3 [7] & (!\sobel_ctrl_inst|a3 [7] & !\sobel_ctrl_inst|Add11~13 )))

	.dataa(\sobel_ctrl_inst|c3 [7]),
	.datab(\sobel_ctrl_inst|a3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add11~13 ),
	.combout(\sobel_ctrl_inst|Add11~14_combout ),
	.cout(\sobel_ctrl_inst|Add11~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~14 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~16 (
// Equation(s):
// \sobel_ctrl_inst|Add11~16_combout  = \sobel_ctrl_inst|Add11~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add11~15 ),
	.combout(\sobel_ctrl_inst|Add11~16_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~16 .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~4 (
// Equation(s):
// \sobel_ctrl_inst|Add9~4_combout  = ((\sobel_ctrl_inst|a2 [2] $ (\sobel_ctrl_inst|c2 [2] $ (\sobel_ctrl_inst|Add9~3 )))) # (GND)
// \sobel_ctrl_inst|Add9~5  = CARRY((\sobel_ctrl_inst|a2 [2] & ((!\sobel_ctrl_inst|Add9~3 ) # (!\sobel_ctrl_inst|c2 [2]))) # (!\sobel_ctrl_inst|a2 [2] & (!\sobel_ctrl_inst|c2 [2] & !\sobel_ctrl_inst|Add9~3 )))

	.dataa(\sobel_ctrl_inst|a2 [2]),
	.datab(\sobel_ctrl_inst|c2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add9~3 ),
	.combout(\sobel_ctrl_inst|Add9~4_combout ),
	.cout(\sobel_ctrl_inst|Add9~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~4 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~6 (
// Equation(s):
// \sobel_ctrl_inst|Add9~6_combout  = (\sobel_ctrl_inst|a2 [3] & ((\sobel_ctrl_inst|c2 [3] & (!\sobel_ctrl_inst|Add9~5 )) # (!\sobel_ctrl_inst|c2 [3] & (\sobel_ctrl_inst|Add9~5  & VCC)))) # (!\sobel_ctrl_inst|a2 [3] & ((\sobel_ctrl_inst|c2 [3] & 
// ((\sobel_ctrl_inst|Add9~5 ) # (GND))) # (!\sobel_ctrl_inst|c2 [3] & (!\sobel_ctrl_inst|Add9~5 ))))
// \sobel_ctrl_inst|Add9~7  = CARRY((\sobel_ctrl_inst|a2 [3] & (\sobel_ctrl_inst|c2 [3] & !\sobel_ctrl_inst|Add9~5 )) # (!\sobel_ctrl_inst|a2 [3] & ((\sobel_ctrl_inst|c2 [3]) # (!\sobel_ctrl_inst|Add9~5 ))))

	.dataa(\sobel_ctrl_inst|a2 [3]),
	.datab(\sobel_ctrl_inst|c2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add9~5 ),
	.combout(\sobel_ctrl_inst|Add9~6_combout ),
	.cout(\sobel_ctrl_inst|Add9~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~6 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~8 (
// Equation(s):
// \sobel_ctrl_inst|Add9~8_combout  = ((\sobel_ctrl_inst|a2 [4] $ (\sobel_ctrl_inst|c2 [4] $ (\sobel_ctrl_inst|Add9~7 )))) # (GND)
// \sobel_ctrl_inst|Add9~9  = CARRY((\sobel_ctrl_inst|a2 [4] & ((!\sobel_ctrl_inst|Add9~7 ) # (!\sobel_ctrl_inst|c2 [4]))) # (!\sobel_ctrl_inst|a2 [4] & (!\sobel_ctrl_inst|c2 [4] & !\sobel_ctrl_inst|Add9~7 )))

	.dataa(\sobel_ctrl_inst|a2 [4]),
	.datab(\sobel_ctrl_inst|c2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add9~7 ),
	.combout(\sobel_ctrl_inst|Add9~8_combout ),
	.cout(\sobel_ctrl_inst|Add9~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~8 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~10 (
// Equation(s):
// \sobel_ctrl_inst|Add9~10_combout  = (\sobel_ctrl_inst|a2 [5] & ((\sobel_ctrl_inst|c2 [5] & (!\sobel_ctrl_inst|Add9~9 )) # (!\sobel_ctrl_inst|c2 [5] & (\sobel_ctrl_inst|Add9~9  & VCC)))) # (!\sobel_ctrl_inst|a2 [5] & ((\sobel_ctrl_inst|c2 [5] & 
// ((\sobel_ctrl_inst|Add9~9 ) # (GND))) # (!\sobel_ctrl_inst|c2 [5] & (!\sobel_ctrl_inst|Add9~9 ))))
// \sobel_ctrl_inst|Add9~11  = CARRY((\sobel_ctrl_inst|a2 [5] & (\sobel_ctrl_inst|c2 [5] & !\sobel_ctrl_inst|Add9~9 )) # (!\sobel_ctrl_inst|a2 [5] & ((\sobel_ctrl_inst|c2 [5]) # (!\sobel_ctrl_inst|Add9~9 ))))

	.dataa(\sobel_ctrl_inst|a2 [5]),
	.datab(\sobel_ctrl_inst|c2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add9~9 ),
	.combout(\sobel_ctrl_inst|Add9~10_combout ),
	.cout(\sobel_ctrl_inst|Add9~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~10 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~12 (
// Equation(s):
// \sobel_ctrl_inst|Add9~12_combout  = ((\sobel_ctrl_inst|c2 [6] $ (\sobel_ctrl_inst|a2 [6] $ (\sobel_ctrl_inst|Add9~11 )))) # (GND)
// \sobel_ctrl_inst|Add9~13  = CARRY((\sobel_ctrl_inst|c2 [6] & (\sobel_ctrl_inst|a2 [6] & !\sobel_ctrl_inst|Add9~11 )) # (!\sobel_ctrl_inst|c2 [6] & ((\sobel_ctrl_inst|a2 [6]) # (!\sobel_ctrl_inst|Add9~11 ))))

	.dataa(\sobel_ctrl_inst|c2 [6]),
	.datab(\sobel_ctrl_inst|a2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add9~11 ),
	.combout(\sobel_ctrl_inst|Add9~12_combout ),
	.cout(\sobel_ctrl_inst|Add9~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~12 .lut_mask = 16'h964D;
defparam \sobel_ctrl_inst|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~14 (
// Equation(s):
// \sobel_ctrl_inst|Add9~14_combout  = \sobel_ctrl_inst|c2 [7] $ (\sobel_ctrl_inst|a2 [7] $ (!\sobel_ctrl_inst|Add9~13 ))

	.dataa(\sobel_ctrl_inst|c2 [7]),
	.datab(\sobel_ctrl_inst|a2 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add9~13 ),
	.combout(\sobel_ctrl_inst|Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~14 .lut_mask = 16'h6969;
defparam \sobel_ctrl_inst|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~2 (
// Equation(s):
// \sobel_ctrl_inst|Add8~2_combout  = (\sobel_ctrl_inst|c1 [1] & ((\sobel_ctrl_inst|a1 [1] & (!\sobel_ctrl_inst|Add8~1 )) # (!\sobel_ctrl_inst|a1 [1] & ((\sobel_ctrl_inst|Add8~1 ) # (GND))))) # (!\sobel_ctrl_inst|c1 [1] & ((\sobel_ctrl_inst|a1 [1] & 
// (\sobel_ctrl_inst|Add8~1  & VCC)) # (!\sobel_ctrl_inst|a1 [1] & (!\sobel_ctrl_inst|Add8~1 ))))
// \sobel_ctrl_inst|Add8~3  = CARRY((\sobel_ctrl_inst|c1 [1] & ((!\sobel_ctrl_inst|Add8~1 ) # (!\sobel_ctrl_inst|a1 [1]))) # (!\sobel_ctrl_inst|c1 [1] & (!\sobel_ctrl_inst|a1 [1] & !\sobel_ctrl_inst|Add8~1 )))

	.dataa(\sobel_ctrl_inst|c1 [1]),
	.datab(\sobel_ctrl_inst|a1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add8~1 ),
	.combout(\sobel_ctrl_inst|Add8~2_combout ),
	.cout(\sobel_ctrl_inst|Add8~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~2 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~4 (
// Equation(s):
// \sobel_ctrl_inst|Add8~4_combout  = ((\sobel_ctrl_inst|a1 [2] $ (\sobel_ctrl_inst|c1 [2] $ (\sobel_ctrl_inst|Add8~3 )))) # (GND)
// \sobel_ctrl_inst|Add8~5  = CARRY((\sobel_ctrl_inst|a1 [2] & ((!\sobel_ctrl_inst|Add8~3 ) # (!\sobel_ctrl_inst|c1 [2]))) # (!\sobel_ctrl_inst|a1 [2] & (!\sobel_ctrl_inst|c1 [2] & !\sobel_ctrl_inst|Add8~3 )))

	.dataa(\sobel_ctrl_inst|a1 [2]),
	.datab(\sobel_ctrl_inst|c1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add8~3 ),
	.combout(\sobel_ctrl_inst|Add8~4_combout ),
	.cout(\sobel_ctrl_inst|Add8~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~4 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~10 (
// Equation(s):
// \sobel_ctrl_inst|Add8~10_combout  = (\sobel_ctrl_inst|a1 [5] & ((\sobel_ctrl_inst|c1 [5] & (!\sobel_ctrl_inst|Add8~9 )) # (!\sobel_ctrl_inst|c1 [5] & (\sobel_ctrl_inst|Add8~9  & VCC)))) # (!\sobel_ctrl_inst|a1 [5] & ((\sobel_ctrl_inst|c1 [5] & 
// ((\sobel_ctrl_inst|Add8~9 ) # (GND))) # (!\sobel_ctrl_inst|c1 [5] & (!\sobel_ctrl_inst|Add8~9 ))))
// \sobel_ctrl_inst|Add8~11  = CARRY((\sobel_ctrl_inst|a1 [5] & (\sobel_ctrl_inst|c1 [5] & !\sobel_ctrl_inst|Add8~9 )) # (!\sobel_ctrl_inst|a1 [5] & ((\sobel_ctrl_inst|c1 [5]) # (!\sobel_ctrl_inst|Add8~9 ))))

	.dataa(\sobel_ctrl_inst|a1 [5]),
	.datab(\sobel_ctrl_inst|c1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add8~9 ),
	.combout(\sobel_ctrl_inst|Add8~10_combout ),
	.cout(\sobel_ctrl_inst|Add8~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~10 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~2 (
// Equation(s):
// \sobel_ctrl_inst|Add10~2_combout  = (\sobel_ctrl_inst|Add8~4_combout  & ((\sobel_ctrl_inst|Add9~2_combout  & (\sobel_ctrl_inst|Add10~1  & VCC)) # (!\sobel_ctrl_inst|Add9~2_combout  & (!\sobel_ctrl_inst|Add10~1 )))) # (!\sobel_ctrl_inst|Add8~4_combout  & 
// ((\sobel_ctrl_inst|Add9~2_combout  & (!\sobel_ctrl_inst|Add10~1 )) # (!\sobel_ctrl_inst|Add9~2_combout  & ((\sobel_ctrl_inst|Add10~1 ) # (GND)))))
// \sobel_ctrl_inst|Add10~3  = CARRY((\sobel_ctrl_inst|Add8~4_combout  & (!\sobel_ctrl_inst|Add9~2_combout  & !\sobel_ctrl_inst|Add10~1 )) # (!\sobel_ctrl_inst|Add8~4_combout  & ((!\sobel_ctrl_inst|Add10~1 ) # (!\sobel_ctrl_inst|Add9~2_combout ))))

	.dataa(\sobel_ctrl_inst|Add8~4_combout ),
	.datab(\sobel_ctrl_inst|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add10~1 ),
	.combout(\sobel_ctrl_inst|Add10~2_combout ),
	.cout(\sobel_ctrl_inst|Add10~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~2 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~4 (
// Equation(s):
// \sobel_ctrl_inst|Add10~4_combout  = ((\sobel_ctrl_inst|Add9~4_combout  $ (\sobel_ctrl_inst|Add8~6_combout  $ (!\sobel_ctrl_inst|Add10~3 )))) # (GND)
// \sobel_ctrl_inst|Add10~5  = CARRY((\sobel_ctrl_inst|Add9~4_combout  & ((\sobel_ctrl_inst|Add8~6_combout ) # (!\sobel_ctrl_inst|Add10~3 ))) # (!\sobel_ctrl_inst|Add9~4_combout  & (\sobel_ctrl_inst|Add8~6_combout  & !\sobel_ctrl_inst|Add10~3 )))

	.dataa(\sobel_ctrl_inst|Add9~4_combout ),
	.datab(\sobel_ctrl_inst|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add10~3 ),
	.combout(\sobel_ctrl_inst|Add10~4_combout ),
	.cout(\sobel_ctrl_inst|Add10~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~4 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~6 (
// Equation(s):
// \sobel_ctrl_inst|Add10~6_combout  = (\sobel_ctrl_inst|Add9~6_combout  & ((\sobel_ctrl_inst|Add8~8_combout  & (\sobel_ctrl_inst|Add10~5  & VCC)) # (!\sobel_ctrl_inst|Add8~8_combout  & (!\sobel_ctrl_inst|Add10~5 )))) # (!\sobel_ctrl_inst|Add9~6_combout  & 
// ((\sobel_ctrl_inst|Add8~8_combout  & (!\sobel_ctrl_inst|Add10~5 )) # (!\sobel_ctrl_inst|Add8~8_combout  & ((\sobel_ctrl_inst|Add10~5 ) # (GND)))))
// \sobel_ctrl_inst|Add10~7  = CARRY((\sobel_ctrl_inst|Add9~6_combout  & (!\sobel_ctrl_inst|Add8~8_combout  & !\sobel_ctrl_inst|Add10~5 )) # (!\sobel_ctrl_inst|Add9~6_combout  & ((!\sobel_ctrl_inst|Add10~5 ) # (!\sobel_ctrl_inst|Add8~8_combout ))))

	.dataa(\sobel_ctrl_inst|Add9~6_combout ),
	.datab(\sobel_ctrl_inst|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add10~5 ),
	.combout(\sobel_ctrl_inst|Add10~6_combout ),
	.cout(\sobel_ctrl_inst|Add10~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~6 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~8 (
// Equation(s):
// \sobel_ctrl_inst|Add10~8_combout  = ((\sobel_ctrl_inst|Add8~10_combout  $ (\sobel_ctrl_inst|Add9~8_combout  $ (!\sobel_ctrl_inst|Add10~7 )))) # (GND)
// \sobel_ctrl_inst|Add10~9  = CARRY((\sobel_ctrl_inst|Add8~10_combout  & ((\sobel_ctrl_inst|Add9~8_combout ) # (!\sobel_ctrl_inst|Add10~7 ))) # (!\sobel_ctrl_inst|Add8~10_combout  & (\sobel_ctrl_inst|Add9~8_combout  & !\sobel_ctrl_inst|Add10~7 )))

	.dataa(\sobel_ctrl_inst|Add8~10_combout ),
	.datab(\sobel_ctrl_inst|Add9~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add10~7 ),
	.combout(\sobel_ctrl_inst|Add10~8_combout ),
	.cout(\sobel_ctrl_inst|Add10~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~8 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~10 (
// Equation(s):
// \sobel_ctrl_inst|Add10~10_combout  = (\sobel_ctrl_inst|Add9~10_combout  & ((\sobel_ctrl_inst|Add8~12_combout  & (\sobel_ctrl_inst|Add10~9  & VCC)) # (!\sobel_ctrl_inst|Add8~12_combout  & (!\sobel_ctrl_inst|Add10~9 )))) # (!\sobel_ctrl_inst|Add9~10_combout 
//  & ((\sobel_ctrl_inst|Add8~12_combout  & (!\sobel_ctrl_inst|Add10~9 )) # (!\sobel_ctrl_inst|Add8~12_combout  & ((\sobel_ctrl_inst|Add10~9 ) # (GND)))))
// \sobel_ctrl_inst|Add10~11  = CARRY((\sobel_ctrl_inst|Add9~10_combout  & (!\sobel_ctrl_inst|Add8~12_combout  & !\sobel_ctrl_inst|Add10~9 )) # (!\sobel_ctrl_inst|Add9~10_combout  & ((!\sobel_ctrl_inst|Add10~9 ) # (!\sobel_ctrl_inst|Add8~12_combout ))))

	.dataa(\sobel_ctrl_inst|Add9~10_combout ),
	.datab(\sobel_ctrl_inst|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add10~9 ),
	.combout(\sobel_ctrl_inst|Add10~10_combout ),
	.cout(\sobel_ctrl_inst|Add10~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~10 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~12 (
// Equation(s):
// \sobel_ctrl_inst|Add10~12_combout  = ((\sobel_ctrl_inst|Add9~12_combout  $ (\sobel_ctrl_inst|Add8~14_combout  $ (!\sobel_ctrl_inst|Add10~11 )))) # (GND)
// \sobel_ctrl_inst|Add10~13  = CARRY((\sobel_ctrl_inst|Add9~12_combout  & ((\sobel_ctrl_inst|Add8~14_combout ) # (!\sobel_ctrl_inst|Add10~11 ))) # (!\sobel_ctrl_inst|Add9~12_combout  & (\sobel_ctrl_inst|Add8~14_combout  & !\sobel_ctrl_inst|Add10~11 )))

	.dataa(\sobel_ctrl_inst|Add9~12_combout ),
	.datab(\sobel_ctrl_inst|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add10~11 ),
	.combout(\sobel_ctrl_inst|Add10~12_combout ),
	.cout(\sobel_ctrl_inst|Add10~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~12 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \sobel_ctrl_inst|gy[1]~11 (
// Equation(s):
// \sobel_ctrl_inst|gy[1]~11_combout  = (\sobel_ctrl_inst|Add11~2_combout  & ((\sobel_ctrl_inst|Add10~0_combout  & (\sobel_ctrl_inst|gy[0]~10  & VCC)) # (!\sobel_ctrl_inst|Add10~0_combout  & (!\sobel_ctrl_inst|gy[0]~10 )))) # 
// (!\sobel_ctrl_inst|Add11~2_combout  & ((\sobel_ctrl_inst|Add10~0_combout  & (!\sobel_ctrl_inst|gy[0]~10 )) # (!\sobel_ctrl_inst|Add10~0_combout  & ((\sobel_ctrl_inst|gy[0]~10 ) # (GND)))))
// \sobel_ctrl_inst|gy[1]~12  = CARRY((\sobel_ctrl_inst|Add11~2_combout  & (!\sobel_ctrl_inst|Add10~0_combout  & !\sobel_ctrl_inst|gy[0]~10 )) # (!\sobel_ctrl_inst|Add11~2_combout  & ((!\sobel_ctrl_inst|gy[0]~10 ) # (!\sobel_ctrl_inst|Add10~0_combout ))))

	.dataa(\sobel_ctrl_inst|Add11~2_combout ),
	.datab(\sobel_ctrl_inst|Add10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[0]~10 ),
	.combout(\sobel_ctrl_inst|gy[1]~11_combout ),
	.cout(\sobel_ctrl_inst|gy[1]~12 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[1]~11 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gy[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \sobel_ctrl_inst|gy[2]~13 (
// Equation(s):
// \sobel_ctrl_inst|gy[2]~13_combout  = ((\sobel_ctrl_inst|Add10~2_combout  $ (\sobel_ctrl_inst|Add11~4_combout  $ (!\sobel_ctrl_inst|gy[1]~12 )))) # (GND)
// \sobel_ctrl_inst|gy[2]~14  = CARRY((\sobel_ctrl_inst|Add10~2_combout  & ((\sobel_ctrl_inst|Add11~4_combout ) # (!\sobel_ctrl_inst|gy[1]~12 ))) # (!\sobel_ctrl_inst|Add10~2_combout  & (\sobel_ctrl_inst|Add11~4_combout  & !\sobel_ctrl_inst|gy[1]~12 )))

	.dataa(\sobel_ctrl_inst|Add10~2_combout ),
	.datab(\sobel_ctrl_inst|Add11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[1]~12 ),
	.combout(\sobel_ctrl_inst|gy[2]~13_combout ),
	.cout(\sobel_ctrl_inst|gy[2]~14 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[2]~13 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gy[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \sobel_ctrl_inst|gy[3]~15 (
// Equation(s):
// \sobel_ctrl_inst|gy[3]~15_combout  = (\sobel_ctrl_inst|Add10~4_combout  & ((\sobel_ctrl_inst|Add11~6_combout  & (\sobel_ctrl_inst|gy[2]~14  & VCC)) # (!\sobel_ctrl_inst|Add11~6_combout  & (!\sobel_ctrl_inst|gy[2]~14 )))) # 
// (!\sobel_ctrl_inst|Add10~4_combout  & ((\sobel_ctrl_inst|Add11~6_combout  & (!\sobel_ctrl_inst|gy[2]~14 )) # (!\sobel_ctrl_inst|Add11~6_combout  & ((\sobel_ctrl_inst|gy[2]~14 ) # (GND)))))
// \sobel_ctrl_inst|gy[3]~16  = CARRY((\sobel_ctrl_inst|Add10~4_combout  & (!\sobel_ctrl_inst|Add11~6_combout  & !\sobel_ctrl_inst|gy[2]~14 )) # (!\sobel_ctrl_inst|Add10~4_combout  & ((!\sobel_ctrl_inst|gy[2]~14 ) # (!\sobel_ctrl_inst|Add11~6_combout ))))

	.dataa(\sobel_ctrl_inst|Add10~4_combout ),
	.datab(\sobel_ctrl_inst|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[2]~14 ),
	.combout(\sobel_ctrl_inst|gy[3]~15_combout ),
	.cout(\sobel_ctrl_inst|gy[3]~16 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[3]~15 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gy[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \sobel_ctrl_inst|gy[4]~17 (
// Equation(s):
// \sobel_ctrl_inst|gy[4]~17_combout  = ((\sobel_ctrl_inst|Add10~6_combout  $ (\sobel_ctrl_inst|Add11~8_combout  $ (!\sobel_ctrl_inst|gy[3]~16 )))) # (GND)
// \sobel_ctrl_inst|gy[4]~18  = CARRY((\sobel_ctrl_inst|Add10~6_combout  & ((\sobel_ctrl_inst|Add11~8_combout ) # (!\sobel_ctrl_inst|gy[3]~16 ))) # (!\sobel_ctrl_inst|Add10~6_combout  & (\sobel_ctrl_inst|Add11~8_combout  & !\sobel_ctrl_inst|gy[3]~16 )))

	.dataa(\sobel_ctrl_inst|Add10~6_combout ),
	.datab(\sobel_ctrl_inst|Add11~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[3]~16 ),
	.combout(\sobel_ctrl_inst|gy[4]~17_combout ),
	.cout(\sobel_ctrl_inst|gy[4]~18 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[4]~17 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gy[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \sobel_ctrl_inst|gy[5]~19 (
// Equation(s):
// \sobel_ctrl_inst|gy[5]~19_combout  = (\sobel_ctrl_inst|Add10~8_combout  & ((\sobel_ctrl_inst|Add11~10_combout  & (\sobel_ctrl_inst|gy[4]~18  & VCC)) # (!\sobel_ctrl_inst|Add11~10_combout  & (!\sobel_ctrl_inst|gy[4]~18 )))) # 
// (!\sobel_ctrl_inst|Add10~8_combout  & ((\sobel_ctrl_inst|Add11~10_combout  & (!\sobel_ctrl_inst|gy[4]~18 )) # (!\sobel_ctrl_inst|Add11~10_combout  & ((\sobel_ctrl_inst|gy[4]~18 ) # (GND)))))
// \sobel_ctrl_inst|gy[5]~20  = CARRY((\sobel_ctrl_inst|Add10~8_combout  & (!\sobel_ctrl_inst|Add11~10_combout  & !\sobel_ctrl_inst|gy[4]~18 )) # (!\sobel_ctrl_inst|Add10~8_combout  & ((!\sobel_ctrl_inst|gy[4]~18 ) # (!\sobel_ctrl_inst|Add11~10_combout ))))

	.dataa(\sobel_ctrl_inst|Add10~8_combout ),
	.datab(\sobel_ctrl_inst|Add11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[4]~18 ),
	.combout(\sobel_ctrl_inst|gy[5]~19_combout ),
	.cout(\sobel_ctrl_inst|gy[5]~20 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[5]~19 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gy[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \sobel_ctrl_inst|gy[6]~21 (
// Equation(s):
// \sobel_ctrl_inst|gy[6]~21_combout  = ((\sobel_ctrl_inst|Add10~10_combout  $ (\sobel_ctrl_inst|Add11~12_combout  $ (!\sobel_ctrl_inst|gy[5]~20 )))) # (GND)
// \sobel_ctrl_inst|gy[6]~22  = CARRY((\sobel_ctrl_inst|Add10~10_combout  & ((\sobel_ctrl_inst|Add11~12_combout ) # (!\sobel_ctrl_inst|gy[5]~20 ))) # (!\sobel_ctrl_inst|Add10~10_combout  & (\sobel_ctrl_inst|Add11~12_combout  & !\sobel_ctrl_inst|gy[5]~20 )))

	.dataa(\sobel_ctrl_inst|Add10~10_combout ),
	.datab(\sobel_ctrl_inst|Add11~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[5]~20 ),
	.combout(\sobel_ctrl_inst|gy[6]~21_combout ),
	.cout(\sobel_ctrl_inst|gy[6]~22 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[6]~21 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gy[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~6 (
// Equation(s):
// \sobel_ctrl_inst|Add2~6_combout  = (\sobel_ctrl_inst|cnt_rd [3] & (!\sobel_ctrl_inst|Add2~5 )) # (!\sobel_ctrl_inst|cnt_rd [3] & ((\sobel_ctrl_inst|Add2~5 ) # (GND)))
// \sobel_ctrl_inst|Add2~7  = CARRY((!\sobel_ctrl_inst|Add2~5 ) # (!\sobel_ctrl_inst|cnt_rd [3]))

	.dataa(\sobel_ctrl_inst|cnt_rd [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add2~5 ),
	.combout(\sobel_ctrl_inst|Add2~6_combout ),
	.cout(\sobel_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\sobel_ctrl_inst|wr_data_2 [7],\sobel_ctrl_inst|wr_data_2 [6],\sobel_ctrl_inst|wr_data_2 [5],\sobel_ctrl_inst|wr_data_2 [4],\sobel_ctrl_inst|wr_data_2 [3],\sobel_ctrl_inst|wr_data_2 [2],\sobel_ctrl_inst|wr_data_2 [1],\sobel_ctrl_inst|wr_data_2 [0]}),
	.portaaddr({\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 10;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 9;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 1023;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 1024;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 10;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 9;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 1023;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 1024;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~4 (
// Equation(s):
// \sobel_ctrl_inst|Add0~4_combout  = (\sobel_ctrl_inst|cnt_col [2] & (\sobel_ctrl_inst|Add0~3  $ (GND))) # (!\sobel_ctrl_inst|cnt_col [2] & (!\sobel_ctrl_inst|Add0~3  & VCC))
// \sobel_ctrl_inst|Add0~5  = CARRY((\sobel_ctrl_inst|cnt_col [2] & !\sobel_ctrl_inst|Add0~3 ))

	.dataa(\sobel_ctrl_inst|cnt_col [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~3 ),
	.combout(\sobel_ctrl_inst|Add0~4_combout ),
	.cout(\sobel_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \uart_rx_inst|baud_cnt[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \uart_rx_inst|baud_cnt[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \uart_rx_inst|baud_cnt[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \uart_rx_inst|baud_cnt[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \uart_rx_inst|baud_cnt[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[13] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \uart_rx_inst|baud_cnt[14] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[14] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \uart_rx_inst|baud_cnt[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[15] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \uart_rx_inst|baud_cnt[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \uart_rx_inst|baud_cnt[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \uart_rx_inst|baud_cnt[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \uart_rx_inst|baud_cnt[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \uart_rx_inst|baud_cnt[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \uart_rx_inst|baud_cnt[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \uart_rx_inst|baud_cnt[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \uart_rx_inst|baud_cnt[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \uart_rx_inst|baud_cnt[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ((VCC)))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # ((GND))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[0]~16 (
// Equation(s):
// \uart_rx_inst|baud_cnt[0]~16_combout  = \uart_rx_inst|baud_cnt [0] $ (VCC)
// \uart_rx_inst|baud_cnt[0]~17  = CARRY(\uart_rx_inst|baud_cnt [0])

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|baud_cnt[0]~16_combout ),
	.cout(\uart_rx_inst|baud_cnt[0]~17 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \uart_rx_inst|baud_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[1]~18 (
// Equation(s):
// \uart_rx_inst|baud_cnt[1]~18_combout  = (\uart_rx_inst|baud_cnt [1] & (!\uart_rx_inst|baud_cnt[0]~17 )) # (!\uart_rx_inst|baud_cnt [1] & ((\uart_rx_inst|baud_cnt[0]~17 ) # (GND)))
// \uart_rx_inst|baud_cnt[1]~19  = CARRY((!\uart_rx_inst|baud_cnt[0]~17 ) # (!\uart_rx_inst|baud_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[0]~17 ),
	.combout(\uart_rx_inst|baud_cnt[1]~18_combout ),
	.cout(\uart_rx_inst|baud_cnt[1]~19 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[2]~20 (
// Equation(s):
// \uart_rx_inst|baud_cnt[2]~20_combout  = (\uart_rx_inst|baud_cnt [2] & (\uart_rx_inst|baud_cnt[1]~19  $ (GND))) # (!\uart_rx_inst|baud_cnt [2] & (!\uart_rx_inst|baud_cnt[1]~19  & VCC))
// \uart_rx_inst|baud_cnt[2]~21  = CARRY((\uart_rx_inst|baud_cnt [2] & !\uart_rx_inst|baud_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[1]~19 ),
	.combout(\uart_rx_inst|baud_cnt[2]~20_combout ),
	.cout(\uart_rx_inst|baud_cnt[2]~21 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[3]~22 (
// Equation(s):
// \uart_rx_inst|baud_cnt[3]~22_combout  = (\uart_rx_inst|baud_cnt [3] & (!\uart_rx_inst|baud_cnt[2]~21 )) # (!\uart_rx_inst|baud_cnt [3] & ((\uart_rx_inst|baud_cnt[2]~21 ) # (GND)))
// \uart_rx_inst|baud_cnt[3]~23  = CARRY((!\uart_rx_inst|baud_cnt[2]~21 ) # (!\uart_rx_inst|baud_cnt [3]))

	.dataa(\uart_rx_inst|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[2]~21 ),
	.combout(\uart_rx_inst|baud_cnt[3]~22_combout ),
	.cout(\uart_rx_inst|baud_cnt[3]~23 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[4]~24 (
// Equation(s):
// \uart_rx_inst|baud_cnt[4]~24_combout  = (\uart_rx_inst|baud_cnt [4] & (\uart_rx_inst|baud_cnt[3]~23  $ (GND))) # (!\uart_rx_inst|baud_cnt [4] & (!\uart_rx_inst|baud_cnt[3]~23  & VCC))
// \uart_rx_inst|baud_cnt[4]~25  = CARRY((\uart_rx_inst|baud_cnt [4] & !\uart_rx_inst|baud_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[3]~23 ),
	.combout(\uart_rx_inst|baud_cnt[4]~24_combout ),
	.cout(\uart_rx_inst|baud_cnt[4]~25 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[5]~26 (
// Equation(s):
// \uart_rx_inst|baud_cnt[5]~26_combout  = (\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt[4]~25 )) # (!\uart_rx_inst|baud_cnt [5] & ((\uart_rx_inst|baud_cnt[4]~25 ) # (GND)))
// \uart_rx_inst|baud_cnt[5]~27  = CARRY((!\uart_rx_inst|baud_cnt[4]~25 ) # (!\uart_rx_inst|baud_cnt [5]))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[4]~25 ),
	.combout(\uart_rx_inst|baud_cnt[5]~26_combout ),
	.cout(\uart_rx_inst|baud_cnt[5]~27 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[6]~28 (
// Equation(s):
// \uart_rx_inst|baud_cnt[6]~28_combout  = (\uart_rx_inst|baud_cnt [6] & (\uart_rx_inst|baud_cnt[5]~27  $ (GND))) # (!\uart_rx_inst|baud_cnt [6] & (!\uart_rx_inst|baud_cnt[5]~27  & VCC))
// \uart_rx_inst|baud_cnt[6]~29  = CARRY((\uart_rx_inst|baud_cnt [6] & !\uart_rx_inst|baud_cnt[5]~27 ))

	.dataa(\uart_rx_inst|baud_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[5]~27 ),
	.combout(\uart_rx_inst|baud_cnt[6]~28_combout ),
	.cout(\uart_rx_inst|baud_cnt[6]~29 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|baud_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[7]~30 (
// Equation(s):
// \uart_rx_inst|baud_cnt[7]~30_combout  = (\uart_rx_inst|baud_cnt [7] & (!\uart_rx_inst|baud_cnt[6]~29 )) # (!\uart_rx_inst|baud_cnt [7] & ((\uart_rx_inst|baud_cnt[6]~29 ) # (GND)))
// \uart_rx_inst|baud_cnt[7]~31  = CARRY((!\uart_rx_inst|baud_cnt[6]~29 ) # (!\uart_rx_inst|baud_cnt [7]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[6]~29 ),
	.combout(\uart_rx_inst|baud_cnt[7]~30_combout ),
	.cout(\uart_rx_inst|baud_cnt[7]~31 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[8]~32 (
// Equation(s):
// \uart_rx_inst|baud_cnt[8]~32_combout  = (\uart_rx_inst|baud_cnt [8] & (\uart_rx_inst|baud_cnt[7]~31  $ (GND))) # (!\uart_rx_inst|baud_cnt [8] & (!\uart_rx_inst|baud_cnt[7]~31  & VCC))
// \uart_rx_inst|baud_cnt[8]~33  = CARRY((\uart_rx_inst|baud_cnt [8] & !\uart_rx_inst|baud_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[7]~31 ),
	.combout(\uart_rx_inst|baud_cnt[8]~32_combout ),
	.cout(\uart_rx_inst|baud_cnt[8]~33 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[9]~34 (
// Equation(s):
// \uart_rx_inst|baud_cnt[9]~34_combout  = (\uart_rx_inst|baud_cnt [9] & (!\uart_rx_inst|baud_cnt[8]~33 )) # (!\uart_rx_inst|baud_cnt [9] & ((\uart_rx_inst|baud_cnt[8]~33 ) # (GND)))
// \uart_rx_inst|baud_cnt[9]~35  = CARRY((!\uart_rx_inst|baud_cnt[8]~33 ) # (!\uart_rx_inst|baud_cnt [9]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[8]~33 ),
	.combout(\uart_rx_inst|baud_cnt[9]~34_combout ),
	.cout(\uart_rx_inst|baud_cnt[9]~35 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[10]~36 (
// Equation(s):
// \uart_rx_inst|baud_cnt[10]~36_combout  = (\uart_rx_inst|baud_cnt [10] & (\uart_rx_inst|baud_cnt[9]~35  $ (GND))) # (!\uart_rx_inst|baud_cnt [10] & (!\uart_rx_inst|baud_cnt[9]~35  & VCC))
// \uart_rx_inst|baud_cnt[10]~37  = CARRY((\uart_rx_inst|baud_cnt [10] & !\uart_rx_inst|baud_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[9]~35 ),
	.combout(\uart_rx_inst|baud_cnt[10]~36_combout ),
	.cout(\uart_rx_inst|baud_cnt[10]~37 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[11]~38 (
// Equation(s):
// \uart_rx_inst|baud_cnt[11]~38_combout  = (\uart_rx_inst|baud_cnt [11] & (!\uart_rx_inst|baud_cnt[10]~37 )) # (!\uart_rx_inst|baud_cnt [11] & ((\uart_rx_inst|baud_cnt[10]~37 ) # (GND)))
// \uart_rx_inst|baud_cnt[11]~39  = CARRY((!\uart_rx_inst|baud_cnt[10]~37 ) # (!\uart_rx_inst|baud_cnt [11]))

	.dataa(\uart_rx_inst|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[10]~37 ),
	.combout(\uart_rx_inst|baud_cnt[11]~38_combout ),
	.cout(\uart_rx_inst|baud_cnt[11]~39 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[12]~40 (
// Equation(s):
// \uart_rx_inst|baud_cnt[12]~40_combout  = (\uart_rx_inst|baud_cnt [12] & (\uart_rx_inst|baud_cnt[11]~39  $ (GND))) # (!\uart_rx_inst|baud_cnt [12] & (!\uart_rx_inst|baud_cnt[11]~39  & VCC))
// \uart_rx_inst|baud_cnt[12]~41  = CARRY((\uart_rx_inst|baud_cnt [12] & !\uart_rx_inst|baud_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[11]~39 ),
	.combout(\uart_rx_inst|baud_cnt[12]~40_combout ),
	.cout(\uart_rx_inst|baud_cnt[12]~41 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[13]~42 (
// Equation(s):
// \uart_rx_inst|baud_cnt[13]~42_combout  = (\uart_rx_inst|baud_cnt [13] & (!\uart_rx_inst|baud_cnt[12]~41 )) # (!\uart_rx_inst|baud_cnt [13] & ((\uart_rx_inst|baud_cnt[12]~41 ) # (GND)))
// \uart_rx_inst|baud_cnt[13]~43  = CARRY((!\uart_rx_inst|baud_cnt[12]~41 ) # (!\uart_rx_inst|baud_cnt [13]))

	.dataa(\uart_rx_inst|baud_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[12]~41 ),
	.combout(\uart_rx_inst|baud_cnt[13]~42_combout ),
	.cout(\uart_rx_inst|baud_cnt[13]~43 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[14]~44 (
// Equation(s):
// \uart_rx_inst|baud_cnt[14]~44_combout  = (\uart_rx_inst|baud_cnt [14] & (\uart_rx_inst|baud_cnt[13]~43  $ (GND))) # (!\uart_rx_inst|baud_cnt [14] & (!\uart_rx_inst|baud_cnt[13]~43  & VCC))
// \uart_rx_inst|baud_cnt[14]~45  = CARRY((\uart_rx_inst|baud_cnt [14] & !\uart_rx_inst|baud_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[13]~43 ),
	.combout(\uart_rx_inst|baud_cnt[14]~44_combout ),
	.cout(\uart_rx_inst|baud_cnt[14]~45 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[15]~46 (
// Equation(s):
// \uart_rx_inst|baud_cnt[15]~46_combout  = \uart_rx_inst|baud_cnt [15] $ (\uart_rx_inst|baud_cnt[14]~45 )

	.dataa(\uart_rx_inst|baud_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|baud_cnt[14]~45 ),
	.combout(\uart_rx_inst|baud_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \uart_rx_inst|baud_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|LessThan4~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|LessThan4~0_combout  = (!\vga_inst|vga_ctrl_inst|cnt_v [8] & (!\vga_inst|vga_ctrl_inst|cnt_v [7] & !\vga_inst|vga_ctrl_inst|cnt_v [6]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [8]),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [7]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v [6]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|LessThan4~0 .lut_mask = 16'h0003;
defparam \vga_inst|vga_ctrl_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|LessThan4~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|LessThan4~2_combout  = (\vga_inst|vga_ctrl_inst|LessThan4~1_combout  & ((!\vga_inst|vga_ctrl_inst|cnt_v [1]) # (!\vga_inst|vga_ctrl_inst|cnt_v [0])))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [0]),
	.datab(gnd),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [1]),
	.datad(\vga_inst|vga_ctrl_inst|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|LessThan4~2 .lut_mask = 16'h5F00;
defparam \vga_inst|vga_ctrl_inst|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[2]~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout  = (\vga_inst|vga_ctrl_inst|LessThan4~0_combout  & ((\vga_inst|vga_ctrl_inst|LessThan4~2_combout  & (\vga_inst|vga_ctrl_inst|cnt_v [9] & !\vga_inst|vga_ctrl_inst|cnt_v [5])) # 
// (!\vga_inst|vga_ctrl_inst|LessThan4~2_combout  & (!\vga_inst|vga_ctrl_inst|cnt_v [9] & \vga_inst|vga_ctrl_inst|cnt_v [5])))) # (!\vga_inst|vga_ctrl_inst|LessThan4~0_combout  & (((!\vga_inst|vga_ctrl_inst|cnt_v [9]))))

	.dataa(\vga_inst|vga_ctrl_inst|LessThan4~0_combout ),
	.datab(\vga_inst|vga_ctrl_inst|LessThan4~2_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v [5]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~0 .lut_mask = 16'h0785;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|LessThan2~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|LessThan2~0_combout  = (!\vga_inst|vga_ctrl_inst|cnt_h [5] & (!\vga_inst|vga_ctrl_inst|cnt_h [4] & !\vga_inst|vga_ctrl_inst|cnt_h [6]))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [4]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [6]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|LessThan2~0 .lut_mask = 16'h0005;
defparam \vga_inst|vga_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \uart_tx_inst|bit_cnt[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \uart_tx_inst|always0~0 (
// Equation(s):
// \uart_tx_inst|always0~0_combout  = (!\uart_tx_inst|bit_cnt [2] & !\uart_tx_inst|bit_cnt [0])

	.dataa(\uart_tx_inst|bit_cnt [2]),
	.datab(gnd),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always0~0 .lut_mask = 16'h0505;
defparam \uart_tx_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Equal0~3 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Equal0~3_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [9] & \vga_inst|vga_ctrl_inst|cnt_h [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [9]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Equal0~3 .lut_mask = 16'hF000;
defparam \vga_inst|vga_ctrl_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~2 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~2_combout  = (\vga_inst|vga_ctrl_inst|Equal0~3_combout  & (((\vga_inst|vga_ctrl_inst|cnt_h [7]) # (\vga_inst|vga_ctrl_inst|Equal0~0_combout )) # (!\vga_inst|vga_ctrl_inst|LessThan2~0_combout )))

	.dataa(\vga_inst|vga_ctrl_inst|LessThan2~0_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Equal0~3_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_inst|vga_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~2 .lut_mask = 16'hCCC4;
defparam \vga_inst|vga_pic_inst|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~8 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~8_combout  = (\vga_inst|vga_ctrl_inst|Add3~8_combout  & (((\vga_inst|vga_ctrl_inst|Add3~0_combout  & \vga_inst|vga_ctrl_inst|Add3~2_combout )) # (!\vga_inst|vga_ctrl_inst|Add3~14_combout ))) # 
// (!\vga_inst|vga_ctrl_inst|Add3~8_combout  & (!\vga_inst|vga_ctrl_inst|Add3~14_combout  & ((\vga_inst|vga_ctrl_inst|Add3~0_combout ) # (\vga_inst|vga_ctrl_inst|Add3~2_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Add3~8_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_inst|vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_inst|vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~8 .lut_mask = 16'hB332;
defparam \vga_inst|vga_pic_inst|rd_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \vga_inst|vga_pic_inst|wr_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|wr_addr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[13] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout  = (\sobel_ctrl_inst|po_flag~q  & \vga_inst|vga_pic_inst|wr_addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|po_flag~q ),
	.datad(\vga_inst|vga_pic_inst|wr_addr [13]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0 .lut_mask = 16'hF000;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0] = (\sobel_ctrl_inst|po_flag~q  & !\vga_inst|vga_pic_inst|wr_addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|po_flag~q ),
	.datad(\vga_inst|vga_pic_inst|wr_addr [13]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] .lut_mask = 16'h00F0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \uart_tx_inst|always0~1 (
// Equation(s):
// \uart_tx_inst|always0~1_combout  = (\uart_tx_inst|bit_flag~q  & (\uart_tx_inst|bit_cnt [3] & (\uart_tx_inst|always0~0_combout  & \uart_tx_inst|bit_cnt [1])))

	.dataa(\uart_tx_inst|bit_flag~q ),
	.datab(\uart_tx_inst|bit_cnt [3]),
	.datac(\uart_tx_inst|always0~0_combout ),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always0~1 .lut_mask = 16'h8000;
defparam \uart_tx_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \sobel_ctrl_inst|po_data[7]~0 (
// Equation(s):
// \sobel_ctrl_inst|po_data[7]~0_combout  = (((!\sobel_ctrl_inst|gxy [1] & !\sobel_ctrl_inst|gxy [0])) # (!\sobel_ctrl_inst|gxy [2])) # (!\sobel_ctrl_inst|gxy [3])

	.dataa(\sobel_ctrl_inst|gxy [3]),
	.datab(\sobel_ctrl_inst|gxy [1]),
	.datac(\sobel_ctrl_inst|gxy [0]),
	.datad(\sobel_ctrl_inst|gxy [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|po_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[7]~0 .lut_mask = 16'h57FF;
defparam \sobel_ctrl_inst|po_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \uart_tx_inst|Add1~1 (
// Equation(s):
// \uart_tx_inst|Add1~1_combout  = \uart_tx_inst|bit_cnt [2] $ (((\uart_tx_inst|bit_cnt [0] & \uart_tx_inst|bit_cnt [1])))

	.dataa(\uart_tx_inst|bit_cnt [2]),
	.datab(gnd),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Add1~1 .lut_mask = 16'h5AAA;
defparam \uart_tx_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \uart_tx_inst|bit_cnt[2]~4 (
// Equation(s):
// \uart_tx_inst|bit_cnt[2]~4_combout  = (!\uart_tx_inst|always0~1_combout  & ((\uart_tx_inst|always3~0_combout  & ((\uart_tx_inst|bit_cnt [2]))) # (!\uart_tx_inst|always3~0_combout  & (\uart_tx_inst|Add1~1_combout ))))

	.dataa(\uart_tx_inst|always0~1_combout ),
	.datab(\uart_tx_inst|Add1~1_combout ),
	.datac(\uart_tx_inst|bit_cnt [2]),
	.datad(\uart_tx_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[2]~4 .lut_mask = 16'h5044;
defparam \uart_tx_inst|bit_cnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \uart_tx_inst|Equal1~1 (
// Equation(s):
// \uart_tx_inst|Equal1~1_combout  = (!\uart_tx_inst|baud_cnt [8] & (!\uart_tx_inst|baud_cnt [9] & (!\uart_tx_inst|baud_cnt [13] & !\uart_tx_inst|baud_cnt [11])))

	.dataa(\uart_tx_inst|baud_cnt [8]),
	.datab(\uart_tx_inst|baud_cnt [9]),
	.datac(\uart_tx_inst|baud_cnt [13]),
	.datad(\uart_tx_inst|baud_cnt [11]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~1 .lut_mask = 16'h0001;
defparam \uart_tx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \vga_inst|vga_pic_inst|wr_addr~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|wr_addr~0_combout  = (\vga_inst|vga_pic_inst|Add1~26_combout  & ((!\vga_inst|vga_pic_inst|always2~3_combout ) # (!\vga_inst|vga_pic_inst|always2~1_combout )))

	.dataa(\vga_inst|vga_pic_inst|always2~1_combout ),
	.datab(\vga_inst|vga_pic_inst|always2~3_combout ),
	.datac(gnd),
	.datad(\vga_inst|vga_pic_inst|Add1~26_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|wr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr~0 .lut_mask = 16'h7700;
defparam \vga_inst|vga_pic_inst|wr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Equal0~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|Equal0~0_combout  = (\vga_inst|vga_pic_inst|rd_addr [10] & (\vga_inst|vga_pic_inst|rd_addr [13] & (!\vga_inst|vga_pic_inst|rd_addr [12] & !\vga_inst|vga_pic_inst|rd_addr [11])))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [10]),
	.datab(\vga_inst|vga_pic_inst|rd_addr [13]),
	.datac(\vga_inst|vga_pic_inst|rd_addr [12]),
	.datad(\vga_inst|vga_pic_inst|rd_addr [11]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Equal0~0 .lut_mask = 16'h0008;
defparam \vga_inst|vga_pic_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~0 (
// Equation(s):
// \sobel_ctrl_inst|Add16~0_combout  = \sobel_ctrl_inst|gy [0] $ (((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gy [8])))

	.dataa(\sobel_ctrl_inst|gxy_flag~q ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gy [0]),
	.datad(\sobel_ctrl_inst|gy [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~0 .lut_mask = 16'h5AF0;
defparam \sobel_ctrl_inst|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~1 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~1_combout  = \sobel_ctrl_inst|gx [1] $ (((\sobel_ctrl_inst|gx [8] & \sobel_ctrl_inst|gxy_flag~q )))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [8]),
	.datac(\sobel_ctrl_inst|gxy_flag~q ),
	.datad(\sobel_ctrl_inst|gx [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~1 .lut_mask = 16'h3FC0;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~4 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~4_combout  = \sobel_ctrl_inst|gx [4] $ (((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gx [8])))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [4]),
	.datac(\sobel_ctrl_inst|gxy_flag~q ),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~4 .lut_mask = 16'h3CCC;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~5 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~5_combout  = \sobel_ctrl_inst|gx [5] $ (((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gx [8])))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [5]),
	.datac(\sobel_ctrl_inst|gxy_flag~q ),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~5 .lut_mask = 16'h3CCC;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~6 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~6_combout  = \sobel_ctrl_inst|gx [6] $ (((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gx [8])))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [6]),
	.datac(\sobel_ctrl_inst|gxy_flag~q ),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~6 .lut_mask = 16'h3CCC;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \uart_tx_inst|Equal1~3 (
// Equation(s):
// \uart_tx_inst|Equal1~3_combout  = (\uart_tx_inst|baud_cnt [10] & \uart_tx_inst|baud_cnt [12])

	.dataa(\uart_tx_inst|baud_cnt [10]),
	.datab(gnd),
	.datac(\uart_tx_inst|baud_cnt [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~3 .lut_mask = 16'hA0A0;
defparam \uart_tx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \sobel_ctrl_inst|a1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \sobel_ctrl_inst|b3[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|dout_2_reg [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \sobel_ctrl_inst|b1[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \sobel_ctrl_inst|b3[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|dout_2_reg [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \sobel_ctrl_inst|b1[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \sobel_ctrl_inst|b3[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \sobel_ctrl_inst|b1[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \sobel_ctrl_inst|b1[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \sobel_ctrl_inst|b1[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \sobel_ctrl_inst|b1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \sobel_ctrl_inst|a1[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \sobel_ctrl_inst|a1[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N7
dffeas \sobel_ctrl_inst|a1[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \sobel_ctrl_inst|a2[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \sobel_ctrl_inst|a2[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a3 [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \sobel_ctrl_inst|a2[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a3 [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \sobel_ctrl_inst|a2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \sobel_ctrl_inst|cnt_rd[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add2~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \sobel_ctrl_inst|dout_2_reg[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \sobel_ctrl_inst|b2[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \sobel_ctrl_inst|dout_2_reg[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \sobel_ctrl_inst|b2[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \sobel_ctrl_inst|dout_2_reg[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \sobel_ctrl_inst|b2[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \sobel_ctrl_inst|b2[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \sobel_ctrl_inst|b2[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \sobel_ctrl_inst|b2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b3 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \sobel_ctrl_inst|always8~1 (
// Equation(s):
// \sobel_ctrl_inst|always8~1_combout  = (\sobel_ctrl_inst|rd_en~q  & (\sobel_ctrl_inst|cnt_rd [1] & (\sobel_ctrl_inst|cnt_rd [6] & \sobel_ctrl_inst|cnt_rd [0])))

	.dataa(\sobel_ctrl_inst|rd_en~q ),
	.datab(\sobel_ctrl_inst|cnt_rd [1]),
	.datac(\sobel_ctrl_inst|cnt_rd [6]),
	.datad(\sobel_ctrl_inst|cnt_rd [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always8~1 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|always8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \sobel_ctrl_inst|always6~0 (
// Equation(s):
// \sobel_ctrl_inst|always6~0_combout  = ((!\sobel_ctrl_inst|cnt_row [1] & !\sobel_ctrl_inst|cnt_row [0])) # (!\sobel_ctrl_inst|cnt_row [2])

	.dataa(\sobel_ctrl_inst|cnt_row [1]),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|cnt_row [2]),
	.datad(\sobel_ctrl_inst|cnt_row [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always6~0 .lut_mask = 16'h0F5F;
defparam \sobel_ctrl_inst|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \sobel_ctrl_inst|always6~1 (
// Equation(s):
// \sobel_ctrl_inst|always6~1_combout  = ((!\sobel_ctrl_inst|cnt_row [4] & (\sobel_ctrl_inst|always6~0_combout  & !\sobel_ctrl_inst|cnt_row [3]))) # (!\sobel_ctrl_inst|cnt_row [5])

	.dataa(\sobel_ctrl_inst|cnt_row [5]),
	.datab(\sobel_ctrl_inst|cnt_row [4]),
	.datac(\sobel_ctrl_inst|always6~0_combout ),
	.datad(\sobel_ctrl_inst|cnt_row [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always6~1 .lut_mask = 16'h5575;
defparam \sobel_ctrl_inst|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \sobel_ctrl_inst|cnt_col[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_col~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \sobel_ctrl_inst|always1~0 (
// Equation(s):
// \sobel_ctrl_inst|always1~0_combout  = (!\sobel_ctrl_inst|cnt_row [7] & (\sobel_ctrl_inst|cnt_row [6] & (\uart_rx_inst|po_flag~q  & !\sobel_ctrl_inst|cnt_row [0])))

	.dataa(\sobel_ctrl_inst|cnt_row [7]),
	.datab(\sobel_ctrl_inst|cnt_row [6]),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\sobel_ctrl_inst|cnt_row [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always1~0 .lut_mask = 16'h0040;
defparam \sobel_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[7]~0 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[7]~0_combout  = ((\sobel_ctrl_inst|always1~2_combout  & !\sobel_ctrl_inst|cnt_row [1])) # (!\sobel_ctrl_inst|always0~0_combout )

	.dataa(\sobel_ctrl_inst|always1~2_combout ),
	.datab(\sobel_ctrl_inst|cnt_row [1]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[7]~0 .lut_mask = 16'h22FF;
defparam \sobel_ctrl_inst|cnt_row[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \uart_rx_inst|bit_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\sobel_ctrl_inst|wr_en_1~q  & (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8])))

	.dataa(\sobel_ctrl_inst|wr_en_1~q ),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout )))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'hECCC;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\sobel_ctrl_inst|wr_en_1~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|wr_en_1~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFCC;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \uart_rx_inst|rx_reg3 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_reg2~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg3 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \sobel_ctrl_inst|always4~2 (
// Equation(s):
// \sobel_ctrl_inst|always4~2_combout  = (!\sobel_ctrl_inst|cnt_row [1] & (!\sobel_ctrl_inst|cnt_row [5] & (\sobel_ctrl_inst|always4~0_combout  & !\sobel_ctrl_inst|cnt_row [0])))

	.dataa(\sobel_ctrl_inst|cnt_row [1]),
	.datab(\sobel_ctrl_inst|cnt_row [5]),
	.datac(\sobel_ctrl_inst|always4~0_combout ),
	.datad(\sobel_ctrl_inst|cnt_row [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always4~2 .lut_mask = 16'h0010;
defparam \sobel_ctrl_inst|always4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) # 
// (!\sobel_ctrl_inst|rd_en~q )

	.dataa(\sobel_ctrl_inst|rd_en~q ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFD;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_col~2 (
// Equation(s):
// \sobel_ctrl_inst|cnt_col~2_combout  = (\sobel_ctrl_inst|Add0~4_combout  & (((!\uart_rx_inst|po_flag~q ) # (!\sobel_ctrl_inst|Equal0~1_combout )) # (!\sobel_ctrl_inst|Equal0~0_combout )))

	.dataa(\sobel_ctrl_inst|Add0~4_combout ),
	.datab(\sobel_ctrl_inst|Equal0~0_combout ),
	.datac(\sobel_ctrl_inst|Equal0~1_combout ),
	.datad(\uart_rx_inst|po_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_col~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col~2 .lut_mask = 16'h2AAA;
defparam \sobel_ctrl_inst|cnt_col~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \uart_rx_inst|Equal1~0 (
// Equation(s):
// \uart_rx_inst|Equal1~0_combout  = (!\uart_rx_inst|baud_cnt [7] & (!\uart_rx_inst|baud_cnt [8] & (\uart_rx_inst|baud_cnt [0] & \uart_rx_inst|baud_cnt [1])))

	.dataa(\uart_rx_inst|baud_cnt [7]),
	.datab(\uart_rx_inst|baud_cnt [8]),
	.datac(\uart_rx_inst|baud_cnt [0]),
	.datad(\uart_rx_inst|baud_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~0 .lut_mask = 16'h1000;
defparam \uart_rx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \uart_rx_inst|Equal1~1 (
// Equation(s):
// \uart_rx_inst|Equal1~1_combout  = (!\uart_rx_inst|baud_cnt [15] & (!\uart_rx_inst|baud_cnt [14] & (!\uart_rx_inst|baud_cnt [13] & \uart_rx_inst|Equal1~0_combout )))

	.dataa(\uart_rx_inst|baud_cnt [15]),
	.datab(\uart_rx_inst|baud_cnt [14]),
	.datac(\uart_rx_inst|baud_cnt [13]),
	.datad(\uart_rx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~1 .lut_mask = 16'h0100;
defparam \uart_rx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \uart_rx_inst|Equal2~0 (
// Equation(s):
// \uart_rx_inst|Equal2~0_combout  = (\uart_rx_inst|baud_cnt [5] & (\uart_rx_inst|baud_cnt [3] & (!\uart_rx_inst|baud_cnt [2] & !\uart_rx_inst|baud_cnt [4])))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(\uart_rx_inst|baud_cnt [3]),
	.datac(\uart_rx_inst|baud_cnt [2]),
	.datad(\uart_rx_inst|baud_cnt [4]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~0 .lut_mask = 16'h0008;
defparam \uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \uart_rx_inst|Equal2~1 (
// Equation(s):
// \uart_rx_inst|Equal2~1_combout  = (!\uart_rx_inst|baud_cnt [6] & (\uart_rx_inst|baud_cnt [9] & (\uart_rx_inst|baud_cnt [11] & !\uart_rx_inst|baud_cnt [10])))

	.dataa(\uart_rx_inst|baud_cnt [6]),
	.datab(\uart_rx_inst|baud_cnt [9]),
	.datac(\uart_rx_inst|baud_cnt [11]),
	.datad(\uart_rx_inst|baud_cnt [10]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~1 .lut_mask = 16'h0040;
defparam \uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \uart_rx_inst|Equal2~2 (
// Equation(s):
// \uart_rx_inst|Equal2~2_combout  = (\uart_rx_inst|Equal2~0_combout  & (!\uart_rx_inst|baud_cnt [12] & (\uart_rx_inst|Equal2~1_combout  & \uart_rx_inst|Equal1~1_combout )))

	.dataa(\uart_rx_inst|Equal2~0_combout ),
	.datab(\uart_rx_inst|baud_cnt [12]),
	.datac(\uart_rx_inst|Equal2~1_combout ),
	.datad(\uart_rx_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~2 .lut_mask = 16'h2000;
defparam \uart_rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \uart_rx_inst|rx_reg2 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg2 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \uart_rx_inst|Equal1~2 (
// Equation(s):
// \uart_rx_inst|Equal1~2_combout  = (!\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt [3] & (\uart_rx_inst|baud_cnt [2] & \uart_rx_inst|baud_cnt [4])))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(\uart_rx_inst|baud_cnt [3]),
	.datac(\uart_rx_inst|baud_cnt [2]),
	.datad(\uart_rx_inst|baud_cnt [4]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~2 .lut_mask = 16'h1000;
defparam \uart_rx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \uart_rx_inst|Equal1~3 (
// Equation(s):
// \uart_rx_inst|Equal1~3_combout  = (!\uart_rx_inst|baud_cnt [9] & \uart_rx_inst|baud_cnt [6])

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [9]),
	.datac(gnd),
	.datad(\uart_rx_inst|baud_cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~3 .lut_mask = 16'h3300;
defparam \uart_rx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \uart_rx_inst|Equal1~4 (
// Equation(s):
// \uart_rx_inst|Equal1~4_combout  = (\uart_rx_inst|Equal1~3_combout  & (\uart_rx_inst|baud_cnt [10] & (!\uart_rx_inst|baud_cnt [11] & \uart_rx_inst|Equal1~2_combout )))

	.dataa(\uart_rx_inst|Equal1~3_combout ),
	.datab(\uart_rx_inst|baud_cnt [10]),
	.datac(\uart_rx_inst|baud_cnt [11]),
	.datad(\uart_rx_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~4 .lut_mask = 16'h0800;
defparam \uart_rx_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \uart_rx_inst|work_en (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|work_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|work_en .is_wysiwyg = "true";
defparam \uart_rx_inst|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \uart_rx_inst|always5~0 (
// Equation(s):
// \uart_rx_inst|always5~0_combout  = ((\uart_rx_inst|baud_cnt [12] & (\uart_rx_inst|Equal1~4_combout  & \uart_rx_inst|Equal1~1_combout ))) # (!\uart_rx_inst|work_en~q )

	.dataa(\uart_rx_inst|baud_cnt [12]),
	.datab(\uart_rx_inst|Equal1~4_combout ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always5~0 .lut_mask = 16'h8F0F;
defparam \uart_rx_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \uart_rx_inst|rx_reg1 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \uart_rx_inst|start_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|start_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \uart_rx_inst|work_en~0 (
// Equation(s):
// \uart_rx_inst|work_en~0_combout  = (\uart_rx_inst|start_flag~q ) # ((\uart_rx_inst|work_en~q  & !\uart_rx_inst|always4~1_combout ))

	.dataa(gnd),
	.datab(\uart_rx_inst|start_flag~q ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|always4~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|work_en~0 .lut_mask = 16'hCCFC;
defparam \uart_rx_inst|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \uart_rx_inst|always3~0 (
// Equation(s):
// \uart_rx_inst|always3~0_combout  = (!\uart_rx_inst|rx_reg3~q  & (\uart_rx_inst|rx_reg2~q  & !\uart_rx_inst|work_en~q ))

	.dataa(\uart_rx_inst|rx_reg3~q ),
	.datab(\uart_rx_inst|rx_reg2~q ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always3~0 .lut_mask = 16'h0404;
defparam \uart_rx_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \uart_rx_inst|rx_reg1~0 (
// Equation(s):
// \uart_rx_inst|rx_reg1~0_combout  = !\rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1~0 .lut_mask = 16'h0F0F;
defparam \uart_rx_inst|rx_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[7]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[7]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|dout_2_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[6]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[6]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|dout_2_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[5]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[5]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|dout_2_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \sobel_ctrl_inst|a2[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a2[0]~feeder_combout  = \sobel_ctrl_inst|a3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|a3 [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[0]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \sobel_ctrl_inst|b2[7]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[7]~feeder_combout  = \sobel_ctrl_inst|b3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[7]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \sobel_ctrl_inst|b2[6]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[6]~feeder_combout  = \sobel_ctrl_inst|b3 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[6]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \sobel_ctrl_inst|b2[5]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[5]~feeder_combout  = \sobel_ctrl_inst|b3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[5]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \sobel_ctrl_inst|b2[3]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[3]~feeder_combout  = \sobel_ctrl_inst|b3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[3]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \sobel_ctrl_inst|b2[2]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[2]~feeder_combout  = \sobel_ctrl_inst|b3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[2]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \sobel_ctrl_inst|a2[7]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a2[7]~feeder_combout  = \sobel_ctrl_inst|a3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|a3 [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[7]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \sobel_ctrl_inst|b3[5]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b3[5]~feeder_combout  = \sobel_ctrl_inst|dout_2_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_2_reg [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[5]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \uart_rx_inst|rx_reg2~feeder (
// Equation(s):
// \uart_rx_inst|rx_reg2~feeder_combout  = \uart_rx_inst|rx_reg1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_reg1~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg2~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \tx~output (
	.i(!\uart_tx_inst|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \hsync~output (
	.i(!\vga_inst|vga_ctrl_inst|LessThan6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \vsync~output (
	.i(!\vga_inst|vga_ctrl_inst|LessThan7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \rgb[0]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \rgb[1]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \rgb[2]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \rgb[3]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \rgb[4]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \rgb[5]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \rgb[6]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \rgb[7]~output (
	.i(\vga_inst|vga_ctrl_inst|vga_rgb[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 6;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 6;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5891;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~0 (
// Equation(s):
// \sobel_ctrl_inst|Add2~0_combout  = (\sobel_ctrl_inst|rd_en~q  & (\sobel_ctrl_inst|cnt_rd [0] $ (VCC))) # (!\sobel_ctrl_inst|rd_en~q  & (\sobel_ctrl_inst|cnt_rd [0] & VCC))
// \sobel_ctrl_inst|Add2~1  = CARRY((\sobel_ctrl_inst|rd_en~q  & \sobel_ctrl_inst|cnt_rd [0]))

	.dataa(\sobel_ctrl_inst|rd_en~q ),
	.datab(\sobel_ctrl_inst|cnt_rd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add2~0_combout ),
	.cout(\sobel_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~0 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ((!\sys_rst_n~input_o ) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_n~0 .lut_mask = 16'h3FFF;
defparam \rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~0clkctrl .clock_type = "global clock";
defparam \rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \sobel_ctrl_inst|cnt_rd[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~2 (
// Equation(s):
// \sobel_ctrl_inst|Add2~2_combout  = (\sobel_ctrl_inst|cnt_rd [1] & (!\sobel_ctrl_inst|Add2~1 )) # (!\sobel_ctrl_inst|cnt_rd [1] & ((\sobel_ctrl_inst|Add2~1 ) # (GND)))
// \sobel_ctrl_inst|Add2~3  = CARRY((!\sobel_ctrl_inst|Add2~1 ) # (!\sobel_ctrl_inst|cnt_rd [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add2~1 ),
	.combout(\sobel_ctrl_inst|Add2~2_combout ),
	.cout(\sobel_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \sobel_ctrl_inst|cnt_rd[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~4 (
// Equation(s):
// \sobel_ctrl_inst|Add2~4_combout  = (\sobel_ctrl_inst|cnt_rd [2] & (\sobel_ctrl_inst|Add2~3  $ (GND))) # (!\sobel_ctrl_inst|cnt_rd [2] & (!\sobel_ctrl_inst|Add2~3  & VCC))
// \sobel_ctrl_inst|Add2~5  = CARRY((\sobel_ctrl_inst|cnt_rd [2] & !\sobel_ctrl_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add2~3 ),
	.combout(\sobel_ctrl_inst|Add2~4_combout ),
	.cout(\sobel_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd~2 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd~2_combout  = (\sobel_ctrl_inst|Add2~4_combout  & (((!\sobel_ctrl_inst|always8~0_combout ) # (!\sobel_ctrl_inst|cnt_rd [5])) # (!\sobel_ctrl_inst|always8~1_combout )))

	.dataa(\sobel_ctrl_inst|always8~1_combout ),
	.datab(\sobel_ctrl_inst|Add2~4_combout ),
	.datac(\sobel_ctrl_inst|cnt_rd [5]),
	.datad(\sobel_ctrl_inst|always8~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd~2 .lut_mask = 16'h4CCC;
defparam \sobel_ctrl_inst|cnt_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \sobel_ctrl_inst|cnt_rd[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~8 (
// Equation(s):
// \sobel_ctrl_inst|Add2~8_combout  = (\sobel_ctrl_inst|cnt_rd [4] & (\sobel_ctrl_inst|Add2~7  $ (GND))) # (!\sobel_ctrl_inst|cnt_rd [4] & (!\sobel_ctrl_inst|Add2~7  & VCC))
// \sobel_ctrl_inst|Add2~9  = CARRY((\sobel_ctrl_inst|cnt_rd [4] & !\sobel_ctrl_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add2~7 ),
	.combout(\sobel_ctrl_inst|Add2~8_combout ),
	.cout(\sobel_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \sobel_ctrl_inst|cnt_rd[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add2~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~10 (
// Equation(s):
// \sobel_ctrl_inst|Add2~10_combout  = (\sobel_ctrl_inst|cnt_rd [5] & (!\sobel_ctrl_inst|Add2~9 )) # (!\sobel_ctrl_inst|cnt_rd [5] & ((\sobel_ctrl_inst|Add2~9 ) # (GND)))
// \sobel_ctrl_inst|Add2~11  = CARRY((!\sobel_ctrl_inst|Add2~9 ) # (!\sobel_ctrl_inst|cnt_rd [5]))

	.dataa(\sobel_ctrl_inst|cnt_rd [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add2~9 ),
	.combout(\sobel_ctrl_inst|Add2~10_combout ),
	.cout(\sobel_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd~1 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd~1_combout  = (\sobel_ctrl_inst|Add2~10_combout  & (((!\sobel_ctrl_inst|cnt_rd [5]) # (!\sobel_ctrl_inst|always8~0_combout )) # (!\sobel_ctrl_inst|always8~1_combout )))

	.dataa(\sobel_ctrl_inst|always8~1_combout ),
	.datab(\sobel_ctrl_inst|always8~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_rd [5]),
	.datad(\sobel_ctrl_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd~1 .lut_mask = 16'h7F00;
defparam \sobel_ctrl_inst|cnt_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \sobel_ctrl_inst|cnt_rd[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~12 (
// Equation(s):
// \sobel_ctrl_inst|Add2~12_combout  = (\sobel_ctrl_inst|cnt_rd [6] & (\sobel_ctrl_inst|Add2~11  $ (GND))) # (!\sobel_ctrl_inst|cnt_rd [6] & (!\sobel_ctrl_inst|Add2~11  & VCC))
// \sobel_ctrl_inst|Add2~13  = CARRY((\sobel_ctrl_inst|cnt_rd [6] & !\sobel_ctrl_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add2~11 ),
	.combout(\sobel_ctrl_inst|Add2~12_combout ),
	.cout(\sobel_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_rd~0 (
// Equation(s):
// \sobel_ctrl_inst|cnt_rd~0_combout  = (\sobel_ctrl_inst|Add2~12_combout  & (((!\sobel_ctrl_inst|cnt_rd [5]) # (!\sobel_ctrl_inst|always8~0_combout )) # (!\sobel_ctrl_inst|always8~1_combout )))

	.dataa(\sobel_ctrl_inst|always8~1_combout ),
	.datab(\sobel_ctrl_inst|always8~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_rd [5]),
	.datad(\sobel_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd~0 .lut_mask = 16'h7F00;
defparam \sobel_ctrl_inst|cnt_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \sobel_ctrl_inst|cnt_rd[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_rd~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add2~14 (
// Equation(s):
// \sobel_ctrl_inst|Add2~14_combout  = \sobel_ctrl_inst|cnt_rd [7] $ (\sobel_ctrl_inst|Add2~13 )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_rd [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add2~13 ),
	.combout(\sobel_ctrl_inst|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add2~14 .lut_mask = 16'h3C3C;
defparam \sobel_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \sobel_ctrl_inst|cnt_rd[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add2~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_rd[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_rd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \sobel_ctrl_inst|always8~0 (
// Equation(s):
// \sobel_ctrl_inst|always8~0_combout  = (!\sobel_ctrl_inst|cnt_rd [3] & (!\sobel_ctrl_inst|cnt_rd [7] & (!\sobel_ctrl_inst|cnt_rd [4] & !\sobel_ctrl_inst|cnt_rd [2])))

	.dataa(\sobel_ctrl_inst|cnt_rd [3]),
	.datab(\sobel_ctrl_inst|cnt_rd [7]),
	.datac(\sobel_ctrl_inst|cnt_rd [4]),
	.datad(\sobel_ctrl_inst|cnt_rd [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always8~0 .lut_mask = 16'h0001;
defparam \sobel_ctrl_inst|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \uart_rx_inst|Add1~2 (
// Equation(s):
// \uart_rx_inst|Add1~2_combout  = (\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|Add1~1 )) # (!\uart_rx_inst|bit_cnt [1] & ((\uart_rx_inst|Add1~1 ) # (GND)))
// \uart_rx_inst|Add1~3  = CARRY((!\uart_rx_inst|Add1~1 ) # (!\uart_rx_inst|bit_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~1 ),
	.combout(\uart_rx_inst|Add1~2_combout ),
	.cout(\uart_rx_inst|Add1~3 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \uart_rx_inst|Add1~4 (
// Equation(s):
// \uart_rx_inst|Add1~4_combout  = (\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|Add1~3  $ (GND))) # (!\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|Add1~3  & VCC))
// \uart_rx_inst|Add1~5  = CARRY((\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|Add1~3 ))

	.dataa(\uart_rx_inst|bit_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~3 ),
	.combout(\uart_rx_inst|Add1~4_combout ),
	.cout(\uart_rx_inst|Add1~5 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \uart_rx_inst|Add1~6 (
// Equation(s):
// \uart_rx_inst|Add1~6_combout  = \uart_rx_inst|bit_cnt [3] $ (\uart_rx_inst|Add1~5 )

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|Add1~5 ),
	.combout(\uart_rx_inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add1~6 .lut_mask = 16'h3C3C;
defparam \uart_rx_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~0 (
// Equation(s):
// \uart_rx_inst|bit_cnt~0_combout  = (\uart_rx_inst|Add1~6_combout  & (((!\uart_rx_inst|bit_cnt [3]) # (!\uart_rx_inst|always4~0_combout )) # (!\uart_rx_inst|bit_flag~q )))

	.dataa(\uart_rx_inst|bit_flag~q ),
	.datab(\uart_rx_inst|always4~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(\uart_rx_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~0 .lut_mask = 16'h7F00;
defparam \uart_rx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \uart_rx_inst|bit_cnt[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \uart_rx_inst|Add1~0 (
// Equation(s):
// \uart_rx_inst|Add1~0_combout  = (\uart_rx_inst|bit_flag~q  & (\uart_rx_inst|bit_cnt [0] $ (VCC))) # (!\uart_rx_inst|bit_flag~q  & (\uart_rx_inst|bit_cnt [0] & VCC))
// \uart_rx_inst|Add1~1  = CARRY((\uart_rx_inst|bit_flag~q  & \uart_rx_inst|bit_cnt [0]))

	.dataa(\uart_rx_inst|bit_flag~q ),
	.datab(\uart_rx_inst|bit_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|Add1~0_combout ),
	.cout(\uart_rx_inst|Add1~1 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~0 .lut_mask = 16'h6688;
defparam \uart_rx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~1 (
// Equation(s):
// \uart_rx_inst|bit_cnt~1_combout  = (\uart_rx_inst|Add1~0_combout  & (((!\uart_rx_inst|always4~0_combout ) # (!\uart_rx_inst|bit_cnt [3])) # (!\uart_rx_inst|bit_flag~q )))

	.dataa(\uart_rx_inst|bit_flag~q ),
	.datab(\uart_rx_inst|bit_cnt [3]),
	.datac(\uart_rx_inst|Add1~0_combout ),
	.datad(\uart_rx_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~1 .lut_mask = 16'h70F0;
defparam \uart_rx_inst|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \uart_rx_inst|bit_cnt[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \uart_rx_inst|bit_cnt[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \uart_rx_inst|bit_cnt[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \uart_rx_inst|always4~0 (
// Equation(s):
// \uart_rx_inst|always4~0_combout  = (!\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [0]))

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~0 .lut_mask = 16'h0003;
defparam \uart_rx_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \uart_rx_inst|always4~1 (
// Equation(s):
// \uart_rx_inst|always4~1_combout  = (\uart_rx_inst|bit_flag~q  & (\uart_rx_inst|always4~0_combout  & \uart_rx_inst|bit_cnt [3]))

	.dataa(\uart_rx_inst|bit_flag~q ),
	.datab(\uart_rx_inst|always4~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~1 .lut_mask = 16'h8080;
defparam \uart_rx_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \uart_rx_inst|rx_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|always4~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \uart_rx_inst|po_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_flag~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|po_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~0 (
// Equation(s):
// \sobel_ctrl_inst|Add0~0_combout  = (\sobel_ctrl_inst|cnt_col [0] & (\uart_rx_inst|po_flag~q  $ (VCC))) # (!\sobel_ctrl_inst|cnt_col [0] & (\uart_rx_inst|po_flag~q  & VCC))
// \sobel_ctrl_inst|Add0~1  = CARRY((\sobel_ctrl_inst|cnt_col [0] & \uart_rx_inst|po_flag~q ))

	.dataa(\sobel_ctrl_inst|cnt_col [0]),
	.datab(\uart_rx_inst|po_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add0~0_combout ),
	.cout(\sobel_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~0 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~2 (
// Equation(s):
// \sobel_ctrl_inst|Add0~2_combout  = (\sobel_ctrl_inst|cnt_col [1] & (!\sobel_ctrl_inst|Add0~1 )) # (!\sobel_ctrl_inst|cnt_col [1] & ((\sobel_ctrl_inst|Add0~1 ) # (GND)))
// \sobel_ctrl_inst|Add0~3  = CARRY((!\sobel_ctrl_inst|Add0~1 ) # (!\sobel_ctrl_inst|cnt_col [1]))

	.dataa(\sobel_ctrl_inst|cnt_col [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~1 ),
	.combout(\sobel_ctrl_inst|Add0~2_combout ),
	.cout(\sobel_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~6 (
// Equation(s):
// \sobel_ctrl_inst|Add0~6_combout  = (\sobel_ctrl_inst|cnt_col [3] & (!\sobel_ctrl_inst|Add0~5 )) # (!\sobel_ctrl_inst|cnt_col [3] & ((\sobel_ctrl_inst|Add0~5 ) # (GND)))
// \sobel_ctrl_inst|Add0~7  = CARRY((!\sobel_ctrl_inst|Add0~5 ) # (!\sobel_ctrl_inst|cnt_col [3]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~5 ),
	.combout(\sobel_ctrl_inst|Add0~6_combout ),
	.cout(\sobel_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \sobel_ctrl_inst|cnt_col[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~8 (
// Equation(s):
// \sobel_ctrl_inst|Add0~8_combout  = (\sobel_ctrl_inst|cnt_col [4] & (\sobel_ctrl_inst|Add0~7  $ (GND))) # (!\sobel_ctrl_inst|cnt_col [4] & (!\sobel_ctrl_inst|Add0~7  & VCC))
// \sobel_ctrl_inst|Add0~9  = CARRY((\sobel_ctrl_inst|cnt_col [4] & !\sobel_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~7 ),
	.combout(\sobel_ctrl_inst|Add0~8_combout ),
	.cout(\sobel_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \sobel_ctrl_inst|cnt_col[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~10 (
// Equation(s):
// \sobel_ctrl_inst|Add0~10_combout  = (\sobel_ctrl_inst|cnt_col [5] & (!\sobel_ctrl_inst|Add0~9 )) # (!\sobel_ctrl_inst|cnt_col [5] & ((\sobel_ctrl_inst|Add0~9 ) # (GND)))
// \sobel_ctrl_inst|Add0~11  = CARRY((!\sobel_ctrl_inst|Add0~9 ) # (!\sobel_ctrl_inst|cnt_col [5]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~9 ),
	.combout(\sobel_ctrl_inst|Add0~10_combout ),
	.cout(\sobel_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_col~1 (
// Equation(s):
// \sobel_ctrl_inst|cnt_col~1_combout  = (\sobel_ctrl_inst|Add0~10_combout  & (((!\uart_rx_inst|po_flag~q ) # (!\sobel_ctrl_inst|Equal0~0_combout )) # (!\sobel_ctrl_inst|Equal0~1_combout )))

	.dataa(\sobel_ctrl_inst|Equal0~1_combout ),
	.datab(\sobel_ctrl_inst|Add0~10_combout ),
	.datac(\sobel_ctrl_inst|Equal0~0_combout ),
	.datad(\uart_rx_inst|po_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_col~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col~1 .lut_mask = 16'h4CCC;
defparam \sobel_ctrl_inst|cnt_col~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \sobel_ctrl_inst|cnt_col[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_col~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~12 (
// Equation(s):
// \sobel_ctrl_inst|Add0~12_combout  = (\sobel_ctrl_inst|cnt_col [6] & (\sobel_ctrl_inst|Add0~11  $ (GND))) # (!\sobel_ctrl_inst|cnt_col [6] & (!\sobel_ctrl_inst|Add0~11  & VCC))
// \sobel_ctrl_inst|Add0~13  = CARRY((\sobel_ctrl_inst|cnt_col [6] & !\sobel_ctrl_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_col [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add0~11 ),
	.combout(\sobel_ctrl_inst|Add0~12_combout ),
	.cout(\sobel_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_col~0 (
// Equation(s):
// \sobel_ctrl_inst|cnt_col~0_combout  = (\sobel_ctrl_inst|Add0~12_combout  & (((!\uart_rx_inst|po_flag~q ) # (!\sobel_ctrl_inst|Equal0~0_combout )) # (!\sobel_ctrl_inst|Equal0~1_combout )))

	.dataa(\sobel_ctrl_inst|Equal0~1_combout ),
	.datab(\sobel_ctrl_inst|Add0~12_combout ),
	.datac(\sobel_ctrl_inst|Equal0~0_combout ),
	.datad(\uart_rx_inst|po_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_col~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col~0 .lut_mask = 16'h4CCC;
defparam \sobel_ctrl_inst|cnt_col~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \sobel_ctrl_inst|cnt_col[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_col~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add0~14 (
// Equation(s):
// \sobel_ctrl_inst|Add0~14_combout  = \sobel_ctrl_inst|cnt_col [7] $ (\sobel_ctrl_inst|Add0~13 )

	.dataa(\sobel_ctrl_inst|cnt_col [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add0~13 ),
	.combout(\sobel_ctrl_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add0~14 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \sobel_ctrl_inst|cnt_col[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Equal0~0 (
// Equation(s):
// \sobel_ctrl_inst|Equal0~0_combout  = (!\sobel_ctrl_inst|cnt_col [4] & (\sobel_ctrl_inst|cnt_col [6] & (!\sobel_ctrl_inst|cnt_col [7] & \sobel_ctrl_inst|cnt_col [5])))

	.dataa(\sobel_ctrl_inst|cnt_col [4]),
	.datab(\sobel_ctrl_inst|cnt_col [6]),
	.datac(\sobel_ctrl_inst|cnt_col [7]),
	.datad(\sobel_ctrl_inst|cnt_col [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Equal0~0 .lut_mask = 16'h0400;
defparam \sobel_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_col~3 (
// Equation(s):
// \sobel_ctrl_inst|cnt_col~3_combout  = (\sobel_ctrl_inst|Add0~0_combout  & (((!\uart_rx_inst|po_flag~q ) # (!\sobel_ctrl_inst|Equal0~0_combout )) # (!\sobel_ctrl_inst|Equal0~1_combout )))

	.dataa(\sobel_ctrl_inst|Equal0~1_combout ),
	.datab(\sobel_ctrl_inst|Equal0~0_combout ),
	.datac(\sobel_ctrl_inst|Add0~0_combout ),
	.datad(\uart_rx_inst|po_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_col~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col~3 .lut_mask = 16'h70F0;
defparam \sobel_ctrl_inst|cnt_col~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \sobel_ctrl_inst|cnt_col[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_col~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \sobel_ctrl_inst|cnt_col[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_col[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \sobel_ctrl_inst|Equal0~1 (
// Equation(s):
// \sobel_ctrl_inst|Equal0~1_combout  = (\sobel_ctrl_inst|cnt_col [2] & (!\sobel_ctrl_inst|cnt_col [0] & (!\sobel_ctrl_inst|cnt_col [3] & !\sobel_ctrl_inst|cnt_col [1])))

	.dataa(\sobel_ctrl_inst|cnt_col [2]),
	.datab(\sobel_ctrl_inst|cnt_col [0]),
	.datac(\sobel_ctrl_inst|cnt_col [3]),
	.datad(\sobel_ctrl_inst|cnt_col [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \sobel_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \sobel_ctrl_inst|always0~0 (
// Equation(s):
// \sobel_ctrl_inst|always0~0_combout  = (\sobel_ctrl_inst|Equal0~0_combout  & (\sobel_ctrl_inst|Equal0~1_combout  & \uart_rx_inst|po_flag~q ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|Equal0~0_combout ),
	.datac(\sobel_ctrl_inst|Equal0~1_combout ),
	.datad(\uart_rx_inst|po_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always0~0 .lut_mask = 16'hC000;
defparam \sobel_ctrl_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~0 (
// Equation(s):
// \sobel_ctrl_inst|Add1~0_combout  = \sobel_ctrl_inst|cnt_row [0] $ (VCC)
// \sobel_ctrl_inst|Add1~1  = CARRY(\sobel_ctrl_inst|cnt_row [0])

	.dataa(\sobel_ctrl_inst|cnt_row [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add1~0_combout ),
	.cout(\sobel_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \sobel_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~2 (
// Equation(s):
// \sobel_ctrl_inst|Add1~2_combout  = (\sobel_ctrl_inst|cnt_row [1] & (!\sobel_ctrl_inst|Add1~1 )) # (!\sobel_ctrl_inst|cnt_row [1] & ((\sobel_ctrl_inst|Add1~1 ) # (GND)))
// \sobel_ctrl_inst|Add1~3  = CARRY((!\sobel_ctrl_inst|Add1~1 ) # (!\sobel_ctrl_inst|cnt_row [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~1 ),
	.combout(\sobel_ctrl_inst|Add1~2_combout ),
	.cout(\sobel_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~8 (
// Equation(s):
// \sobel_ctrl_inst|Add1~8_combout  = (\sobel_ctrl_inst|cnt_row [4] & (\sobel_ctrl_inst|Add1~7  $ (GND))) # (!\sobel_ctrl_inst|cnt_row [4] & (!\sobel_ctrl_inst|Add1~7  & VCC))
// \sobel_ctrl_inst|Add1~9  = CARRY((\sobel_ctrl_inst|cnt_row [4] & !\sobel_ctrl_inst|Add1~7 ))

	.dataa(\sobel_ctrl_inst|cnt_row [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~7 ),
	.combout(\sobel_ctrl_inst|Add1~8_combout ),
	.cout(\sobel_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[4]~5 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[4]~5_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (((\sobel_ctrl_inst|cnt_row [4] & !\sobel_ctrl_inst|always0~0_combout )))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~8_combout ) # 
// ((\sobel_ctrl_inst|cnt_row [4] & !\sobel_ctrl_inst|always0~0_combout ))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~8_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [4]),
	.datad(\sobel_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[4]~5 .lut_mask = 16'h44F4;
defparam \sobel_ctrl_inst|cnt_row[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \sobel_ctrl_inst|cnt_row[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \sobel_ctrl_inst|always1~1 (
// Equation(s):
// \sobel_ctrl_inst|always1~1_combout  = (\sobel_ctrl_inst|cnt_row [5] & (!\sobel_ctrl_inst|cnt_row [4] & (\sobel_ctrl_inst|cnt_row [2] & !\sobel_ctrl_inst|cnt_row [3])))

	.dataa(\sobel_ctrl_inst|cnt_row [5]),
	.datab(\sobel_ctrl_inst|cnt_row [4]),
	.datac(\sobel_ctrl_inst|cnt_row [2]),
	.datad(\sobel_ctrl_inst|cnt_row [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always1~1 .lut_mask = 16'h0020;
defparam \sobel_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \sobel_ctrl_inst|always1~2 (
// Equation(s):
// \sobel_ctrl_inst|always1~2_combout  = (\sobel_ctrl_inst|always1~0_combout  & (\sobel_ctrl_inst|Equal0~0_combout  & (\sobel_ctrl_inst|Equal0~1_combout  & \sobel_ctrl_inst|always1~1_combout )))

	.dataa(\sobel_ctrl_inst|always1~0_combout ),
	.datab(\sobel_ctrl_inst|Equal0~0_combout ),
	.datac(\sobel_ctrl_inst|Equal0~1_combout ),
	.datad(\sobel_ctrl_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always1~2 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[1]~2 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[1]~2_combout  = (\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|Add1~2_combout  & ((\sobel_ctrl_inst|cnt_row [1]) # (!\sobel_ctrl_inst|always1~2_combout )))) # (!\sobel_ctrl_inst|always0~0_combout  & 
// (((\sobel_ctrl_inst|cnt_row [1]))))

	.dataa(\sobel_ctrl_inst|always0~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~2_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [1]),
	.datad(\sobel_ctrl_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[1]~2 .lut_mask = 16'hD0D8;
defparam \sobel_ctrl_inst|cnt_row[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \sobel_ctrl_inst|cnt_row[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~4 (
// Equation(s):
// \sobel_ctrl_inst|Add1~4_combout  = (\sobel_ctrl_inst|cnt_row [2] & (\sobel_ctrl_inst|Add1~3  $ (GND))) # (!\sobel_ctrl_inst|cnt_row [2] & (!\sobel_ctrl_inst|Add1~3  & VCC))
// \sobel_ctrl_inst|Add1~5  = CARRY((\sobel_ctrl_inst|cnt_row [2] & !\sobel_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~3 ),
	.combout(\sobel_ctrl_inst|Add1~4_combout ),
	.cout(\sobel_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[2]~4 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[2]~4_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (((\sobel_ctrl_inst|cnt_row [2] & !\sobel_ctrl_inst|always0~0_combout )))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~4_combout ) # 
// ((\sobel_ctrl_inst|cnt_row [2] & !\sobel_ctrl_inst|always0~0_combout ))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~4_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [2]),
	.datad(\sobel_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[2]~4 .lut_mask = 16'h44F4;
defparam \sobel_ctrl_inst|cnt_row[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \sobel_ctrl_inst|cnt_row[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~6 (
// Equation(s):
// \sobel_ctrl_inst|Add1~6_combout  = (\sobel_ctrl_inst|cnt_row [3] & (!\sobel_ctrl_inst|Add1~5 )) # (!\sobel_ctrl_inst|cnt_row [3] & ((\sobel_ctrl_inst|Add1~5 ) # (GND)))
// \sobel_ctrl_inst|Add1~7  = CARRY((!\sobel_ctrl_inst|Add1~5 ) # (!\sobel_ctrl_inst|cnt_row [3]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~5 ),
	.combout(\sobel_ctrl_inst|Add1~6_combout ),
	.cout(\sobel_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[3]~6 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[3]~6_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (!\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|cnt_row [3]))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~6_combout ) # 
// ((!\sobel_ctrl_inst|always0~0_combout  & \sobel_ctrl_inst|cnt_row [3]))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [3]),
	.datad(\sobel_ctrl_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[3]~6 .lut_mask = 16'h7530;
defparam \sobel_ctrl_inst|cnt_row[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \sobel_ctrl_inst|cnt_row[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~10 (
// Equation(s):
// \sobel_ctrl_inst|Add1~10_combout  = (\sobel_ctrl_inst|cnt_row [5] & (!\sobel_ctrl_inst|Add1~9 )) # (!\sobel_ctrl_inst|cnt_row [5] & ((\sobel_ctrl_inst|Add1~9 ) # (GND)))
// \sobel_ctrl_inst|Add1~11  = CARRY((!\sobel_ctrl_inst|Add1~9 ) # (!\sobel_ctrl_inst|cnt_row [5]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~9 ),
	.combout(\sobel_ctrl_inst|Add1~10_combout ),
	.cout(\sobel_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[5]~7 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[5]~7_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (((\sobel_ctrl_inst|cnt_row [5] & !\sobel_ctrl_inst|always0~0_combout )))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~10_combout ) # 
// ((\sobel_ctrl_inst|cnt_row [5] & !\sobel_ctrl_inst|always0~0_combout ))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~10_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [5]),
	.datad(\sobel_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[5]~7 .lut_mask = 16'h44F4;
defparam \sobel_ctrl_inst|cnt_row[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \sobel_ctrl_inst|cnt_row[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~12 (
// Equation(s):
// \sobel_ctrl_inst|Add1~12_combout  = (\sobel_ctrl_inst|cnt_row [6] & (\sobel_ctrl_inst|Add1~11  $ (GND))) # (!\sobel_ctrl_inst|cnt_row [6] & (!\sobel_ctrl_inst|Add1~11  & VCC))
// \sobel_ctrl_inst|Add1~13  = CARRY((\sobel_ctrl_inst|cnt_row [6] & !\sobel_ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add1~11 ),
	.combout(\sobel_ctrl_inst|Add1~12_combout ),
	.cout(\sobel_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[6]~8 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[6]~8_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (((\sobel_ctrl_inst|cnt_row [6] & !\sobel_ctrl_inst|always0~0_combout )))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~12_combout ) # 
// ((\sobel_ctrl_inst|cnt_row [6] & !\sobel_ctrl_inst|always0~0_combout ))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~12_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [6]),
	.datad(\sobel_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[6]~8 .lut_mask = 16'h44F4;
defparam \sobel_ctrl_inst|cnt_row[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \sobel_ctrl_inst|cnt_row[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \sobel_ctrl_inst|always4~0 (
// Equation(s):
// \sobel_ctrl_inst|always4~0_combout  = (!\sobel_ctrl_inst|cnt_row [4] & (!\sobel_ctrl_inst|cnt_row [2] & !\sobel_ctrl_inst|cnt_row [3]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|cnt_row [4]),
	.datac(\sobel_ctrl_inst|cnt_row [2]),
	.datad(\sobel_ctrl_inst|cnt_row [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always4~0 .lut_mask = 16'h0003;
defparam \sobel_ctrl_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \sobel_ctrl_inst|always2~1 (
// Equation(s):
// \sobel_ctrl_inst|always2~1_combout  = (!\sobel_ctrl_inst|cnt_row [1] & (\sobel_ctrl_inst|always4~0_combout  & !\sobel_ctrl_inst|cnt_row [5]))

	.dataa(\sobel_ctrl_inst|cnt_row [1]),
	.datab(\sobel_ctrl_inst|always4~0_combout ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|cnt_row [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always2~1 .lut_mask = 16'h0044;
defparam \sobel_ctrl_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add1~14 (
// Equation(s):
// \sobel_ctrl_inst|Add1~14_combout  = \sobel_ctrl_inst|Add1~13  $ (\sobel_ctrl_inst|cnt_row [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|cnt_row [7]),
	.cin(\sobel_ctrl_inst|Add1~13 ),
	.combout(\sobel_ctrl_inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add1~14 .lut_mask = 16'h0FF0;
defparam \sobel_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[7]~1 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[7]~1_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (((\sobel_ctrl_inst|cnt_row [7] & !\sobel_ctrl_inst|always0~0_combout )))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~14_combout ) # 
// ((\sobel_ctrl_inst|cnt_row [7] & !\sobel_ctrl_inst|always0~0_combout ))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|Add1~14_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [7]),
	.datad(\sobel_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[7]~1 .lut_mask = 16'h44F4;
defparam \sobel_ctrl_inst|cnt_row[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \sobel_ctrl_inst|cnt_row[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \sobel_ctrl_inst|always2~0 (
// Equation(s):
// \sobel_ctrl_inst|always2~0_combout  = (\uart_rx_inst|po_flag~q  & !\sobel_ctrl_inst|cnt_row [7])

	.dataa(gnd),
	.datab(\uart_rx_inst|po_flag~q ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|cnt_row [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always2~0 .lut_mask = 16'h00CC;
defparam \sobel_ctrl_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \sobel_ctrl_inst|always6~2 (
// Equation(s):
// \sobel_ctrl_inst|always6~2_combout  = (\sobel_ctrl_inst|always2~0_combout  & ((\sobel_ctrl_inst|cnt_row [6] & (\sobel_ctrl_inst|always6~1_combout )) # (!\sobel_ctrl_inst|cnt_row [6] & ((!\sobel_ctrl_inst|always2~1_combout )))))

	.dataa(\sobel_ctrl_inst|always6~1_combout ),
	.datab(\sobel_ctrl_inst|cnt_row [6]),
	.datac(\sobel_ctrl_inst|always2~1_combout ),
	.datad(\sobel_ctrl_inst|always2~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always6~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always6~2 .lut_mask = 16'h8B00;
defparam \sobel_ctrl_inst|always6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \sobel_ctrl_inst|rd_en (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|always6~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \sobel_ctrl_inst|rd_en_reg (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|rd_en~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_en_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en_reg .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_en_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \sobel_ctrl_inst|rd_en_reg1~feeder (
// Equation(s):
// \sobel_ctrl_inst|rd_en_reg1~feeder_combout  = \sobel_ctrl_inst|rd_en_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|rd_en_reg~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|rd_en_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en_reg1~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|rd_en_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \sobel_ctrl_inst|rd_en_reg1 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|rd_en_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|rd_en_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|rd_en_reg1 .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|rd_en_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \sobel_ctrl_inst|always15~0 (
// Equation(s):
// \sobel_ctrl_inst|always15~0_combout  = (\sobel_ctrl_inst|cnt_rd [6]) # ((\sobel_ctrl_inst|cnt_rd [5]) # (\sobel_ctrl_inst|cnt_rd [1] $ (!\sobel_ctrl_inst|cnt_rd [0])))

	.dataa(\sobel_ctrl_inst|cnt_rd [6]),
	.datab(\sobel_ctrl_inst|cnt_rd [1]),
	.datac(\sobel_ctrl_inst|cnt_rd [5]),
	.datad(\sobel_ctrl_inst|cnt_rd [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always15~0 .lut_mask = 16'hFEFB;
defparam \sobel_ctrl_inst|always15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \sobel_ctrl_inst|always15~1 (
// Equation(s):
// \sobel_ctrl_inst|always15~1_combout  = (\sobel_ctrl_inst|rd_en_reg1~q  & ((\sobel_ctrl_inst|always15~0_combout ) # (!\sobel_ctrl_inst|always8~0_combout )))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|always8~0_combout ),
	.datac(\sobel_ctrl_inst|rd_en_reg1~q ),
	.datad(\sobel_ctrl_inst|always15~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always15~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always15~1 .lut_mask = 16'hF030;
defparam \sobel_ctrl_inst|always15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \sobel_ctrl_inst|gx_gy_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|always15~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx_gy_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx_gy_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx_gy_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \sobel_ctrl_inst|gxy_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|gx_gy_flag~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \sobel_ctrl_inst|com_flag~feeder (
// Equation(s):
// \sobel_ctrl_inst|com_flag~feeder_combout  = \sobel_ctrl_inst|gxy_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|gxy_flag~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|com_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|com_flag~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|com_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \sobel_ctrl_inst|com_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|com_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|com_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|com_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|com_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \sobel_ctrl_inst|po_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|com_flag~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|po_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|po_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|po_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \uart_tx_inst|work_en~0 (
// Equation(s):
// \uart_tx_inst|work_en~0_combout  = (\sobel_ctrl_inst|po_flag~q ) # ((!\uart_tx_inst|always0~1_combout  & \uart_tx_inst|work_en~q ))

	.dataa(\uart_tx_inst|always0~1_combout ),
	.datab(\sobel_ctrl_inst|po_flag~q ),
	.datac(\uart_tx_inst|work_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx_inst|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|work_en~0 .lut_mask = 16'hDCDC;
defparam \uart_tx_inst|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \uart_tx_inst|work_en (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|work_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|work_en .is_wysiwyg = "true";
defparam \uart_tx_inst|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \uart_tx_inst|always3~0 (
// Equation(s):
// \uart_tx_inst|always3~0_combout  = (!\uart_tx_inst|work_en~q ) # (!\uart_tx_inst|bit_flag~q )

	.dataa(\uart_tx_inst|bit_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_tx_inst|work_en~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always3~0 .lut_mask = 16'h55FF;
defparam \uart_tx_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[0]~16 (
// Equation(s):
// \uart_tx_inst|baud_cnt[0]~16_combout  = (\uart_tx_inst|work_en~q  & (\uart_tx_inst|baud_cnt [0] $ (VCC))) # (!\uart_tx_inst|work_en~q  & (\uart_tx_inst|baud_cnt [0] & VCC))
// \uart_tx_inst|baud_cnt[0]~17  = CARRY((\uart_tx_inst|work_en~q  & \uart_tx_inst|baud_cnt [0]))

	.dataa(\uart_tx_inst|work_en~q ),
	.datab(\uart_tx_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_tx_inst|baud_cnt[0]~16_combout ),
	.cout(\uart_tx_inst|baud_cnt[0]~17 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[0]~16 .lut_mask = 16'h6688;
defparam \uart_tx_inst|baud_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[6]~28 (
// Equation(s):
// \uart_tx_inst|baud_cnt[6]~28_combout  = (\uart_tx_inst|baud_cnt [6] & (\uart_tx_inst|baud_cnt[5]~27  $ (GND))) # (!\uart_tx_inst|baud_cnt [6] & (!\uart_tx_inst|baud_cnt[5]~27  & VCC))
// \uart_tx_inst|baud_cnt[6]~29  = CARRY((\uart_tx_inst|baud_cnt [6] & !\uart_tx_inst|baud_cnt[5]~27 ))

	.dataa(\uart_tx_inst|baud_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[5]~27 ),
	.combout(\uart_tx_inst|baud_cnt[6]~28_combout ),
	.cout(\uart_tx_inst|baud_cnt[6]~29 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \uart_tx_inst|baud_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[7]~30 (
// Equation(s):
// \uart_tx_inst|baud_cnt[7]~30_combout  = (\uart_tx_inst|baud_cnt [7] & (!\uart_tx_inst|baud_cnt[6]~29 )) # (!\uart_tx_inst|baud_cnt [7] & ((\uart_tx_inst|baud_cnt[6]~29 ) # (GND)))
// \uart_tx_inst|baud_cnt[7]~31  = CARRY((!\uart_tx_inst|baud_cnt[6]~29 ) # (!\uart_tx_inst|baud_cnt [7]))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[6]~29 ),
	.combout(\uart_tx_inst|baud_cnt[7]~30_combout ),
	.cout(\uart_tx_inst|baud_cnt[7]~31 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|baud_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \uart_tx_inst|baud_cnt[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[8]~32 (
// Equation(s):
// \uart_tx_inst|baud_cnt[8]~32_combout  = (\uart_tx_inst|baud_cnt [8] & (\uart_tx_inst|baud_cnt[7]~31  $ (GND))) # (!\uart_tx_inst|baud_cnt [8] & (!\uart_tx_inst|baud_cnt[7]~31  & VCC))
// \uart_tx_inst|baud_cnt[8]~33  = CARRY((\uart_tx_inst|baud_cnt [8] & !\uart_tx_inst|baud_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[7]~31 ),
	.combout(\uart_tx_inst|baud_cnt[8]~32_combout ),
	.cout(\uart_tx_inst|baud_cnt[8]~33 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \uart_tx_inst|baud_cnt[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[9]~34 (
// Equation(s):
// \uart_tx_inst|baud_cnt[9]~34_combout  = (\uart_tx_inst|baud_cnt [9] & (!\uart_tx_inst|baud_cnt[8]~33 )) # (!\uart_tx_inst|baud_cnt [9] & ((\uart_tx_inst|baud_cnt[8]~33 ) # (GND)))
// \uart_tx_inst|baud_cnt[9]~35  = CARRY((!\uart_tx_inst|baud_cnt[8]~33 ) # (!\uart_tx_inst|baud_cnt [9]))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[8]~33 ),
	.combout(\uart_tx_inst|baud_cnt[9]~34_combout ),
	.cout(\uart_tx_inst|baud_cnt[9]~35 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|baud_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \uart_tx_inst|baud_cnt[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[10]~36 (
// Equation(s):
// \uart_tx_inst|baud_cnt[10]~36_combout  = (\uart_tx_inst|baud_cnt [10] & (\uart_tx_inst|baud_cnt[9]~35  $ (GND))) # (!\uart_tx_inst|baud_cnt [10] & (!\uart_tx_inst|baud_cnt[9]~35  & VCC))
// \uart_tx_inst|baud_cnt[10]~37  = CARRY((\uart_tx_inst|baud_cnt [10] & !\uart_tx_inst|baud_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[9]~35 ),
	.combout(\uart_tx_inst|baud_cnt[10]~36_combout ),
	.cout(\uart_tx_inst|baud_cnt[10]~37 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \uart_tx_inst|baud_cnt[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[12]~40 (
// Equation(s):
// \uart_tx_inst|baud_cnt[12]~40_combout  = (\uart_tx_inst|baud_cnt [12] & (\uart_tx_inst|baud_cnt[11]~39  $ (GND))) # (!\uart_tx_inst|baud_cnt [12] & (!\uart_tx_inst|baud_cnt[11]~39  & VCC))
// \uart_tx_inst|baud_cnt[12]~41  = CARRY((\uart_tx_inst|baud_cnt [12] & !\uart_tx_inst|baud_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[11]~39 ),
	.combout(\uart_tx_inst|baud_cnt[12]~40_combout ),
	.cout(\uart_tx_inst|baud_cnt[12]~41 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \uart_tx_inst|baud_cnt[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[14]~44 (
// Equation(s):
// \uart_tx_inst|baud_cnt[14]~44_combout  = (\uart_tx_inst|baud_cnt [14] & (\uart_tx_inst|baud_cnt[13]~43  $ (GND))) # (!\uart_tx_inst|baud_cnt [14] & (!\uart_tx_inst|baud_cnt[13]~43  & VCC))
// \uart_tx_inst|baud_cnt[14]~45  = CARRY((\uart_tx_inst|baud_cnt [14] & !\uart_tx_inst|baud_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[13]~43 ),
	.combout(\uart_tx_inst|baud_cnt[14]~44_combout ),
	.cout(\uart_tx_inst|baud_cnt[14]~45 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \uart_tx_inst|baud_cnt[14] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[14] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[15]~46 (
// Equation(s):
// \uart_tx_inst|baud_cnt[15]~46_combout  = \uart_tx_inst|baud_cnt [15] $ (\uart_tx_inst|baud_cnt[14]~45 )

	.dataa(\uart_tx_inst|baud_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_tx_inst|baud_cnt[14]~45 ),
	.combout(\uart_tx_inst|baud_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \uart_tx_inst|baud_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \uart_tx_inst|baud_cnt[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[15] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \uart_tx_inst|Equal1~0 (
// Equation(s):
// \uart_tx_inst|Equal1~0_combout  = (!\uart_tx_inst|baud_cnt [5] & (!\uart_tx_inst|baud_cnt [7] & (!\uart_tx_inst|baud_cnt [4] & !\uart_tx_inst|baud_cnt [1])))

	.dataa(\uart_tx_inst|baud_cnt [5]),
	.datab(\uart_tx_inst|baud_cnt [7]),
	.datac(\uart_tx_inst|baud_cnt [4]),
	.datad(\uart_tx_inst|baud_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \uart_tx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \uart_tx_inst|Equal1~2 (
// Equation(s):
// \uart_tx_inst|Equal1~2_combout  = (\uart_tx_inst|Equal1~1_combout  & (!\uart_tx_inst|baud_cnt [15] & (!\uart_tx_inst|baud_cnt [14] & \uart_tx_inst|Equal1~0_combout )))

	.dataa(\uart_tx_inst|Equal1~1_combout ),
	.datab(\uart_tx_inst|baud_cnt [15]),
	.datac(\uart_tx_inst|baud_cnt [14]),
	.datad(\uart_tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~2 .lut_mask = 16'h0200;
defparam \uart_tx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \uart_tx_inst|Equal1~4 (
// Equation(s):
// \uart_tx_inst|Equal1~4_combout  = (\uart_tx_inst|baud_cnt [3] & (\uart_tx_inst|baud_cnt [6] & (!\uart_tx_inst|baud_cnt [0] & \uart_tx_inst|baud_cnt [2])))

	.dataa(\uart_tx_inst|baud_cnt [3]),
	.datab(\uart_tx_inst|baud_cnt [6]),
	.datac(\uart_tx_inst|baud_cnt [0]),
	.datad(\uart_tx_inst|baud_cnt [2]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~4 .lut_mask = 16'h0800;
defparam \uart_tx_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \uart_tx_inst|always1~0 (
// Equation(s):
// \uart_tx_inst|always1~0_combout  = ((\uart_tx_inst|Equal1~3_combout  & (\uart_tx_inst|Equal1~2_combout  & \uart_tx_inst|Equal1~4_combout ))) # (!\uart_tx_inst|work_en~q )

	.dataa(\uart_tx_inst|Equal1~3_combout ),
	.datab(\uart_tx_inst|work_en~q ),
	.datac(\uart_tx_inst|Equal1~2_combout ),
	.datad(\uart_tx_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always1~0 .lut_mask = 16'hB333;
defparam \uart_tx_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \uart_tx_inst|baud_cnt[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[1]~18 (
// Equation(s):
// \uart_tx_inst|baud_cnt[1]~18_combout  = (\uart_tx_inst|baud_cnt [1] & (!\uart_tx_inst|baud_cnt[0]~17 )) # (!\uart_tx_inst|baud_cnt [1] & ((\uart_tx_inst|baud_cnt[0]~17 ) # (GND)))
// \uart_tx_inst|baud_cnt[1]~19  = CARRY((!\uart_tx_inst|baud_cnt[0]~17 ) # (!\uart_tx_inst|baud_cnt [1]))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[0]~17 ),
	.combout(\uart_tx_inst|baud_cnt[1]~18_combout ),
	.cout(\uart_tx_inst|baud_cnt[1]~19 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|baud_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \uart_tx_inst|baud_cnt[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[2]~20 (
// Equation(s):
// \uart_tx_inst|baud_cnt[2]~20_combout  = (\uart_tx_inst|baud_cnt [2] & (\uart_tx_inst|baud_cnt[1]~19  $ (GND))) # (!\uart_tx_inst|baud_cnt [2] & (!\uart_tx_inst|baud_cnt[1]~19  & VCC))
// \uart_tx_inst|baud_cnt[2]~21  = CARRY((\uart_tx_inst|baud_cnt [2] & !\uart_tx_inst|baud_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[1]~19 ),
	.combout(\uart_tx_inst|baud_cnt[2]~20_combout ),
	.cout(\uart_tx_inst|baud_cnt[2]~21 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \uart_tx_inst|baud_cnt[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[4]~24 (
// Equation(s):
// \uart_tx_inst|baud_cnt[4]~24_combout  = (\uart_tx_inst|baud_cnt [4] & (\uart_tx_inst|baud_cnt[3]~23  $ (GND))) # (!\uart_tx_inst|baud_cnt [4] & (!\uart_tx_inst|baud_cnt[3]~23  & VCC))
// \uart_tx_inst|baud_cnt[4]~25  = CARRY((\uart_tx_inst|baud_cnt [4] & !\uart_tx_inst|baud_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[3]~23 ),
	.combout(\uart_tx_inst|baud_cnt[4]~24_combout ),
	.cout(\uart_tx_inst|baud_cnt[4]~25 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \uart_tx_inst|baud_cnt[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \uart_tx_inst|baud_cnt[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \uart_tx_inst|Equal2~0 (
// Equation(s):
// \uart_tx_inst|Equal2~0_combout  = (!\uart_tx_inst|baud_cnt [3] & (!\uart_tx_inst|baud_cnt [6] & (\uart_tx_inst|baud_cnt [0] & !\uart_tx_inst|baud_cnt [2])))

	.dataa(\uart_tx_inst|baud_cnt [3]),
	.datab(\uart_tx_inst|baud_cnt [6]),
	.datac(\uart_tx_inst|baud_cnt [0]),
	.datad(\uart_tx_inst|baud_cnt [2]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal2~0 .lut_mask = 16'h0010;
defparam \uart_tx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \uart_tx_inst|Equal2~1 (
// Equation(s):
// \uart_tx_inst|Equal2~1_combout  = (!\uart_tx_inst|baud_cnt [12] & (\uart_tx_inst|Equal2~0_combout  & (\uart_tx_inst|Equal1~2_combout  & !\uart_tx_inst|baud_cnt [10])))

	.dataa(\uart_tx_inst|baud_cnt [12]),
	.datab(\uart_tx_inst|Equal2~0_combout ),
	.datac(\uart_tx_inst|Equal1~2_combout ),
	.datad(\uart_tx_inst|baud_cnt [10]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal2~1 .lut_mask = 16'h0040;
defparam \uart_tx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \uart_tx_inst|bit_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_flag .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \uart_tx_inst|bit_cnt[0]~5 (
// Equation(s):
// \uart_tx_inst|bit_cnt[0]~5_combout  = (!\uart_tx_inst|always0~1_combout  & (\uart_tx_inst|bit_cnt [0] $ (((\uart_tx_inst|work_en~q  & \uart_tx_inst|bit_flag~q )))))

	.dataa(\uart_tx_inst|always0~1_combout ),
	.datab(\uart_tx_inst|work_en~q ),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(\uart_tx_inst|bit_flag~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[0]~5 .lut_mask = 16'h1450;
defparam \uart_tx_inst|bit_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \uart_tx_inst|bit_cnt[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \uart_tx_inst|bit_cnt[1]~3 (
// Equation(s):
// \uart_tx_inst|bit_cnt[1]~3_combout  = (!\uart_tx_inst|always0~1_combout  & (\uart_tx_inst|bit_cnt [1] $ (((\uart_tx_inst|bit_cnt [0] & !\uart_tx_inst|always3~0_combout )))))

	.dataa(\uart_tx_inst|always0~1_combout ),
	.datab(\uart_tx_inst|bit_cnt [0]),
	.datac(\uart_tx_inst|bit_cnt [1]),
	.datad(\uart_tx_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[1]~3 .lut_mask = 16'h5014;
defparam \uart_tx_inst|bit_cnt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \uart_tx_inst|bit_cnt[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \uart_tx_inst|Add1~0 (
// Equation(s):
// \uart_tx_inst|Add1~0_combout  = \uart_tx_inst|bit_cnt [3] $ (((\uart_tx_inst|bit_cnt [2] & (\uart_tx_inst|bit_cnt [0] & \uart_tx_inst|bit_cnt [1]))))

	.dataa(\uart_tx_inst|bit_cnt [2]),
	.datab(\uart_tx_inst|bit_cnt [3]),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Add1~0 .lut_mask = 16'h6CCC;
defparam \uart_tx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \uart_tx_inst|bit_cnt[3]~2 (
// Equation(s):
// \uart_tx_inst|bit_cnt[3]~2_combout  = (!\uart_tx_inst|always0~1_combout  & ((\uart_tx_inst|always3~0_combout  & (\uart_tx_inst|bit_cnt [3])) # (!\uart_tx_inst|always3~0_combout  & ((\uart_tx_inst|Add1~0_combout )))))

	.dataa(\uart_tx_inst|always0~1_combout ),
	.datab(\uart_tx_inst|always3~0_combout ),
	.datac(\uart_tx_inst|bit_cnt [3]),
	.datad(\uart_tx_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[3]~2 .lut_mask = 16'h5140;
defparam \uart_tx_inst|bit_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \uart_tx_inst|bit_cnt[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & !\sobel_ctrl_inst|rd_en~q )

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|rd_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h0A0A;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \sobel_ctrl_inst|always4~1 (
// Equation(s):
// \sobel_ctrl_inst|always4~1_combout  = ((!\sobel_ctrl_inst|cnt_row [4] & (!\sobel_ctrl_inst|cnt_row [2] & !\sobel_ctrl_inst|cnt_row [3]))) # (!\sobel_ctrl_inst|cnt_row [5])

	.dataa(\sobel_ctrl_inst|cnt_row [5]),
	.datab(\sobel_ctrl_inst|cnt_row [4]),
	.datac(\sobel_ctrl_inst|cnt_row [2]),
	.datad(\sobel_ctrl_inst|cnt_row [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always4~1 .lut_mask = 16'h5557;
defparam \sobel_ctrl_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \sobel_ctrl_inst|always4~3 (
// Equation(s):
// \sobel_ctrl_inst|always4~3_combout  = (\sobel_ctrl_inst|always2~0_combout  & ((\sobel_ctrl_inst|cnt_row [6] & ((\sobel_ctrl_inst|always4~1_combout ))) # (!\sobel_ctrl_inst|cnt_row [6] & (!\sobel_ctrl_inst|always4~2_combout ))))

	.dataa(\sobel_ctrl_inst|always4~2_combout ),
	.datab(\sobel_ctrl_inst|cnt_row [6]),
	.datac(\sobel_ctrl_inst|always4~1_combout ),
	.datad(\sobel_ctrl_inst|always2~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always4~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always4~3 .lut_mask = 16'hD100;
defparam \sobel_ctrl_inst|always4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \sobel_ctrl_inst|wr_en_2 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|always4~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_en_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_en_2 .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_en_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \sobel_ctrl_inst|always7~0 (
// Equation(s):
// \sobel_ctrl_inst|always7~0_combout  = (\sobel_ctrl_inst|rd_en~q  & \sobel_ctrl_inst|wr_en_2~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|rd_en~q ),
	.datac(\sobel_ctrl_inst|wr_en_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always7~0 .lut_mask = 16'hC0C0;
defparam \sobel_ctrl_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \sobel_ctrl_inst|dout_flag (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|always7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_flag .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \sobel_ctrl_inst|cnt_row[0]~3 (
// Equation(s):
// \sobel_ctrl_inst|cnt_row[0]~3_combout  = (\sobel_ctrl_inst|cnt_row[7]~0_combout  & (!\sobel_ctrl_inst|always0~0_combout  & (\sobel_ctrl_inst|cnt_row [0]))) # (!\sobel_ctrl_inst|cnt_row[7]~0_combout  & ((\sobel_ctrl_inst|Add1~0_combout ) # 
// ((!\sobel_ctrl_inst|always0~0_combout  & \sobel_ctrl_inst|cnt_row [0]))))

	.dataa(\sobel_ctrl_inst|cnt_row[7]~0_combout ),
	.datab(\sobel_ctrl_inst|always0~0_combout ),
	.datac(\sobel_ctrl_inst|cnt_row [0]),
	.datad(\sobel_ctrl_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|cnt_row[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[0]~3 .lut_mask = 16'h7530;
defparam \sobel_ctrl_inst|cnt_row[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \sobel_ctrl_inst|cnt_row[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|cnt_row[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|cnt_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|cnt_row[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|cnt_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \sobel_ctrl_inst|always2~2 (
// Equation(s):
// \sobel_ctrl_inst|always2~2_combout  = (!\sobel_ctrl_inst|cnt_row [1] & (!\sobel_ctrl_inst|cnt_row [5] & !\sobel_ctrl_inst|cnt_row [0]))

	.dataa(\sobel_ctrl_inst|cnt_row [1]),
	.datab(\sobel_ctrl_inst|cnt_row [5]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|cnt_row [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always2~2 .lut_mask = 16'h0011;
defparam \sobel_ctrl_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \sobel_ctrl_inst|always2~3 (
// Equation(s):
// \sobel_ctrl_inst|always2~3_combout  = (\sobel_ctrl_inst|always2~0_combout  & (\sobel_ctrl_inst|always2~2_combout  & (\sobel_ctrl_inst|always4~0_combout  & !\sobel_ctrl_inst|cnt_row [6])))

	.dataa(\sobel_ctrl_inst|always2~0_combout ),
	.datab(\sobel_ctrl_inst|always2~2_combout ),
	.datac(\sobel_ctrl_inst|always4~0_combout ),
	.datad(\sobel_ctrl_inst|cnt_row [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|always2~3 .lut_mask = 16'h0080;
defparam \sobel_ctrl_inst|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \sobel_ctrl_inst|wr_en_1~0 (
// Equation(s):
// \sobel_ctrl_inst|wr_en_1~0_combout  = (\sobel_ctrl_inst|dout_flag~q ) # (\sobel_ctrl_inst|always2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|dout_flag~q ),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_en_1~0 .lut_mask = 16'hFFF0;
defparam \sobel_ctrl_inst|wr_en_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \sobel_ctrl_inst|wr_en_1 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_en_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_en_1 .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_en_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \sobel_ctrl_inst|wr_en_1~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|wr_en_1~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h3300;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\sobel_ctrl_inst|wr_en_1~q  & (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ (((!\sobel_ctrl_inst|rd_en~q ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))) # (!\sobel_ctrl_inst|wr_en_1~q  & (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\sobel_ctrl_inst|rd_en~q )))

	.dataa(\sobel_ctrl_inst|wr_en_1~q ),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|rd_en~q ),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hC06A;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ))) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFFFD;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & ((VCC)))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hA509;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT )

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # 
// (((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8])) # 
// (!\sobel_ctrl_inst|rd_en~q ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\sobel_ctrl_inst|rd_en~q ),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFB;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ) # 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ))))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datac(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFAEA;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \sobel_ctrl_inst|rd_en~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|rd_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hC0C0;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout )) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFFFB;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\sobel_ctrl_inst|wr_en_2~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|wr_en_2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFCC;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ))))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFFE0;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\sobel_ctrl_inst|rd_en~q  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ 
// (((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \sobel_ctrl_inst|wr_en_2~q ))))) # (!\sobel_ctrl_inst|rd_en~q  & (((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// \sobel_ctrl_inst|wr_en_2~q ))))

	.dataa(\sobel_ctrl_inst|rd_en~q ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|wr_en_2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h8788;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (GND))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & VCC)))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # (GND))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT )

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & (\sobel_ctrl_inst|wr_en_2~q  & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\sobel_ctrl_inst|wr_en_2~q ),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'hCC00;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout )))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (!\sobel_ctrl_inst|rd_en~q  & ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ))))

	.dataa(\sobel_ctrl_inst|rd_en~q ),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h5450;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \sobel_ctrl_inst|wr_en_2~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|wr_en_2~q ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h3300;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \sobel_ctrl_inst|rd_en~q )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\sobel_ctrl_inst|rd_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hC0C0;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \uart_rx_inst|rx_data[7]~0 (
// Equation(s):
// \uart_rx_inst|rx_data[7]~0_combout  = !\uart_rx_inst|rx_reg3~q 

	.dataa(\uart_rx_inst|rx_reg3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7]~0 .lut_mask = 16'h5555;
defparam \uart_rx_inst|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \uart_rx_inst|always8~0 (
// Equation(s):
// \uart_rx_inst|always8~0_combout  = (\uart_rx_inst|bit_flag~q  & (\uart_rx_inst|always4~0_combout  $ (!\uart_rx_inst|bit_cnt [3])))

	.dataa(\uart_rx_inst|bit_flag~q ),
	.datab(\uart_rx_inst|always4~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always8~0 .lut_mask = 16'h8282;
defparam \uart_rx_inst|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \uart_rx_inst|rx_data[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \uart_rx_inst|rx_data[6]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[6]~feeder_combout  = \uart_rx_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \uart_rx_inst|rx_data[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \uart_rx_inst|rx_data[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \uart_rx_inst|rx_data[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \uart_rx_inst|rx_data[3]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[3]~feeder_combout  = \uart_rx_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [4]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \uart_rx_inst|rx_data[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \uart_rx_inst|rx_data[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \uart_rx_inst|rx_data[1]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[1]~feeder_combout  = \uart_rx_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \uart_rx_inst|rx_data[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \uart_rx_inst|rx_data[0]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[0]~feeder_combout  = \uart_rx_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \uart_rx_inst|rx_data[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \uart_rx_inst|po_data[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_2[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|wr_data_2[0]~feeder_combout  = \uart_rx_inst|po_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[0]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|wr_data_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \sobel_ctrl_inst|wr_data_2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] $ 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h3C3C;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] $ 
// (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h5A5A;
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \uart_rx_inst|po_data[1]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[1]~feeder_combout  = \uart_rx_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \uart_rx_inst|po_data[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_2[1]~feeder (
// Equation(s):
// \sobel_ctrl_inst|wr_data_2[1]~feeder_combout  = \uart_rx_inst|po_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[1]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|wr_data_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \sobel_ctrl_inst|wr_data_2[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \uart_rx_inst|po_data[2]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[2]~feeder_combout  = \uart_rx_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \uart_rx_inst|po_data[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \sobel_ctrl_inst|wr_data_2[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \uart_rx_inst|po_data[3]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[3]~feeder_combout  = \uart_rx_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \uart_rx_inst|po_data[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_2[3]~feeder (
// Equation(s):
// \sobel_ctrl_inst|wr_data_2[3]~feeder_combout  = \uart_rx_inst|po_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[3]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|wr_data_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \sobel_ctrl_inst|wr_data_2[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \uart_rx_inst|po_data[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [4]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_2[4]~feeder (
// Equation(s):
// \sobel_ctrl_inst|wr_data_2[4]~feeder_combout  = \uart_rx_inst|po_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[4]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|wr_data_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \sobel_ctrl_inst|wr_data_2[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \uart_rx_inst|po_data[5]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[5]~feeder_combout  = \uart_rx_inst|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \uart_rx_inst|po_data[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \sobel_ctrl_inst|wr_data_2[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \uart_rx_inst|po_data[6]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[6]~feeder_combout  = \uart_rx_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \uart_rx_inst|po_data[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_2[6]~feeder (
// Equation(s):
// \sobel_ctrl_inst|wr_data_2[6]~feeder_combout  = \uart_rx_inst|po_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[6]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|wr_data_2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \sobel_ctrl_inst|wr_data_2[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \uart_rx_inst|po_data[7]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[7]~feeder_combout  = \uart_rx_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \uart_rx_inst|po_data[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \sobel_ctrl_inst|wr_data_2[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|always4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_2[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~0 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~0_combout  = (\sobel_ctrl_inst|always2~3_combout  & ((\uart_rx_inst|po_data [0]))) # (!\sobel_ctrl_inst|always2~3_combout  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datac(\uart_rx_inst|po_data [0]),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~0 .lut_mask = 16'hF0CC;
defparam \sobel_ctrl_inst|wr_data_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \sobel_ctrl_inst|wr_data_1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] $ 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h3C3C;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] $ 
// (\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h3C3C;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~7 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~7_combout  = (\sobel_ctrl_inst|always2~3_combout  & ((\uart_rx_inst|po_data [1]))) # (!\sobel_ctrl_inst|always2~3_combout  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datab(gnd),
	.datac(\uart_rx_inst|po_data [1]),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~7 .lut_mask = 16'hF0AA;
defparam \sobel_ctrl_inst|wr_data_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \sobel_ctrl_inst|wr_data_1[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~6 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~6_combout  = (\sobel_ctrl_inst|always2~3_combout  & (\uart_rx_inst|po_data [2])) # (!\sobel_ctrl_inst|always2~3_combout  & ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2])))

	.dataa(gnd),
	.datab(\uart_rx_inst|po_data [2]),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~6 .lut_mask = 16'hCCF0;
defparam \sobel_ctrl_inst|wr_data_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \sobel_ctrl_inst|wr_data_1[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~5 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~5_combout  = (\sobel_ctrl_inst|always2~3_combout  & ((\uart_rx_inst|po_data [3]))) # (!\sobel_ctrl_inst|always2~3_combout  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datac(\uart_rx_inst|po_data [3]),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~5 .lut_mask = 16'hF0CC;
defparam \sobel_ctrl_inst|wr_data_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \sobel_ctrl_inst|wr_data_1[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~4 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~4_combout  = (\sobel_ctrl_inst|always2~3_combout  & ((\uart_rx_inst|po_data [4]))) # (!\sobel_ctrl_inst|always2~3_combout  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datab(\uart_rx_inst|po_data [4]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~4 .lut_mask = 16'hCCAA;
defparam \sobel_ctrl_inst|wr_data_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \sobel_ctrl_inst|wr_data_1[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~3 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~3_combout  = (\sobel_ctrl_inst|always2~3_combout  & ((\uart_rx_inst|po_data [5]))) # (!\sobel_ctrl_inst|always2~3_combout  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]))

	.dataa(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datab(gnd),
	.datac(\uart_rx_inst|po_data [5]),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~3 .lut_mask = 16'hF0AA;
defparam \sobel_ctrl_inst|wr_data_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \sobel_ctrl_inst|wr_data_1[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~2 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~2_combout  = (\sobel_ctrl_inst|always2~3_combout  & ((\uart_rx_inst|po_data [6]))) # (!\sobel_ctrl_inst|always2~3_combout  & (\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datac(\uart_rx_inst|po_data [6]),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~2 .lut_mask = 16'hF0CC;
defparam \sobel_ctrl_inst|wr_data_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \sobel_ctrl_inst|wr_data_1[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \sobel_ctrl_inst|wr_data_1~1 (
// Equation(s):
// \sobel_ctrl_inst|wr_data_1~1_combout  = (\sobel_ctrl_inst|always2~3_combout  & (\uart_rx_inst|po_data [7])) # (!\sobel_ctrl_inst|always2~3_combout  & ((\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7])))

	.dataa(gnd),
	.datab(\uart_rx_inst|po_data [7]),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datad(\sobel_ctrl_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|wr_data_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1~1 .lut_mask = 16'hCCF0;
defparam \sobel_ctrl_inst|wr_data_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \sobel_ctrl_inst|wr_data_1[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|wr_data_1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|wr_data_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|wr_data_1[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|wr_data_1[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\sobel_ctrl_inst|rd_en_reg~q ),
	.ena1(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(\rst_n~0clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,\sobel_ctrl_inst|wr_data_1 [7],\sobel_ctrl_inst|wr_data_1 [6],\sobel_ctrl_inst|wr_data_1 [5],\sobel_ctrl_inst|wr_data_1 [4],\sobel_ctrl_inst|wr_data_1 [3],\sobel_ctrl_inst|wr_data_1 [2],\sobel_ctrl_inst|wr_data_1 [1],\sobel_ctrl_inst|wr_data_1 [0]}),
	.portaaddr({\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena2";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_output_clock_enable = "ena0";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 10;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 9;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 1023;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 1024;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 10;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock0";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 9;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 1023;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 1024;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \sobel_ctrl_inst|fifo_inst_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \sobel_ctrl_inst|a3[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|dout_1_reg [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \sobel_ctrl_inst|pi_data_reg[6]~feeder (
// Equation(s):
// \sobel_ctrl_inst|pi_data_reg[6]~feeder_combout  = \uart_rx_inst|po_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|pi_data_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|pi_data_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \sobel_ctrl_inst|pi_data_reg[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|pi_data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \sobel_ctrl_inst|c3[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \sobel_ctrl_inst|a3[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|dout_1_reg [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \sobel_ctrl_inst|pi_data_reg[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [4]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \sobel_ctrl_inst|c3[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [4]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \sobel_ctrl_inst|a3[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|dout_1_reg [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \sobel_ctrl_inst|pi_data_reg[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \sobel_ctrl_inst|c3[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \sobel_ctrl_inst|pi_data_reg[1]~feeder (
// Equation(s):
// \sobel_ctrl_inst|pi_data_reg[1]~feeder_combout  = \uart_rx_inst|po_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|pi_data_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|pi_data_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \sobel_ctrl_inst|pi_data_reg[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|pi_data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \sobel_ctrl_inst|c3[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [1]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N3
dffeas \sobel_ctrl_inst|pi_data_reg[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|po_data [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \sobel_ctrl_inst|c3[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~4 (
// Equation(s):
// \sobel_ctrl_inst|Add11~4_combout  = ((\sobel_ctrl_inst|a3 [2] $ (\sobel_ctrl_inst|c3 [2] $ (\sobel_ctrl_inst|Add11~3 )))) # (GND)
// \sobel_ctrl_inst|Add11~5  = CARRY((\sobel_ctrl_inst|a3 [2] & ((!\sobel_ctrl_inst|Add11~3 ) # (!\sobel_ctrl_inst|c3 [2]))) # (!\sobel_ctrl_inst|a3 [2] & (!\sobel_ctrl_inst|c3 [2] & !\sobel_ctrl_inst|Add11~3 )))

	.dataa(\sobel_ctrl_inst|a3 [2]),
	.datab(\sobel_ctrl_inst|c3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add11~3 ),
	.combout(\sobel_ctrl_inst|Add11~4_combout ),
	.cout(\sobel_ctrl_inst|Add11~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~4 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~6 (
// Equation(s):
// \sobel_ctrl_inst|Add11~6_combout  = (\sobel_ctrl_inst|c3 [3] & ((\sobel_ctrl_inst|a3 [3] & (!\sobel_ctrl_inst|Add11~5 )) # (!\sobel_ctrl_inst|a3 [3] & ((\sobel_ctrl_inst|Add11~5 ) # (GND))))) # (!\sobel_ctrl_inst|c3 [3] & ((\sobel_ctrl_inst|a3 [3] & 
// (\sobel_ctrl_inst|Add11~5  & VCC)) # (!\sobel_ctrl_inst|a3 [3] & (!\sobel_ctrl_inst|Add11~5 ))))
// \sobel_ctrl_inst|Add11~7  = CARRY((\sobel_ctrl_inst|c3 [3] & ((!\sobel_ctrl_inst|Add11~5 ) # (!\sobel_ctrl_inst|a3 [3]))) # (!\sobel_ctrl_inst|c3 [3] & (!\sobel_ctrl_inst|a3 [3] & !\sobel_ctrl_inst|Add11~5 )))

	.dataa(\sobel_ctrl_inst|c3 [3]),
	.datab(\sobel_ctrl_inst|a3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add11~5 ),
	.combout(\sobel_ctrl_inst|Add11~6_combout ),
	.cout(\sobel_ctrl_inst|Add11~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~6 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~8 (
// Equation(s):
// \sobel_ctrl_inst|Add11~8_combout  = ((\sobel_ctrl_inst|a3 [4] $ (\sobel_ctrl_inst|c3 [4] $ (\sobel_ctrl_inst|Add11~7 )))) # (GND)
// \sobel_ctrl_inst|Add11~9  = CARRY((\sobel_ctrl_inst|a3 [4] & ((!\sobel_ctrl_inst|Add11~7 ) # (!\sobel_ctrl_inst|c3 [4]))) # (!\sobel_ctrl_inst|a3 [4] & (!\sobel_ctrl_inst|c3 [4] & !\sobel_ctrl_inst|Add11~7 )))

	.dataa(\sobel_ctrl_inst|a3 [4]),
	.datab(\sobel_ctrl_inst|c3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add11~7 ),
	.combout(\sobel_ctrl_inst|Add11~8_combout ),
	.cout(\sobel_ctrl_inst|Add11~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~8 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~10 (
// Equation(s):
// \sobel_ctrl_inst|Add11~10_combout  = (\sobel_ctrl_inst|c3 [5] & ((\sobel_ctrl_inst|a3 [5] & (!\sobel_ctrl_inst|Add11~9 )) # (!\sobel_ctrl_inst|a3 [5] & ((\sobel_ctrl_inst|Add11~9 ) # (GND))))) # (!\sobel_ctrl_inst|c3 [5] & ((\sobel_ctrl_inst|a3 [5] & 
// (\sobel_ctrl_inst|Add11~9  & VCC)) # (!\sobel_ctrl_inst|a3 [5] & (!\sobel_ctrl_inst|Add11~9 ))))
// \sobel_ctrl_inst|Add11~11  = CARRY((\sobel_ctrl_inst|c3 [5] & ((!\sobel_ctrl_inst|Add11~9 ) # (!\sobel_ctrl_inst|a3 [5]))) # (!\sobel_ctrl_inst|c3 [5] & (!\sobel_ctrl_inst|a3 [5] & !\sobel_ctrl_inst|Add11~9 )))

	.dataa(\sobel_ctrl_inst|c3 [5]),
	.datab(\sobel_ctrl_inst|a3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add11~9 ),
	.combout(\sobel_ctrl_inst|Add11~10_combout ),
	.cout(\sobel_ctrl_inst|Add11~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~10 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add11~12 (
// Equation(s):
// \sobel_ctrl_inst|Add11~12_combout  = ((\sobel_ctrl_inst|a3 [6] $ (\sobel_ctrl_inst|c3 [6] $ (\sobel_ctrl_inst|Add11~11 )))) # (GND)
// \sobel_ctrl_inst|Add11~13  = CARRY((\sobel_ctrl_inst|a3 [6] & ((!\sobel_ctrl_inst|Add11~11 ) # (!\sobel_ctrl_inst|c3 [6]))) # (!\sobel_ctrl_inst|a3 [6] & (!\sobel_ctrl_inst|c3 [6] & !\sobel_ctrl_inst|Add11~11 )))

	.dataa(\sobel_ctrl_inst|a3 [6]),
	.datab(\sobel_ctrl_inst|c3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add11~11 ),
	.combout(\sobel_ctrl_inst|Add11~12_combout ),
	.cout(\sobel_ctrl_inst|Add11~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add11~12 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \sobel_ctrl_inst|c2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c3 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~0 (
// Equation(s):
// \sobel_ctrl_inst|Add9~0_combout  = (\sobel_ctrl_inst|a2 [0] & ((GND) # (!\sobel_ctrl_inst|c2 [0]))) # (!\sobel_ctrl_inst|a2 [0] & (\sobel_ctrl_inst|c2 [0] $ (GND)))
// \sobel_ctrl_inst|Add9~1  = CARRY((\sobel_ctrl_inst|a2 [0]) # (!\sobel_ctrl_inst|c2 [0]))

	.dataa(\sobel_ctrl_inst|a2 [0]),
	.datab(\sobel_ctrl_inst|c2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add9~0_combout ),
	.cout(\sobel_ctrl_inst|Add9~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~0 .lut_mask = 16'h66BB;
defparam \sobel_ctrl_inst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~0 (
// Equation(s):
// \sobel_ctrl_inst|Add10~0_combout  = (\sobel_ctrl_inst|Add8~2_combout  & (\sobel_ctrl_inst|Add9~0_combout  $ (VCC))) # (!\sobel_ctrl_inst|Add8~2_combout  & (\sobel_ctrl_inst|Add9~0_combout  & VCC))
// \sobel_ctrl_inst|Add10~1  = CARRY((\sobel_ctrl_inst|Add8~2_combout  & \sobel_ctrl_inst|Add9~0_combout ))

	.dataa(\sobel_ctrl_inst|Add8~2_combout ),
	.datab(\sobel_ctrl_inst|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add10~0_combout ),
	.cout(\sobel_ctrl_inst|Add10~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~0 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \sobel_ctrl_inst|c1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c2 [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~0 (
// Equation(s):
// \sobel_ctrl_inst|Add8~0_combout  = (\sobel_ctrl_inst|a1 [0] & ((GND) # (!\sobel_ctrl_inst|c1 [0]))) # (!\sobel_ctrl_inst|a1 [0] & (\sobel_ctrl_inst|c1 [0] $ (GND)))
// \sobel_ctrl_inst|Add8~1  = CARRY((\sobel_ctrl_inst|a1 [0]) # (!\sobel_ctrl_inst|c1 [0]))

	.dataa(\sobel_ctrl_inst|a1 [0]),
	.datab(\sobel_ctrl_inst|c1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add8~0_combout ),
	.cout(\sobel_ctrl_inst|Add8~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~0 .lut_mask = 16'h66BB;
defparam \sobel_ctrl_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \sobel_ctrl_inst|gy[7]~23 (
// Equation(s):
// \sobel_ctrl_inst|gy[7]~23_combout  = (\sobel_ctrl_inst|Add10~12_combout  & ((\sobel_ctrl_inst|Add11~14_combout  & (\sobel_ctrl_inst|gy[6]~22  & VCC)) # (!\sobel_ctrl_inst|Add11~14_combout  & (!\sobel_ctrl_inst|gy[6]~22 )))) # 
// (!\sobel_ctrl_inst|Add10~12_combout  & ((\sobel_ctrl_inst|Add11~14_combout  & (!\sobel_ctrl_inst|gy[6]~22 )) # (!\sobel_ctrl_inst|Add11~14_combout  & ((\sobel_ctrl_inst|gy[6]~22 ) # (GND)))))
// \sobel_ctrl_inst|gy[7]~24  = CARRY((\sobel_ctrl_inst|Add10~12_combout  & (!\sobel_ctrl_inst|Add11~14_combout  & !\sobel_ctrl_inst|gy[6]~22 )) # (!\sobel_ctrl_inst|Add10~12_combout  & ((!\sobel_ctrl_inst|gy[6]~22 ) # (!\sobel_ctrl_inst|Add11~14_combout 
// ))))

	.dataa(\sobel_ctrl_inst|Add10~12_combout ),
	.datab(\sobel_ctrl_inst|Add11~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gy[6]~22 ),
	.combout(\sobel_ctrl_inst|gy[7]~23_combout ),
	.cout(\sobel_ctrl_inst|gy[7]~24 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[7]~23 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gy[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \sobel_ctrl_inst|gy[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \sobel_ctrl_inst|pi_data_reg[7]~feeder (
// Equation(s):
// \sobel_ctrl_inst|pi_data_reg[7]~feeder_combout  = \uart_rx_inst|po_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [7]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|pi_data_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|pi_data_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \sobel_ctrl_inst|pi_data_reg[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|pi_data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \sobel_ctrl_inst|c3[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \sobel_ctrl_inst|c2[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c3 [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \sobel_ctrl_inst|c1[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c2 [7]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \sobel_ctrl_inst|a3[6]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a3[6]~feeder_combout  = \sobel_ctrl_inst|dout_1_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_1_reg [6]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[6]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \sobel_ctrl_inst|a3[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \sobel_ctrl_inst|a2[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a3 [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \sobel_ctrl_inst|a1[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \sobel_ctrl_inst|pi_data_reg[5]~feeder (
// Equation(s):
// \sobel_ctrl_inst|pi_data_reg[5]~feeder_combout  = \uart_rx_inst|po_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|pi_data_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|pi_data_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \sobel_ctrl_inst|pi_data_reg[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|pi_data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \sobel_ctrl_inst|c3[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \sobel_ctrl_inst|c2[5]~feeder (
// Equation(s):
// \sobel_ctrl_inst|c2[5]~feeder_combout  = \sobel_ctrl_inst|c3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|c3 [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|c2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[5]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|c2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \sobel_ctrl_inst|c2[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|c2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N27
dffeas \sobel_ctrl_inst|c1[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c2 [5]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \sobel_ctrl_inst|c2[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c3 [4]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N9
dffeas \sobel_ctrl_inst|c1[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c2 [4]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \sobel_ctrl_inst|pi_data_reg[3]~feeder (
// Equation(s):
// \sobel_ctrl_inst|pi_data_reg[3]~feeder_combout  = \uart_rx_inst|po_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|pi_data_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|pi_data_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \sobel_ctrl_inst|pi_data_reg[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|pi_data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|pi_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|pi_data_reg[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|pi_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \sobel_ctrl_inst|c3[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|pi_data_reg [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c3[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \sobel_ctrl_inst|c2[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c3 [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \sobel_ctrl_inst|c1[3]~feeder (
// Equation(s):
// \sobel_ctrl_inst|c1[3]~feeder_combout  = \sobel_ctrl_inst|c2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|c2 [3]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|c1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[3]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|c1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \sobel_ctrl_inst|c1[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|c1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \sobel_ctrl_inst|c2[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c3 [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N5
dffeas \sobel_ctrl_inst|c1[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c2 [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \sobel_ctrl_inst|a3[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|dout_1_reg [1]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \sobel_ctrl_inst|a2[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a3 [1]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N3
dffeas \sobel_ctrl_inst|a1[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [1]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~6 (
// Equation(s):
// \sobel_ctrl_inst|Add8~6_combout  = (\sobel_ctrl_inst|a1 [3] & ((\sobel_ctrl_inst|c1 [3] & (!\sobel_ctrl_inst|Add8~5 )) # (!\sobel_ctrl_inst|c1 [3] & (\sobel_ctrl_inst|Add8~5  & VCC)))) # (!\sobel_ctrl_inst|a1 [3] & ((\sobel_ctrl_inst|c1 [3] & 
// ((\sobel_ctrl_inst|Add8~5 ) # (GND))) # (!\sobel_ctrl_inst|c1 [3] & (!\sobel_ctrl_inst|Add8~5 ))))
// \sobel_ctrl_inst|Add8~7  = CARRY((\sobel_ctrl_inst|a1 [3] & (\sobel_ctrl_inst|c1 [3] & !\sobel_ctrl_inst|Add8~5 )) # (!\sobel_ctrl_inst|a1 [3] & ((\sobel_ctrl_inst|c1 [3]) # (!\sobel_ctrl_inst|Add8~5 ))))

	.dataa(\sobel_ctrl_inst|a1 [3]),
	.datab(\sobel_ctrl_inst|c1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add8~5 ),
	.combout(\sobel_ctrl_inst|Add8~6_combout ),
	.cout(\sobel_ctrl_inst|Add8~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~6 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~8 (
// Equation(s):
// \sobel_ctrl_inst|Add8~8_combout  = ((\sobel_ctrl_inst|a1 [4] $ (\sobel_ctrl_inst|c1 [4] $ (\sobel_ctrl_inst|Add8~7 )))) # (GND)
// \sobel_ctrl_inst|Add8~9  = CARRY((\sobel_ctrl_inst|a1 [4] & ((!\sobel_ctrl_inst|Add8~7 ) # (!\sobel_ctrl_inst|c1 [4]))) # (!\sobel_ctrl_inst|a1 [4] & (!\sobel_ctrl_inst|c1 [4] & !\sobel_ctrl_inst|Add8~7 )))

	.dataa(\sobel_ctrl_inst|a1 [4]),
	.datab(\sobel_ctrl_inst|c1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add8~7 ),
	.combout(\sobel_ctrl_inst|Add8~8_combout ),
	.cout(\sobel_ctrl_inst|Add8~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~8 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~12 (
// Equation(s):
// \sobel_ctrl_inst|Add8~12_combout  = ((\sobel_ctrl_inst|c1 [6] $ (\sobel_ctrl_inst|a1 [6] $ (\sobel_ctrl_inst|Add8~11 )))) # (GND)
// \sobel_ctrl_inst|Add8~13  = CARRY((\sobel_ctrl_inst|c1 [6] & (\sobel_ctrl_inst|a1 [6] & !\sobel_ctrl_inst|Add8~11 )) # (!\sobel_ctrl_inst|c1 [6] & ((\sobel_ctrl_inst|a1 [6]) # (!\sobel_ctrl_inst|Add8~11 ))))

	.dataa(\sobel_ctrl_inst|c1 [6]),
	.datab(\sobel_ctrl_inst|a1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add8~11 ),
	.combout(\sobel_ctrl_inst|Add8~12_combout ),
	.cout(\sobel_ctrl_inst|Add8~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~12 .lut_mask = 16'h964D;
defparam \sobel_ctrl_inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~14 (
// Equation(s):
// \sobel_ctrl_inst|Add8~14_combout  = (\sobel_ctrl_inst|a1 [7] & ((\sobel_ctrl_inst|c1 [7] & (!\sobel_ctrl_inst|Add8~13 )) # (!\sobel_ctrl_inst|c1 [7] & (\sobel_ctrl_inst|Add8~13  & VCC)))) # (!\sobel_ctrl_inst|a1 [7] & ((\sobel_ctrl_inst|c1 [7] & 
// ((\sobel_ctrl_inst|Add8~13 ) # (GND))) # (!\sobel_ctrl_inst|c1 [7] & (!\sobel_ctrl_inst|Add8~13 ))))
// \sobel_ctrl_inst|Add8~15  = CARRY((\sobel_ctrl_inst|a1 [7] & (\sobel_ctrl_inst|c1 [7] & !\sobel_ctrl_inst|Add8~13 )) # (!\sobel_ctrl_inst|a1 [7] & ((\sobel_ctrl_inst|c1 [7]) # (!\sobel_ctrl_inst|Add8~13 ))))

	.dataa(\sobel_ctrl_inst|a1 [7]),
	.datab(\sobel_ctrl_inst|c1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add8~13 ),
	.combout(\sobel_ctrl_inst|Add8~14_combout ),
	.cout(\sobel_ctrl_inst|Add8~15 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~14 .lut_mask = 16'h694D;
defparam \sobel_ctrl_inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add8~16 (
// Equation(s):
// \sobel_ctrl_inst|Add8~16_combout  = \sobel_ctrl_inst|Add8~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add8~15 ),
	.combout(\sobel_ctrl_inst|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add8~16 .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add9~2 (
// Equation(s):
// \sobel_ctrl_inst|Add9~2_combout  = (\sobel_ctrl_inst|c2 [1] & ((\sobel_ctrl_inst|a2 [1] & (!\sobel_ctrl_inst|Add9~1 )) # (!\sobel_ctrl_inst|a2 [1] & ((\sobel_ctrl_inst|Add9~1 ) # (GND))))) # (!\sobel_ctrl_inst|c2 [1] & ((\sobel_ctrl_inst|a2 [1] & 
// (\sobel_ctrl_inst|Add9~1  & VCC)) # (!\sobel_ctrl_inst|a2 [1] & (!\sobel_ctrl_inst|Add9~1 ))))
// \sobel_ctrl_inst|Add9~3  = CARRY((\sobel_ctrl_inst|c2 [1] & ((!\sobel_ctrl_inst|Add9~1 ) # (!\sobel_ctrl_inst|a2 [1]))) # (!\sobel_ctrl_inst|c2 [1] & (!\sobel_ctrl_inst|a2 [1] & !\sobel_ctrl_inst|Add9~1 )))

	.dataa(\sobel_ctrl_inst|c2 [1]),
	.datab(\sobel_ctrl_inst|a2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add9~1 ),
	.combout(\sobel_ctrl_inst|Add9~2_combout ),
	.cout(\sobel_ctrl_inst|Add9~3 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add9~2 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add10~14 (
// Equation(s):
// \sobel_ctrl_inst|Add10~14_combout  = \sobel_ctrl_inst|Add9~14_combout  $ (\sobel_ctrl_inst|Add8~16_combout  $ (\sobel_ctrl_inst|Add10~13 ))

	.dataa(\sobel_ctrl_inst|Add9~14_combout ),
	.datab(\sobel_ctrl_inst|Add8~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add10~13 ),
	.combout(\sobel_ctrl_inst|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add10~14 .lut_mask = 16'h9696;
defparam \sobel_ctrl_inst|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \sobel_ctrl_inst|gy[8]~25 (
// Equation(s):
// \sobel_ctrl_inst|gy[8]~25_combout  = \sobel_ctrl_inst|Add11~16_combout  $ (\sobel_ctrl_inst|Add10~14_combout  $ (!\sobel_ctrl_inst|gy[7]~24 ))

	.dataa(\sobel_ctrl_inst|Add11~16_combout ),
	.datab(\sobel_ctrl_inst|Add10~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|gy[7]~24 ),
	.combout(\sobel_ctrl_inst|gy[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[8]~25 .lut_mask = 16'h6969;
defparam \sobel_ctrl_inst|gy[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \sobel_ctrl_inst|gy[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gy[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gy[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \sobel_ctrl_inst|Add13~0 (
// Equation(s):
// \sobel_ctrl_inst|Add13~0_combout  = (\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gy [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gxy_flag~q ),
	.datad(\sobel_ctrl_inst|gy [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add13~0 .lut_mask = 16'hF000;
defparam \sobel_ctrl_inst|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~3 (
// Equation(s):
// \sobel_ctrl_inst|Add16~3_combout  = (\sobel_ctrl_inst|Add16~2  & (\sobel_ctrl_inst|gy [1] $ ((!\sobel_ctrl_inst|Add13~0_combout )))) # (!\sobel_ctrl_inst|Add16~2  & ((\sobel_ctrl_inst|gy [1] $ (\sobel_ctrl_inst|Add13~0_combout )) # (GND)))
// \sobel_ctrl_inst|Add16~4  = CARRY((\sobel_ctrl_inst|gy [1] $ (!\sobel_ctrl_inst|Add13~0_combout )) # (!\sobel_ctrl_inst|Add16~2 ))

	.dataa(\sobel_ctrl_inst|gy [1]),
	.datab(\sobel_ctrl_inst|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add16~2 ),
	.combout(\sobel_ctrl_inst|Add16~3_combout ),
	.cout(\sobel_ctrl_inst|Add16~4 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~3 .lut_mask = 16'h969F;
defparam \sobel_ctrl_inst|Add16~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~9 (
// Equation(s):
// \sobel_ctrl_inst|Add16~9_combout  = (\sobel_ctrl_inst|Add16~8  & ((\sobel_ctrl_inst|gy [4] $ (\sobel_ctrl_inst|Add13~0_combout )))) # (!\sobel_ctrl_inst|Add16~8  & (\sobel_ctrl_inst|gy [4] $ (\sobel_ctrl_inst|Add13~0_combout  $ (VCC))))
// \sobel_ctrl_inst|Add16~10  = CARRY((!\sobel_ctrl_inst|Add16~8  & (\sobel_ctrl_inst|gy [4] $ (\sobel_ctrl_inst|Add13~0_combout ))))

	.dataa(\sobel_ctrl_inst|gy [4]),
	.datab(\sobel_ctrl_inst|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add16~8 ),
	.combout(\sobel_ctrl_inst|Add16~9_combout ),
	.cout(\sobel_ctrl_inst|Add16~10 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~9 .lut_mask = 16'h6906;
defparam \sobel_ctrl_inst|Add16~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~11 (
// Equation(s):
// \sobel_ctrl_inst|Add16~11_combout  = (\sobel_ctrl_inst|Add16~10  & (\sobel_ctrl_inst|gy [5] $ ((!\sobel_ctrl_inst|Add13~0_combout )))) # (!\sobel_ctrl_inst|Add16~10  & ((\sobel_ctrl_inst|gy [5] $ (\sobel_ctrl_inst|Add13~0_combout )) # (GND)))
// \sobel_ctrl_inst|Add16~12  = CARRY((\sobel_ctrl_inst|gy [5] $ (!\sobel_ctrl_inst|Add13~0_combout )) # (!\sobel_ctrl_inst|Add16~10 ))

	.dataa(\sobel_ctrl_inst|gy [5]),
	.datab(\sobel_ctrl_inst|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add16~10 ),
	.combout(\sobel_ctrl_inst|Add16~11_combout ),
	.cout(\sobel_ctrl_inst|Add16~12 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~11 .lut_mask = 16'h969F;
defparam \sobel_ctrl_inst|Add16~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~13 (
// Equation(s):
// \sobel_ctrl_inst|Add16~13_combout  = (\sobel_ctrl_inst|Add16~12  & ((\sobel_ctrl_inst|gy [6] $ (\sobel_ctrl_inst|Add13~0_combout )))) # (!\sobel_ctrl_inst|Add16~12  & (\sobel_ctrl_inst|gy [6] $ (\sobel_ctrl_inst|Add13~0_combout  $ (VCC))))
// \sobel_ctrl_inst|Add16~14  = CARRY((!\sobel_ctrl_inst|Add16~12  & (\sobel_ctrl_inst|gy [6] $ (\sobel_ctrl_inst|Add13~0_combout ))))

	.dataa(\sobel_ctrl_inst|gy [6]),
	.datab(\sobel_ctrl_inst|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add16~12 ),
	.combout(\sobel_ctrl_inst|Add16~13_combout ),
	.cout(\sobel_ctrl_inst|Add16~14 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~13 .lut_mask = 16'h6906;
defparam \sobel_ctrl_inst|Add16~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add16~15 (
// Equation(s):
// \sobel_ctrl_inst|Add16~15_combout  = \sobel_ctrl_inst|gy [7] $ (\sobel_ctrl_inst|Add16~14  $ (\sobel_ctrl_inst|Add13~0_combout ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gy [7]),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add13~0_combout ),
	.cin(\sobel_ctrl_inst|Add16~14 ),
	.combout(\sobel_ctrl_inst|Add16~15_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add16~15 .lut_mask = 16'hC33C;
defparam \sobel_ctrl_inst|Add16~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \sobel_ctrl_inst|a3[4]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a3[4]~feeder_combout  = \sobel_ctrl_inst|dout_1_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_1_reg [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[4]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \sobel_ctrl_inst|a3[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \sobel_ctrl_inst|a2[4]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a2[4]~feeder_combout  = \sobel_ctrl_inst|a3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|a3 [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[4]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \sobel_ctrl_inst|a2[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \sobel_ctrl_inst|a1[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [4]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \sobel_ctrl_inst|a3[2]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a3[2]~feeder_combout  = \sobel_ctrl_inst|dout_1_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_1_reg [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[2]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \sobel_ctrl_inst|a3[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \sobel_ctrl_inst|a2[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a3 [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a2[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \sobel_ctrl_inst|a1[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|a2 [2]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a1[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \sobel_ctrl_inst|a3[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|a3[0]~feeder_combout  = \sobel_ctrl_inst|dout_1_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_1_reg [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|a3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[0]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|a3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \sobel_ctrl_inst|a3[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|a3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|a3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|a3[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|a3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~4 (
// Equation(s):
// \sobel_ctrl_inst|Add3~4_combout  = ((\sobel_ctrl_inst|a3 [2] $ (\sobel_ctrl_inst|a1 [2] $ (\sobel_ctrl_inst|Add3~3 )))) # (GND)
// \sobel_ctrl_inst|Add3~5  = CARRY((\sobel_ctrl_inst|a3 [2] & ((!\sobel_ctrl_inst|Add3~3 ) # (!\sobel_ctrl_inst|a1 [2]))) # (!\sobel_ctrl_inst|a3 [2] & (!\sobel_ctrl_inst|a1 [2] & !\sobel_ctrl_inst|Add3~3 )))

	.dataa(\sobel_ctrl_inst|a3 [2]),
	.datab(\sobel_ctrl_inst|a1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add3~3 ),
	.combout(\sobel_ctrl_inst|Add3~4_combout ),
	.cout(\sobel_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~4 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~6 (
// Equation(s):
// \sobel_ctrl_inst|Add3~6_combout  = (\sobel_ctrl_inst|a1 [3] & ((\sobel_ctrl_inst|a3 [3] & (!\sobel_ctrl_inst|Add3~5 )) # (!\sobel_ctrl_inst|a3 [3] & ((\sobel_ctrl_inst|Add3~5 ) # (GND))))) # (!\sobel_ctrl_inst|a1 [3] & ((\sobel_ctrl_inst|a3 [3] & 
// (\sobel_ctrl_inst|Add3~5  & VCC)) # (!\sobel_ctrl_inst|a3 [3] & (!\sobel_ctrl_inst|Add3~5 ))))
// \sobel_ctrl_inst|Add3~7  = CARRY((\sobel_ctrl_inst|a1 [3] & ((!\sobel_ctrl_inst|Add3~5 ) # (!\sobel_ctrl_inst|a3 [3]))) # (!\sobel_ctrl_inst|a1 [3] & (!\sobel_ctrl_inst|a3 [3] & !\sobel_ctrl_inst|Add3~5 )))

	.dataa(\sobel_ctrl_inst|a1 [3]),
	.datab(\sobel_ctrl_inst|a3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add3~5 ),
	.combout(\sobel_ctrl_inst|Add3~6_combout ),
	.cout(\sobel_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~6 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~8 (
// Equation(s):
// \sobel_ctrl_inst|Add3~8_combout  = ((\sobel_ctrl_inst|a3 [4] $ (\sobel_ctrl_inst|a1 [4] $ (\sobel_ctrl_inst|Add3~7 )))) # (GND)
// \sobel_ctrl_inst|Add3~9  = CARRY((\sobel_ctrl_inst|a3 [4] & ((!\sobel_ctrl_inst|Add3~7 ) # (!\sobel_ctrl_inst|a1 [4]))) # (!\sobel_ctrl_inst|a3 [4] & (!\sobel_ctrl_inst|a1 [4] & !\sobel_ctrl_inst|Add3~7 )))

	.dataa(\sobel_ctrl_inst|a3 [4]),
	.datab(\sobel_ctrl_inst|a1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add3~7 ),
	.combout(\sobel_ctrl_inst|Add3~8_combout ),
	.cout(\sobel_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~8 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \sobel_ctrl_inst|Add3~12 (
// Equation(s):
// \sobel_ctrl_inst|Add3~12_combout  = ((\sobel_ctrl_inst|a3 [6] $ (\sobel_ctrl_inst|a1 [6] $ (\sobel_ctrl_inst|Add3~11 )))) # (GND)
// \sobel_ctrl_inst|Add3~13  = CARRY((\sobel_ctrl_inst|a3 [6] & ((!\sobel_ctrl_inst|Add3~11 ) # (!\sobel_ctrl_inst|a1 [6]))) # (!\sobel_ctrl_inst|a3 [6] & (!\sobel_ctrl_inst|a1 [6] & !\sobel_ctrl_inst|Add3~11 )))

	.dataa(\sobel_ctrl_inst|a3 [6]),
	.datab(\sobel_ctrl_inst|a1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add3~11 ),
	.combout(\sobel_ctrl_inst|Add3~12_combout ),
	.cout(\sobel_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add3~12 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[4]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[4]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|dout_2_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \sobel_ctrl_inst|dout_2_reg[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \sobel_ctrl_inst|b3[4]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b3[4]~feeder_combout  = \sobel_ctrl_inst|dout_2_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_2_reg [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[4]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \sobel_ctrl_inst|b3[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \sobel_ctrl_inst|b2[4]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[4]~feeder_combout  = \sobel_ctrl_inst|b3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [4]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[4]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \sobel_ctrl_inst|b2[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \sobel_ctrl_inst|b1[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [4]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[4] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[3]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[3]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|dout_2_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \sobel_ctrl_inst|dout_2_reg[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \sobel_ctrl_inst|b3[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|dout_2_reg [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[2]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[2]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|dout_2_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \sobel_ctrl_inst|dout_2_reg[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \sobel_ctrl_inst|b3[2]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b3[2]~feeder_combout  = \sobel_ctrl_inst|dout_2_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_2_reg [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[2]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \sobel_ctrl_inst|b3[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[1]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[1]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|dout_2_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \sobel_ctrl_inst|dout_2_reg[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \sobel_ctrl_inst|b3[1]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b3[1]~feeder_combout  = \sobel_ctrl_inst|dout_2_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_2_reg [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[1]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \sobel_ctrl_inst|b3[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \sobel_ctrl_inst|b2[1]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b2[1]~feeder_combout  = \sobel_ctrl_inst|b3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|b3 [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[1]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \sobel_ctrl_inst|b2[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b2[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \sobel_ctrl_inst|b1[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|b2 [1]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b1[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \sobel_ctrl_inst|dout_2_reg[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|dout_2_reg[0]~feeder_combout  = \sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|fifo_inst_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|dout_2_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|dout_2_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \sobel_ctrl_inst|dout_2_reg[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|dout_2_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|dout_2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|dout_2_reg[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|dout_2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \sobel_ctrl_inst|b3[0]~feeder (
// Equation(s):
// \sobel_ctrl_inst|b3[0]~feeder_combout  = \sobel_ctrl_inst|dout_2_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|dout_2_reg [0]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|b3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[0]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|b3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \sobel_ctrl_inst|b3[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|b3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|b3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|b3[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|b3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add4~0 (
// Equation(s):
// \sobel_ctrl_inst|Add4~0_combout  = (\sobel_ctrl_inst|b1 [0] & (\sobel_ctrl_inst|b3 [0] $ (VCC))) # (!\sobel_ctrl_inst|b1 [0] & ((\sobel_ctrl_inst|b3 [0]) # (GND)))
// \sobel_ctrl_inst|Add4~1  = CARRY((\sobel_ctrl_inst|b3 [0]) # (!\sobel_ctrl_inst|b1 [0]))

	.dataa(\sobel_ctrl_inst|b1 [0]),
	.datab(\sobel_ctrl_inst|b3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add4~0_combout ),
	.cout(\sobel_ctrl_inst|Add4~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add4~0 .lut_mask = 16'h66DD;
defparam \sobel_ctrl_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~0 (
// Equation(s):
// \sobel_ctrl_inst|Add5~0_combout  = (\sobel_ctrl_inst|Add3~2_combout  & (\sobel_ctrl_inst|Add4~0_combout  $ (VCC))) # (!\sobel_ctrl_inst|Add3~2_combout  & (\sobel_ctrl_inst|Add4~0_combout  & VCC))
// \sobel_ctrl_inst|Add5~1  = CARRY((\sobel_ctrl_inst|Add3~2_combout  & \sobel_ctrl_inst|Add4~0_combout ))

	.dataa(\sobel_ctrl_inst|Add3~2_combout ),
	.datab(\sobel_ctrl_inst|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add5~0_combout ),
	.cout(\sobel_ctrl_inst|Add5~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~0 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~4 (
// Equation(s):
// \sobel_ctrl_inst|Add5~4_combout  = ((\sobel_ctrl_inst|Add4~4_combout  $ (\sobel_ctrl_inst|Add3~6_combout  $ (!\sobel_ctrl_inst|Add5~3 )))) # (GND)
// \sobel_ctrl_inst|Add5~5  = CARRY((\sobel_ctrl_inst|Add4~4_combout  & ((\sobel_ctrl_inst|Add3~6_combout ) # (!\sobel_ctrl_inst|Add5~3 ))) # (!\sobel_ctrl_inst|Add4~4_combout  & (\sobel_ctrl_inst|Add3~6_combout  & !\sobel_ctrl_inst|Add5~3 )))

	.dataa(\sobel_ctrl_inst|Add4~4_combout ),
	.datab(\sobel_ctrl_inst|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add5~3 ),
	.combout(\sobel_ctrl_inst|Add5~4_combout ),
	.cout(\sobel_ctrl_inst|Add5~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~4 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \sobel_ctrl_inst|Add5~10 (
// Equation(s):
// \sobel_ctrl_inst|Add5~10_combout  = (\sobel_ctrl_inst|Add4~10_combout  & ((\sobel_ctrl_inst|Add3~12_combout  & (\sobel_ctrl_inst|Add5~9  & VCC)) # (!\sobel_ctrl_inst|Add3~12_combout  & (!\sobel_ctrl_inst|Add5~9 )))) # (!\sobel_ctrl_inst|Add4~10_combout  & 
// ((\sobel_ctrl_inst|Add3~12_combout  & (!\sobel_ctrl_inst|Add5~9 )) # (!\sobel_ctrl_inst|Add3~12_combout  & ((\sobel_ctrl_inst|Add5~9 ) # (GND)))))
// \sobel_ctrl_inst|Add5~11  = CARRY((\sobel_ctrl_inst|Add4~10_combout  & (!\sobel_ctrl_inst|Add3~12_combout  & !\sobel_ctrl_inst|Add5~9 )) # (!\sobel_ctrl_inst|Add4~10_combout  & ((!\sobel_ctrl_inst|Add5~9 ) # (!\sobel_ctrl_inst|Add3~12_combout ))))

	.dataa(\sobel_ctrl_inst|Add4~10_combout ),
	.datab(\sobel_ctrl_inst|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add5~9 ),
	.combout(\sobel_ctrl_inst|Add5~10_combout ),
	.cout(\sobel_ctrl_inst|Add5~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add5~10 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \sobel_ctrl_inst|c2[1]~feeder (
// Equation(s):
// \sobel_ctrl_inst|c2[1]~feeder_combout  = \sobel_ctrl_inst|c3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|c3 [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|c2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[1]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|c2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \sobel_ctrl_inst|c2[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|c2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \sobel_ctrl_inst|c1[1]~feeder (
// Equation(s):
// \sobel_ctrl_inst|c1[1]~feeder_combout  = \sobel_ctrl_inst|c2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|c2 [1]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|c1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[1]~feeder .lut_mask = 16'hFF00;
defparam \sobel_ctrl_inst|c1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \sobel_ctrl_inst|c1[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|c1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[1] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~0 (
// Equation(s):
// \sobel_ctrl_inst|Add6~0_combout  = (\sobel_ctrl_inst|c3 [0] & ((GND) # (!\sobel_ctrl_inst|c1 [0]))) # (!\sobel_ctrl_inst|c3 [0] & (\sobel_ctrl_inst|c1 [0] $ (GND)))
// \sobel_ctrl_inst|Add6~1  = CARRY((\sobel_ctrl_inst|c3 [0]) # (!\sobel_ctrl_inst|c1 [0]))

	.dataa(\sobel_ctrl_inst|c3 [0]),
	.datab(\sobel_ctrl_inst|c1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add6~0_combout ),
	.cout(\sobel_ctrl_inst|Add6~1 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~0 .lut_mask = 16'h66BB;
defparam \sobel_ctrl_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~4 (
// Equation(s):
// \sobel_ctrl_inst|Add6~4_combout  = ((\sobel_ctrl_inst|c3 [2] $ (\sobel_ctrl_inst|c1 [2] $ (\sobel_ctrl_inst|Add6~3 )))) # (GND)
// \sobel_ctrl_inst|Add6~5  = CARRY((\sobel_ctrl_inst|c3 [2] & ((!\sobel_ctrl_inst|Add6~3 ) # (!\sobel_ctrl_inst|c1 [2]))) # (!\sobel_ctrl_inst|c3 [2] & (!\sobel_ctrl_inst|c1 [2] & !\sobel_ctrl_inst|Add6~3 )))

	.dataa(\sobel_ctrl_inst|c3 [2]),
	.datab(\sobel_ctrl_inst|c1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add6~3 ),
	.combout(\sobel_ctrl_inst|Add6~4_combout ),
	.cout(\sobel_ctrl_inst|Add6~5 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~4 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~8 (
// Equation(s):
// \sobel_ctrl_inst|Add6~8_combout  = ((\sobel_ctrl_inst|c3 [4] $ (\sobel_ctrl_inst|c1 [4] $ (\sobel_ctrl_inst|Add6~7 )))) # (GND)
// \sobel_ctrl_inst|Add6~9  = CARRY((\sobel_ctrl_inst|c3 [4] & ((!\sobel_ctrl_inst|Add6~7 ) # (!\sobel_ctrl_inst|c1 [4]))) # (!\sobel_ctrl_inst|c3 [4] & (!\sobel_ctrl_inst|c1 [4] & !\sobel_ctrl_inst|Add6~7 )))

	.dataa(\sobel_ctrl_inst|c3 [4]),
	.datab(\sobel_ctrl_inst|c1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add6~7 ),
	.combout(\sobel_ctrl_inst|Add6~8_combout ),
	.cout(\sobel_ctrl_inst|Add6~9 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~8 .lut_mask = 16'h962B;
defparam \sobel_ctrl_inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~10 (
// Equation(s):
// \sobel_ctrl_inst|Add6~10_combout  = (\sobel_ctrl_inst|c1 [5] & ((\sobel_ctrl_inst|c3 [5] & (!\sobel_ctrl_inst|Add6~9 )) # (!\sobel_ctrl_inst|c3 [5] & ((\sobel_ctrl_inst|Add6~9 ) # (GND))))) # (!\sobel_ctrl_inst|c1 [5] & ((\sobel_ctrl_inst|c3 [5] & 
// (\sobel_ctrl_inst|Add6~9  & VCC)) # (!\sobel_ctrl_inst|c3 [5] & (!\sobel_ctrl_inst|Add6~9 ))))
// \sobel_ctrl_inst|Add6~11  = CARRY((\sobel_ctrl_inst|c1 [5] & ((!\sobel_ctrl_inst|Add6~9 ) # (!\sobel_ctrl_inst|c3 [5]))) # (!\sobel_ctrl_inst|c1 [5] & (!\sobel_ctrl_inst|c3 [5] & !\sobel_ctrl_inst|Add6~9 )))

	.dataa(\sobel_ctrl_inst|c1 [5]),
	.datab(\sobel_ctrl_inst|c3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|Add6~9 ),
	.combout(\sobel_ctrl_inst|Add6~10_combout ),
	.cout(\sobel_ctrl_inst|Add6~11 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~10 .lut_mask = 16'h692B;
defparam \sobel_ctrl_inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \sobel_ctrl_inst|gx[0]~9 (
// Equation(s):
// \sobel_ctrl_inst|gx[0]~9_combout  = (\sobel_ctrl_inst|Add3~0_combout  & (\sobel_ctrl_inst|Add6~0_combout  $ (VCC))) # (!\sobel_ctrl_inst|Add3~0_combout  & (\sobel_ctrl_inst|Add6~0_combout  & VCC))
// \sobel_ctrl_inst|gx[0]~10  = CARRY((\sobel_ctrl_inst|Add3~0_combout  & \sobel_ctrl_inst|Add6~0_combout ))

	.dataa(\sobel_ctrl_inst|Add3~0_combout ),
	.datab(\sobel_ctrl_inst|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|gx[0]~9_combout ),
	.cout(\sobel_ctrl_inst|gx[0]~10 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[0]~9 .lut_mask = 16'h6688;
defparam \sobel_ctrl_inst|gx[0]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \sobel_ctrl_inst|gx[2]~13 (
// Equation(s):
// \sobel_ctrl_inst|gx[2]~13_combout  = ((\sobel_ctrl_inst|Add5~2_combout  $ (\sobel_ctrl_inst|Add6~4_combout  $ (!\sobel_ctrl_inst|gx[1]~12 )))) # (GND)
// \sobel_ctrl_inst|gx[2]~14  = CARRY((\sobel_ctrl_inst|Add5~2_combout  & ((\sobel_ctrl_inst|Add6~4_combout ) # (!\sobel_ctrl_inst|gx[1]~12 ))) # (!\sobel_ctrl_inst|Add5~2_combout  & (\sobel_ctrl_inst|Add6~4_combout  & !\sobel_ctrl_inst|gx[1]~12 )))

	.dataa(\sobel_ctrl_inst|Add5~2_combout ),
	.datab(\sobel_ctrl_inst|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[1]~12 ),
	.combout(\sobel_ctrl_inst|gx[2]~13_combout ),
	.cout(\sobel_ctrl_inst|gx[2]~14 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[2]~13 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gx[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \sobel_ctrl_inst|gx[3]~15 (
// Equation(s):
// \sobel_ctrl_inst|gx[3]~15_combout  = (\sobel_ctrl_inst|Add6~6_combout  & ((\sobel_ctrl_inst|Add5~4_combout  & (\sobel_ctrl_inst|gx[2]~14  & VCC)) # (!\sobel_ctrl_inst|Add5~4_combout  & (!\sobel_ctrl_inst|gx[2]~14 )))) # (!\sobel_ctrl_inst|Add6~6_combout  
// & ((\sobel_ctrl_inst|Add5~4_combout  & (!\sobel_ctrl_inst|gx[2]~14 )) # (!\sobel_ctrl_inst|Add5~4_combout  & ((\sobel_ctrl_inst|gx[2]~14 ) # (GND)))))
// \sobel_ctrl_inst|gx[3]~16  = CARRY((\sobel_ctrl_inst|Add6~6_combout  & (!\sobel_ctrl_inst|Add5~4_combout  & !\sobel_ctrl_inst|gx[2]~14 )) # (!\sobel_ctrl_inst|Add6~6_combout  & ((!\sobel_ctrl_inst|gx[2]~14 ) # (!\sobel_ctrl_inst|Add5~4_combout ))))

	.dataa(\sobel_ctrl_inst|Add6~6_combout ),
	.datab(\sobel_ctrl_inst|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[2]~14 ),
	.combout(\sobel_ctrl_inst|gx[3]~15_combout ),
	.cout(\sobel_ctrl_inst|gx[3]~16 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[3]~15 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gx[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \sobel_ctrl_inst|gx[7]~23 (
// Equation(s):
// \sobel_ctrl_inst|gx[7]~23_combout  = (\sobel_ctrl_inst|Add6~14_combout  & ((\sobel_ctrl_inst|Add5~12_combout  & (\sobel_ctrl_inst|gx[6]~22  & VCC)) # (!\sobel_ctrl_inst|Add5~12_combout  & (!\sobel_ctrl_inst|gx[6]~22 )))) # 
// (!\sobel_ctrl_inst|Add6~14_combout  & ((\sobel_ctrl_inst|Add5~12_combout  & (!\sobel_ctrl_inst|gx[6]~22 )) # (!\sobel_ctrl_inst|Add5~12_combout  & ((\sobel_ctrl_inst|gx[6]~22 ) # (GND)))))
// \sobel_ctrl_inst|gx[7]~24  = CARRY((\sobel_ctrl_inst|Add6~14_combout  & (!\sobel_ctrl_inst|Add5~12_combout  & !\sobel_ctrl_inst|gx[6]~22 )) # (!\sobel_ctrl_inst|Add6~14_combout  & ((!\sobel_ctrl_inst|gx[6]~22 ) # (!\sobel_ctrl_inst|Add5~12_combout ))))

	.dataa(\sobel_ctrl_inst|Add6~14_combout ),
	.datab(\sobel_ctrl_inst|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gx[6]~22 ),
	.combout(\sobel_ctrl_inst|gx[7]~23_combout ),
	.cout(\sobel_ctrl_inst|gx[7]~24 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[7]~23 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gx[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \sobel_ctrl_inst|gx[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \sobel_ctrl_inst|c2[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c3 [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c2[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \sobel_ctrl_inst|c1[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sobel_ctrl_inst|c2 [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|c1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|c1[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|c1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \sobel_ctrl_inst|Add6~16 (
// Equation(s):
// \sobel_ctrl_inst|Add6~16_combout  = \sobel_ctrl_inst|Add6~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sobel_ctrl_inst|Add6~15 ),
	.combout(\sobel_ctrl_inst|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add6~16 .lut_mask = 16'hF0F0;
defparam \sobel_ctrl_inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \sobel_ctrl_inst|gx[8]~25 (
// Equation(s):
// \sobel_ctrl_inst|gx[8]~25_combout  = \sobel_ctrl_inst|Add5~14_combout  $ (\sobel_ctrl_inst|gx[7]~24  $ (!\sobel_ctrl_inst|Add6~16_combout ))

	.dataa(\sobel_ctrl_inst|Add5~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add6~16_combout ),
	.cin(\sobel_ctrl_inst|gx[7]~24 ),
	.combout(\sobel_ctrl_inst|gx[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[8]~25 .lut_mask = 16'h5AA5;
defparam \sobel_ctrl_inst|gx[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \sobel_ctrl_inst|gx[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[8] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~7 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~7_combout  = \sobel_ctrl_inst|gx [7] $ (((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gx [8])))

	.dataa(\sobel_ctrl_inst|gxy_flag~q ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gx [7]),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~7 .lut_mask = 16'h5AF0;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \sobel_ctrl_inst|gx[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[3] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~3 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~3_combout  = \sobel_ctrl_inst|gx [3] $ (((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gx [8])))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gxy_flag~q ),
	.datac(\sobel_ctrl_inst|gx [3]),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~3 .lut_mask = 16'h3CF0;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \sobel_ctrl_inst|gx[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[2] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~2 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~2_combout  = \sobel_ctrl_inst|gx [2] $ (((\sobel_ctrl_inst|gx [8] & \sobel_ctrl_inst|gxy_flag~q )))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|gx [8]),
	.datac(\sobel_ctrl_inst|gxy_flag~q ),
	.datad(\sobel_ctrl_inst|gx [2]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~2 .lut_mask = 16'h3FC0;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \sobel_ctrl_inst|gx[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gx[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gx[0] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \sobel_ctrl_inst|Add14|auto_generated|_~0 (
// Equation(s):
// \sobel_ctrl_inst|Add14|auto_generated|_~0_combout  = \sobel_ctrl_inst|gx [0] $ (((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gx [8])))

	.dataa(\sobel_ctrl_inst|gxy_flag~q ),
	.datab(gnd),
	.datac(\sobel_ctrl_inst|gx [0]),
	.datad(\sobel_ctrl_inst|gx [8]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|Add14|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|Add14|auto_generated|_~0 .lut_mask = 16'h5AF0;
defparam \sobel_ctrl_inst|Add14|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[0]~9 (
// Equation(s):
// \sobel_ctrl_inst|gxy[0]~9_cout  = CARRY((\sobel_ctrl_inst|gxy_flag~q  & \sobel_ctrl_inst|gx [8]))

	.dataa(\sobel_ctrl_inst|gxy_flag~q ),
	.datab(\sobel_ctrl_inst|gx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sobel_ctrl_inst|gxy[0]~9_cout ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[0]~9 .lut_mask = 16'h0088;
defparam \sobel_ctrl_inst|gxy[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[5]~20 (
// Equation(s):
// \sobel_ctrl_inst|gxy[5]~20_combout  = ((\sobel_ctrl_inst|Add14|auto_generated|_~5_combout  $ (\sobel_ctrl_inst|Add16~11_combout  $ (!\sobel_ctrl_inst|gxy[4]~19 )))) # (GND)
// \sobel_ctrl_inst|gxy[5]~21  = CARRY((\sobel_ctrl_inst|Add14|auto_generated|_~5_combout  & ((\sobel_ctrl_inst|Add16~11_combout ) # (!\sobel_ctrl_inst|gxy[4]~19 ))) # (!\sobel_ctrl_inst|Add14|auto_generated|_~5_combout  & (\sobel_ctrl_inst|Add16~11_combout  
// & !\sobel_ctrl_inst|gxy[4]~19 )))

	.dataa(\sobel_ctrl_inst|Add14|auto_generated|_~5_combout ),
	.datab(\sobel_ctrl_inst|Add16~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[4]~19 ),
	.combout(\sobel_ctrl_inst|gxy[5]~20_combout ),
	.cout(\sobel_ctrl_inst|gxy[5]~21 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[5]~20 .lut_mask = 16'h698E;
defparam \sobel_ctrl_inst|gxy[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[6]~22 (
// Equation(s):
// \sobel_ctrl_inst|gxy[6]~22_combout  = (\sobel_ctrl_inst|Add14|auto_generated|_~6_combout  & ((\sobel_ctrl_inst|Add16~13_combout  & (\sobel_ctrl_inst|gxy[5]~21  & VCC)) # (!\sobel_ctrl_inst|Add16~13_combout  & (!\sobel_ctrl_inst|gxy[5]~21 )))) # 
// (!\sobel_ctrl_inst|Add14|auto_generated|_~6_combout  & ((\sobel_ctrl_inst|Add16~13_combout  & (!\sobel_ctrl_inst|gxy[5]~21 )) # (!\sobel_ctrl_inst|Add16~13_combout  & ((\sobel_ctrl_inst|gxy[5]~21 ) # (GND)))))
// \sobel_ctrl_inst|gxy[6]~23  = CARRY((\sobel_ctrl_inst|Add14|auto_generated|_~6_combout  & (!\sobel_ctrl_inst|Add16~13_combout  & !\sobel_ctrl_inst|gxy[5]~21 )) # (!\sobel_ctrl_inst|Add14|auto_generated|_~6_combout  & ((!\sobel_ctrl_inst|gxy[5]~21 ) # 
// (!\sobel_ctrl_inst|Add16~13_combout ))))

	.dataa(\sobel_ctrl_inst|Add14|auto_generated|_~6_combout ),
	.datab(\sobel_ctrl_inst|Add16~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sobel_ctrl_inst|gxy[5]~21 ),
	.combout(\sobel_ctrl_inst|gxy[6]~22_combout ),
	.cout(\sobel_ctrl_inst|gxy[6]~23 ));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[6]~22 .lut_mask = 16'h9617;
defparam \sobel_ctrl_inst|gxy[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \sobel_ctrl_inst|gxy[7]~24 (
// Equation(s):
// \sobel_ctrl_inst|gxy[7]~24_combout  = \sobel_ctrl_inst|Add16~15_combout  $ (\sobel_ctrl_inst|gxy[6]~23  $ (!\sobel_ctrl_inst|Add14|auto_generated|_~7_combout ))

	.dataa(gnd),
	.datab(\sobel_ctrl_inst|Add16~15_combout ),
	.datac(gnd),
	.datad(\sobel_ctrl_inst|Add14|auto_generated|_~7_combout ),
	.cin(\sobel_ctrl_inst|gxy[6]~23 ),
	.combout(\sobel_ctrl_inst|gxy[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[7]~24 .lut_mask = 16'h3CC3;
defparam \sobel_ctrl_inst|gxy[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \sobel_ctrl_inst|gxy[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \sobel_ctrl_inst|gxy[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[6] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \sobel_ctrl_inst|gxy[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|gxy[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sobel_ctrl_inst|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|gxy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|gxy[5] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|gxy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \sobel_ctrl_inst|po_data[7]~1 (
// Equation(s):
// \sobel_ctrl_inst|po_data[7]~1_combout  = (\sobel_ctrl_inst|gxy [4]) # ((\sobel_ctrl_inst|gxy [7]) # ((\sobel_ctrl_inst|gxy [6]) # (\sobel_ctrl_inst|gxy [5])))

	.dataa(\sobel_ctrl_inst|gxy [4]),
	.datab(\sobel_ctrl_inst|gxy [7]),
	.datac(\sobel_ctrl_inst|gxy [6]),
	.datad(\sobel_ctrl_inst|gxy [5]),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|po_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[7]~1 .lut_mask = 16'hFFFE;
defparam \sobel_ctrl_inst|po_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \sobel_ctrl_inst|po_data[7]~2 (
// Equation(s):
// \sobel_ctrl_inst|po_data[7]~2_combout  = (\sobel_ctrl_inst|com_flag~q  & (\sobel_ctrl_inst|po_data[7]~0_combout  & ((!\sobel_ctrl_inst|po_data[7]~1_combout )))) # (!\sobel_ctrl_inst|com_flag~q  & (((\sobel_ctrl_inst|po_data [7]))))

	.dataa(\sobel_ctrl_inst|po_data[7]~0_combout ),
	.datab(\sobel_ctrl_inst|com_flag~q ),
	.datac(\sobel_ctrl_inst|po_data [7]),
	.datad(\sobel_ctrl_inst|po_data[7]~1_combout ),
	.cin(gnd),
	.combout(\sobel_ctrl_inst|po_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[7]~2 .lut_mask = 16'h30B8;
defparam \sobel_ctrl_inst|po_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \sobel_ctrl_inst|po_data[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sobel_ctrl_inst|po_data[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sobel_ctrl_inst|po_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sobel_ctrl_inst|po_data[7] .is_wysiwyg = "true";
defparam \sobel_ctrl_inst|po_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \uart_tx_inst|tx~0 (
// Equation(s):
// \uart_tx_inst|tx~0_combout  = (\uart_tx_inst|bit_cnt [3] & (((\sobel_ctrl_inst|po_data [7]) # (\uart_tx_inst|bit_cnt [1])) # (!\uart_tx_inst|always0~0_combout ))) # (!\uart_tx_inst|bit_cnt [3] & (\sobel_ctrl_inst|po_data [7] & ((\uart_tx_inst|bit_cnt [1]) 
// # (!\uart_tx_inst|always0~0_combout ))))

	.dataa(\uart_tx_inst|always0~0_combout ),
	.datab(\uart_tx_inst|bit_cnt [3]),
	.datac(\sobel_ctrl_inst|po_data [7]),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~0 .lut_mask = 16'hFCD4;
defparam \uart_tx_inst|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \uart_tx_inst|tx~1 (
// Equation(s):
// \uart_tx_inst|tx~1_combout  = (\uart_tx_inst|bit_flag~q  & ((!\uart_tx_inst|tx~0_combout ))) # (!\uart_tx_inst|bit_flag~q  & (\uart_tx_inst|tx~q ))

	.dataa(\uart_tx_inst|bit_flag~q ),
	.datab(gnd),
	.datac(\uart_tx_inst|tx~q ),
	.datad(\uart_tx_inst|tx~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~1 .lut_mask = 16'h50FA;
defparam \uart_tx_inst|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \uart_tx_inst|tx (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_inst|tx~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx .is_wysiwyg = "true";
defparam \uart_tx_inst|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~0_combout  = \vga_inst|vga_ctrl_inst|cnt_h [0] $ (VCC)
// \vga_inst|vga_ctrl_inst|Add0~1  = CARRY(\vga_inst|vga_ctrl_inst|cnt_h [0])

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Add0~0_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \vga_inst|vga_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~2_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [1] & (!\vga_inst|vga_ctrl_inst|Add0~1 )) # (!\vga_inst|vga_ctrl_inst|cnt_h [1] & ((\vga_inst|vga_ctrl_inst|Add0~1 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add0~3  = CARRY((!\vga_inst|vga_ctrl_inst|Add0~1 ) # (!\vga_inst|vga_ctrl_inst|cnt_h [1]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~1 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~2_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \vga_inst|vga_ctrl_inst|cnt_h[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~4 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~4_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [2] & (\vga_inst|vga_ctrl_inst|Add0~3  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_h [2] & (!\vga_inst|vga_ctrl_inst|Add0~3  & VCC))
// \vga_inst|vga_ctrl_inst|Add0~5  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [2] & !\vga_inst|vga_ctrl_inst|Add0~3 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~3 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~4_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~6 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~6_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [3] & (!\vga_inst|vga_ctrl_inst|Add0~5 )) # (!\vga_inst|vga_ctrl_inst|cnt_h [3] & ((\vga_inst|vga_ctrl_inst|Add0~5 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add0~7  = CARRY((!\vga_inst|vga_ctrl_inst|Add0~5 ) # (!\vga_inst|vga_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~5 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~6_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \vga_inst|vga_ctrl_inst|cnt_h[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~8 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~8_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [4] & (\vga_inst|vga_ctrl_inst|Add0~7  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_h [4] & (!\vga_inst|vga_ctrl_inst|Add0~7  & VCC))
// \vga_inst|vga_ctrl_inst|Add0~9  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [4] & !\vga_inst|vga_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~7 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~8_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \vga_inst|vga_ctrl_inst|cnt_h[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~10 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~10_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [5] & (!\vga_inst|vga_ctrl_inst|Add0~9 )) # (!\vga_inst|vga_ctrl_inst|cnt_h [5] & ((\vga_inst|vga_ctrl_inst|Add0~9 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add0~11  = CARRY((!\vga_inst|vga_ctrl_inst|Add0~9 ) # (!\vga_inst|vga_ctrl_inst|cnt_h [5]))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~9 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~10_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~12 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~12_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [6] & (\vga_inst|vga_ctrl_inst|Add0~11  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_h [6] & (!\vga_inst|vga_ctrl_inst|Add0~11  & VCC))
// \vga_inst|vga_ctrl_inst|Add0~13  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [6] & !\vga_inst|vga_ctrl_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~11 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~12_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \vga_inst|vga_ctrl_inst|cnt_h[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~14 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~14_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [7] & (!\vga_inst|vga_ctrl_inst|Add0~13 )) # (!\vga_inst|vga_ctrl_inst|cnt_h [7] & ((\vga_inst|vga_ctrl_inst|Add0~13 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add0~15  = CARRY((!\vga_inst|vga_ctrl_inst|Add0~13 ) # (!\vga_inst|vga_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~13 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~14_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \vga_inst|vga_ctrl_inst|cnt_h[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~16 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~16_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [8] & (\vga_inst|vga_ctrl_inst|Add0~15  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_h [8] & (!\vga_inst|vga_ctrl_inst|Add0~15  & VCC))
// \vga_inst|vga_ctrl_inst|Add0~17  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [8] & !\vga_inst|vga_ctrl_inst|Add0~15 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add0~15 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~16_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add0~18 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add0~18_combout  = \vga_inst|vga_ctrl_inst|Add0~17  $ (\vga_inst|vga_ctrl_inst|cnt_h [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [9]),
	.cin(\vga_inst|vga_ctrl_inst|Add0~17 ),
	.combout(\vga_inst|vga_ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga_inst|vga_ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_h~1 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_h~1_combout  = (\vga_inst|vga_ctrl_inst|Add0~18_combout  & !\vga_inst|vga_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|Add0~18_combout ),
	.datac(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h~1 .lut_mask = 16'h0C0C;
defparam \vga_inst|vga_ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \vga_inst|vga_ctrl_inst|cnt_h[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Equal0~1 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Equal0~1_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [8] & (\vga_inst|vga_ctrl_inst|cnt_h [9] & (!\vga_inst|vga_ctrl_inst|cnt_h [5] & !\vga_inst|vga_ctrl_inst|cnt_h [6])))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [8]),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [9]),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [5]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [6]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Equal0~1 .lut_mask = 16'h0008;
defparam \vga_inst|vga_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Equal0~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Equal0~2_combout  = (\vga_inst|vga_ctrl_inst|Equal0~0_combout  & (\vga_inst|vga_ctrl_inst|Equal0~1_combout  & (\vga_inst|vga_ctrl_inst|cnt_h [4] & !\vga_inst|vga_ctrl_inst|cnt_h [7])))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~0_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Equal0~1_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [4]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \vga_inst|vga_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_h~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_h~0_combout  = (\vga_inst|vga_ctrl_inst|Add0~10_combout  & !\vga_inst|vga_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|Add0~10_combout ),
	.datac(gnd),
	.datad(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h~0 .lut_mask = 16'h00CC;
defparam \vga_inst|vga_ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \vga_inst|vga_ctrl_inst|cnt_h[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_h~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_h~2_combout  = (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & \vga_inst|vga_ctrl_inst|Add0~16_combout )

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_inst|vga_ctrl_inst|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h~2 .lut_mask = 16'h5050;
defparam \vga_inst|vga_ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \vga_inst|vga_ctrl_inst|cnt_h[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~0_combout  = (!\vga_inst|vga_ctrl_inst|cnt_h [9] & !\vga_inst|vga_ctrl_inst|cnt_h [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [9]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~0 .lut_mask = 16'h000F;
defparam \vga_inst|vga_pic_inst|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|LessThan6~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|LessThan6~0_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [7]) # (((\vga_inst|vga_ctrl_inst|cnt_h [6] & \vga_inst|vga_ctrl_inst|cnt_h [5])) # (!\vga_inst|vga_pic_inst|rd_en~0_combout ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [6]),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [5]),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_inst|vga_pic_inst|rd_en~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|LessThan6~0 .lut_mask = 16'hF8FF;
defparam \vga_inst|vga_ctrl_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~0_combout  = \vga_inst|vga_ctrl_inst|cnt_v [0] $ (VCC)
// \vga_inst|vga_ctrl_inst|Add1~1  = CARRY(\vga_inst|vga_ctrl_inst|cnt_v [0])

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Add1~0_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_inst|vga_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[0]~10_combout  = (\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_inst|vga_ctrl_inst|cnt_v [0] & !\vga_inst|vga_ctrl_inst|Equal0~2_combout )))) # (!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout  & 
// ((\vga_inst|vga_ctrl_inst|Add1~0_combout ) # ((\vga_inst|vga_ctrl_inst|cnt_v [0] & !\vga_inst|vga_ctrl_inst|Equal0~2_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~0_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [0]),
	.datad(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h44F4;
defparam \vga_inst|vga_ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \vga_inst|vga_ctrl_inst|cnt_v[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~4 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~4_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [2] & (\vga_inst|vga_ctrl_inst|Add1~3  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_v [2] & (!\vga_inst|vga_ctrl_inst|Add1~3  & VCC))
// \vga_inst|vga_ctrl_inst|Add1~5  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [2] & !\vga_inst|vga_ctrl_inst|Add1~3 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~3 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~4_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~6 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~6_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [3] & (!\vga_inst|vga_ctrl_inst|Add1~5 )) # (!\vga_inst|vga_ctrl_inst|cnt_v [3] & ((\vga_inst|vga_ctrl_inst|Add1~5 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add1~7  = CARRY((!\vga_inst|vga_ctrl_inst|Add1~5 ) # (!\vga_inst|vga_ctrl_inst|cnt_v [3]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~5 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~6_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[3]~8 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[3]~8_combout  = (\vga_inst|vga_ctrl_inst|Equal0~2_combout  & (\vga_inst|vga_ctrl_inst|Add1~6_combout  & ((!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & 
// ((\vga_inst|vga_ctrl_inst|cnt_v [3]) # ((\vga_inst|vga_ctrl_inst|Add1~6_combout  & !\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~6_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [3]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[3]~8 .lut_mask = 16'h50DC;
defparam \vga_inst|vga_ctrl_inst|cnt_v[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \vga_inst|vga_ctrl_inst|cnt_v[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~8 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~8_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [4] & (\vga_inst|vga_ctrl_inst|Add1~7  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_v [4] & (!\vga_inst|vga_ctrl_inst|Add1~7  & VCC))
// \vga_inst|vga_ctrl_inst|Add1~9  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [4] & !\vga_inst|vga_ctrl_inst|Add1~7 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~7 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~8_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~10 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~10_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [5] & (!\vga_inst|vga_ctrl_inst|Add1~9 )) # (!\vga_inst|vga_ctrl_inst|cnt_v [5] & ((\vga_inst|vga_ctrl_inst|Add1~9 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add1~11  = CARRY((!\vga_inst|vga_ctrl_inst|Add1~9 ) # (!\vga_inst|vga_ctrl_inst|cnt_v [5]))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~9 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~10_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~12 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~12_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [6] & (\vga_inst|vga_ctrl_inst|Add1~11  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_v [6] & (!\vga_inst|vga_ctrl_inst|Add1~11  & VCC))
// \vga_inst|vga_ctrl_inst|Add1~13  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [6] & !\vga_inst|vga_ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~11 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~12_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[6]~4 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[6]~4_combout  = (\vga_inst|vga_ctrl_inst|Equal0~2_combout  & (\vga_inst|vga_ctrl_inst|Add1~12_combout  & ((!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & 
// ((\vga_inst|vga_ctrl_inst|cnt_v [6]) # ((\vga_inst|vga_ctrl_inst|Add1~12_combout  & !\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~12_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [6]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[6]~4 .lut_mask = 16'h50DC;
defparam \vga_inst|vga_ctrl_inst|cnt_v[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \vga_inst|vga_ctrl_inst|cnt_v[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~14 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~14_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [7] & (!\vga_inst|vga_ctrl_inst|Add1~13 )) # (!\vga_inst|vga_ctrl_inst|cnt_v [7] & ((\vga_inst|vga_ctrl_inst|Add1~13 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add1~15  = CARRY((!\vga_inst|vga_ctrl_inst|Add1~13 ) # (!\vga_inst|vga_ctrl_inst|cnt_v [7]))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~13 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~14_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~16 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~16_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [8] & (\vga_inst|vga_ctrl_inst|Add1~15  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_v [8] & (!\vga_inst|vga_ctrl_inst|Add1~15  & VCC))
// \vga_inst|vga_ctrl_inst|Add1~17  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [8] & !\vga_inst|vga_ctrl_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add1~15 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~16_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[8]~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[8]~2_combout  = (\vga_inst|vga_ctrl_inst|Equal0~2_combout  & (!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_inst|vga_ctrl_inst|Add1~16_combout )))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & 
// ((\vga_inst|vga_ctrl_inst|cnt_v [8]) # ((!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout  & \vga_inst|vga_ctrl_inst|Add1~16_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [8]),
	.datad(\vga_inst|vga_ctrl_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[8]~2 .lut_mask = 16'h7350;
defparam \vga_inst|vga_ctrl_inst|cnt_v[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \vga_inst|vga_ctrl_inst|cnt_v[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add1~18 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add1~18_combout  = \vga_inst|vga_ctrl_inst|Add1~17  $ (\vga_inst|vga_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v [9]),
	.cin(\vga_inst|vga_ctrl_inst|Add1~17 ),
	.combout(\vga_inst|vga_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_inst|vga_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[9]~1 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[9]~1_combout  = (\vga_inst|vga_ctrl_inst|Equal0~2_combout  & (\vga_inst|vga_ctrl_inst|Add1~18_combout  & ((!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & 
// ((\vga_inst|vga_ctrl_inst|cnt_v [9]) # ((\vga_inst|vga_ctrl_inst|Add1~18_combout  & !\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~18_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[9]~1 .lut_mask = 16'h50DC;
defparam \vga_inst|vga_ctrl_inst|cnt_v[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \vga_inst|vga_ctrl_inst|cnt_v[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[4]~7 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[4]~7_combout  = (\vga_inst|vga_ctrl_inst|Equal0~2_combout  & (\vga_inst|vga_ctrl_inst|Add1~8_combout  & ((!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & 
// ((\vga_inst|vga_ctrl_inst|cnt_v [4]) # ((\vga_inst|vga_ctrl_inst|Add1~8_combout  & !\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~8_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[4]~7 .lut_mask = 16'h50DC;
defparam \vga_inst|vga_ctrl_inst|cnt_v[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \vga_inst|vga_ctrl_inst|cnt_v[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[2]~9 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[2]~9_combout  = (\vga_inst|vga_ctrl_inst|Equal0~2_combout  & (\vga_inst|vga_ctrl_inst|Add1~4_combout  & ((!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & 
// ((\vga_inst|vga_ctrl_inst|cnt_v [2]) # ((\vga_inst|vga_ctrl_inst|Add1~4_combout  & !\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~4_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [2]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[2]~9 .lut_mask = 16'h50DC;
defparam \vga_inst|vga_ctrl_inst|cnt_v[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \vga_inst|vga_ctrl_inst|cnt_v[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|always1~1 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|always1~1_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [3] & (\vga_inst|vga_ctrl_inst|cnt_v [9] & (!\vga_inst|vga_ctrl_inst|cnt_v [4] & \vga_inst|vga_ctrl_inst|cnt_v [2])))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v [3]),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [9]),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v [2]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|always1~1 .lut_mask = 16'h0800;
defparam \vga_inst|vga_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[9]~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout  = ((\vga_inst|vga_ctrl_inst|always1~0_combout  & (!\vga_inst|vga_ctrl_inst|cnt_v [0] & \vga_inst|vga_ctrl_inst|always1~1_combout ))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout )

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|always1~0_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [0]),
	.datad(\vga_inst|vga_ctrl_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[9]~0 .lut_mask = 16'h5D55;
defparam \vga_inst|vga_ctrl_inst|cnt_v[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[1]~5 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[1]~5_combout  = (\vga_inst|vga_ctrl_inst|Add1~2_combout  & (((\vga_inst|vga_ctrl_inst|cnt_v [1] & !\vga_inst|vga_ctrl_inst|Equal0~2_combout )) # (!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ))) # 
// (!\vga_inst|vga_ctrl_inst|Add1~2_combout  & (((\vga_inst|vga_ctrl_inst|cnt_v [1] & !\vga_inst|vga_ctrl_inst|Equal0~2_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Add1~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [1]),
	.datad(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[1]~5 .lut_mask = 16'h22F2;
defparam \vga_inst|vga_ctrl_inst|cnt_v[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \vga_inst|vga_ctrl_inst|cnt_v[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[5]~6 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[5]~6_combout  = (\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_inst|vga_ctrl_inst|cnt_v [5] & !\vga_inst|vga_ctrl_inst|Equal0~2_combout )))) # (!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout  & 
// ((\vga_inst|vga_ctrl_inst|Add1~10_combout ) # ((\vga_inst|vga_ctrl_inst|cnt_v [5] & !\vga_inst|vga_ctrl_inst|Equal0~2_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~10_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [5]),
	.datad(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[5]~6 .lut_mask = 16'h44F4;
defparam \vga_inst|vga_ctrl_inst|cnt_v[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \vga_inst|vga_ctrl_inst|cnt_v[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|always1~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|always1~0_combout  = (\vga_inst|vga_ctrl_inst|LessThan4~0_combout  & (!\vga_inst|vga_ctrl_inst|cnt_v [1] & !\vga_inst|vga_ctrl_inst|cnt_v [5]))

	.dataa(\vga_inst|vga_ctrl_inst|LessThan4~0_combout ),
	.datab(gnd),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [1]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v [5]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|always1~0 .lut_mask = 16'h000A;
defparam \vga_inst|vga_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|LessThan4~1 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|LessThan4~1_combout  = (!\vga_inst|vga_ctrl_inst|cnt_v [2] & (!\vga_inst|vga_ctrl_inst|cnt_v [4] & !\vga_inst|vga_ctrl_inst|cnt_v [3]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [2]),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v [3]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|LessThan4~1 .lut_mask = 16'h0003;
defparam \vga_inst|vga_ctrl_inst|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|LessThan7~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|LessThan7~0_combout  = ((\vga_inst|vga_ctrl_inst|cnt_v [9]) # (!\vga_inst|vga_ctrl_inst|LessThan4~1_combout )) # (!\vga_inst|vga_ctrl_inst|always1~0_combout )

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|always1~0_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_inst|vga_ctrl_inst|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|LessThan7~0 .lut_mask = 16'hF3FF;
defparam \vga_inst|vga_ctrl_inst|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \vga_inst|vga_ctrl_inst|cnt_h[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~0_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [1] & (\vga_inst|vga_ctrl_inst|cnt_h [0] $ (VCC))) # (!\vga_inst|vga_ctrl_inst|cnt_h [1] & (\vga_inst|vga_ctrl_inst|cnt_h [0] & VCC))
// \vga_inst|vga_ctrl_inst|Add2~1  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [1] & \vga_inst|vga_ctrl_inst|cnt_h [0]))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [1]),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Add2~0_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~0 .lut_mask = 16'h6688;
defparam \vga_inst|vga_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~2_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [2] & (!\vga_inst|vga_ctrl_inst|Add2~1 )) # (!\vga_inst|vga_ctrl_inst|cnt_h [2] & ((\vga_inst|vga_ctrl_inst|Add2~1 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add2~3  = CARRY((!\vga_inst|vga_ctrl_inst|Add2~1 ) # (!\vga_inst|vga_ctrl_inst|cnt_h [2]))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add2~1 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~2_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~6 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~6_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [4] & (\vga_inst|vga_ctrl_inst|Add2~5  & VCC)) # (!\vga_inst|vga_ctrl_inst|cnt_h [4] & (!\vga_inst|vga_ctrl_inst|Add2~5 ))
// \vga_inst|vga_ctrl_inst|Add2~7  = CARRY((!\vga_inst|vga_ctrl_inst|cnt_h [4] & !\vga_inst|vga_ctrl_inst|Add2~5 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add2~5 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~6_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~6 .lut_mask = 16'hA505;
defparam \vga_inst|vga_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~8 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~8_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [5] & ((GND) # (!\vga_inst|vga_ctrl_inst|Add2~7 ))) # (!\vga_inst|vga_ctrl_inst|cnt_h [5] & (\vga_inst|vga_ctrl_inst|Add2~7  $ (GND)))
// \vga_inst|vga_ctrl_inst|Add2~9  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [5]) # (!\vga_inst|vga_ctrl_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add2~7 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~8_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~8 .lut_mask = 16'h3CCF;
defparam \vga_inst|vga_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~4 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~4_combout  = (\vga_inst|vga_ctrl_inst|Add2~4_combout  & (!\vga_inst|vga_ctrl_inst|Add2~6_combout  & (\vga_inst|vga_ctrl_inst|Add2~0_combout  & \vga_inst|vga_ctrl_inst|Add2~2_combout )))

	.dataa(\vga_inst|vga_ctrl_inst|Add2~4_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add2~6_combout ),
	.datac(\vga_inst|vga_ctrl_inst|Add2~0_combout ),
	.datad(\vga_inst|vga_ctrl_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~4 .lut_mask = 16'h2000;
defparam \vga_inst|vga_pic_inst|rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~5 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~5_combout  = (\vga_inst|vga_pic_inst|rd_en~4_combout ) # ((\vga_inst|vga_ctrl_inst|Add2~10_combout  & ((!\vga_inst|vga_ctrl_inst|Add2~6_combout ) # (!\vga_inst|vga_ctrl_inst|Add2~8_combout ))) # 
// (!\vga_inst|vga_ctrl_inst|Add2~10_combout  & ((\vga_inst|vga_ctrl_inst|Add2~8_combout ) # (\vga_inst|vga_ctrl_inst|Add2~6_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Add2~10_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add2~8_combout ),
	.datac(\vga_inst|vga_ctrl_inst|Add2~6_combout ),
	.datad(\vga_inst|vga_pic_inst|rd_en~4_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~5 .lut_mask = 16'hFF7E;
defparam \vga_inst|vga_pic_inst|rd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \vga_inst|vga_ctrl_inst|cnt_h[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Equal0~0 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Equal0~0_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [0] & (\vga_inst|vga_ctrl_inst|cnt_h [3] & (\vga_inst|vga_ctrl_inst|cnt_h [1] & \vga_inst|vga_ctrl_inst|cnt_h [2])))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [0]),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [3]),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [1]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [2]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \vga_inst|vga_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~1 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~1_combout  = (\vga_inst|vga_pic_inst|rd_en~0_combout  & (((\vga_inst|vga_ctrl_inst|LessThan2~0_combout  & !\vga_inst|vga_ctrl_inst|Equal0~0_combout )) # (!\vga_inst|vga_ctrl_inst|cnt_h [7])))

	.dataa(\vga_inst|vga_ctrl_inst|LessThan2~0_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_en~0_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_inst|vga_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~1 .lut_mask = 16'h0C8C;
defparam \vga_inst|vga_pic_inst|rd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~12 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~12_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [7] & (\vga_inst|vga_ctrl_inst|Add2~11  $ (GND))) # (!\vga_inst|vga_ctrl_inst|cnt_h [7] & (!\vga_inst|vga_ctrl_inst|Add2~11  & VCC))
// \vga_inst|vga_ctrl_inst|Add2~13  = CARRY((\vga_inst|vga_ctrl_inst|cnt_h [7] & !\vga_inst|vga_ctrl_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add2~11 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~12_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~14 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~14_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [8] & (\vga_inst|vga_ctrl_inst|Add2~13  & VCC)) # (!\vga_inst|vga_ctrl_inst|cnt_h [8] & (!\vga_inst|vga_ctrl_inst|Add2~13 ))
// \vga_inst|vga_ctrl_inst|Add2~15  = CARRY((!\vga_inst|vga_ctrl_inst|cnt_h [8] & !\vga_inst|vga_ctrl_inst|Add2~13 ))

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add2~13 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~14_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~14 .lut_mask = 16'hA505;
defparam \vga_inst|vga_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add2~16 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add2~16_combout  = \vga_inst|vga_ctrl_inst|cnt_h [9] $ (\vga_inst|vga_ctrl_inst|Add2~15 )

	.dataa(\vga_inst|vga_ctrl_inst|cnt_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_inst|vga_ctrl_inst|Add2~15 ),
	.combout(\vga_inst|vga_ctrl_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add2~16 .lut_mask = 16'h5A5A;
defparam \vga_inst|vga_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~3 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~3_combout  = (\vga_inst|vga_ctrl_inst|Add3~18_combout ) # ((\vga_inst|vga_ctrl_inst|Add2~16_combout ) # ((\vga_inst|vga_ctrl_inst|Add2~12_combout ) # (!\vga_inst|vga_ctrl_inst|Add2~14_combout )))

	.dataa(\vga_inst|vga_ctrl_inst|Add3~18_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add2~16_combout ),
	.datac(\vga_inst|vga_ctrl_inst|Add2~14_combout ),
	.datad(\vga_inst|vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~3 .lut_mask = 16'hFFEF;
defparam \vga_inst|vga_pic_inst|rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~6 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~6_combout  = (\vga_inst|vga_pic_inst|rd_en~2_combout ) # (((\vga_inst|vga_pic_inst|rd_en~1_combout ) # (\vga_inst|vga_pic_inst|rd_en~3_combout )) # (!\vga_inst|vga_pic_inst|rd_en~5_combout ))

	.dataa(\vga_inst|vga_pic_inst|rd_en~2_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_en~5_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_en~1_combout ),
	.datad(\vga_inst|vga_pic_inst|rd_en~3_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~6 .lut_mask = 16'hFFFB;
defparam \vga_inst|vga_pic_inst|rd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|cnt_v[7]~3 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|cnt_v[7]~3_combout  = (\vga_inst|vga_ctrl_inst|Equal0~2_combout  & (\vga_inst|vga_ctrl_inst|Add1~14_combout  & ((!\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_inst|vga_ctrl_inst|Equal0~2_combout  & 
// ((\vga_inst|vga_ctrl_inst|cnt_v [7]) # ((\vga_inst|vga_ctrl_inst|Add1~14_combout  & !\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add1~14_combout ),
	.datac(\vga_inst|vga_ctrl_inst|cnt_v [7]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|cnt_v[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[7]~3 .lut_mask = 16'h50DC;
defparam \vga_inst|vga_ctrl_inst|cnt_v[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \vga_inst|vga_ctrl_inst|cnt_v[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_ctrl_inst|cnt_v[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \vga_inst|vga_ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~4 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~4_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [2] & ((GND) # (!\vga_inst|vga_ctrl_inst|Add3~3 ))) # (!\vga_inst|vga_ctrl_inst|cnt_v [2] & (\vga_inst|vga_ctrl_inst|Add3~3  $ (GND)))
// \vga_inst|vga_ctrl_inst|Add3~5  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [2]) # (!\vga_inst|vga_ctrl_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~3 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~4_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~4 .lut_mask = 16'h3CCF;
defparam \vga_inst|vga_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~6 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~6_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [3] & (\vga_inst|vga_ctrl_inst|Add3~5  & VCC)) # (!\vga_inst|vga_ctrl_inst|cnt_v [3] & (!\vga_inst|vga_ctrl_inst|Add3~5 ))
// \vga_inst|vga_ctrl_inst|Add3~7  = CARRY((!\vga_inst|vga_ctrl_inst|cnt_v [3] & !\vga_inst|vga_ctrl_inst|Add3~5 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~5 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~6_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~6 .lut_mask = 16'hC303;
defparam \vga_inst|vga_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~10 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~10_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [5] & (!\vga_inst|vga_ctrl_inst|Add3~9 )) # (!\vga_inst|vga_ctrl_inst|cnt_v [5] & ((\vga_inst|vga_ctrl_inst|Add3~9 ) # (GND)))
// \vga_inst|vga_ctrl_inst|Add3~11  = CARRY((!\vga_inst|vga_ctrl_inst|Add3~9 ) # (!\vga_inst|vga_ctrl_inst|cnt_v [5]))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~9 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~10_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~10 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|Add3~12 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|Add3~12_combout  = (\vga_inst|vga_ctrl_inst|cnt_v [6] & ((GND) # (!\vga_inst|vga_ctrl_inst|Add3~11 ))) # (!\vga_inst|vga_ctrl_inst|cnt_v [6] & (\vga_inst|vga_ctrl_inst|Add3~11  $ (GND)))
// \vga_inst|vga_ctrl_inst|Add3~13  = CARRY((\vga_inst|vga_ctrl_inst|cnt_v [6]) # (!\vga_inst|vga_ctrl_inst|Add3~11 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_ctrl_inst|Add3~11 ),
	.combout(\vga_inst|vga_ctrl_inst|Add3~12_combout ),
	.cout(\vga_inst|vga_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|Add3~12 .lut_mask = 16'h3CCF;
defparam \vga_inst|vga_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~7 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~7_combout  = (\vga_inst|vga_ctrl_inst|Add3~14_combout  & (\vga_inst|vga_ctrl_inst|Add3~4_combout  & \vga_inst|vga_ctrl_inst|Add3~6_combout )) # (!\vga_inst|vga_ctrl_inst|Add3~14_combout  & 
// ((\vga_inst|vga_ctrl_inst|Add3~4_combout ) # (\vga_inst|vga_ctrl_inst|Add3~6_combout )))

	.dataa(gnd),
	.datab(\vga_inst|vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_inst|vga_ctrl_inst|Add3~4_combout ),
	.datad(\vga_inst|vga_ctrl_inst|Add3~6_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~7 .lut_mask = 16'hF330;
defparam \vga_inst|vga_pic_inst|rd_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~9 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~9_combout  = (\vga_inst|vga_ctrl_inst|Add3~10_combout  & ((\vga_inst|vga_pic_inst|rd_en~8_combout  & ((\vga_inst|vga_pic_inst|rd_en~7_combout ) # (!\vga_inst|vga_ctrl_inst|Add3~14_combout ))) # 
// (!\vga_inst|vga_pic_inst|rd_en~8_combout  & (\vga_inst|vga_pic_inst|rd_en~7_combout  & !\vga_inst|vga_ctrl_inst|Add3~14_combout ))))

	.dataa(\vga_inst|vga_pic_inst|rd_en~8_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_en~7_combout ),
	.datac(\vga_inst|vga_ctrl_inst|Add3~10_combout ),
	.datad(\vga_inst|vga_ctrl_inst|Add3~14_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~9 .lut_mask = 16'h80E0;
defparam \vga_inst|vga_pic_inst|rd_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~10 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~10_combout  = (\vga_inst|vga_ctrl_inst|Add3~16_combout  & (!\vga_inst|vga_ctrl_inst|Add3~14_combout  & (!\vga_inst|vga_pic_inst|rd_en~9_combout  & !\vga_inst|vga_ctrl_inst|Add3~12_combout ))) # 
// (!\vga_inst|vga_ctrl_inst|Add3~16_combout  & (\vga_inst|vga_ctrl_inst|Add3~14_combout  & ((\vga_inst|vga_pic_inst|rd_en~9_combout ) # (\vga_inst|vga_ctrl_inst|Add3~12_combout ))))

	.dataa(\vga_inst|vga_ctrl_inst|Add3~16_combout ),
	.datab(\vga_inst|vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_en~9_combout ),
	.datad(\vga_inst|vga_ctrl_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~10 .lut_mask = 16'h4442;
defparam \vga_inst|vga_pic_inst|rd_en~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_en~11 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_en~11_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout  & (!\vga_inst|vga_pic_inst|rd_en~6_combout  & \vga_inst|vga_pic_inst|rd_en~10_combout ))

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout ),
	.datab(gnd),
	.datac(\vga_inst|vga_pic_inst|rd_en~6_combout ),
	.datad(\vga_inst|vga_pic_inst|rd_en~10_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_en~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_en~11 .lut_mask = 16'h0A00;
defparam \vga_inst|vga_pic_inst|rd_en~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \vga_inst|vga_pic_inst|pic_valid (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_en~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|pic_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|pic_valid .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|pic_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[2]~1 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[2]~1_combout  = (\vga_inst|vga_ctrl_inst|cnt_h [9] & (((\vga_inst|vga_ctrl_inst|LessThan2~0_combout  & !\vga_inst|vga_ctrl_inst|cnt_h [7])) # (!\vga_inst|vga_ctrl_inst|cnt_h [8]))) # (!\vga_inst|vga_ctrl_inst|cnt_h [9] & 
// ((\vga_inst|vga_ctrl_inst|cnt_h [8]) # ((!\vga_inst|vga_ctrl_inst|LessThan2~0_combout  & \vga_inst|vga_ctrl_inst|cnt_h [7]))))

	.dataa(\vga_inst|vga_ctrl_inst|LessThan2~0_combout ),
	.datab(\vga_inst|vga_ctrl_inst|cnt_h [9]),
	.datac(\vga_inst|vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_inst|vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~1 .lut_mask = 16'h3BDC;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[2]~2 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout  & (\vga_inst|vga_pic_inst|pic_valid~q  & \vga_inst|vga_ctrl_inst|vga_rgb[2]~1_combout ))

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout ),
	.datab(\vga_inst|vga_pic_inst|pic_valid~q ),
	.datac(gnd),
	.datad(\vga_inst|vga_ctrl_inst|vga_rgb[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~2 .lut_mask = 16'h8800;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[13]~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[13]~0_combout  = (!\vga_inst|vga_pic_inst|Equal0~4_combout  & (((\vga_inst|vga_pic_inst|rd_en~6_combout ) # (!\vga_inst|vga_pic_inst|rd_en~10_combout )) # (!\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout )))

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout ),
	.datab(\vga_inst|vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_en~6_combout ),
	.datad(\vga_inst|vga_pic_inst|rd_en~10_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[13]~0 .lut_mask = 16'h3133;
defparam \vga_inst|vga_pic_inst|rd_addr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~0_combout  = \vga_inst|vga_pic_inst|rd_addr [0] $ (VCC)
// \vga_inst|vga_pic_inst|Add0~1  = CARRY(\vga_inst|vga_pic_inst|rd_addr [0])

	.dataa(\vga_inst|vga_pic_inst|rd_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|Add0~0_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~1 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \vga_inst|vga_pic_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~2 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~2_combout  = (\vga_inst|vga_pic_inst|rd_addr [1] & (!\vga_inst|vga_pic_inst|Add0~1 )) # (!\vga_inst|vga_pic_inst|rd_addr [1] & ((\vga_inst|vga_pic_inst|Add0~1 ) # (GND)))
// \vga_inst|vga_pic_inst|Add0~3  = CARRY((!\vga_inst|vga_pic_inst|Add0~1 ) # (!\vga_inst|vga_pic_inst|rd_addr [1]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~1 ),
	.combout(\vga_inst|vga_pic_inst|Add0~2_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~3 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[1]~3 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[1]~3_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [1]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~2_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [1]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [1]),
	.datad(\vga_inst|vga_pic_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[1]~3 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \vga_inst|vga_pic_inst|rd_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[1] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~4 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~4_combout  = (\vga_inst|vga_pic_inst|rd_addr [2] & (\vga_inst|vga_pic_inst|Add0~3  $ (GND))) # (!\vga_inst|vga_pic_inst|rd_addr [2] & (!\vga_inst|vga_pic_inst|Add0~3  & VCC))
// \vga_inst|vga_pic_inst|Add0~5  = CARRY((\vga_inst|vga_pic_inst|rd_addr [2] & !\vga_inst|vga_pic_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~3 ),
	.combout(\vga_inst|vga_pic_inst|Add0~4_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~5 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_pic_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[2]~4 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[2]~4_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [2]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~4_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [2]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [2]),
	.datad(\vga_inst|vga_pic_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[2]~4 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \vga_inst|vga_pic_inst|rd_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[2] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~6 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~6_combout  = (\vga_inst|vga_pic_inst|rd_addr [3] & (!\vga_inst|vga_pic_inst|Add0~5 )) # (!\vga_inst|vga_pic_inst|rd_addr [3] & ((\vga_inst|vga_pic_inst|Add0~5 ) # (GND)))
// \vga_inst|vga_pic_inst|Add0~7  = CARRY((!\vga_inst|vga_pic_inst|Add0~5 ) # (!\vga_inst|vga_pic_inst|rd_addr [3]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~5 ),
	.combout(\vga_inst|vga_pic_inst|Add0~6_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~7 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[3]~5 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[3]~5_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [3]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~6_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [3]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [3]),
	.datad(\vga_inst|vga_pic_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[3]~5 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \vga_inst|vga_pic_inst|rd_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[3] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~8 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~8_combout  = (\vga_inst|vga_pic_inst|rd_addr [4] & (\vga_inst|vga_pic_inst|Add0~7  $ (GND))) # (!\vga_inst|vga_pic_inst|rd_addr [4] & (!\vga_inst|vga_pic_inst|Add0~7  & VCC))
// \vga_inst|vga_pic_inst|Add0~9  = CARRY((\vga_inst|vga_pic_inst|rd_addr [4] & !\vga_inst|vga_pic_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~7 ),
	.combout(\vga_inst|vga_pic_inst|Add0~8_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~9 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_pic_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[4]~6 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[4]~6_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [4]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~8_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [4]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [4]),
	.datad(\vga_inst|vga_pic_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[4]~6 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \vga_inst|vga_pic_inst|rd_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[4] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~10 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~10_combout  = (\vga_inst|vga_pic_inst|rd_addr [5] & (!\vga_inst|vga_pic_inst|Add0~9 )) # (!\vga_inst|vga_pic_inst|rd_addr [5] & ((\vga_inst|vga_pic_inst|Add0~9 ) # (GND)))
// \vga_inst|vga_pic_inst|Add0~11  = CARRY((!\vga_inst|vga_pic_inst|Add0~9 ) # (!\vga_inst|vga_pic_inst|rd_addr [5]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~9 ),
	.combout(\vga_inst|vga_pic_inst|Add0~10_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~11 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[5]~7 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[5]~7_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [5]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~10_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [5]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [5]),
	.datad(\vga_inst|vga_pic_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[5]~7 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \vga_inst|vga_pic_inst|rd_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[5] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Equal0~2 (
// Equation(s):
// \vga_inst|vga_pic_inst|Equal0~2_combout  = (!\vga_inst|vga_pic_inst|rd_addr [3] & (!\vga_inst|vga_pic_inst|rd_addr [4] & (!\vga_inst|vga_pic_inst|rd_addr [5] & !\vga_inst|vga_pic_inst|rd_addr [2])))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [3]),
	.datab(\vga_inst|vga_pic_inst|rd_addr [4]),
	.datac(\vga_inst|vga_pic_inst|rd_addr [5]),
	.datad(\vga_inst|vga_pic_inst|rd_addr [2]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \vga_inst|vga_pic_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[0]~2 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[0]~2_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [0]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~0_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [0]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [0]),
	.datad(\vga_inst|vga_pic_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[0]~2 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \vga_inst|vga_pic_inst|rd_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[0] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Equal0~3 (
// Equation(s):
// \vga_inst|vga_pic_inst|Equal0~3_combout  = (\vga_inst|vga_pic_inst|rd_addr [1] & \vga_inst|vga_pic_inst|rd_addr [0])

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [1]),
	.datac(gnd),
	.datad(\vga_inst|vga_pic_inst|rd_addr [0]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Equal0~3 .lut_mask = 16'hCC00;
defparam \vga_inst|vga_pic_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~12 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~12_combout  = (\vga_inst|vga_pic_inst|rd_addr [6] & (\vga_inst|vga_pic_inst|Add0~11  $ (GND))) # (!\vga_inst|vga_pic_inst|rd_addr [6] & (!\vga_inst|vga_pic_inst|Add0~11  & VCC))
// \vga_inst|vga_pic_inst|Add0~13  = CARRY((\vga_inst|vga_pic_inst|rd_addr [6] & !\vga_inst|vga_pic_inst|Add0~11 ))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~11 ),
	.combout(\vga_inst|vga_pic_inst|Add0~12_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~13 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_pic_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~14 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~14_combout  = (\vga_inst|vga_pic_inst|rd_addr [7] & (!\vga_inst|vga_pic_inst|Add0~13 )) # (!\vga_inst|vga_pic_inst|rd_addr [7] & ((\vga_inst|vga_pic_inst|Add0~13 ) # (GND)))
// \vga_inst|vga_pic_inst|Add0~15  = CARRY((!\vga_inst|vga_pic_inst|Add0~13 ) # (!\vga_inst|vga_pic_inst|rd_addr [7]))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~13 ),
	.combout(\vga_inst|vga_pic_inst|Add0~14_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~15 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_pic_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~16 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~16_combout  = (\vga_inst|vga_pic_inst|rd_addr [8] & (\vga_inst|vga_pic_inst|Add0~15  $ (GND))) # (!\vga_inst|vga_pic_inst|rd_addr [8] & (!\vga_inst|vga_pic_inst|Add0~15  & VCC))
// \vga_inst|vga_pic_inst|Add0~17  = CARRY((\vga_inst|vga_pic_inst|rd_addr [8] & !\vga_inst|vga_pic_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~15 ),
	.combout(\vga_inst|vga_pic_inst|Add0~16_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~17 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_pic_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[8]~10 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[8]~10_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [8]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~16_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [8]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [8]),
	.datad(\vga_inst|vga_pic_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[8]~10 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \vga_inst|vga_pic_inst|rd_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[8] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~18 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~18_combout  = (\vga_inst|vga_pic_inst|rd_addr [9] & (!\vga_inst|vga_pic_inst|Add0~17 )) # (!\vga_inst|vga_pic_inst|rd_addr [9] & ((\vga_inst|vga_pic_inst|Add0~17 ) # (GND)))
// \vga_inst|vga_pic_inst|Add0~19  = CARRY((!\vga_inst|vga_pic_inst|Add0~17 ) # (!\vga_inst|vga_pic_inst|rd_addr [9]))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~17 ),
	.combout(\vga_inst|vga_pic_inst|Add0~18_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~19 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_pic_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[9]~11 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[9]~11_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [9]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~18_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [9]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [9]),
	.datad(\vga_inst|vga_pic_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[9]~11 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \vga_inst|vga_pic_inst|rd_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[9] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[6]~8 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[6]~8_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [6]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~12_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [6]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [6]),
	.datad(\vga_inst|vga_pic_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[6]~8 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \vga_inst|vga_pic_inst|rd_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[6] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Equal0~1 (
// Equation(s):
// \vga_inst|vga_pic_inst|Equal0~1_combout  = (\vga_inst|vga_pic_inst|rd_addr [7] & (!\vga_inst|vga_pic_inst|rd_addr [9] & (!\vga_inst|vga_pic_inst|rd_addr [6] & \vga_inst|vga_pic_inst|rd_addr [8])))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [7]),
	.datab(\vga_inst|vga_pic_inst|rd_addr [9]),
	.datac(\vga_inst|vga_pic_inst|rd_addr [6]),
	.datad(\vga_inst|vga_pic_inst|rd_addr [8]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Equal0~1 .lut_mask = 16'h0200;
defparam \vga_inst|vga_pic_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Equal0~4 (
// Equation(s):
// \vga_inst|vga_pic_inst|Equal0~4_combout  = (\vga_inst|vga_pic_inst|Equal0~0_combout  & (\vga_inst|vga_pic_inst|Equal0~2_combout  & (\vga_inst|vga_pic_inst|Equal0~3_combout  & \vga_inst|vga_pic_inst|Equal0~1_combout )))

	.dataa(\vga_inst|vga_pic_inst|Equal0~0_combout ),
	.datab(\vga_inst|vga_pic_inst|Equal0~2_combout ),
	.datac(\vga_inst|vga_pic_inst|Equal0~3_combout ),
	.datad(\vga_inst|vga_pic_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \vga_inst|vga_pic_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[0]~1 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[0]~1_combout  = ((\vga_inst|vga_pic_inst|Equal0~4_combout ) # ((\vga_inst|vga_pic_inst|rd_en~6_combout ) # (!\vga_inst|vga_pic_inst|rd_en~10_combout ))) # (!\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout )

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~0_combout ),
	.datab(\vga_inst|vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_en~6_combout ),
	.datad(\vga_inst|vga_pic_inst|rd_en~10_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[0]~1 .lut_mask = 16'hFDFF;
defparam \vga_inst|vga_pic_inst|rd_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[13]~15 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[13]~15_combout  = (\vga_inst|vga_pic_inst|Add0~26_combout  & (((\vga_inst|vga_pic_inst|rd_addr [13] & \vga_inst|vga_pic_inst|rd_addr[13]~0_combout )) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ))) # 
// (!\vga_inst|vga_pic_inst|Add0~26_combout  & (((\vga_inst|vga_pic_inst|rd_addr [13] & \vga_inst|vga_pic_inst|rd_addr[13]~0_combout ))))

	.dataa(\vga_inst|vga_pic_inst|Add0~26_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [13]),
	.datad(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[13]~15 .lut_mask = 16'hF222;
defparam \vga_inst|vga_pic_inst|rd_addr[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \vga_inst|vga_pic_inst|rd_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[13] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \vga_inst|vga_pic_inst|rd_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_inst|vga_pic_inst|rd_addr [13]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~0_combout  = (\sobel_ctrl_inst|po_flag~q  & (\vga_inst|vga_pic_inst|wr_addr [0] $ (VCC))) # (!\sobel_ctrl_inst|po_flag~q  & (\vga_inst|vga_pic_inst|wr_addr [0] & VCC))
// \vga_inst|vga_pic_inst|Add1~1  = CARRY((\sobel_ctrl_inst|po_flag~q  & \vga_inst|vga_pic_inst|wr_addr [0]))

	.dataa(\sobel_ctrl_inst|po_flag~q ),
	.datab(\vga_inst|vga_pic_inst|wr_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|Add1~0_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~0 .lut_mask = 16'h6688;
defparam \vga_inst|vga_pic_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \vga_inst|vga_pic_inst|wr_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[0] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~2 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~2_combout  = (\vga_inst|vga_pic_inst|wr_addr [1] & (!\vga_inst|vga_pic_inst|Add1~1 )) # (!\vga_inst|vga_pic_inst|wr_addr [1] & ((\vga_inst|vga_pic_inst|Add1~1 ) # (GND)))
// \vga_inst|vga_pic_inst|Add1~3  = CARRY((!\vga_inst|vga_pic_inst|Add1~1 ) # (!\vga_inst|vga_pic_inst|wr_addr [1]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|wr_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~1 ),
	.combout(\vga_inst|vga_pic_inst|Add1~2_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \vga_inst|vga_pic_inst|wr_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[1] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~4 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~4_combout  = (\vga_inst|vga_pic_inst|wr_addr [2] & (\vga_inst|vga_pic_inst|Add1~3  $ (GND))) # (!\vga_inst|vga_pic_inst|wr_addr [2] & (!\vga_inst|vga_pic_inst|Add1~3  & VCC))
// \vga_inst|vga_pic_inst|Add1~5  = CARRY((\vga_inst|vga_pic_inst|wr_addr [2] & !\vga_inst|vga_pic_inst|Add1~3 ))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~3 ),
	.combout(\vga_inst|vga_pic_inst|Add1~4_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_pic_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~6 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~6_combout  = (\vga_inst|vga_pic_inst|wr_addr [3] & (!\vga_inst|vga_pic_inst|Add1~5 )) # (!\vga_inst|vga_pic_inst|wr_addr [3] & ((\vga_inst|vga_pic_inst|Add1~5 ) # (GND)))
// \vga_inst|vga_pic_inst|Add1~7  = CARRY((!\vga_inst|vga_pic_inst|Add1~5 ) # (!\vga_inst|vga_pic_inst|wr_addr [3]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|wr_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~5 ),
	.combout(\vga_inst|vga_pic_inst|Add1~6_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \vga_inst|vga_pic_inst|wr_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[3] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~8 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~8_combout  = (\vga_inst|vga_pic_inst|wr_addr [4] & (\vga_inst|vga_pic_inst|Add1~7  $ (GND))) # (!\vga_inst|vga_pic_inst|wr_addr [4] & (!\vga_inst|vga_pic_inst|Add1~7  & VCC))
// \vga_inst|vga_pic_inst|Add1~9  = CARRY((\vga_inst|vga_pic_inst|wr_addr [4] & !\vga_inst|vga_pic_inst|Add1~7 ))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~7 ),
	.combout(\vga_inst|vga_pic_inst|Add1~8_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_pic_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~10 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~10_combout  = (\vga_inst|vga_pic_inst|wr_addr [5] & (!\vga_inst|vga_pic_inst|Add1~9 )) # (!\vga_inst|vga_pic_inst|wr_addr [5] & ((\vga_inst|vga_pic_inst|Add1~9 ) # (GND)))
// \vga_inst|vga_pic_inst|Add1~11  = CARRY((!\vga_inst|vga_pic_inst|Add1~9 ) # (!\vga_inst|vga_pic_inst|wr_addr [5]))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~9 ),
	.combout(\vga_inst|vga_pic_inst|Add1~10_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_inst|vga_pic_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~12 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~12_combout  = (\vga_inst|vga_pic_inst|wr_addr [6] & (\vga_inst|vga_pic_inst|Add1~11  $ (GND))) # (!\vga_inst|vga_pic_inst|wr_addr [6] & (!\vga_inst|vga_pic_inst|Add1~11  & VCC))
// \vga_inst|vga_pic_inst|Add1~13  = CARRY((\vga_inst|vga_pic_inst|wr_addr [6] & !\vga_inst|vga_pic_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|wr_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~11 ),
	.combout(\vga_inst|vga_pic_inst|Add1~12_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_pic_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \vga_inst|vga_pic_inst|wr_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[6] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \vga_inst|vga_pic_inst|wr_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[4] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|always2~2 (
// Equation(s):
// \vga_inst|vga_pic_inst|always2~2_combout  = (!\vga_inst|vga_pic_inst|wr_addr [5] & (!\vga_inst|vga_pic_inst|wr_addr [6] & (!\vga_inst|vga_pic_inst|wr_addr [3] & !\vga_inst|vga_pic_inst|wr_addr [4])))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [5]),
	.datab(\vga_inst|vga_pic_inst|wr_addr [6]),
	.datac(\vga_inst|vga_pic_inst|wr_addr [3]),
	.datad(\vga_inst|vga_pic_inst|wr_addr [4]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|always2~2 .lut_mask = 16'h0001;
defparam \vga_inst|vga_pic_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \vga_inst|vga_pic_inst|always2~3 (
// Equation(s):
// \vga_inst|vga_pic_inst|always2~3_combout  = (!\vga_inst|vga_pic_inst|wr_addr [2] & (\vga_inst|vga_pic_inst|always2~2_combout  & (\vga_inst|vga_pic_inst|wr_addr [1] & \vga_inst|vga_pic_inst|wr_addr [0])))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [2]),
	.datab(\vga_inst|vga_pic_inst|always2~2_combout ),
	.datac(\vga_inst|vga_pic_inst|wr_addr [1]),
	.datad(\vga_inst|vga_pic_inst|wr_addr [0]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|always2~3 .lut_mask = 16'h4000;
defparam \vga_inst|vga_pic_inst|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~14 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~14_combout  = (\vga_inst|vga_pic_inst|wr_addr [7] & (!\vga_inst|vga_pic_inst|Add1~13 )) # (!\vga_inst|vga_pic_inst|wr_addr [7] & ((\vga_inst|vga_pic_inst|Add1~13 ) # (GND)))
// \vga_inst|vga_pic_inst|Add1~15  = CARRY((!\vga_inst|vga_pic_inst|Add1~13 ) # (!\vga_inst|vga_pic_inst|wr_addr [7]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|wr_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~13 ),
	.combout(\vga_inst|vga_pic_inst|Add1~14_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \vga_inst|vga_pic_inst|wr_addr~2 (
// Equation(s):
// \vga_inst|vga_pic_inst|wr_addr~2_combout  = (\vga_inst|vga_pic_inst|Add1~14_combout  & ((!\vga_inst|vga_pic_inst|always2~1_combout ) # (!\vga_inst|vga_pic_inst|always2~3_combout )))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|always2~3_combout ),
	.datac(\vga_inst|vga_pic_inst|Add1~14_combout ),
	.datad(\vga_inst|vga_pic_inst|always2~1_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|wr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr~2 .lut_mask = 16'h30F0;
defparam \vga_inst|vga_pic_inst|wr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \vga_inst|vga_pic_inst|wr_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|wr_addr~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[7] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~16 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~16_combout  = (\vga_inst|vga_pic_inst|wr_addr [8] & (\vga_inst|vga_pic_inst|Add1~15  $ (GND))) # (!\vga_inst|vga_pic_inst|wr_addr [8] & (!\vga_inst|vga_pic_inst|Add1~15  & VCC))
// \vga_inst|vga_pic_inst|Add1~17  = CARRY((\vga_inst|vga_pic_inst|wr_addr [8] & !\vga_inst|vga_pic_inst|Add1~15 ))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~15 ),
	.combout(\vga_inst|vga_pic_inst|Add1~16_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_pic_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~18 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~18_combout  = (\vga_inst|vga_pic_inst|wr_addr [9] & (!\vga_inst|vga_pic_inst|Add1~17 )) # (!\vga_inst|vga_pic_inst|wr_addr [9] & ((\vga_inst|vga_pic_inst|Add1~17 ) # (GND)))
// \vga_inst|vga_pic_inst|Add1~19  = CARRY((!\vga_inst|vga_pic_inst|Add1~17 ) # (!\vga_inst|vga_pic_inst|wr_addr [9]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|wr_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~17 ),
	.combout(\vga_inst|vga_pic_inst|Add1~18_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~19 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \vga_inst|vga_pic_inst|wr_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[9] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~20 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~20_combout  = (\vga_inst|vga_pic_inst|wr_addr [10] & (\vga_inst|vga_pic_inst|Add1~19  $ (GND))) # (!\vga_inst|vga_pic_inst|wr_addr [10] & (!\vga_inst|vga_pic_inst|Add1~19  & VCC))
// \vga_inst|vga_pic_inst|Add1~21  = CARRY((\vga_inst|vga_pic_inst|wr_addr [10] & !\vga_inst|vga_pic_inst|Add1~19 ))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|wr_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~19 ),
	.combout(\vga_inst|vga_pic_inst|Add1~20_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~21 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~20 .lut_mask = 16'hC30C;
defparam \vga_inst|vga_pic_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \vga_inst|vga_pic_inst|wr_addr~4 (
// Equation(s):
// \vga_inst|vga_pic_inst|wr_addr~4_combout  = (\vga_inst|vga_pic_inst|Add1~20_combout  & ((!\vga_inst|vga_pic_inst|always2~3_combout ) # (!\vga_inst|vga_pic_inst|always2~1_combout )))

	.dataa(\vga_inst|vga_pic_inst|always2~1_combout ),
	.datab(\vga_inst|vga_pic_inst|always2~3_combout ),
	.datac(gnd),
	.datad(\vga_inst|vga_pic_inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|wr_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr~4 .lut_mask = 16'h7700;
defparam \vga_inst|vga_pic_inst|wr_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \vga_inst|vga_pic_inst|wr_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|wr_addr~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[10] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add1~22 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add1~22_combout  = (\vga_inst|vga_pic_inst|wr_addr [11] & (!\vga_inst|vga_pic_inst|Add1~21 )) # (!\vga_inst|vga_pic_inst|wr_addr [11] & ((\vga_inst|vga_pic_inst|Add1~21 ) # (GND)))
// \vga_inst|vga_pic_inst|Add1~23  = CARRY((!\vga_inst|vga_pic_inst|Add1~21 ) # (!\vga_inst|vga_pic_inst|wr_addr [11]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|wr_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add1~21 ),
	.combout(\vga_inst|vga_pic_inst|Add1~22_combout ),
	.cout(\vga_inst|vga_pic_inst|Add1~23 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add1~22 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \vga_inst|vga_pic_inst|wr_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[11] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \vga_inst|vga_pic_inst|wr_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[12] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \vga_inst|vga_pic_inst|wr_addr~3 (
// Equation(s):
// \vga_inst|vga_pic_inst|wr_addr~3_combout  = (\vga_inst|vga_pic_inst|Add1~16_combout  & ((!\vga_inst|vga_pic_inst|always2~3_combout ) # (!\vga_inst|vga_pic_inst|always2~1_combout )))

	.dataa(\vga_inst|vga_pic_inst|always2~1_combout ),
	.datab(\vga_inst|vga_pic_inst|always2~3_combout ),
	.datac(gnd),
	.datad(\vga_inst|vga_pic_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|wr_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr~3 .lut_mask = 16'h7700;
defparam \vga_inst|vga_pic_inst|wr_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \vga_inst|vga_pic_inst|wr_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|wr_addr~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[8] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \vga_inst|vga_pic_inst|always2~0 (
// Equation(s):
// \vga_inst|vga_pic_inst|always2~0_combout  = (!\vga_inst|vga_pic_inst|wr_addr [9] & (\vga_inst|vga_pic_inst|wr_addr [10] & (\vga_inst|vga_pic_inst|wr_addr [8] & \vga_inst|vga_pic_inst|wr_addr [7])))

	.dataa(\vga_inst|vga_pic_inst|wr_addr [9]),
	.datab(\vga_inst|vga_pic_inst|wr_addr [10]),
	.datac(\vga_inst|vga_pic_inst|wr_addr [8]),
	.datad(\vga_inst|vga_pic_inst|wr_addr [7]),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|always2~0 .lut_mask = 16'h4000;
defparam \vga_inst|vga_pic_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \vga_inst|vga_pic_inst|always2~1 (
// Equation(s):
// \vga_inst|vga_pic_inst|always2~1_combout  = (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout  & (!\vga_inst|vga_pic_inst|wr_addr [11] & (!\vga_inst|vga_pic_inst|wr_addr [12] & 
// \vga_inst|vga_pic_inst|always2~0_combout )))

	.dataa(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.datab(\vga_inst|vga_pic_inst|wr_addr [11]),
	.datac(\vga_inst|vga_pic_inst|wr_addr [12]),
	.datad(\vga_inst|vga_pic_inst|always2~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|always2~1 .lut_mask = 16'h0200;
defparam \vga_inst|vga_pic_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \vga_inst|vga_pic_inst|wr_addr~1 (
// Equation(s):
// \vga_inst|vga_pic_inst|wr_addr~1_combout  = (\vga_inst|vga_pic_inst|Add1~4_combout  & ((!\vga_inst|vga_pic_inst|always2~1_combout ) # (!\vga_inst|vga_pic_inst|always2~3_combout )))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|always2~3_combout ),
	.datac(\vga_inst|vga_pic_inst|Add1~4_combout ),
	.datad(\vga_inst|vga_pic_inst|always2~1_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|wr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr~1 .lut_mask = 16'h30F0;
defparam \vga_inst|vga_pic_inst|wr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \vga_inst|vga_pic_inst|wr_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|wr_addr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[2] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \vga_inst|vga_pic_inst|wr_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|wr_addr[5] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[7]~9 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[7]~9_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [7]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~14_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [7]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [7]),
	.datad(\vga_inst|vga_pic_inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[7]~9 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \vga_inst|vga_pic_inst|rd_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[7] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~20 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~20_combout  = (\vga_inst|vga_pic_inst|rd_addr [10] & (\vga_inst|vga_pic_inst|Add0~19  $ (GND))) # (!\vga_inst|vga_pic_inst|rd_addr [10] & (!\vga_inst|vga_pic_inst|Add0~19  & VCC))
// \vga_inst|vga_pic_inst|Add0~21  = CARRY((\vga_inst|vga_pic_inst|rd_addr [10] & !\vga_inst|vga_pic_inst|Add0~19 ))

	.dataa(\vga_inst|vga_pic_inst|rd_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~19 ),
	.combout(\vga_inst|vga_pic_inst|Add0~20_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~21 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~20 .lut_mask = 16'hA50A;
defparam \vga_inst|vga_pic_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[10]~12 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[10]~12_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (((\vga_inst|vga_pic_inst|rd_addr [10] & \vga_inst|vga_pic_inst|rd_addr[13]~0_combout )))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~20_combout ) # ((\vga_inst|vga_pic_inst|rd_addr [10] & \vga_inst|vga_pic_inst|rd_addr[13]~0_combout ))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|Add0~20_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [10]),
	.datad(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[10]~12 .lut_mask = 16'hF444;
defparam \vga_inst|vga_pic_inst|rd_addr[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \vga_inst|vga_pic_inst|rd_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[10] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \vga_inst|vga_pic_inst|Add0~22 (
// Equation(s):
// \vga_inst|vga_pic_inst|Add0~22_combout  = (\vga_inst|vga_pic_inst|rd_addr [11] & (!\vga_inst|vga_pic_inst|Add0~21 )) # (!\vga_inst|vga_pic_inst|rd_addr [11] & ((\vga_inst|vga_pic_inst|Add0~21 ) # (GND)))
// \vga_inst|vga_pic_inst|Add0~23  = CARRY((!\vga_inst|vga_pic_inst|Add0~21 ) # (!\vga_inst|vga_pic_inst|rd_addr [11]))

	.dataa(gnd),
	.datab(\vga_inst|vga_pic_inst|rd_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_inst|vga_pic_inst|Add0~21 ),
	.combout(\vga_inst|vga_pic_inst|Add0~22_combout ),
	.cout(\vga_inst|vga_pic_inst|Add0~23 ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \vga_inst|vga_pic_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[11]~13 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[11]~13_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [11]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~22_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [11]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [11]),
	.datad(\vga_inst|vga_pic_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[11]~13 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \vga_inst|vga_pic_inst|rd_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[11] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \vga_inst|vga_pic_inst|rd_addr[12]~14 (
// Equation(s):
// \vga_inst|vga_pic_inst|rd_addr[12]~14_combout  = (\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & (\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & (\vga_inst|vga_pic_inst|rd_addr [12]))) # (!\vga_inst|vga_pic_inst|rd_addr[0]~1_combout  & 
// ((\vga_inst|vga_pic_inst|Add0~24_combout ) # ((\vga_inst|vga_pic_inst|rd_addr[13]~0_combout  & \vga_inst|vga_pic_inst|rd_addr [12]))))

	.dataa(\vga_inst|vga_pic_inst|rd_addr[0]~1_combout ),
	.datab(\vga_inst|vga_pic_inst|rd_addr[13]~0_combout ),
	.datac(\vga_inst|vga_pic_inst|rd_addr [12]),
	.datad(\vga_inst|vga_pic_inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_pic_inst|rd_addr[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[12]~14 .lut_mask = 16'hD5C0;
defparam \vga_inst|vga_pic_inst|rd_addr[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \vga_inst|vga_pic_inst|rd_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_inst|vga_pic_inst|rd_addr[12]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vga_pic_inst|rd_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|rd_addr[12] .is_wysiwyg = "true";
defparam \vga_inst|vga_pic_inst|rd_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[0]~3 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[0]~3_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout )) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[0]~3 .lut_mask = 16'hA280;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[1]~4 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[1]~4_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[1]~4 .lut_mask = 16'hCA00;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[2]~5 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[2]~5_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~5 .lut_mask = 16'h88A0;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[3]~6 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[3]~6_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout )) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[3]~6 .lut_mask = 16'hB800;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[4]~7 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[4]~7_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datad(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[4]~7 .lut_mask = 16'hA088;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[5]~8 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[5]~8_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[5]~8 .lut_mask = 16'hE200;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[6]~9 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[6]~9_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[6]~9 .lut_mask = 16'hB800;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sobel_ctrl_inst|po_data [7]}),
	.portaaddr({\vga_inst|vga_pic_inst|wr_addr [12],\vga_inst|vga_pic_inst|wr_addr [11],\vga_inst|vga_pic_inst|wr_addr [10],\vga_inst|vga_pic_inst|wr_addr [9],\vga_inst|vga_pic_inst|wr_addr [8],\vga_inst|vga_pic_inst|wr_addr [7],\vga_inst|vga_pic_inst|wr_addr [6],\vga_inst|vga_pic_inst|wr_addr [5],
\vga_inst|vga_pic_inst|wr_addr [4],\vga_inst|vga_pic_inst|wr_addr [3],\vga_inst|vga_pic_inst|wr_addr [2],\vga_inst|vga_pic_inst|wr_addr [1],\vga_inst|vga_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|vga_pic_inst|rd_addr [12],\vga_inst|vga_pic_inst|rd_addr [11],\vga_inst|vga_pic_inst|rd_addr [10],\vga_inst|vga_pic_inst|rd_addr [9],\vga_inst|vga_pic_inst|rd_addr [8],\vga_inst|vga_pic_inst|rd_addr [7],\vga_inst|vga_pic_inst|rd_addr [6],\vga_inst|vga_pic_inst|rd_addr [5],
\vga_inst|vga_pic_inst|rd_addr [4],\vga_inst|vga_pic_inst|rd_addr [3],\vga_inst|vga_pic_inst|rd_addr [2],\vga_inst|vga_pic_inst|rd_addr [1],\vga_inst|vga_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ALTSYNCRAM";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \vga_inst|vga_ctrl_inst|vga_rgb[7]~10 (
// Equation(s):
// \vga_inst|vga_ctrl_inst|vga_rgb[7]~10_combout  = (\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout  & ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (!\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\vga_inst|vga_ctrl_inst|vga_rgb[2]~2_combout ),
	.datab(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(\vga_inst|vga_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\vga_inst|vga_ctrl_inst|vga_rgb[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_inst|vga_ctrl_inst|vga_rgb[7]~10 .lut_mask = 16'hA280;
defparam \vga_inst|vga_ctrl_inst|vga_rgb[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
