[05/30 22:57:09      0s] 
[05/30 22:57:09      0s] Cadence Innovus(TM) Implementation System.
[05/30 22:57:09      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/30 22:57:09      0s] 
[05/30 22:57:09      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[05/30 22:57:09      0s] Options:	
[05/30 22:57:09      0s] Date:		Mon May 30 22:57:09 2022
[05/30 22:57:09      0s] Host:		vspace.ecdl.hut.fi (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (1core*8cpus*Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz 25600KB)
[05/30 22:57:09      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/30 22:57:09      0s] 
[05/30 22:57:09      0s] License:
[05/30 22:57:09      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[05/30 22:57:09      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/30 22:57:28     17s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[05/30 22:57:28     17s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[05/30 22:57:28     17s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[05/30 22:57:28     17s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[05/30 22:57:28     17s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[05/30 22:57:28     17s] @(#)CDS: CPE v18.10-p005
[05/30 22:57:28     17s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[05/30 22:57:28     17s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[05/30 22:57:28     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/30 22:57:28     17s] @(#)CDS: RCDB 11.13
[05/30 22:57:28     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD.

[05/30 22:57:28     17s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[05/30 22:57:30     18s] 
[05/30 22:57:30     18s] **INFO:  MMMC transition support version v31-84 
[05/30 22:57:30     18s] 
[05/30 22:57:30     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/30 22:57:30     18s] <CMD> suppressMessage ENCEXT-2799
[05/30 22:57:30     18s] <CMD> win
[05/30 22:59:03     29s] <CMD> set init_gnd_net vss!
[05/30 22:59:03     29s] <CMD> set init_lef_file {../techlibs/gsclib045_tech.lef ../techlibs/gsclib045_macro.lef}
[05/30 22:59:03     29s] <CMD> set init_design_settop 0
[05/30 22:59:03     29s] <CMD> set init_verilog ../netlist/microcontroller_interface_8_8.v
[05/30 22:59:03     29s] <CMD> set init_mmmc_file Default.view
[05/30 22:59:03     29s] <CMD> set init_pwr_net vdd!
[05/30 22:59:03     29s] <CMD> init_design
[05/30 22:59:03     29s] #% Begin Load MMMC data ... (date=05/30 22:59:03, mem=440.3M)
[05/30 22:59:03     29s] #% End Load MMMC data ... (date=05/30 22:59:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=440.4M, current mem=440.4M)
[05/30 22:59:03     29s] 
[05/30 22:59:03     29s] Loading LEF file ../techlibs/gsclib045_tech.lef ...
[05/30 22:59:03     29s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[05/30 22:59:03     29s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[05/30 22:59:03     29s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[05/30 22:59:03     29s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[05/30 22:59:03     29s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[05/30 22:59:03     29s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[05/30 22:59:03     29s] 
[05/30 22:59:03     29s] Loading LEF file ../techlibs/gsclib045_macro.lef ...
[05/30 22:59:03     29s] Set DBUPerIGU to M2 pitch 400.
[05/30 22:59:03     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNALVT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/30 22:59:03     29s] Type 'man IMPLF-200' for more detail.
[05/30 22:59:03     29s] 
[05/30 22:59:03     29s] viaInitial starts at Mon May 30 22:59:03 2022
viaInitial ends at Mon May 30 22:59:03 2022
Loading view definition file from Default.view
[05/30 22:59:03     29s] Reading slow_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:03     30s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/30 22:59:04     31s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:04     31s] Read 480 cells in library 'slow_vdd1v0' 
[05/30 22:59:04     31s] Reading fast_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
[05/30 22:59:05     31s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
[05/30 22:59:05     32s] Read 480 cells in library 'fast_vdd1v0' 
[05/30 22:59:05     32s] *** End library_loading (cpu=0.04min, real=0.03min, mem=13.1M, fe_cpu=0.53min, fe_real=1.93min, fe_mem=605.6M) ***
[05/30 22:59:05     32s] #% Begin Load netlist data ... (date=05/30 22:59:05, mem=459.3M)
[05/30 22:59:05     32s] *** Begin netlist parsing (mem=605.6M) ***
[05/30 22:59:05     32s] Created 480 new cells from 2 timing libraries.
[05/30 22:59:05     32s] Reading netlist ...
[05/30 22:59:05     32s] Backslashed names will retain backslash and a trailing blank character.
[05/30 22:59:05     32s] Reading verilog netlist '../netlist/microcontroller_interface_8_8.v'
[05/30 22:59:05     32s] 
[05/30 22:59:05     32s] *** Memory Usage v#1 (Current mem = 611.621M, initial mem = 259.488M) ***
[05/30 22:59:05     32s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=611.6M) ***
[05/30 22:59:05     32s] #% End Load netlist data ... (date=05/30 22:59:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=474.5M, current mem=474.5M)
[05/30 22:59:05     32s] Top level cell is microcontroller_interface_8_8.
[05/30 22:59:06     32s] Hooked 960 DB cells to tlib cells.
[05/30 22:59:06     32s] Starting recursive module instantiation check.
[05/30 22:59:06     32s] No recursion found.
[05/30 22:59:06     32s] Building hierarchical netlist for Cell microcontroller_interface_8_8 ...
[05/30 22:59:06     32s] *** Netlist is unique.
[05/30 22:59:06     32s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/30 22:59:06     32s] ** info: there are 968 modules.
[05/30 22:59:06     32s] ** info: there are 14170 stdCell insts.
[05/30 22:59:06     32s] 
[05/30 22:59:06     32s] *** Memory Usage v#1 (Current mem = 653.543M, initial mem = 259.488M) ***
[05/30 22:59:06     32s] **WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/30 22:59:06     32s] Type 'man IMPFP-3961' for more detail.
[05/30 22:59:06     32s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/30 22:59:06     32s] Type 'man IMPFP-3961' for more detail.
[05/30 22:59:06     32s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/30 22:59:06     32s] Type 'man IMPFP-3961' for more detail.
[05/30 22:59:06     32s] Set Default Net Delay as 1000 ps.
[05/30 22:59:06     32s] Set Default Net Load as 0.5 pF. 
[05/30 22:59:06     32s] Set Default Input Pin Transition as 0.1 ps.
[05/30 22:59:06     32s] Extraction setup Started 
[05/30 22:59:06     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/30 22:59:06     32s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/30 22:59:07     33s] Generating auto layer map file.
[05/30 22:59:07     33s] Importing multi-corner technology file(s) for preRoute extraction...
[05/30 22:59:07     33s] ../techlibs/qrcTechFile
[05/30 22:59:08     34s] Generating auto layer map file.
[05/30 22:59:12     38s] Completed (cpu: 0:00:06.0 real: 0:00:06.0)
[05/30 22:59:12     38s] Set Shrink Factor to 1.00000
[05/30 22:59:12     38s] Summary of Active RC-Corners : 
[05/30 22:59:12     38s]  
[05/30 22:59:12     38s]  Analysis View: setup_view
[05/30 22:59:12     38s]     RC-Corner Name        : rc_basic
[05/30 22:59:12     38s]     RC-Corner Index       : 0
[05/30 22:59:12     38s]     RC-Corner Temperature : 25 Celsius
[05/30 22:59:12     38s]     RC-Corner Cap Table   : ''
[05/30 22:59:12     38s]     RC-Corner PreRoute Res Factor         : 1
[05/30 22:59:12     38s]     RC-Corner PreRoute Cap Factor         : 1
[05/30 22:59:12     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/30 22:59:12     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/30 22:59:12     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/30 22:59:12     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner Technology file: '../techlibs/qrcTechFile'
[05/30 22:59:12     38s]  
[05/30 22:59:12     38s]  Analysis View: hold_view
[05/30 22:59:12     38s]     RC-Corner Name        : rc_basic
[05/30 22:59:12     38s]     RC-Corner Index       : 0
[05/30 22:59:12     38s]     RC-Corner Temperature : 25 Celsius
[05/30 22:59:12     38s]     RC-Corner Cap Table   : ''
[05/30 22:59:12     38s]     RC-Corner PreRoute Res Factor         : 1
[05/30 22:59:12     38s]     RC-Corner PreRoute Cap Factor         : 1
[05/30 22:59:12     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/30 22:59:12     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/30 22:59:12     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/30 22:59:12     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/30 22:59:12     38s]     RC-Corner Technology file: '../techlibs/qrcTechFile'
[05/30 22:59:12     38s] Updating RC grid for preRoute extraction ...
[05/30 22:59:12     38s] Initializing multi-corner resistance tables ...
[05/30 22:59:12     38s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/30 22:59:12     38s] *Info: initialize multi-corner CTS.
[05/30 22:59:12     39s] Reading timing constraints file '../timing/prelayout.sdc' ...
[05/30 22:59:13     39s] Current (total cpu=0:00:39.0, real=0:02:04, peak res=679.9M, current mem=679.9M)
[05/30 22:59:13     39s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../timing/prelayout.sdc, Line 8).
[05/30 22:59:13     39s] 
[05/30 22:59:13     39s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../timing/prelayout.sdc, Line 9).
[05/30 22:59:13     39s] 
[05/30 22:59:13     39s] INFO (CTE): Reading of timing constraints file ../timing/prelayout.sdc completed, with 2 WARNING
[05/30 22:59:13     39s] WARNING (CTE-25): Line: 10 of File ../timing/prelayout.sdc : Skipped unsupported command: set_max_area
[05/30 22:59:13     39s] 
[05/30 22:59:13     39s] 
[05/30 22:59:13     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=696.0M, current mem=696.0M)
[05/30 22:59:13     39s] Current (total cpu=0:00:39.1, real=0:02:04, peak res=696.0M, current mem=696.0M)
[05/30 22:59:13     39s] Creating Cell Server ...(0, 1, 1, 1)
[05/30 22:59:13     39s] Summary for sequential cells identification: 
[05/30 22:59:13     39s]   Identified SBFF number: 104
[05/30 22:59:13     39s]   Identified MBFF number: 0
[05/30 22:59:13     39s]   Identified SB Latch number: 0
[05/30 22:59:13     39s]   Identified MB Latch number: 0
[05/30 22:59:13     39s]   Not identified SBFF number: 16
[05/30 22:59:13     39s]   Not identified MBFF number: 0
[05/30 22:59:13     39s]   Not identified SB Latch number: 0
[05/30 22:59:13     39s]   Not identified MB Latch number: 0
[05/30 22:59:13     39s]   Number of sequential cells which are not FFs: 32
[05/30 22:59:13     39s] Total number of combinational cells: 318
[05/30 22:59:13     39s] Total number of sequential cells: 152
[05/30 22:59:13     39s] Total number of tristate cells: 10
[05/30 22:59:13     39s] Total number of level shifter cells: 0
[05/30 22:59:13     39s] Total number of power gating cells: 0
[05/30 22:59:13     39s] Total number of isolation cells: 0
[05/30 22:59:13     39s] Total number of power switch cells: 0
[05/30 22:59:13     39s] Total number of pulse generator cells: 0
[05/30 22:59:13     39s] Total number of always on buffers: 0
[05/30 22:59:13     39s] Total number of retention cells: 0
[05/30 22:59:13     39s] List of usable buffers: BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/30 22:59:13     39s] Total number of usable buffers: 16
[05/30 22:59:13     39s] List of unusable buffers:
[05/30 22:59:13     39s] Total number of unusable buffers: 0
[05/30 22:59:13     39s] List of usable inverters: CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/30 22:59:13     39s] Total number of usable inverters: 19
[05/30 22:59:13     39s] List of unusable inverters:
[05/30 22:59:13     39s] Total number of unusable inverters: 0
[05/30 22:59:13     39s] List of identified usable delay cells: DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/30 22:59:13     39s] Total number of identified usable delay cells: 8
[05/30 22:59:13     39s] List of identified unusable delay cells:
[05/30 22:59:13     39s] Total number of identified unusable delay cells: 0
[05/30 22:59:13     39s] Creating Cell Server, finished. 
[05/30 22:59:13     39s] 
[05/30 22:59:13     39s] Deleting Cell Server ...
[05/30 22:59:13     39s] 
[05/30 22:59:13     39s] *** Summary of all messages that are not suppressed in this session:
[05/30 22:59:13     39s] Severity  ID               Count  Summary                                  
[05/30 22:59:13     39s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[05/30 22:59:13     39s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/30 22:59:13     39s] WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
[05/30 22:59:13     39s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/30 22:59:13     39s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/30 22:59:13     39s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/30 22:59:13     39s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/30 22:59:13     39s] *** Message Summary: 34 warning(s), 0 error(s)
[05/30 22:59:13     39s] 
[05/30 23:02:22     57s] <CMD> getIoFlowFlag
[05/30 23:02:44     59s] <CMD> setIoFlowFlag 0
[05/30 23:02:44     59s] <CMD> floorPlan -site CoreSite -r 0.994686814526 0.699994 15 15 15 15
[05/30 23:02:44     59s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/30 23:02:44     60s] <CMD> uiSetTool select
[05/30 23:02:44     60s] <CMD> getIoFlowFlag
[05/30 23:02:44     60s] <CMD> fit
[05/30 23:04:29     70s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:04:29     70s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:04:29     70s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
[05/30 23:04:29     70s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:04:29     70s] Successfully spread [16] pins.
[05/30 23:04:29     70s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:04:29     70s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:04:36     71s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:04:36     71s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:04:36     71s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType center -spacing 0.2 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
[05/30 23:04:36     71s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:04:36     71s] Successfully spread [16] pins.
[05/30 23:04:36     71s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:04:36     71s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:06:05     80s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:06:05     80s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:06:05     80s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 0.2 -pin {{Instruction[0]} {Instruction[1]} {Instruction[2]} {Instruction[3]} {Instruction[4]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]} {opcode_status[0]} {opcode_status[1]} {W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]} {A_out[0]} {A_out[1]} {A_out[2]} {A_out[3]} {A_out[4]} {A_out[5]} {A_out[6]} {A_out[7]} {PC_out[0]} {PC_out[1]} {PC_out[2]} {PC_out[3]} {PC_out[4]} {PC_out[5]} {PC_out[6]} {PC_out[7]}}
[05/30 23:06:05     80s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:06:05     80s] Successfully spread [34] pins.
[05/30 23:06:05     80s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:06:05     80s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:06:13     82s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:06:13     82s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:06:13     82s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 10 -pin {{Instruction[0]} {Instruction[1]} {Instruction[2]} {Instruction[3]} {Instruction[4]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]} {opcode_status[0]} {opcode_status[1]} {W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]} {A_out[0]} {A_out[1]} {A_out[2]} {A_out[3]} {A_out[4]} {A_out[5]} {A_out[6]} {A_out[7]} {PC_out[0]} {PC_out[1]} {PC_out[2]} {PC_out[3]} {PC_out[4]} {PC_out[5]} {PC_out[6]} {PC_out[7]}}
[05/30 23:06:13     82s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:06:13     82s] Successfully spread [34] pins.
[05/30 23:06:13     82s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:06:13     82s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:06:21     82s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:06:21     82s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:06:21     82s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 8 -pin {{Instruction[0]} {Instruction[1]} {Instruction[2]} {Instruction[3]} {Instruction[4]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]} {opcode_status[0]} {opcode_status[1]} {W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]} {A_out[0]} {A_out[1]} {A_out[2]} {A_out[3]} {A_out[4]} {A_out[5]} {A_out[6]} {A_out[7]} {PC_out[0]} {PC_out[1]} {PC_out[2]} {PC_out[3]} {PC_out[4]} {PC_out[5]} {PC_out[6]} {PC_out[7]}}
[05/30 23:06:21     82s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:06:21     82s] Successfully spread [34] pins.
[05/30 23:06:21     82s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:06:21     82s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:06:52     85s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:06:52     85s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:06:52     85s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 4 -spreadType center -spacing 10 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
[05/30 23:06:52     85s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:06:52     85s] Successfully spread [16] pins.
[05/30 23:06:52     85s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:06:52     85s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:07:53     91s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:07:53     91s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:07:53     91s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.2 -pin {instr_wr clk rst}
[05/30 23:07:53     91s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:07:53     91s] Successfully spread [3] pins.
[05/30 23:07:53     91s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:07:53     91s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:08:51     97s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:08:51     97s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:08:51     97s] <CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 10 -pin {{instruction_in[0]} {instruction_in[1]} {instruction_in[2]} {instruction_in[3]} {instruction_in[4]} {instruction_in[5]} {instruction_in[6]} {instruction_in[7]} {instruction_in[8]} {instruction_in[9]} {instruction_in[10]} {instruction_in[11]} {instruction_in[12]} {instruction_in[13]} {resultOutMemSPI[0]} {resultOutMemSPI[1]} {resultOutMemSPI[2]} {resultOutMemSPI[3]} {resultOutMemSPI[4]} {resultOutMemSPI[5]} {resultOutMemSPI[6]} {resultOutMemSPI[7]}}
[05/30 23:08:51     97s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:08:51     97s] Successfully spread [22] pins.
[05/30 23:08:51     97s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:08:51     97s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:09:10     99s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:09:10     99s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:09:10     99s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 4 -spreadType center -spacing 8.0 -pin {{W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]}}
[05/30 23:09:10     99s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[05/30 23:09:10     99s] Successfully spread [8] pins.
[05/30 23:09:10     99s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
[05/30 23:09:10     99s] <CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:09:30    101s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/30 23:09:30    101s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 23:09:30    101s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 4 -spreadType center -spacing -8.0 -pin {{W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]}}
[05/30 23:09:30    101s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingOffset 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingThreshold 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingLayers {}
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingOffset 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingThreshold 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingLayers {}
[05/30 23:09:53    104s] <CMD> set sprCreateIeStripeWidth 10.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeStripeWidth 10.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingOffset 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingThreshold 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeRingLayers {}
[05/30 23:09:53    104s] <CMD> set sprCreateIeStripeWidth 10.0
[05/30 23:09:53    104s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/30 23:10:43    109s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/30 23:10:43    109s] The ring targets are set to core/block ring wires.
[05/30 23:10:43    109s] addRing command will consider rows while creating rings.
[05/30 23:10:43    109s] addRing command will disallow rings to go over rows.
[05/30 23:10:43    109s] addRing command will ignore shorts while creating rings.
[05/30 23:10:43    109s] <CMD> addRing -nets {vdd! vss!} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 4.5 bottom 4.5 left 4.5 right 4.5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/30 23:10:43    109s] 
[05/30 23:10:43    109s] Ring generation is complete.
[05/30 23:10:43    109s] vias are now being generated.
[05/30 23:10:43    109s] addRing created 8 wires.
[05/30 23:10:43    109s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/30 23:10:43    109s] +--------+----------------+----------------+
[05/30 23:10:43    109s] |  Layer |     Created    |     Deleted    |
[05/30 23:10:43    109s] +--------+----------------+----------------+
[05/30 23:10:43    109s] | Metal8 |        4       |       NA       |
[05/30 23:10:43    109s] |  Via8  |        8       |        0       |
[05/30 23:10:43    109s] | Metal9 |        4       |       NA       |
[05/30 23:10:43    109s] +--------+----------------+----------------+
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingOffset 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingThreshold 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingLayers {}
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingOffset 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingThreshold 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingLayers {}
[05/30 23:10:50    110s] <CMD> set sprCreateIeStripeWidth 10.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeStripeWidth 10.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingOffset 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingThreshold 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeRingLayers {}
[05/30 23:10:50    110s] <CMD> set sprCreateIeStripeWidth 10.0
[05/30 23:10:50    110s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/30 23:11:32    115s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/30 23:11:32    115s] addStripe will allow jog to connect padcore ring and block ring.
[05/30 23:11:32    115s] 
[05/30 23:11:32    115s] Stripes will stop at the boundary of the specified area.
[05/30 23:11:32    115s] When breaking rings, the power planner will consider the existence of blocks.
[05/30 23:11:32    115s] Stripes will not extend to closest target.
[05/30 23:11:32    115s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/30 23:11:32    115s] Stripes will not be created over regions without power planning wires.
[05/30 23:11:32    115s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/30 23:11:32    115s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/30 23:11:32    115s] Offset for stripe breaking is set to 0.
[05/30 23:11:32    115s] <CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/30 23:11:32    115s] 
[05/30 23:11:32    115s] Starting stripe generation ...
[05/30 23:11:32    115s] Non-Default Mode Option Settings :
[05/30 23:11:32    115s]   NONE
[05/30 23:11:32    115s] Stripe generation is complete.
[05/30 23:11:32    115s] vias are now being generated.
[05/30 23:11:32    115s] addStripe created 6 wires.
[05/30 23:11:32    115s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[05/30 23:11:32    115s] +--------+----------------+----------------+
[05/30 23:11:32    115s] |  Layer |     Created    |     Deleted    |
[05/30 23:11:32    115s] +--------+----------------+----------------+
[05/30 23:11:32    115s] | Metal8 |        6       |       NA       |
[05/30 23:11:32    115s] |  Via8  |       12       |        0       |
[05/30 23:11:32    115s] +--------+----------------+----------------+
[05/30 23:11:33    115s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/30 23:11:33    115s] addStripe will allow jog to connect padcore ring and block ring.
[05/30 23:11:33    115s] 
[05/30 23:11:33    115s] Stripes will stop at the boundary of the specified area.
[05/30 23:11:33    115s] When breaking rings, the power planner will consider the existence of blocks.
[05/30 23:11:33    115s] Stripes will not extend to closest target.
[05/30 23:11:33    115s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/30 23:11:33    115s] Stripes will not be created over regions without power planning wires.
[05/30 23:11:33    115s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/30 23:11:33    115s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/30 23:11:33    115s] Offset for stripe breaking is set to 0.
[05/30 23:11:33    115s] <CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/30 23:11:33    115s] 
[05/30 23:11:33    115s] Starting stripe generation ...
[05/30 23:11:33    115s] Non-Default Mode Option Settings :
[05/30 23:11:33    115s]   -trim_antenna_max_distance  0.00
[05/30 23:11:33    115s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (17.25, 8.51) (17.25, 325.89) because same wire already exists.
[05/30 23:11:33    115s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (166.55, 8.51) (166.55, 325.89) because same wire already exists.
[05/30 23:11:33    115s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (315.85, 8.51) (315.85, 325.89) because same wire already exists.
[05/30 23:11:33    115s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (23.75, 2.01) (23.75, 332.39) because same wire already exists.
[05/30 23:11:33    115s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (173.05, 2.01) (173.05, 332.39) because same wire already exists.
[05/30 23:11:33    115s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (322.35, 2.01) (322.35, 332.39) because same wire already exists.
[05/30 23:11:33    115s] Stripe generation is complete.
[05/30 23:12:17    120s] <CMD> clearGlobalNets
[05/30 23:12:17    120s] net ignore based on current view = 0
[05/30 23:12:17    120s] <CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[05/30 23:12:17    120s] <CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[05/30 23:12:34    121s] <CMD> clearGlobalNets
[05/30 23:12:34    121s] <CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[05/30 23:12:34    121s] <CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[05/30 23:12:53    123s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/30 23:12:53    123s] addStripe will allow jog to connect padcore ring and block ring.
[05/30 23:12:53    123s] 
[05/30 23:12:53    123s] Stripes will stop at the boundary of the specified area.
[05/30 23:12:53    123s] When breaking rings, the power planner will consider the existence of blocks.
[05/30 23:12:53    123s] Stripes will not extend to closest target.
[05/30 23:12:53    123s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/30 23:12:53    123s] Stripes will not be created over regions without power planning wires.
[05/30 23:12:53    123s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/30 23:12:53    123s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/30 23:12:53    123s] Offset for stripe breaking is set to 0.
[05/30 23:12:53    123s] <CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/30 23:12:53    123s] 
[05/30 23:12:53    123s] Starting stripe generation ...
[05/30 23:12:53    123s] Non-Default Mode Option Settings :
[05/30 23:12:53    123s]   -trim_antenna_max_distance  0.00
[05/30 23:12:53    123s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (17.25, 8.51) (17.25, 325.89) because same wire already exists.
[05/30 23:12:53    123s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (166.55, 8.51) (166.55, 325.89) because same wire already exists.
[05/30 23:12:53    123s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (315.85, 8.51) (315.85, 325.89) because same wire already exists.
[05/30 23:12:53    123s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (23.75, 2.01) (23.75, 332.39) because same wire already exists.
[05/30 23:12:53    123s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (173.05, 2.01) (173.05, 332.39) because same wire already exists.
[05/30 23:12:53    123s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (322.35, 2.01) (322.35, 332.39) because same wire already exists.
[05/30 23:12:53    123s] Stripe generation is complete.
[05/30 23:13:17    126s] <CMD> setDesignMode -process 45
[05/30 23:13:17    126s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/30 23:13:17    126s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/30 23:13:17    126s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/30 23:13:17    126s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/30 23:13:17    126s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/30 23:13:17    126s] Updating process node dependent CCOpt properties for the 45nm process node.
[05/30 23:13:26    127s] <CMD> setMaxRouteLayer 6
[05/30 23:13:26    127s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[05/30 23:13:52    130s] <CMD> setPlaceMode -fp false
[05/30 23:13:52    130s] <CMD> place_design
[05/30 23:13:52    130s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4758, percentage of missing scan cell = 0.00% (0 / 4758)
[05/30 23:13:52    130s] *** Starting placeDesign default flow ***
[05/30 23:13:52    130s] *** Start deleteBufferTree ***
[05/30 23:13:53    131s] Info: Detect buffers to remove automatically.
[05/30 23:13:53    131s] Analyzing netlist ...
[05/30 23:13:53    131s] Updating netlist
[05/30 23:13:54    131s] AAE DB initialization (MEM=973.949 CPU=0:00:00.2 REAL=0:00:01.0) 
[05/30 23:13:54    132s] Start AAE Lib Loading. (MEM=973.949)
[05/30 23:13:54    132s] End AAE Lib Loading. (MEM=993.027 CPU=0:00:00.0 Real=0:00:00.0)
[05/30 23:13:54    132s] 
[05/30 23:13:54    132s] *summary: 126 instances (buffers/inverters) removed
[05/30 23:13:54    132s] *** Finish deleteBufferTree (0:00:01.6) ***
[05/30 23:13:54    132s] **INFO: Enable pre-place timing setting for timing analysis
[05/30 23:13:54    132s] Set Using Default Delay Limit as 101.
[05/30 23:13:54    132s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/30 23:13:54    132s] Set Default Net Delay as 0 ps.
[05/30 23:13:54    132s] Set Default Net Load as 0 pF. 
[05/30 23:13:54    132s] **INFO: Analyzing IO path groups for slack adjustment
[05/30 23:13:55    133s] Effort level <high> specified for reg2reg_tmp.16162 path_group
[05/30 23:13:55    133s] #################################################################################
[05/30 23:13:55    133s] # Design Stage: PreRoute
[05/30 23:13:55    133s] # Design Name: microcontroller_interface_8_8
[05/30 23:13:55    133s] # Design Mode: 45nm
[05/30 23:13:55    133s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:13:55    133s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:13:55    133s] # Signoff Settings: SI Off 
[05/30 23:13:55    133s] #################################################################################
[05/30 23:13:55    133s] Calculate delays in BcWc mode...
[05/30 23:13:55    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 1000.2M, InitMEM = 998.1M)
[05/30 23:13:55    133s] Start delay calculation (fullDC) (1 T). (MEM=1000.21)
[05/30 23:13:56    133s] End AAE Lib Interpolated Model. (MEM=1016.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:13:56    133s] First Iteration Infinite Tw... 
[05/30 23:13:58    136s] Total number of fetched objects 18828
[05/30 23:13:58    136s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/30 23:13:58    136s] End delay calculation. (MEM=1107.84 CPU=0:00:02.1 REAL=0:00:02.0)
[05/30 23:13:58    136s] End delay calculation (fullDC). (MEM=1096.3 CPU=0:00:02.6 REAL=0:00:03.0)
[05/30 23:13:58    136s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1096.3M) ***
[05/30 23:13:59    136s] **INFO: Disable pre-place timing setting for timing analysis
[05/30 23:13:59    137s] Set Using Default Delay Limit as 1000.
[05/30 23:13:59    137s] Set Default Net Delay as 1000 ps.
[05/30 23:13:59    137s] Set Default Net Load as 0.5 pF. 
[05/30 23:13:59    137s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/30 23:13:59    137s] Deleted 0 physical inst  (cell - / prefix -).
[05/30 23:13:59    137s] Extracting standard cell pins and blockage ...... 
[05/30 23:13:59    137s] Pin and blockage extraction finished
[05/30 23:13:59    137s] Extracting macro/IO cell pins and blockage ...... 
[05/30 23:13:59    137s] Pin and blockage extraction finished
[05/30 23:13:59    137s] *** Starting "NanoPlace(TM) placement v#1 (mem=1081.9M)" ...
[05/30 23:13:59    137s] Wait...
[05/30 23:14:01    138s] *** Build Buffered Sizing Timing Model
[05/30 23:14:01    138s] (cpu=0:00:01.7 mem=1081.9M) ***
[05/30 23:14:01    139s] *** Build Virtual Sizing Timing Model
[05/30 23:14:01    139s] (cpu=0:00:01.9 mem=1081.9M) ***
[05/30 23:14:01    139s] No user-set net weight.
[05/30 23:14:01    139s] no activity file in design. spp won't run.
[05/30 23:14:01    139s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/30 23:14:01    139s] Scan chains were not defined.
[05/30 23:14:01    139s] #spOpts: N=45 
[05/30 23:14:01    139s] #std cell=14044 (0 fixed + 14044 movable) #block=0 (0 floating + 0 preplaced)
[05/30 23:14:01    139s] #ioInst=0 #net=14113 #term=62455 #term/net=4.43, #fixedIo=0, #floatIo=0, #fixedPin=75, #floatPin=0
[05/30 23:14:01    139s] stdCell: 14044 single + 0 double + 0 multi
[05/30 23:14:01    139s] Total standard cell length = 38.4336 (mm), area = 0.0657 (mm^2)
[05/30 23:14:01    139s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1081.9M
[05/30 23:14:01    139s] Core basic site is CoreSite
[05/30 23:14:01    139s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1081.9M
[05/30 23:14:01    139s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:14:01    139s] SiteArray: use 1,102,176 bytes
[05/30 23:14:01    139s] SiteArray: current memory after site array memory allocatiion 1081.9M
[05/30 23:14:01    139s] SiteArray: FP blocked sites are writable
[05/30 23:14:01    139s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.006, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1081.9M
[05/30 23:14:01    139s] Estimated cell power/ground rail width = 0.213 um
[05/30 23:14:01    139s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:14:01    139s] Mark StBox On SiteArr starts
[05/30 23:14:01    139s] Mark StBox On SiteArr ends
[05/30 23:14:01    139s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] spiAuditVddOnBottomForRows for llg="default" starts
[05/30 23:14:01    139s] spiAuditVddOnBottomForRows ends
[05/30 23:14:01    139s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.010, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.040, REAL:0.032, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.170, REAL:0.171, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.170, REAL:0.172, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting pre-place ADS at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.010, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.010, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] ADSU 0.697 -> 0.698
[05/30 23:14:01    139s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.033, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] Average module density = 0.698.
[05/30 23:14:01    139s] Density for the design = 0.698.
[05/30 23:14:01    139s]        = stdcell_area 192168 sites (65721 um^2) / alloc_area 275296 sites (94151 um^2).
[05/30 23:14:01    139s] Pin Density = 0.2267.
[05/30 23:14:01    139s]             = total # of pins 62455 / total area 275544.
[05/30 23:14:01    139s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] Initial padding reaches pin density 0.545 for top
[05/30 23:14:01    139s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.552
[05/30 23:14:01    139s] InitPadU 0.698 -> 0.824 for top
[05/30 23:14:01    139s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.004, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1081.9M
[05/30 23:14:01    139s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.003, MEM:1081.9M
[05/30 23:14:01    139s] === lastAutoLevel = 9 
[05/30 23:14:01    139s] 0 delay mode for cte enabled initNetWt.
[05/30 23:14:01    139s] no activity file in design. spp won't run.
[05/30 23:14:01    139s] [spp] 0
[05/30 23:14:01    139s] [adp] 0:1:0:1
[05/30 23:14:02    140s] 0 delay mode for cte disabled initNetWt.
[05/30 23:14:02    140s] Clock gating cells determined by native netlist tracing.
[05/30 23:14:02    140s] no activity file in design. spp won't run.
[05/30 23:14:02    140s] no activity file in design. spp won't run.
[05/30 23:14:02    140s] Effort level <high> specified for reg2reg path_group
[05/30 23:14:04    141s] Iteration  1: Total net bbox = 2.969e+04 (1.25e+04 1.71e+04)
[05/30 23:14:04    141s]               Est.  stn bbox = 3.992e+04 (1.94e+04 2.05e+04)
[05/30 23:14:04    141s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1081.0M
[05/30 23:14:04    141s] Iteration  2: Total net bbox = 2.969e+04 (1.25e+04 1.71e+04)
[05/30 23:14:04    141s]               Est.  stn bbox = 3.992e+04 (1.94e+04 2.05e+04)
[05/30 23:14:04    141s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1081.0M
[05/30 23:14:04    141s] exp_mt_sequential is set from setPlaceMode option to 1
[05/30 23:14:04    141s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/30 23:14:04    141s] place_exp_mt_interval set to default 32
[05/30 23:14:04    141s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/30 23:14:05    142s] Iteration  3: Total net bbox = 3.226e+04 (1.27e+04 1.96e+04)
[05/30 23:14:05    142s]               Est.  stn bbox = 5.046e+04 (2.24e+04 2.80e+04)
[05/30 23:14:05    142s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1102.0M
[05/30 23:14:05    142s] Total number of setup views is 1.
[05/30 23:14:05    142s] Total number of active setup views is 1.
[05/30 23:14:05    142s] Active setup views:
[05/30 23:14:05    142s]     setup_view
[05/30 23:14:10    146s] Iteration  4: Total net bbox = 1.106e+05 (5.49e+04 5.58e+04)
[05/30 23:14:10    146s]               Est.  stn bbox = 1.702e+05 (8.65e+04 8.38e+04)
[05/30 23:14:10    146s]               cpu = 0:00:04.1 real = 0:00:05.0 mem = 1102.0M
[05/30 23:14:14    151s] Iteration  5: Total net bbox = 1.365e+05 (6.84e+04 6.81e+04)
[05/30 23:14:14    151s]               Est.  stn bbox = 2.027e+05 (1.03e+05 9.97e+04)
[05/30 23:14:14    151s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1102.0M
[05/30 23:14:18    155s] Iteration  6: Total net bbox = 1.690e+05 (8.78e+04 8.12e+04)
[05/30 23:14:18    155s]               Est.  stn bbox = 2.447e+05 (1.28e+05 1.17e+05)
[05/30 23:14:18    155s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1106.0M
[05/30 23:14:18    155s] Starting Early Global Route rough congestion estimation: mem = 1106.0M
[05/30 23:14:18    155s] (I)       Reading DB...
[05/30 23:14:18    155s] (I)       Read data from FE... (mem=1106.0M)
[05/30 23:14:18    155s] (I)       Read nodes and places... (mem=1106.0M)
[05/30 23:14:19    155s] (I)       Done Read nodes and places (cpu=0.010s, mem=1106.0M)
[05/30 23:14:19    155s] (I)       Read nets... (mem=1106.0M)
[05/30 23:14:19    155s] (I)       Done Read nets (cpu=0.040s, mem=1106.0M)
[05/30 23:14:19    155s] (I)       Done Read data from FE (cpu=0.050s, mem=1106.0M)
[05/30 23:14:19    155s] (I)       before initializing RouteDB syMemory usage = 1106.0 MB
[05/30 23:14:19    155s] (I)       congestionReportName   : 
[05/30 23:14:19    155s] (I)       layerRangeFor2DCongestion : 
[05/30 23:14:19    155s] (I)       buildTerm2TermWires    : 1
[05/30 23:14:19    155s] (I)       doTrackAssignment      : 1
[05/30 23:14:19    155s] (I)       dumpBookshelfFiles     : 0
[05/30 23:14:19    155s] (I)       numThreads             : 1
[05/30 23:14:19    155s] (I)       bufferingAwareRouting  : false
[05/30 23:14:19    155s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:14:19    155s] (I)       honorPin               : false
[05/30 23:14:19    155s] (I)       honorPinGuide          : true
[05/30 23:14:19    155s] (I)       honorPartition         : false
[05/30 23:14:19    155s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:14:19    155s] (I)       allowPartitionCrossover: false
[05/30 23:14:19    155s] (I)       honorSingleEntry       : true
[05/30 23:14:19    155s] (I)       honorSingleEntryStrong : true
[05/30 23:14:19    155s] (I)       handleViaSpacingRule   : false
[05/30 23:14:19    155s] (I)       handleEolSpacingRule   : false
[05/30 23:14:19    155s] (I)       PDConstraint           : none
[05/30 23:14:19    155s] (I)       expBetterNDRHandling   : false
[05/30 23:14:19    155s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:14:19    155s] (I)       routingEffortLevel     : 3
[05/30 23:14:19    155s] (I)       effortLevel            : standard
[05/30 23:14:19    155s] [NR-eGR] minRouteLayer          : 2
[05/30 23:14:19    155s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:14:19    155s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:14:19    155s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:14:19    155s] (I)       numRowsPerGCell        : 12
[05/30 23:14:19    155s] (I)       speedUpLargeDesign     : 0
[05/30 23:14:19    155s] (I)       multiThreadingTA       : 1
[05/30 23:14:19    155s] (I)       optimizationMode       : false
[05/30 23:14:19    155s] (I)       routeSecondPG          : false
[05/30 23:14:19    155s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:14:19    155s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:14:19    155s] (I)       punchThroughDistance   : 500.00
[05/30 23:14:19    155s] (I)       scenicBound            : 1.15
[05/30 23:14:19    155s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:14:19    155s] (I)       source-to-sink ratio   : 0.00
[05/30 23:14:19    155s] (I)       targetCongestionRatioH : 1.00
[05/30 23:14:19    155s] (I)       targetCongestionRatioV : 1.00
[05/30 23:14:19    155s] (I)       layerCongestionRatio   : 0.70
[05/30 23:14:19    155s] (I)       m1CongestionRatio      : 0.10
[05/30 23:14:19    155s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:14:19    155s] (I)       localRouteEffort       : 1.00
[05/30 23:14:19    155s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:14:19    155s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:14:19    155s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:14:19    155s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:14:19    155s] (I)       routeVias              : 
[05/30 23:14:19    155s] (I)       readTROption           : true
[05/30 23:14:19    155s] (I)       extraSpacingFactor     : 1.00
[05/30 23:14:19    155s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:14:19    155s] (I)       routeSelectedNetsOnly  : false
[05/30 23:14:19    155s] (I)       clkNetUseMaxDemand     : false
[05/30 23:14:19    155s] (I)       extraDemandForClocks   : 0
[05/30 23:14:19    155s] (I)       steinerRemoveLayers    : false
[05/30 23:14:19    155s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:14:19    155s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:14:19    155s] (I)       similarTopologyRoutingFast : false
[05/30 23:14:19    155s] (I)       spanningTreeRefinement : false
[05/30 23:14:19    155s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:14:19    155s] (I)       starting read tracks
[05/30 23:14:19    155s] (I)       build grid graph
[05/30 23:14:19    155s] (I)       build grid graph start
[05/30 23:14:19    155s] [NR-eGR] Metal1 has no routable track
[05/30 23:14:19    155s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:14:19    155s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:14:19    155s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:14:19    155s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:14:19    155s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:14:19    155s] (I)       build grid graph end
[05/30 23:14:19    155s] (I)       merge level 0
[05/30 23:14:19    155s] (I)       numViaLayers=11
[05/30 23:14:19    155s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:14:19    155s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:14:19    155s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:14:19    155s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:14:19    155s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:14:19    155s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:14:19    155s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:14:19    155s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:14:19    155s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:14:19    155s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:14:19    155s] (I)       end build via table
[05/30 23:14:19    155s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:14:19    155s] 
[05/30 23:14:19    155s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:14:19    155s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:14:19    155s] (I)       readDataFromPlaceDB
[05/30 23:14:19    155s] (I)       Read net information..
[05/30 23:14:19    155s] [NR-eGR] Read numTotalNets=14113  numIgnoredNets=0
[05/30 23:14:19    155s] (I)       Read testcase time = 0.010 seconds
[05/30 23:14:19    155s] 
[05/30 23:14:19    155s] (I)       read default dcut vias
[05/30 23:14:19    155s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:14:19    155s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:14:19    155s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:14:19    155s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:14:19    155s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:14:19    155s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:14:19    155s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:14:19    155s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:14:19    155s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:14:19    155s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:14:19    155s] (I)       early_global_route_priority property id does not exist.
[05/30 23:14:19    155s] (I)       build grid graph start
[05/30 23:14:19    155s] (I)       build grid graph end
[05/30 23:14:19    155s] (I)       Model blockage into capacity
[05/30 23:14:19    155s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:14:19    155s] (I)       Modeling time = 0.000 seconds
[05/30 23:14:19    155s] 
[05/30 23:14:19    155s] (I)       Number of ignored nets = 0
[05/30 23:14:19    155s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:14:19    155s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:14:19    155s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:14:19    155s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:14:19    155s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:14:19    155s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:14:19    155s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:14:19    155s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:14:19    155s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:14:19    155s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:14:19    155s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1106.0 MB
[05/30 23:14:19    155s] (I)       Ndr track 0 does not exist
[05/30 23:14:19    155s] (I)       Layer1  viaCost=200.00
[05/30 23:14:19    155s] (I)       Layer2  viaCost=200.00
[05/30 23:14:19    155s] (I)       Layer3  viaCost=200.00
[05/30 23:14:19    155s] (I)       Layer4  viaCost=200.00
[05/30 23:14:19    155s] (I)       Layer5  viaCost=200.00
[05/30 23:14:19    155s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:14:19    155s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:14:19    155s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:14:19    155s] (I)       Site width          :   400  (dbu)
[05/30 23:14:19    155s] (I)       Row height          :  3420  (dbu)
[05/30 23:14:19    155s] (I)       GCell width         : 41040  (dbu)
[05/30 23:14:19    155s] (I)       GCell height        : 41040  (dbu)
[05/30 23:14:19    155s] (I)       Grid                :    17    17     6
[05/30 23:14:19    155s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:14:19    155s] (I)       Vertical capacity   :     0 41040     0 41040     0 41040
[05/30 23:14:19    155s] (I)       Horizontal capacity :     0     0 41040     0 41040     0
[05/30 23:14:19    155s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:14:19    155s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:14:19    155s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:14:19    155s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:14:19    155s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:14:19    155s] (I)       Num tracks per GCell: 171.00 102.60 108.00 102.60 108.00 102.60
[05/30 23:14:19    155s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:14:19    155s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:14:19    155s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:14:19    155s] (I)       --------------------------------------------------------
[05/30 23:14:19    155s] 
[05/30 23:14:19    155s] [NR-eGR] ============ Routing rule table ============
[05/30 23:14:19    155s] [NR-eGR] Rule id: 0  Nets: 14113 
[05/30 23:14:19    155s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:14:19    155s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:14:19    155s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:14:19    155s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:14:19    155s] [NR-eGR] ========================================
[05/30 23:14:19    155s] [NR-eGR] 
[05/30 23:14:19    155s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:14:19    155s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:14:19    155s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:14:19    155s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:14:19    155s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:14:19    155s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:14:19    155s] (I)       After initializing earlyGlobalRoute syMemory usage = 1106.0 MB
[05/30 23:14:19    155s] (I)       Loading and dumping file time : 0.07 seconds
[05/30 23:14:19    155s] (I)       ============= Initialization =============
[05/30 23:14:19    155s] (I)       numLocalWires=82428  numGlobalNetBranches=24703  numLocalNetBranches=16574
[05/30 23:14:19    155s] (I)       totalPins=62455  totalGlobalPin=11327 (18.14%)
[05/30 23:14:19    155s] (I)       total 2D Cap : 146438 = (59840 H, 86598 V)
[05/30 23:14:19    155s] (I)       ============  Phase 1a Route ============
[05/30 23:14:19    155s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:14:19    155s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/30 23:14:19    155s] (I)       Usage: 10227 = (5697 H, 4530 V) = (9.52% H, 5.23% V) = (1.169e+05um H, 9.296e+04um V)
[05/30 23:14:19    155s] (I)       
[05/30 23:14:19    155s] (I)       ============  Phase 1b Route ============
[05/30 23:14:19    155s] (I)       Usage: 10227 = (5697 H, 4530 V) = (9.52% H, 5.23% V) = (1.169e+05um H, 9.296e+04um V)
[05/30 23:14:19    155s] (I)       
[05/30 23:14:19    155s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/30 23:14:19    155s] 
[05/30 23:14:19    155s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:14:19    155s] Finished Early Global Route rough congestion estimation: mem = 1108.5M
[05/30 23:14:19    155s] earlyGlobalRoute rough estimation gcell size 12 row height
[05/30 23:14:19    155s] OPERPROF: Starting CDPad at level 1, MEM:1108.5M
[05/30 23:14:19    155s] CDPadU 0.824 -> 0.824
[05/30 23:14:19    155s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.060, MEM:1108.5M
[05/30 23:14:19    155s] Global placement CDP skipped at cutLevel 7.
[05/30 23:14:19    155s] Iteration  7: Total net bbox = 1.829e+05 (1.01e+05 8.21e+04)
[05/30 23:14:19    155s]               Est.  stn bbox = 2.587e+05 (1.41e+05 1.18e+05)
[05/30 23:14:19    155s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1109.5M
[05/30 23:14:21    157s] nrCritNet: 0.00% ( 0 / 14113 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/30 23:14:23    160s] nrCritNet: 0.00% ( 0 / 14113 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/30 23:14:23    160s] Iteration  8: Total net bbox = 1.829e+05 (1.01e+05 8.21e+04)
[05/30 23:14:23    160s]               Est.  stn bbox = 2.587e+05 (1.41e+05 1.18e+05)
[05/30 23:14:23    160s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1120.9M
[05/30 23:14:31    168s] Starting Early Global Route rough congestion estimation: mem = 1127.9M
[05/30 23:14:31    168s] (I)       Reading DB...
[05/30 23:14:31    168s] (I)       Read data from FE... (mem=1127.9M)
[05/30 23:14:31    168s] (I)       Read nodes and places... (mem=1127.9M)
[05/30 23:14:31    168s] (I)       Done Read nodes and places (cpu=0.030s, mem=1127.9M)
[05/30 23:14:31    168s] (I)       Read nets... (mem=1127.9M)
[05/30 23:14:31    168s] (I)       Done Read nets (cpu=0.060s, mem=1127.9M)
[05/30 23:14:31    168s] (I)       Done Read data from FE (cpu=0.090s, mem=1127.9M)
[05/30 23:14:31    168s] (I)       before initializing RouteDB syMemory usage = 1127.9 MB
[05/30 23:14:31    168s] (I)       congestionReportName   : 
[05/30 23:14:31    168s] (I)       layerRangeFor2DCongestion : 
[05/30 23:14:31    168s] (I)       buildTerm2TermWires    : 1
[05/30 23:14:31    168s] (I)       doTrackAssignment      : 1
[05/30 23:14:31    168s] (I)       dumpBookshelfFiles     : 0
[05/30 23:14:31    168s] (I)       numThreads             : 1
[05/30 23:14:31    168s] (I)       bufferingAwareRouting  : false
[05/30 23:14:31    168s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:14:31    168s] (I)       honorPin               : false
[05/30 23:14:31    168s] (I)       honorPinGuide          : true
[05/30 23:14:31    168s] (I)       honorPartition         : false
[05/30 23:14:31    168s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:14:31    168s] (I)       allowPartitionCrossover: false
[05/30 23:14:31    168s] (I)       honorSingleEntry       : true
[05/30 23:14:31    168s] (I)       honorSingleEntryStrong : true
[05/30 23:14:31    168s] (I)       handleViaSpacingRule   : false
[05/30 23:14:31    168s] (I)       handleEolSpacingRule   : false
[05/30 23:14:31    168s] (I)       PDConstraint           : none
[05/30 23:14:31    168s] (I)       expBetterNDRHandling   : false
[05/30 23:14:31    168s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:14:31    168s] (I)       routingEffortLevel     : 3
[05/30 23:14:31    168s] (I)       effortLevel            : standard
[05/30 23:14:31    168s] [NR-eGR] minRouteLayer          : 2
[05/30 23:14:31    168s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:14:31    168s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:14:31    168s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:14:31    168s] (I)       numRowsPerGCell        : 6
[05/30 23:14:31    168s] (I)       speedUpLargeDesign     : 0
[05/30 23:14:31    168s] (I)       multiThreadingTA       : 1
[05/30 23:14:31    168s] (I)       optimizationMode       : false
[05/30 23:14:31    168s] (I)       routeSecondPG          : false
[05/30 23:14:31    168s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:14:31    168s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:14:31    168s] (I)       punchThroughDistance   : 500.00
[05/30 23:14:31    168s] (I)       scenicBound            : 1.15
[05/30 23:14:31    168s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:14:31    168s] (I)       source-to-sink ratio   : 0.00
[05/30 23:14:31    168s] (I)       targetCongestionRatioH : 1.00
[05/30 23:14:31    168s] (I)       targetCongestionRatioV : 1.00
[05/30 23:14:31    168s] (I)       layerCongestionRatio   : 0.70
[05/30 23:14:31    168s] (I)       m1CongestionRatio      : 0.10
[05/30 23:14:31    168s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:14:31    168s] (I)       localRouteEffort       : 1.00
[05/30 23:14:31    168s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:14:31    168s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:14:31    168s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:14:31    168s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:14:31    168s] (I)       routeVias              : 
[05/30 23:14:31    168s] (I)       readTROption           : true
[05/30 23:14:31    168s] (I)       extraSpacingFactor     : 1.00
[05/30 23:14:31    168s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:14:31    168s] (I)       routeSelectedNetsOnly  : false
[05/30 23:14:31    168s] (I)       clkNetUseMaxDemand     : false
[05/30 23:14:31    168s] (I)       extraDemandForClocks   : 0
[05/30 23:14:31    168s] (I)       steinerRemoveLayers    : false
[05/30 23:14:31    168s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:14:31    168s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:14:31    168s] (I)       similarTopologyRoutingFast : false
[05/30 23:14:31    168s] (I)       spanningTreeRefinement : false
[05/30 23:14:31    168s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:14:31    168s] (I)       starting read tracks
[05/30 23:14:31    168s] (I)       build grid graph
[05/30 23:14:31    168s] (I)       build grid graph start
[05/30 23:14:31    168s] [NR-eGR] Metal1 has no routable track
[05/30 23:14:31    168s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:14:31    168s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:14:31    168s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:14:31    168s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:14:31    168s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:14:31    168s] (I)       build grid graph end
[05/30 23:14:31    168s] (I)       merge level 0
[05/30 23:14:31    168s] (I)       numViaLayers=11
[05/30 23:14:31    168s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:14:31    168s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:14:31    168s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:14:31    168s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:14:31    168s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:14:31    168s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:14:31    168s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:14:31    168s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:14:31    168s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:14:31    168s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:14:31    168s] (I)       end build via table
[05/30 23:14:31    168s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:14:31    168s] 
[05/30 23:14:31    168s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:14:31    168s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:14:31    168s] (I)       readDataFromPlaceDB
[05/30 23:14:31    168s] (I)       Read net information..
[05/30 23:14:31    168s] [NR-eGR] Read numTotalNets=14113  numIgnoredNets=0
[05/30 23:14:31    168s] (I)       Read testcase time = 0.010 seconds
[05/30 23:14:31    168s] 
[05/30 23:14:31    168s] (I)       read default dcut vias
[05/30 23:14:31    168s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:14:31    168s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:14:31    168s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:14:31    168s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:14:31    168s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:14:31    168s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:14:31    168s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:14:31    168s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:14:31    168s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:14:31    168s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:14:31    168s] (I)       early_global_route_priority property id does not exist.
[05/30 23:14:31    168s] (I)       build grid graph start
[05/30 23:14:31    168s] (I)       build grid graph end
[05/30 23:14:31    168s] (I)       Model blockage into capacity
[05/30 23:14:31    168s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:14:31    168s] (I)       Modeling time = 0.000 seconds
[05/30 23:14:31    168s] 
[05/30 23:14:31    168s] (I)       Number of ignored nets = 0
[05/30 23:14:31    168s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:14:31    168s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:14:31    168s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:14:31    168s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:14:31    168s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:14:31    168s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:14:31    168s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:14:31    168s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:14:31    168s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:14:31    168s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:14:31    168s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1127.9 MB
[05/30 23:14:31    168s] (I)       Ndr track 0 does not exist
[05/30 23:14:31    168s] (I)       Layer1  viaCost=200.00
[05/30 23:14:31    168s] (I)       Layer2  viaCost=200.00
[05/30 23:14:31    168s] (I)       Layer3  viaCost=200.00
[05/30 23:14:31    168s] (I)       Layer4  viaCost=200.00
[05/30 23:14:31    168s] (I)       Layer5  viaCost=200.00
[05/30 23:14:31    168s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:14:31    168s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:14:31    168s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:14:31    168s] (I)       Site width          :   400  (dbu)
[05/30 23:14:31    168s] (I)       Row height          :  3420  (dbu)
[05/30 23:14:31    168s] (I)       GCell width         : 20520  (dbu)
[05/30 23:14:31    168s] (I)       GCell height        : 20520  (dbu)
[05/30 23:14:31    168s] (I)       Grid                :    33    33     6
[05/30 23:14:31    168s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:14:31    168s] (I)       Vertical capacity   :     0 20520     0 20520     0 20520
[05/30 23:14:31    168s] (I)       Horizontal capacity :     0     0 20520     0 20520     0
[05/30 23:14:31    168s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:14:31    168s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:14:31    168s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:14:31    168s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:14:31    168s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:14:31    168s] (I)       Num tracks per GCell: 85.50 51.30 54.00 51.30 54.00 51.30
[05/30 23:14:31    168s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:14:31    168s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:14:31    168s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:14:31    168s] (I)       --------------------------------------------------------
[05/30 23:14:31    168s] 
[05/30 23:14:31    168s] [NR-eGR] ============ Routing rule table ============
[05/30 23:14:31    168s] [NR-eGR] Rule id: 0  Nets: 14113 
[05/30 23:14:31    168s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:14:31    168s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:14:31    168s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:14:31    168s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:14:31    168s] [NR-eGR] ========================================
[05/30 23:14:31    168s] [NR-eGR] 
[05/30 23:14:31    168s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:14:31    168s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:14:31    168s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:14:31    168s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:14:31    168s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:14:31    168s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:14:31    168s] (I)       After initializing earlyGlobalRoute syMemory usage = 1127.9 MB
[05/30 23:14:31    168s] (I)       Loading and dumping file time : 0.13 seconds
[05/30 23:14:31    168s] (I)       ============= Initialization =============
[05/30 23:14:31    168s] (I)       numLocalWires=64549  numGlobalNetBranches=22554  numLocalNetBranches=9734
[05/30 23:14:31    168s] (I)       totalPins=62455  totalGlobalPin=23445 (37.54%)
[05/30 23:14:31    168s] (I)       total 2D Cap : 284262 = (116160 H, 168102 V)
[05/30 23:14:31    168s] (I)       ============  Phase 1a Route ============
[05/30 23:14:31    168s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:14:32    168s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/30 23:14:32    168s] (I)       Usage: 25355 = (13403 H, 11952 V) = (11.54% H, 7.11% V) = (1.375e+05um H, 1.226e+05um V)
[05/30 23:14:32    168s] (I)       
[05/30 23:14:32    168s] (I)       ============  Phase 1b Route ============
[05/30 23:14:32    168s] (I)       Usage: 25355 = (13403 H, 11952 V) = (11.54% H, 7.11% V) = (1.375e+05um H, 1.226e+05um V)
[05/30 23:14:32    168s] (I)       
[05/30 23:14:32    168s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/30 23:14:32    168s] 
[05/30 23:14:32    168s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:14:32    168s] Finished Early Global Route rough congestion estimation: mem = 1127.9M
[05/30 23:14:32    168s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/30 23:14:32    168s] OPERPROF: Starting CDPad at level 1, MEM:1127.9M
[05/30 23:14:32    168s] CDPadU 0.824 -> 0.824
[05/30 23:14:32    168s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.143, MEM:1127.9M
[05/30 23:14:32    168s] Global placement CDP skipped at cutLevel 9.
[05/30 23:14:32    168s] Iteration  9: Total net bbox = 2.011e+05 (1.09e+05 9.22e+04)
[05/30 23:14:32    168s]               Est.  stn bbox = 2.848e+05 (1.53e+05 1.32e+05)
[05/30 23:14:32    168s]               cpu = 0:00:08.4 real = 0:00:09.0 mem = 1127.9M
[05/30 23:14:34    171s] nrCritNet: 0.00% ( 0 / 14113 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/30 23:14:37    173s] nrCritNet: 0.00% ( 0 / 14113 ) cutoffSlk: 214748364.7ps stdDelay: 23.9ps
[05/30 23:14:37    173s] Iteration 10: Total net bbox = 2.011e+05 (1.09e+05 9.22e+04)
[05/30 23:14:37    173s]               Est.  stn bbox = 2.848e+05 (1.53e+05 1.32e+05)
[05/30 23:14:37    173s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 1127.9M
[05/30 23:14:55    191s] Iteration 11: Total net bbox = 2.114e+05 (1.08e+05 1.03e+05)
[05/30 23:14:55    191s]               Est.  stn bbox = 2.957e+05 (1.52e+05 1.43e+05)
[05/30 23:14:55    191s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1131.8M
[05/30 23:14:55    191s] Iteration 12: Total net bbox = 2.210e+05 (1.17e+05 1.04e+05)
[05/30 23:14:55    191s]               Est.  stn bbox = 3.054e+05 (1.62e+05 1.44e+05)
[05/30 23:14:55    191s]               cpu = 0:00:18.1 real = 0:00:18.0 mem = 1131.8M
[05/30 23:14:55    191s] Iteration 13: Total net bbox = 2.210e+05 (1.17e+05 1.04e+05)
[05/30 23:14:55    191s]               Est.  stn bbox = 3.054e+05 (1.62e+05 1.44e+05)
[05/30 23:14:55    191s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.8M
[05/30 23:14:55    191s] Iteration 14: Total net bbox = 2.210e+05 (1.17e+05 1.04e+05)
[05/30 23:14:55    191s]               Est.  stn bbox = 3.054e+05 (1.62e+05 1.44e+05)
[05/30 23:14:55    191s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.8M
[05/30 23:14:55    191s] *** cost = 2.210e+05 (1.17e+05 1.04e+05) (cpu for global=0:00:51.5) real=0:00:53.0***
[05/30 23:14:55    191s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[05/30 23:14:55    191s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] Solver runtime cpu: 0:00:38.8 real: 0:00:39.0
[05/30 23:14:55    191s] Core Placement runtime cpu: 0:00:40.9 real: 0:00:41.0
[05/30 23:14:55    191s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/30 23:14:55    191s] Type 'man IMPSP-9025' for more detail.
[05/30 23:14:55    191s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1131.8M
[05/30 23:14:55    191s] #spOpts: N=45 mergeVia=F 
[05/30 23:14:55    191s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1131.8M
[05/30 23:14:55    191s] Core basic site is CoreSite
[05/30 23:14:55    191s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1131.8M
[05/30 23:14:55    191s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:14:55    191s] SiteArray: use 1,102,176 bytes
[05/30 23:14:55    191s] SiteArray: current memory after site array memory allocatiion 1131.8M
[05/30 23:14:55    191s] SiteArray: FP blocked sites are writable
[05/30 23:14:55    191s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.000, REAL:0.003, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.010, REAL:0.005, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1131.8M
[05/30 23:14:55    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:14:55    191s] Mark StBox On SiteArr starts
[05/30 23:14:55    191s] Mark StBox On SiteArr ends
[05/30 23:14:55    191s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.000, REAL:0.001, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.030, REAL:0.027, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Starting CMU at level 5, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.036, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.036, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.004, MEM:1131.8M
[05/30 23:14:55    191s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1131.8MB).
[05/30 23:14:55    191s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.057, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.057, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF: Starting RefinePlace at level 1, MEM:1131.8M
[05/30 23:14:55    191s] *** Starting refinePlace (0:03:12 mem=1131.8M) ***
[05/30 23:14:55    191s] Total net bbox length = 2.210e+05 (1.172e+05 1.038e+05) (ext = 7.161e+03)
[05/30 23:14:55    191s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:14:55    191s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1131.8M
[05/30 23:14:55    191s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1131.8M
[05/30 23:14:55    191s] Starting refinePlace ...
[05/30 23:14:55    192s]   Spread Effort: high, standalone mode, useDDP on.
[05/30 23:14:55    192s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1131.8MB) @(0:03:12 - 0:03:12).
[05/30 23:14:55    192s] Move report: preRPlace moves 14044 insts, mean move: 0.50 um, max move: 3.15 um
[05/30 23:14:55    192s] 	Max move on inst (DUT2_instruction_array_reg_80__9_): (139.62, 253.55) --> (140.20, 256.12)
[05/30 23:14:55    192s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: DFFSXLLVT
[05/30 23:14:55    192s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 23:14:55    192s] Placement tweakage begins.
[05/30 23:14:55    192s] wire length = 3.276e+05
[05/30 23:14:58    194s] wire length = 3.240e+05
[05/30 23:14:58    194s] Placement tweakage ends.
[05/30 23:14:58    194s] Move report: tweak moves 3884 insts, mean move: 3.10 um, max move: 19.40 um
[05/30 23:14:58    194s] 	Max move on inst (U15322): (221.00, 83.41) --> (201.60, 83.41)
[05/30 23:14:58    194s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:03.0, mem=1136.7MB) @(0:03:12 - 0:03:15).
[05/30 23:14:58    194s] 
[05/30 23:14:58    194s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:14:58    195s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:14:58    195s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1136.7MB) @(0:03:15 - 0:03:15).
[05/30 23:14:58    195s] Move report: Detail placement moves 14044 insts, mean move: 1.28 um, max move: 19.66 um
[05/30 23:14:58    195s] 	Max move on inst (U15322): (220.98, 83.69) --> (201.60, 83.41)
[05/30 23:14:58    195s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1136.7MB
[05/30 23:14:58    195s] Statistics of distance of Instance movement in refine placement:
[05/30 23:14:58    195s]   maximum (X+Y) =        19.66 um
[05/30 23:14:58    195s]   inst (U15322) with max move: (220.981, 83.685) -> (201.6, 83.41)
[05/30 23:14:58    195s]   mean    (X+Y) =         1.28 um
[05/30 23:14:58    195s] Summary Report:
[05/30 23:14:58    195s] Instances move: 14044 (out of 14044 movable)
[05/30 23:14:58    195s] Instances flipped: 0
[05/30 23:14:58    195s] Mean displacement: 1.28 um
[05/30 23:14:58    195s] Max displacement: 19.66 um (Instance: U15322) (220.981, 83.685) -> (201.6, 83.41)
[05/30 23:14:58    195s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXLLVT
[05/30 23:14:58    195s] Total instances moved : 14044
[05/30 23:14:58    195s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.070, REAL:3.075, MEM:1136.7M
[05/30 23:14:58    195s] Total net bbox length = 2.198e+05 (1.160e+05 1.038e+05) (ext = 7.152e+03)
[05/30 23:14:58    195s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1136.7MB
[05/30 23:14:58    195s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=1136.7MB) @(0:03:12 - 0:03:15).
[05/30 23:14:58    195s] *** Finished refinePlace (0:03:15 mem=1136.7M) ***
[05/30 23:14:58    195s] OPERPROF: Finished RefinePlace at level 1, CPU:3.110, REAL:3.116, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] *** End of Placement (cpu=0:00:58.0, real=0:00:59.0, mem=1136.7M) ***
[05/30 23:14:58    195s] #spOpts: N=45 mergeVia=F 
[05/30 23:14:58    195s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1136.7M
[05/30 23:14:58    195s] Core basic site is CoreSite
[05/30 23:14:58    195s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1136.7M
[05/30 23:14:58    195s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:14:58    195s] SiteArray: use 1,102,176 bytes
[05/30 23:14:58    195s] SiteArray: current memory after site array memory allocatiion 1136.7M
[05/30 23:14:58    195s] SiteArray: FP blocked sites are writable
[05/30 23:14:58    195s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1136.7M
[05/30 23:14:58    195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:14:58    195s] Mark StBox On SiteArr starts
[05/30 23:14:58    195s] Mark StBox On SiteArr ends
[05/30 23:14:58    195s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.010, REAL:0.001, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.026, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.034, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.035, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.004, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.007, MEM:1136.7M
[05/30 23:14:58    195s] default core: bins with density > 0.750 = 25.00 % ( 81 / 324 )
[05/30 23:14:58    195s] Density distribution unevenness ratio = 4.375%
[05/30 23:14:58    195s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1136.7M
[05/30 23:14:58    195s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1136.7M
[05/30 23:14:58    195s] *** Free Virtual Timing Model ...(mem=1136.7M)
[05/30 23:14:58    195s] 
[05/30 23:14:58    195s] Starting congestion repair ...
[05/30 23:14:58    195s] User Input Parameters:
[05/30 23:14:58    195s] - Congestion Driven    : On
[05/30 23:14:58    195s] - Timing Driven        : Off
[05/30 23:14:58    195s] - Area-Violation Based : On
[05/30 23:14:58    195s] - Start Rollback Level : -5
[05/30 23:14:58    195s] - Legalized            : On
[05/30 23:14:58    195s] - Window Based         : Off
[05/30 23:14:58    195s] 
[05/30 23:14:58    195s] Starting Early Global Route congestion estimation: mem = 1122.3M
[05/30 23:14:58    195s] (I)       Reading DB...
[05/30 23:14:58    195s] (I)       Read data from FE... (mem=1122.3M)
[05/30 23:14:58    195s] (I)       Read nodes and places... (mem=1122.3M)
[05/30 23:14:58    195s] (I)       Done Read nodes and places (cpu=0.010s, mem=1122.3M)
[05/30 23:14:58    195s] (I)       Read nets... (mem=1122.3M)
[05/30 23:14:58    195s] (I)       Done Read nets (cpu=0.040s, mem=1122.3M)
[05/30 23:14:58    195s] (I)       Done Read data from FE (cpu=0.050s, mem=1122.3M)
[05/30 23:14:58    195s] (I)       before initializing RouteDB syMemory usage = 1122.3 MB
[05/30 23:14:58    195s] (I)       congestionReportName   : 
[05/30 23:14:58    195s] (I)       layerRangeFor2DCongestion : 
[05/30 23:14:58    195s] (I)       buildTerm2TermWires    : 1
[05/30 23:14:58    195s] (I)       doTrackAssignment      : 1
[05/30 23:14:58    195s] (I)       dumpBookshelfFiles     : 0
[05/30 23:14:58    195s] (I)       numThreads             : 1
[05/30 23:14:58    195s] (I)       bufferingAwareRouting  : false
[05/30 23:14:58    195s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:14:58    195s] (I)       honorPin               : false
[05/30 23:14:58    195s] (I)       honorPinGuide          : true
[05/30 23:14:58    195s] (I)       honorPartition         : false
[05/30 23:14:58    195s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:14:58    195s] (I)       allowPartitionCrossover: false
[05/30 23:14:58    195s] (I)       honorSingleEntry       : true
[05/30 23:14:58    195s] (I)       honorSingleEntryStrong : true
[05/30 23:14:58    195s] (I)       handleViaSpacingRule   : false
[05/30 23:14:58    195s] (I)       handleEolSpacingRule   : false
[05/30 23:14:58    195s] (I)       PDConstraint           : none
[05/30 23:14:58    195s] (I)       expBetterNDRHandling   : false
[05/30 23:14:58    195s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:14:58    195s] (I)       routingEffortLevel     : 3
[05/30 23:14:58    195s] (I)       effortLevel            : standard
[05/30 23:14:58    195s] [NR-eGR] minRouteLayer          : 2
[05/30 23:14:58    195s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:14:58    195s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:14:58    195s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:14:58    195s] (I)       numRowsPerGCell        : 1
[05/30 23:14:58    195s] (I)       speedUpLargeDesign     : 0
[05/30 23:14:58    195s] (I)       multiThreadingTA       : 1
[05/30 23:14:58    195s] (I)       optimizationMode       : false
[05/30 23:14:58    195s] (I)       routeSecondPG          : false
[05/30 23:14:58    195s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:14:58    195s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:14:58    195s] (I)       punchThroughDistance   : 500.00
[05/30 23:14:58    195s] (I)       scenicBound            : 1.15
[05/30 23:14:58    195s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:14:58    195s] (I)       source-to-sink ratio   : 0.00
[05/30 23:14:58    195s] (I)       targetCongestionRatioH : 1.00
[05/30 23:14:58    195s] (I)       targetCongestionRatioV : 1.00
[05/30 23:14:58    195s] (I)       layerCongestionRatio   : 0.70
[05/30 23:14:58    195s] (I)       m1CongestionRatio      : 0.10
[05/30 23:14:58    195s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:14:58    195s] (I)       localRouteEffort       : 1.00
[05/30 23:14:58    195s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:14:58    195s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:14:58    195s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:14:58    195s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:14:58    195s] (I)       routeVias              : 
[05/30 23:14:58    195s] (I)       readTROption           : true
[05/30 23:14:58    195s] (I)       extraSpacingFactor     : 1.00
[05/30 23:14:58    195s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:14:58    195s] (I)       routeSelectedNetsOnly  : false
[05/30 23:14:58    195s] (I)       clkNetUseMaxDemand     : false
[05/30 23:14:58    195s] (I)       extraDemandForClocks   : 0
[05/30 23:14:58    195s] (I)       steinerRemoveLayers    : false
[05/30 23:14:58    195s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:14:58    195s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:14:58    195s] (I)       similarTopologyRoutingFast : false
[05/30 23:14:58    195s] (I)       spanningTreeRefinement : false
[05/30 23:14:58    195s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:14:58    195s] (I)       starting read tracks
[05/30 23:14:58    195s] (I)       build grid graph
[05/30 23:14:58    195s] (I)       build grid graph start
[05/30 23:14:58    195s] [NR-eGR] Metal1 has no routable track
[05/30 23:14:58    195s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:14:58    195s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:14:58    195s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:14:58    195s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:14:58    195s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:14:58    195s] (I)       build grid graph end
[05/30 23:14:58    195s] (I)       merge level 0
[05/30 23:14:58    195s] (I)       numViaLayers=11
[05/30 23:14:58    195s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:14:58    195s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:14:58    195s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:14:58    195s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:14:58    195s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:14:58    195s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:14:58    195s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:14:58    195s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:14:58    195s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:14:58    195s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:14:58    195s] (I)       end build via table
[05/30 23:14:58    195s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:14:58    195s] 
[05/30 23:14:58    195s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:14:58    195s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:14:58    195s] (I)       readDataFromPlaceDB
[05/30 23:14:58    195s] (I)       Read net information..
[05/30 23:14:58    195s] [NR-eGR] Read numTotalNets=14113  numIgnoredNets=0
[05/30 23:14:58    195s] (I)       Read testcase time = 0.010 seconds
[05/30 23:14:58    195s] 
[05/30 23:14:58    195s] (I)       read default dcut vias
[05/30 23:14:58    195s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:14:58    195s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:14:58    195s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:14:58    195s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:14:58    195s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:14:58    195s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:14:58    195s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:14:58    195s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:14:58    195s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:14:58    195s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:14:58    195s] (I)       early_global_route_priority property id does not exist.
[05/30 23:14:58    195s] (I)       build grid graph start
[05/30 23:14:58    195s] (I)       build grid graph end
[05/30 23:14:58    195s] (I)       Model blockage into capacity
[05/30 23:14:58    195s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:14:58    195s] (I)       Modeling time = 0.000 seconds
[05/30 23:14:58    195s] 
[05/30 23:14:58    195s] (I)       Number of ignored nets = 0
[05/30 23:14:58    195s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:14:58    195s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:14:58    195s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:14:58    195s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:14:58    195s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:14:58    195s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:14:58    195s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:14:58    195s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:14:58    195s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:14:58    195s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:14:58    195s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1122.3 MB
[05/30 23:14:58    195s] (I)       Ndr track 0 does not exist
[05/30 23:14:58    195s] (I)       Layer1  viaCost=200.00
[05/30 23:14:58    195s] (I)       Layer2  viaCost=200.00
[05/30 23:14:58    195s] (I)       Layer3  viaCost=200.00
[05/30 23:14:58    195s] (I)       Layer4  viaCost=200.00
[05/30 23:14:58    195s] (I)       Layer5  viaCost=200.00
[05/30 23:14:58    195s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:14:58    195s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:14:58    195s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:14:58    195s] (I)       Site width          :   400  (dbu)
[05/30 23:14:58    195s] (I)       Row height          :  3420  (dbu)
[05/30 23:14:58    195s] (I)       GCell width         :  3420  (dbu)
[05/30 23:14:58    195s] (I)       GCell height        :  3420  (dbu)
[05/30 23:14:58    195s] (I)       Grid                :   198   195     6
[05/30 23:14:58    195s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:14:58    195s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:14:58    195s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:14:58    195s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:14:58    195s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:14:58    195s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:14:58    195s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:14:58    195s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:14:58    195s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:14:58    195s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:14:58    195s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:14:58    195s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:14:58    195s] (I)       --------------------------------------------------------
[05/30 23:14:58    195s] 
[05/30 23:14:58    195s] [NR-eGR] ============ Routing rule table ============
[05/30 23:14:58    195s] [NR-eGR] Rule id: 0  Nets: 14113 
[05/30 23:14:58    195s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:14:58    195s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:14:58    195s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:14:58    195s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:14:58    195s] [NR-eGR] ========================================
[05/30 23:14:58    195s] [NR-eGR] 
[05/30 23:14:58    195s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:14:58    195s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:14:58    195s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:14:58    195s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:14:58    195s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:14:58    195s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:14:58    195s] (I)       After initializing earlyGlobalRoute syMemory usage = 1122.3 MB
[05/30 23:14:58    195s] (I)       Loading and dumping file time : 0.07 seconds
[05/30 23:14:58    195s] (I)       ============= Initialization =============
[05/30 23:14:58    195s] (I)       totalPins=62455  totalGlobalPin=62064 (99.37%)
[05/30 23:14:58    195s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:14:58    195s] [NR-eGR] Layer group 1: route 14113 net(s) in layer range [2, 6]
[05/30 23:14:58    195s] (I)       ============  Phase 1a Route ============
[05/30 23:14:58    195s] (I)       Phase 1a runs 0.04 seconds
[05/30 23:14:58    195s] (I)       Usage: 181634 = (93884 H, 87750 V) = (13.47% H, 8.83% V) = (1.605e+05um H, 1.501e+05um V)
[05/30 23:14:58    195s] (I)       
[05/30 23:14:58    195s] (I)       ============  Phase 1b Route ============
[05/30 23:14:58    195s] (I)       Usage: 181634 = (93884 H, 87750 V) = (13.47% H, 8.83% V) = (1.605e+05um H, 1.501e+05um V)
[05/30 23:14:58    195s] (I)       
[05/30 23:14:58    195s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.105941e+05um
[05/30 23:14:58    195s] (I)       ============  Phase 1c Route ============
[05/30 23:14:58    195s] (I)       Usage: 181634 = (93884 H, 87750 V) = (13.47% H, 8.83% V) = (1.605e+05um H, 1.501e+05um V)
[05/30 23:14:58    195s] (I)       
[05/30 23:14:58    195s] (I)       ============  Phase 1d Route ============
[05/30 23:14:58    195s] (I)       Usage: 181634 = (93884 H, 87750 V) = (13.47% H, 8.83% V) = (1.605e+05um H, 1.501e+05um V)
[05/30 23:14:58    195s] (I)       
[05/30 23:14:58    195s] (I)       ============  Phase 1e Route ============
[05/30 23:14:58    195s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:14:58    195s] (I)       Usage: 181634 = (93884 H, 87750 V) = (13.47% H, 8.83% V) = (1.605e+05um H, 1.501e+05um V)
[05/30 23:14:58    195s] (I)       
[05/30 23:14:58    195s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.105941e+05um
[05/30 23:14:58    195s] [NR-eGR] 
[05/30 23:14:58    195s] (I)       ============  Phase 1l Route ============
[05/30 23:14:59    195s] (I)       Phase 1l runs 0.04 seconds
[05/30 23:14:59    195s] (I)       
[05/30 23:14:59    195s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:14:59    195s] [NR-eGR]                        OverCon            
[05/30 23:14:59    195s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:14:59    195s] [NR-eGR]       Layer                (1)    OverCon 
[05/30 23:14:59    195s] [NR-eGR] ----------------------------------------------
[05/30 23:14:59    195s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:14:59    195s] [NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[05/30 23:14:59    195s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/30 23:14:59    195s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:14:59    195s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:14:59    195s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:14:59    195s] [NR-eGR] ----------------------------------------------
[05/30 23:14:59    195s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/30 23:14:59    195s] [NR-eGR] 
[05/30 23:14:59    195s] (I)       Total Global Routing Runtime: 0.15 seconds
[05/30 23:14:59    195s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:14:59    195s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:14:59    195s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:14:59    195s] Early Global Route congestion estimation runtime: 0.23 seconds, mem = 1122.3M
[05/30 23:14:59    195s] [hotspot] +------------+---------------+---------------+
[05/30 23:14:59    195s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:14:59    195s] [hotspot] +------------+---------------+---------------+
[05/30 23:14:59    195s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:14:59    195s] [hotspot] +------------+---------------+---------------+
[05/30 23:14:59    195s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:14:59    195s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:14:59    195s] 
[05/30 23:14:59    195s] === incrementalPlace Internal Loop 1 ===
[05/30 23:14:59    195s] Skipped repairing congestion.
[05/30 23:14:59    195s] Starting Early Global Route wiring: mem = 1122.3M
[05/30 23:14:59    195s] (I)       ============= track Assignment ============
[05/30 23:14:59    195s] (I)       extract Global 3D Wires
[05/30 23:14:59    195s] (I)       Extract Global WL : time=0.01
[05/30 23:14:59    195s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:14:59    195s] (I)       Initialization real time=0.00 seconds
[05/30 23:14:59    195s] (I)       Run Multi-thread track assignment
[05/30 23:14:59    195s] (I)       Kernel real time=0.35 seconds
[05/30 23:14:59    195s] (I)       End Greedy Track Assignment
[05/30 23:14:59    195s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:14:59    195s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62380
[05/30 23:14:59    195s] [NR-eGR] Metal2  (2V) length: 1.244860e+05um, number of vias: 100549
[05/30 23:14:59    195s] [NR-eGR] Metal3  (3H) length: 1.464011e+05um, number of vias: 4219
[05/30 23:14:59    195s] [NR-eGR] Metal4  (4V) length: 3.629538e+04um, number of vias: 1368
[05/30 23:14:59    195s] [NR-eGR] Metal5  (5H) length: 1.869808e+04um, number of vias: 22
[05/30 23:14:59    195s] [NR-eGR] Metal6  (6V) length: 5.385500e+02um, number of vias: 0
[05/30 23:14:59    195s] [NR-eGR] Total length: 3.264191e+05um, number of vias: 168538
[05/30 23:14:59    195s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:14:59    195s] [NR-eGR] Total eGR-routed clock nets wire length: 1.850226e+04um 
[05/30 23:14:59    195s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:14:59    196s] Early Global Route wiring runtime: 0.51 seconds, mem = 1089.9M
[05/30 23:14:59    196s] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[05/30 23:14:59    196s] *** Finishing placeDesign default flow ***
[05/30 23:14:59    196s] **placeDesign ... cpu = 0: 1: 6, real = 0: 1: 7, mem = 1085.5M **
[05/30 23:14:59    196s] 
[05/30 23:14:59    196s] *** Summary of all messages that are not suppressed in this session:
[05/30 23:14:59    196s] Severity  ID               Count  Summary                                  
[05/30 23:14:59    196s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/30 23:14:59    196s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/30 23:14:59    196s] *** Message Summary: 2 warning(s), 0 error(s)
[05/30 23:14:59    196s] 
[05/30 23:15:38    200s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/30 23:15:38    200s] <CMD> optDesign -preCTS
[05/30 23:15:38    200s] Executing: place_opt_design -opt
[05/30 23:15:38    200s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/30 23:15:38    200s] *** Starting GigaPlace ***
[05/30 23:15:38    200s] **INFO: user set placement options
[05/30 23:15:38    200s] setPlaceMode -place_design_floorplan_mode false
[05/30 23:15:38    200s] **INFO: user set opt options
[05/30 23:15:38    200s] setOptMode -fixCap true -fixFanoutLoad true -fixTran true
[05/30 23:15:38    200s] #optDebug: fT-E <X 2 3 1 0>
[05/30 23:15:38    200s] #optDebug: fT-S <1 2 3 1 0>
[05/30 23:15:38    200s] OPERPROF: Starting DPlace-Init at level 1, MEM:1090.5M
[05/30 23:15:38    200s] #spOpts: N=45 
[05/30 23:15:38    200s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1090.5M
[05/30 23:15:38    200s] Core basic site is CoreSite
[05/30 23:15:38    200s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1090.5M
[05/30 23:15:38    200s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:15:38    200s] SiteArray: use 1,102,176 bytes
[05/30 23:15:38    200s] SiteArray: current memory after site array memory allocatiion 1090.5M
[05/30 23:15:38    200s] SiteArray: FP blocked sites are writable
[05/30 23:15:38    200s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.007, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.010, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1090.5M
[05/30 23:15:38    200s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:15:38    200s] Mark StBox On SiteArr starts
[05/30 23:15:38    200s] Mark StBox On SiteArr ends
[05/30 23:15:38    200s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.056, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Starting CMU at level 4, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.075, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.075, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.005, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.008, MEM:1090.5M
[05/30 23:15:38    200s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1090.5MB).
[05/30 23:15:38    200s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.118, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/30 23:15:38    200s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:15:38    200s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1090.5M
[05/30 23:15:38    200s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1090.5M
[05/30 23:15:38    200s] Core basic site is CoreSite
[05/30 23:15:39    201s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1090.5M
[05/30 23:15:39    201s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:15:39    201s] SiteArray: use 1,102,176 bytes
[05/30 23:15:39    201s] SiteArray: current memory after site array memory allocatiion 1090.5M
[05/30 23:15:39    201s] SiteArray: FP blocked sites are writable
[05/30 23:15:39    201s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.006, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.020, REAL:0.010, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1090.5M
[05/30 23:15:39    201s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:15:39    201s] Mark StBox On SiteArr starts
[05/30 23:15:39    201s] Mark StBox On SiteArr ends
[05/30 23:15:39    201s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.056, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.080, REAL:0.072, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.072, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:15:39    201s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.002, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.056, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.057, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.006, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] GigaOpt running with 1 threads.
[05/30 23:15:39    201s] Info: 1 threads available for lower-level modules during optimization.
[05/30 23:15:39    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1090.5M
[05/30 23:15:39    201s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:15:39    201s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Starting CMU at level 4, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.041, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.042, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.003, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.005, MEM:1090.5M
[05/30 23:15:39    201s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1090.5MB).
[05/30 23:15:39    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1090.5M
[05/30 23:15:39    201s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1090.5M
[05/30 23:15:39    201s] Updating RC grid for preRoute extraction ...
[05/30 23:15:39    201s] Initializing multi-corner resistance tables ...
[05/30 23:15:39    201s] 
[05/30 23:15:39    201s] Creating Lib Analyzer ...
[05/30 23:15:39    201s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:15:39    201s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:15:39    201s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:15:39    201s] 
[05/30 23:15:40    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:22 mem=1096.6M
[05/30 23:15:40    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:22 mem=1096.6M
[05/30 23:15:40    202s] Creating Lib Analyzer, finished. 
[05/30 23:15:40    202s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/30 23:15:40    202s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/30 23:15:40    202s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 871.0M, totSessionCpu=0:03:22 **
[05/30 23:15:40    202s] *** optDesign -preCTS ***
[05/30 23:15:40    202s] DRC Margin: user margin 0.0; extra margin 0.2
[05/30 23:15:40    202s] Setup Target Slack: user slack 0; extra slack 0.0
[05/30 23:15:40    202s] Hold Target Slack: user slack 0
[05/30 23:15:40    202s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/30 23:15:40    202s] Type 'man IMPOPT-3195' for more detail.
[05/30 23:15:40    202s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.060, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.060, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.005, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1096.6M
[05/30 23:15:40    202s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1096.6M
[05/30 23:15:40    202s] Deleting Cell Server ...
[05/30 23:15:40    202s] Deleting Lib Analyzer.
[05/30 23:15:40    202s] Multi-VT timing optimization disabled based on library information.
[05/30 23:15:40    202s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:15:40    202s] Summary for sequential cells identification: 
[05/30 23:15:40    202s]   Identified SBFF number: 104
[05/30 23:15:40    202s]   Identified MBFF number: 0
[05/30 23:15:40    202s]   Identified SB Latch number: 0
[05/30 23:15:40    202s]   Identified MB Latch number: 0
[05/30 23:15:40    202s]   Not identified SBFF number: 16
[05/30 23:15:40    202s]   Not identified MBFF number: 0
[05/30 23:15:40    202s]   Not identified SB Latch number: 0
[05/30 23:15:40    202s]   Not identified MB Latch number: 0
[05/30 23:15:40    202s]   Number of sequential cells which are not FFs: 32
[05/30 23:15:40    202s]  Visiting view : setup_view
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:15:40    202s]  Visiting view : hold_view
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:15:40    202s]  Setting StdDelay to 23.90
[05/30 23:15:40    202s] Creating Cell Server, finished. 
[05/30 23:15:40    202s] 
[05/30 23:15:40    202s] Deleting Cell Server ...
[05/30 23:15:40    202s] 
[05/30 23:15:40    202s] Creating Lib Analyzer ...
[05/30 23:15:40    202s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:15:40    202s] Summary for sequential cells identification: 
[05/30 23:15:40    202s]   Identified SBFF number: 104
[05/30 23:15:40    202s]   Identified MBFF number: 0
[05/30 23:15:40    202s]   Identified SB Latch number: 0
[05/30 23:15:40    202s]   Identified MB Latch number: 0
[05/30 23:15:40    202s]   Not identified SBFF number: 16
[05/30 23:15:40    202s]   Not identified MBFF number: 0
[05/30 23:15:40    202s]   Not identified SB Latch number: 0
[05/30 23:15:40    202s]   Not identified MB Latch number: 0
[05/30 23:15:40    202s]   Number of sequential cells which are not FFs: 32
[05/30 23:15:40    202s]  Visiting view : setup_view
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:15:40    202s]  Visiting view : hold_view
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:15:40    202s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:15:40    202s]  Setting StdDelay to 23.90
[05/30 23:15:40    202s] Creating Cell Server, finished. 
[05/30 23:15:40    202s] 
[05/30 23:15:40    202s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:15:40    202s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:15:40    202s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:15:40    202s] 
[05/30 23:15:41    203s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:23 mem=1096.6M
[05/30 23:15:41    203s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:23 mem=1096.6M
[05/30 23:15:41    203s] Creating Lib Analyzer, finished. 
[05/30 23:15:41    203s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1096.6M
[05/30 23:15:41    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=1096.6M
[05/30 23:15:41    203s] [NR-eGR] Started earlyGlobalRoute kernel
[05/30 23:15:41    203s] [NR-eGR] Initial Peak syMemory usage = 1096.6 MB
[05/30 23:15:41    203s] (I)       Reading DB...
[05/30 23:15:41    203s] (I)       Read data from FE... (mem=1096.6M)
[05/30 23:15:41    203s] (I)       Read nodes and places... (mem=1096.6M)
[05/30 23:15:41    203s] (I)       Done Read nodes and places (cpu=0.010s, mem=1098.7M)
[05/30 23:15:41    203s] (I)       Read nets... (mem=1098.7M)
[05/30 23:15:41    203s] (I)       Done Read nets (cpu=0.040s, mem=1101.9M)
[05/30 23:15:41    203s] (I)       Done Read data from FE (cpu=0.050s, mem=1101.9M)
[05/30 23:15:41    203s] (I)       before initializing RouteDB syMemory usage = 1101.9 MB
[05/30 23:15:41    203s] (I)       congestionReportName   : 
[05/30 23:15:41    203s] (I)       layerRangeFor2DCongestion : 
[05/30 23:15:41    203s] (I)       buildTerm2TermWires    : 1
[05/30 23:15:41    203s] (I)       doTrackAssignment      : 1
[05/30 23:15:41    203s] (I)       dumpBookshelfFiles     : 0
[05/30 23:15:41    203s] (I)       numThreads             : 1
[05/30 23:15:41    203s] (I)       bufferingAwareRouting  : false
[05/30 23:15:41    203s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:15:41    203s] (I)       honorPin               : false
[05/30 23:15:41    203s] (I)       honorPinGuide          : true
[05/30 23:15:41    203s] (I)       honorPartition         : false
[05/30 23:15:41    203s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:15:41    203s] (I)       allowPartitionCrossover: false
[05/30 23:15:41    203s] (I)       honorSingleEntry       : true
[05/30 23:15:41    203s] (I)       honorSingleEntryStrong : true
[05/30 23:15:41    203s] (I)       handleViaSpacingRule   : false
[05/30 23:15:41    203s] (I)       handleEolSpacingRule   : false
[05/30 23:15:41    203s] (I)       PDConstraint           : none
[05/30 23:15:41    203s] (I)       expBetterNDRHandling   : false
[05/30 23:15:41    203s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:15:41    203s] (I)       routingEffortLevel     : 3
[05/30 23:15:41    203s] (I)       effortLevel            : standard
[05/30 23:15:41    203s] [NR-eGR] minRouteLayer          : 2
[05/30 23:15:41    203s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:15:41    203s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:15:41    203s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:15:41    203s] (I)       numRowsPerGCell        : 1
[05/30 23:15:41    203s] (I)       speedUpLargeDesign     : 0
[05/30 23:15:41    203s] (I)       multiThreadingTA       : 1
[05/30 23:15:41    203s] (I)       optimizationMode       : false
[05/30 23:15:41    203s] (I)       routeSecondPG          : false
[05/30 23:15:41    203s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:15:41    203s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:15:41    203s] (I)       punchThroughDistance   : 500.00
[05/30 23:15:41    203s] (I)       scenicBound            : 1.15
[05/30 23:15:41    203s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:15:41    203s] (I)       source-to-sink ratio   : 0.30
[05/30 23:15:41    203s] (I)       targetCongestionRatioH : 1.00
[05/30 23:15:41    203s] (I)       targetCongestionRatioV : 1.00
[05/30 23:15:41    203s] (I)       layerCongestionRatio   : 0.70
[05/30 23:15:41    203s] (I)       m1CongestionRatio      : 0.10
[05/30 23:15:41    203s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:15:41    203s] (I)       localRouteEffort       : 1.00
[05/30 23:15:41    203s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:15:41    203s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:15:41    203s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:15:41    203s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:15:41    203s] (I)       routeVias              : 
[05/30 23:15:41    203s] (I)       readTROption           : true
[05/30 23:15:41    203s] (I)       extraSpacingFactor     : 1.00
[05/30 23:15:41    203s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:15:41    203s] (I)       routeSelectedNetsOnly  : false
[05/30 23:15:41    203s] (I)       clkNetUseMaxDemand     : false
[05/30 23:15:41    203s] (I)       extraDemandForClocks   : 0
[05/30 23:15:41    203s] (I)       steinerRemoveLayers    : false
[05/30 23:15:41    203s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:15:41    203s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:15:41    203s] (I)       similarTopologyRoutingFast : false
[05/30 23:15:41    203s] (I)       spanningTreeRefinement : false
[05/30 23:15:41    203s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:15:41    203s] (I)       starting read tracks
[05/30 23:15:41    203s] (I)       build grid graph
[05/30 23:15:41    203s] (I)       build grid graph start
[05/30 23:15:41    203s] [NR-eGR] Metal1 has no routable track
[05/30 23:15:41    203s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:15:41    203s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:15:41    203s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:15:41    203s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:15:41    203s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:15:41    203s] (I)       build grid graph end
[05/30 23:15:41    203s] (I)       merge level 0
[05/30 23:15:41    203s] (I)       numViaLayers=11
[05/30 23:15:41    203s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:15:41    203s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:15:41    203s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:15:41    203s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:15:41    203s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:15:41    203s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:15:41    203s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:15:41    203s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:15:41    203s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:15:41    203s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:15:41    203s] (I)       end build via table
[05/30 23:15:41    203s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:15:41    203s] 
[05/30 23:15:41    203s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:15:41    203s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:15:41    203s] (I)       readDataFromPlaceDB
[05/30 23:15:41    203s] (I)       Read net information..
[05/30 23:15:41    203s] [NR-eGR] Read numTotalNets=14113  numIgnoredNets=0
[05/30 23:15:41    203s] (I)       Read testcase time = 0.010 seconds
[05/30 23:15:41    203s] 
[05/30 23:15:41    203s] (I)       read default dcut vias
[05/30 23:15:41    203s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:15:41    203s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:15:41    203s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:15:41    203s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:15:41    203s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:15:41    203s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:15:41    203s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:15:41    203s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:15:41    203s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:15:41    203s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:15:41    203s] (I)       early_global_route_priority property id does not exist.
[05/30 23:15:41    203s] (I)       build grid graph start
[05/30 23:15:41    203s] (I)       build grid graph end
[05/30 23:15:41    203s] (I)       Model blockage into capacity
[05/30 23:15:41    203s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:15:41    203s] (I)       Modeling time = 0.000 seconds
[05/30 23:15:41    203s] 
[05/30 23:15:41    203s] (I)       Number of ignored nets = 0
[05/30 23:15:41    203s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:15:41    203s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:15:41    203s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:15:41    203s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:15:41    203s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:15:41    203s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:15:41    203s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:15:41    203s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:15:41    203s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:15:41    203s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:15:41    203s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1104.3 MB
[05/30 23:15:41    203s] (I)       Ndr track 0 does not exist
[05/30 23:15:41    203s] (I)       Layer1  viaCost=200.00
[05/30 23:15:41    203s] (I)       Layer2  viaCost=200.00
[05/30 23:15:41    203s] (I)       Layer3  viaCost=200.00
[05/30 23:15:41    203s] (I)       Layer4  viaCost=200.00
[05/30 23:15:41    203s] (I)       Layer5  viaCost=200.00
[05/30 23:15:41    203s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:15:41    203s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:15:41    203s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:15:41    203s] (I)       Site width          :   400  (dbu)
[05/30 23:15:41    203s] (I)       Row height          :  3420  (dbu)
[05/30 23:15:41    203s] (I)       GCell width         :  3420  (dbu)
[05/30 23:15:41    203s] (I)       GCell height        :  3420  (dbu)
[05/30 23:15:41    203s] (I)       Grid                :   198   195     6
[05/30 23:15:41    203s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:15:41    203s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:15:41    203s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:15:41    203s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:15:41    203s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:15:41    203s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:15:41    203s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:15:41    203s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:15:41    203s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:15:41    203s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:15:41    203s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:15:41    203s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:15:41    203s] (I)       --------------------------------------------------------
[05/30 23:15:41    203s] 
[05/30 23:15:41    203s] [NR-eGR] ============ Routing rule table ============
[05/30 23:15:41    203s] [NR-eGR] Rule id: 0  Nets: 14113 
[05/30 23:15:41    203s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:15:41    203s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:15:41    203s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:15:41    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:15:41    203s] [NR-eGR] ========================================
[05/30 23:15:41    203s] [NR-eGR] 
[05/30 23:15:41    203s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:15:41    203s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:15:41    203s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:15:41    203s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:15:41    203s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:15:41    203s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:15:41    203s] (I)       After initializing earlyGlobalRoute syMemory usage = 1105.9 MB
[05/30 23:15:41    203s] (I)       Loading and dumping file time : 0.08 seconds
[05/30 23:15:41    203s] (I)       ============= Initialization =============
[05/30 23:15:41    203s] (I)       totalPins=62455  totalGlobalPin=62064 (99.37%)
[05/30 23:15:41    203s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:15:41    203s] (I)       #blocked areas for congestion spreading : 0
[05/30 23:15:41    203s] [NR-eGR] Layer group 1: route 14113 net(s) in layer range [2, 6]
[05/30 23:15:41    203s] (I)       ============  Phase 1a Route ============
[05/30 23:15:41    203s] (I)       Phase 1a runs 0.04 seconds
[05/30 23:15:41    203s] (I)       Usage: 184834 = (96728 H, 88106 V) = (13.88% H, 8.87% V) = (1.654e+05um H, 1.507e+05um V)
[05/30 23:15:41    203s] (I)       
[05/30 23:15:41    203s] (I)       ============  Phase 1b Route ============
[05/30 23:15:41    203s] (I)       Usage: 184834 = (96728 H, 88106 V) = (13.88% H, 8.87% V) = (1.654e+05um H, 1.507e+05um V)
[05/30 23:15:41    203s] (I)       
[05/30 23:15:41    203s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.160661e+05um
[05/30 23:15:41    203s] (I)       ============  Phase 1c Route ============
[05/30 23:15:41    203s] (I)       Usage: 184834 = (96728 H, 88106 V) = (13.88% H, 8.87% V) = (1.654e+05um H, 1.507e+05um V)
[05/30 23:15:41    203s] (I)       
[05/30 23:15:41    203s] (I)       ============  Phase 1d Route ============
[05/30 23:15:41    203s] (I)       Usage: 184834 = (96728 H, 88106 V) = (13.88% H, 8.87% V) = (1.654e+05um H, 1.507e+05um V)
[05/30 23:15:41    203s] (I)       
[05/30 23:15:41    203s] (I)       ============  Phase 1e Route ============
[05/30 23:15:41    203s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:15:41    203s] (I)       Usage: 184834 = (96728 H, 88106 V) = (13.88% H, 8.87% V) = (1.654e+05um H, 1.507e+05um V)
[05/30 23:15:41    203s] (I)       
[05/30 23:15:41    203s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.160661e+05um
[05/30 23:15:41    203s] [NR-eGR] 
[05/30 23:15:41    203s] (I)       ============  Phase 1l Route ============
[05/30 23:15:41    203s] (I)       Phase 1l runs 0.04 seconds
[05/30 23:15:41    203s] (I)       
[05/30 23:15:41    203s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:15:41    203s] [NR-eGR]                        OverCon            
[05/30 23:15:41    203s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:15:41    203s] [NR-eGR]       Layer                (1)    OverCon 
[05/30 23:15:41    203s] [NR-eGR] ----------------------------------------------
[05/30 23:15:41    203s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:15:41    203s] [NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[05/30 23:15:41    203s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/30 23:15:41    203s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:15:41    203s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:15:41    203s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:15:41    203s] [NR-eGR] ----------------------------------------------
[05/30 23:15:41    203s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/30 23:15:41    203s] [NR-eGR] 
[05/30 23:15:41    203s] (I)       Total Global Routing Runtime: 0.17 seconds
[05/30 23:15:41    203s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:15:41    203s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:15:41    203s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:15:41    203s] (I)       ============= track Assignment ============
[05/30 23:15:41    203s] (I)       extract Global 3D Wires
[05/30 23:15:41    203s] (I)       Extract Global WL : time=0.00
[05/30 23:15:41    203s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:15:41    203s] (I)       Initialization real time=0.00 seconds
[05/30 23:15:41    203s] (I)       Run Multi-thread track assignment
[05/30 23:15:42    204s] (I)       Kernel real time=0.56 seconds
[05/30 23:15:42    204s] (I)       End Greedy Track Assignment
[05/30 23:15:42    204s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:15:42    204s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62380
[05/30 23:15:42    204s] [NR-eGR] Metal2  (2V) length: 1.247883e+05um, number of vias: 100350
[05/30 23:15:42    204s] [NR-eGR] Metal3  (3H) length: 1.489247e+05um, number of vias: 4489
[05/30 23:15:42    204s] [NR-eGR] Metal4  (4V) length: 3.686586e+04um, number of vias: 1606
[05/30 23:15:42    204s] [NR-eGR] Metal5  (5H) length: 2.069854e+04um, number of vias: 22
[05/30 23:15:42    204s] [NR-eGR] Metal6  (6V) length: 4.108345e+02um, number of vias: 0
[05/30 23:15:42    204s] [NR-eGR] Total length: 3.316882e+05um, number of vias: 168847
[05/30 23:15:42    204s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:15:42    204s] [NR-eGR] Total eGR-routed clock nets wire length: 1.946131e+04um 
[05/30 23:15:42    204s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:15:42    204s] [NR-eGR] End Peak syMemory usage = 1108.9 MB
[05/30 23:15:42    204s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.98 seconds
[05/30 23:15:42    204s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=1101.2M
[05/30 23:15:42    204s] Updating RC grid for preRoute extraction ...
[05/30 23:15:42    204s] Initializing multi-corner resistance tables ...
[05/30 23:15:42    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=1101.2M
[05/30 23:15:42    204s] Extraction called for design 'microcontroller_interface_8_8' of instances=14044 and nets=14117 using extraction engine 'preRoute' .
[05/30 23:15:42    204s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:15:42    204s] RC Extraction called in multi-corner(1) mode.
[05/30 23:15:42    204s] RCMode: PreRoute
[05/30 23:15:42    204s]       RC Corner Indexes            0   
[05/30 23:15:42    204s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:15:42    204s] Resistance Scaling Factor    : 1.00000 
[05/30 23:15:42    204s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:15:42    204s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:15:42    204s] Shrink Factor                : 1.00000
[05/30 23:15:42    204s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:15:42    204s] Using Quantus QRC technology file ...
[05/30 23:15:42    204s] Updating RC grid for preRoute extraction ...
[05/30 23:15:42    204s] Initializing multi-corner resistance tables ...
[05/30 23:15:42    204s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1101.180M)
[05/30 23:15:42    204s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.007, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.010, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.010, REAL:0.001, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.055, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.072, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.072, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1101.2M
[05/30 23:15:42    204s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1101.2M
[05/30 23:15:42    204s] #################################################################################
[05/30 23:15:42    204s] # Design Stage: PreRoute
[05/30 23:15:42    204s] # Design Name: microcontroller_interface_8_8
[05/30 23:15:42    204s] # Design Mode: 45nm
[05/30 23:15:42    204s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:15:42    204s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:15:42    204s] # Signoff Settings: SI Off 
[05/30 23:15:42    204s] #################################################################################
[05/30 23:15:43    205s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:15:43    205s] Calculate delays in BcWc mode...
[05/30 23:15:43    205s] Topological Sorting (REAL = 0:00:00.0, MEM = 1115.7M, InitMEM = 1113.5M)
[05/30 23:15:43    205s] Start delay calculation (fullDC) (1 T). (MEM=1115.66)
[05/30 23:15:44    206s] End AAE Lib Interpolated Model. (MEM=1132.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:15:47    209s] Total number of fetched objects 18828
[05/30 23:15:47    209s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/30 23:15:47    209s] End delay calculation. (MEM=1195.76 CPU=0:00:02.9 REAL=0:00:03.0)
[05/30 23:15:47    209s] End delay calculation (fullDC). (MEM=1195.76 CPU=0:00:04.1 REAL=0:00:04.0)
[05/30 23:15:47    209s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1195.8M) ***
[05/30 23:15:48    210s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:03:31 mem=1195.8M)
[05/30 23:15:49    211s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.459  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  9404   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -3.085   |      2 (2)       |
|   max_tran     |   5462 (29113)   |   -3.452   |   5463 (29114)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.741%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 916.4M, totSessionCpu=0:03:32 **
[05/30 23:15:49    211s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/30 23:15:49    211s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:15:49    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=1151.3M
[05/30 23:15:49    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:1151.3M
[05/30 23:15:49    211s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:15:49    211s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Starting CMU at level 4, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.055, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.056, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1151.3M
[05/30 23:15:49    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:49    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1151.3MB).
[05/30 23:15:49    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1151.3M
[05/30 23:15:50    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=1151.3M
[05/30 23:15:50    212s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:50    212s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:15:50    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=1151.3M
[05/30 23:15:50    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:1151.3M
[05/30 23:15:50    212s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:15:50    212s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Starting CMU at level 4, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:50    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1151.3MB).
[05/30 23:15:50    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:1151.3M
[05/30 23:15:50    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=1151.3M
[05/30 23:15:50    212s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1151.3M
[05/30 23:15:50    212s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1151.3M
[05/30 23:15:50    212s] *** Starting optimizing excluded clock nets MEM= 1151.3M) ***
[05/30 23:15:50    212s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1151.3M) ***
[05/30 23:15:50    212s] The useful skew maximum allowed delay is: 0.3
[05/30 23:15:50    212s] Deleting Lib Analyzer.
[05/30 23:15:50    212s] Info: 1 clock net  excluded from IPO operation.
[05/30 23:15:50    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1151.3M
[05/30 23:15:50    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1151.3M
[05/30 23:15:50    212s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:15:50    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1159.3M
[05/30 23:15:50    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:1159.3M
[05/30 23:15:50    212s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:15:50    212s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Starting CMU at level 4, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1159.3M
[05/30 23:15:50    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1159.3M
[05/30 23:15:50    212s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1159.3MB).
[05/30 23:15:50    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1159.3M
[05/30 23:15:50    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1159.3M
[05/30 23:15:50    213s] 
[05/30 23:15:50    213s] Footprint cell information for calculating maxBufDist
[05/30 23:15:50    213s] *info: There are 13 candidate Buffer cells
[05/30 23:15:50    213s] *info: There are 13 candidate Inverter cells
[05/30 23:15:50    213s] 
[05/30 23:15:51    213s] 
[05/30 23:15:51    213s] Creating Lib Analyzer ...
[05/30 23:15:51    213s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:15:51    213s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:15:51    213s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:15:51    213s] 
[05/30 23:15:52    214s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:34 mem=1249.9M
[05/30 23:15:52    214s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:34 mem=1249.9M
[05/30 23:15:52    214s] Creating Lib Analyzer, finished. 
[05/30 23:15:52    214s] 
[05/30 23:15:52    214s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/30 23:15:53    215s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1269.0M
[05/30 23:15:53    215s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1269.0M
[05/30 23:15:53    215s] 
[05/30 23:15:53    215s] Netlist preparation processing... 
[05/30 23:15:53    215s] Removed 0 instance
[05/30 23:15:53    215s] *info: Marking 0 isolation instances dont touch
[05/30 23:15:53    215s] *info: Marking 0 level shifter instances dont touch
[05/30 23:15:53    215s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1249.9M
[05/30 23:15:53    215s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1249.9M
[05/30 23:15:53    215s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1249.9M
[05/30 23:15:53    215s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1249.9M
[05/30 23:15:54    216s] Deleting Lib Analyzer.
[05/30 23:15:54    216s] Begin: GigaOpt high fanout net optimization
[05/30 23:15:54    216s] Info: 1 clock net  excluded from IPO operation.
[05/30 23:15:54    216s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:15:54    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=1200.3M
[05/30 23:15:54    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:1200.3M
[05/30 23:15:54    216s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:15:54    216s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.002, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Starting CMU at level 4, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.090, REAL:0.084, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.085, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1200.3M
[05/30 23:15:54    216s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1200.3M
[05/30 23:15:54    216s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1200.3MB).
[05/30 23:15:54    216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.125, MEM:1200.3M
[05/30 23:15:54    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=1200.3M
[05/30 23:15:54    216s] 
[05/30 23:15:54    216s] Creating Lib Analyzer ...
[05/30 23:15:54    216s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:15:54    216s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:15:54    216s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:15:54    216s] 
[05/30 23:15:55    217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:38 mem=1200.3M
[05/30 23:15:55    217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:38 mem=1200.3M
[05/30 23:15:55    217s] Creating Lib Analyzer, finished. 
[05/30 23:15:55    217s] 
[05/30 23:15:55    217s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/30 23:15:56    218s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1219.3M
[05/30 23:15:56    218s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1219.3M
[05/30 23:15:57    219s] +----------+---------+--------+--------+------------+--------+
[05/30 23:15:57    219s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/30 23:15:57    219s] +----------+---------+--------+--------+------------+--------+
[05/30 23:15:57    219s] |    69.74%|        -|   0.000|   0.000|   0:00:00.0| 1220.3M|
[05/30 23:15:57    219s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[05/30 23:16:00    222s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:16:00    222s] |    70.04%|       92|   0.000|   0.000|   0:00:03.0| 1295.5M|
[05/30 23:16:00    222s] +----------+---------+--------+--------+------------+--------+
[05/30 23:16:00    222s] 
[05/30 23:16:00    222s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1295.5M) ***
[05/30 23:16:00    222s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1276.4M
[05/30 23:16:00    222s] End: GigaOpt high fanout net optimization
[05/30 23:16:00    222s] Begin: GigaOpt DRV Optimization
[05/30 23:16:00    222s] Info: 1 clock net  excluded from IPO operation.
[05/30 23:16:00    222s] PhyDesignGrid: maxLocalDensity 3.00
[05/30 23:16:00    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=1276.4M
[05/30 23:16:00    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:1276.4M
[05/30 23:16:00    222s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:16:00    222s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Starting CMU at level 4, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.036, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.036, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1276.4M
[05/30 23:16:00    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1276.4M
[05/30 23:16:00    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1276.4MB).
[05/30 23:16:00    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:1276.4M
[05/30 23:16:00    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=1276.4M
[05/30 23:16:00    222s] 
[05/30 23:16:00    222s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/30 23:16:01    223s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1295.5M
[05/30 23:16:01    223s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1295.5M
[05/30 23:16:01    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:16:01    223s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/30 23:16:01    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:16:01    223s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/30 23:16:01    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:16:01    223s] Info: violation cost 181927.593750 (cap = 2.114050, tran = 181897.484375, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/30 23:16:01    223s] |  6306| 31095|    -3.51|    14|    14|    -0.04|     0|     0|     0|     0|     2.46|     0.00|       0|       0|       0|  70.04|          |         |
[05/30 23:16:26    248s] Info: violation cost 15.027231 (cap = 0.000000, tran = 15.027231, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:16:26    248s] |    35|    86|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     4.66|     0.00|     795|      57|    1007|  72.57| 0:00:25.0|  1298.5M|
[05/30 23:16:26    248s] Info: violation cost 0.158036 (cap = 0.000000, tran = 0.158036, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:16:26    248s] |     1|     2|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     4.66|     0.00|      13|       0|      23|  72.61| 0:00:00.0|  1298.5M|
[05/30 23:16:26    248s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] ###############################################################################
[05/30 23:16:26    248s] #
[05/30 23:16:26    248s] #  Large fanout net report:  
[05/30 23:16:26    248s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/30 23:16:26    248s] #     - current density: 72.61
[05/30 23:16:26    248s] #
[05/30 23:16:26    248s] #  List of high fanout nets:
[05/30 23:16:26    248s] #
[05/30 23:16:26    248s] ###############################################################################
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] =======================================================================
[05/30 23:16:26    248s]                 Reasons for remaining drv violations
[05/30 23:16:26    248s] =======================================================================
[05/30 23:16:26    248s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] *** Finish DRV Fixing (cpu=0:00:25.0 real=0:00:25.0 mem=1298.5M) ***
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1279.4M
[05/30 23:16:26    248s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1279.4M
[05/30 23:16:26    248s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1279.4M
[05/30 23:16:26    248s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1279.4M
[05/30 23:16:26    248s] End: GigaOpt DRV Optimization
[05/30 23:16:26    248s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/30 23:16:26    248s] **optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 991.0M, totSessionCpu=0:04:09 **
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] Active setup views:
[05/30 23:16:26    248s]  setup_view
[05/30 23:16:26    248s]   Dominating endpoints: 0
[05/30 23:16:26    248s]   Dominating TNS: -0.000
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] Deleting Lib Analyzer.
[05/30 23:16:26    248s] Begin: GigaOpt Global Optimization
[05/30 23:16:26    248s] *info: use new DP (enabled)
[05/30 23:16:26    248s] Info: 1 clock net  excluded from IPO operation.
[05/30 23:16:26    248s] PhyDesignGrid: maxLocalDensity 1.20
[05/30 23:16:26    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=1237.0M
[05/30 23:16:26    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:1237.0M
[05/30 23:16:26    248s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:16:26    248s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Starting CMU at level 4, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.035, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.035, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1237.0M
[05/30 23:16:26    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:26    248s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1237.0MB).
[05/30 23:16:26    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1237.0M
[05/30 23:16:26    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=1237.0M
[05/30 23:16:26    248s] 
[05/30 23:16:26    248s] Creating Lib Analyzer ...
[05/30 23:16:26    248s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:16:26    248s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:16:26    248s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:16:26    248s] 
[05/30 23:16:27    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=1237.0M
[05/30 23:16:27    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=1237.0M
[05/30 23:16:27    249s] Creating Lib Analyzer, finished. 
[05/30 23:16:27    249s] 
[05/30 23:16:27    249s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/30 23:16:30    252s] *info: 1 clock net excluded
[05/30 23:16:30    252s] *info: 2 special nets excluded.
[05/30 23:16:30    252s] *info: 4 no-driver nets excluded.
[05/30 23:16:31    253s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1256.0M
[05/30 23:16:31    253s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1256.0M
[05/30 23:16:31    253s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/30 23:16:31    253s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[05/30 23:16:31    253s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[05/30 23:16:31    253s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[05/30 23:16:31    253s] |   0.000|   0.000|    72.61%|   0:00:00.0| 1272.1M|setup_view|       NA| NA                                     |
[05/30 23:16:31    253s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[05/30 23:16:31    253s] 
[05/30 23:16:31    253s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1272.1M) ***
[05/30 23:16:31    253s] 
[05/30 23:16:31    253s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1272.1M) ***
[05/30 23:16:31    253s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/30 23:16:31    253s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1237.0M
[05/30 23:16:31    253s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1237.0M
[05/30 23:16:31    253s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1237.0M
[05/30 23:16:31    253s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:31    253s] End: GigaOpt Global Optimization
[05/30 23:16:31    253s] *** Timing Is met
[05/30 23:16:31    253s] *** Check timing (0:00:00.0)
[05/30 23:16:31    253s] Deleting Lib Analyzer.
[05/30 23:16:31    253s] Info: 1 clock net  excluded from IPO operation.
[05/30 23:16:31    253s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=1235.0M
[05/30 23:16:31    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=1235.0M
[05/30 23:16:31    253s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.033, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1235.0M
[05/30 23:16:31    253s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1235.0M
[05/30 23:16:31    253s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:16:31    253s] ### Creating PhyDesignMc. totSessionCpu=0:04:14 mem=1254.0M
[05/30 23:16:31    253s] OPERPROF: Starting DPlace-Init at level 1, MEM:1254.0M
[05/30 23:16:31    253s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:16:31    253s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Starting CMU at level 4, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1254.0M
[05/30 23:16:31    253s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1254.0M
[05/30 23:16:31    253s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1254.0MB).
[05/30 23:16:31    253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:1254.0M
[05/30 23:16:31    253s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=1254.0M
[05/30 23:16:31    253s] Begin: Area Reclaim Optimization
[05/30 23:16:31    253s] 
[05/30 23:16:31    253s] Creating Lib Analyzer ...
[05/30 23:16:31    253s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:16:31    253s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:16:31    253s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:16:31    253s] 
[05/30 23:16:32    254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:15 mem=1272.1M
[05/30 23:16:32    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:15 mem=1272.1M
[05/30 23:16:32    254s] Creating Lib Analyzer, finished. 
[05/30 23:16:32    254s] 
[05/30 23:16:32    254s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/30 23:16:32    254s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1272.1M
[05/30 23:16:32    254s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1272.1M
[05/30 23:16:33    254s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.61
[05/30 23:16:33    254s] +----------+---------+--------+--------+------------+--------+
[05/30 23:16:33    254s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/30 23:16:33    254s] +----------+---------+--------+--------+------------+--------+
[05/30 23:16:33    254s] |    72.61%|        -|   0.000|   0.000|   0:00:00.0| 1272.1M|
[05/30 23:16:33    254s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/30 23:16:33    255s] |    72.61%|        0|   0.000|   0.000|   0:00:00.0| 1272.1M|
[05/30 23:16:34    255s] |    72.57%|       14|   0.000|   0.000|   0:00:01.0| 1310.2M|
[05/30 23:16:34    256s] |    72.57%|        0|   0.000|   0.000|   0:00:00.0| 1310.2M|
[05/30 23:16:46    268s] |    58.77%|     5650|   0.000|   0.000|   0:00:12.0| 1322.8M|
[05/30 23:16:47    269s] |    58.75%|       34|   0.000|   0.000|   0:00:01.0| 1322.8M|
[05/30 23:16:48    269s] |    58.75%|        1|   0.000|   0.000|   0:00:01.0| 1322.8M|
[05/30 23:16:48    270s] |    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1322.8M|
[05/30 23:16:48    270s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/30 23:16:48    270s] |    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1322.8M|
[05/30 23:16:48    270s] +----------+---------+--------+--------+------------+--------+
[05/30 23:16:48    270s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.75
[05/30 23:16:48    270s] 
[05/30 23:16:48    270s] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 0 Resize = 5660 **
[05/30 23:16:48    270s] --------------------------------------------------------------
[05/30 23:16:48    270s] |                                   | Total     | Sequential |
[05/30 23:16:48    270s] --------------------------------------------------------------
[05/30 23:16:48    270s] | Num insts resized                 |    5633  |    4741    |
[05/30 23:16:48    270s] | Num insts undone                  |      25  |       0    |
[05/30 23:16:48    270s] | Num insts Downsized               |    5633  |    4741    |
[05/30 23:16:48    270s] | Num insts Samesized               |       0  |       0    |
[05/30 23:16:48    270s] | Num insts Upsized                 |       0  |       0    |
[05/30 23:16:48    270s] | Num multiple commits+uncommits    |      27  |       -    |
[05/30 23:16:48    270s] --------------------------------------------------------------
[05/30 23:16:48    270s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:16.5) (real = 0:00:17.0) **
[05/30 23:16:48    270s] Executing incremental physical updates
[05/30 23:16:48    270s] Executing incremental physical updates
[05/30 23:16:48    270s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1287.8M
[05/30 23:16:48    270s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1287.8M
[05/30 23:16:48    270s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1287.8M
[05/30 23:16:48    270s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1287.8M
[05/30 23:16:48    270s] *** Finished Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1236.98M, totSessionCpu=0:04:30).
[05/30 23:16:48    270s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.038, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.039, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1237.0M
[05/30 23:16:48    270s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1237.0M
[05/30 23:16:48    270s] **INFO: Flow update: Design is easy to close.
[05/30 23:16:48    270s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/30 23:16:48    270s] Type 'man IMPSP-9025' for more detail.
[05/30 23:16:48    270s] 
[05/30 23:16:48    270s] *** Start incrementalPlace ***
[05/30 23:16:48    270s] User Input Parameters:
[05/30 23:16:48    270s] - Congestion Driven    : On
[05/30 23:16:48    270s] - Timing Driven        : On
[05/30 23:16:48    270s] - Area-Violation Based : On
[05/30 23:16:48    270s] - Start Rollback Level : -5
[05/30 23:16:48    270s] - Legalized            : On
[05/30 23:16:48    270s] - Window Based         : Off
[05/30 23:16:48    270s] 
[05/30 23:16:48    270s] no activity file in design. spp won't run.
[05/30 23:16:49    270s] Starting Early Global Route congestion estimation: mem = 1237.0M
[05/30 23:16:49    270s] (I)       Reading DB...
[05/30 23:16:49    270s] (I)       Read data from FE... (mem=1237.0M)
[05/30 23:16:49    270s] (I)       Read nodes and places... (mem=1237.0M)
[05/30 23:16:49    270s] (I)       Done Read nodes and places (cpu=0.010s, mem=1240.2M)
[05/30 23:16:49    270s] (I)       Read nets... (mem=1240.2M)
[05/30 23:16:49    270s] (I)       Done Read nets (cpu=0.050s, mem=1243.4M)
[05/30 23:16:49    270s] (I)       Done Read data from FE (cpu=0.060s, mem=1243.4M)
[05/30 23:16:49    270s] (I)       before initializing RouteDB syMemory usage = 1243.4 MB
[05/30 23:16:49    270s] (I)       congestionReportName   : 
[05/30 23:16:49    270s] (I)       layerRangeFor2DCongestion : 
[05/30 23:16:49    270s] (I)       buildTerm2TermWires    : 1
[05/30 23:16:49    270s] (I)       doTrackAssignment      : 1
[05/30 23:16:49    270s] (I)       dumpBookshelfFiles     : 0
[05/30 23:16:49    270s] (I)       numThreads             : 1
[05/30 23:16:49    270s] (I)       bufferingAwareRouting  : false
[05/30 23:16:49    270s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:16:49    270s] (I)       honorPin               : false
[05/30 23:16:49    270s] (I)       honorPinGuide          : true
[05/30 23:16:49    270s] (I)       honorPartition         : false
[05/30 23:16:49    270s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:16:49    270s] (I)       allowPartitionCrossover: false
[05/30 23:16:49    270s] (I)       honorSingleEntry       : true
[05/30 23:16:49    270s] (I)       honorSingleEntryStrong : true
[05/30 23:16:49    270s] (I)       handleViaSpacingRule   : false
[05/30 23:16:49    270s] (I)       handleEolSpacingRule   : false
[05/30 23:16:49    270s] (I)       PDConstraint           : none
[05/30 23:16:49    270s] (I)       expBetterNDRHandling   : false
[05/30 23:16:49    270s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:16:49    270s] (I)       routingEffortLevel     : 3
[05/30 23:16:49    270s] (I)       effortLevel            : standard
[05/30 23:16:49    270s] [NR-eGR] minRouteLayer          : 2
[05/30 23:16:49    270s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:16:49    270s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:16:49    270s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:16:49    270s] (I)       numRowsPerGCell        : 1
[05/30 23:16:49    270s] (I)       speedUpLargeDesign     : 0
[05/30 23:16:49    270s] (I)       multiThreadingTA       : 1
[05/30 23:16:49    270s] (I)       optimizationMode       : false
[05/30 23:16:49    270s] (I)       routeSecondPG          : false
[05/30 23:16:49    270s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:16:49    270s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:16:49    270s] (I)       punchThroughDistance   : 500.00
[05/30 23:16:49    270s] (I)       scenicBound            : 1.15
[05/30 23:16:49    270s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:16:49    270s] (I)       source-to-sink ratio   : 0.00
[05/30 23:16:49    270s] (I)       targetCongestionRatioH : 1.00
[05/30 23:16:49    270s] (I)       targetCongestionRatioV : 1.00
[05/30 23:16:49    270s] (I)       layerCongestionRatio   : 0.70
[05/30 23:16:49    270s] (I)       m1CongestionRatio      : 0.10
[05/30 23:16:49    270s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:16:49    270s] (I)       localRouteEffort       : 1.00
[05/30 23:16:49    270s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:16:49    270s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:16:49    270s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:16:49    270s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:16:49    270s] (I)       routeVias              : 
[05/30 23:16:49    270s] (I)       readTROption           : true
[05/30 23:16:49    270s] (I)       extraSpacingFactor     : 1.00
[05/30 23:16:49    270s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:16:49    270s] (I)       routeSelectedNetsOnly  : false
[05/30 23:16:49    270s] (I)       clkNetUseMaxDemand     : false
[05/30 23:16:49    270s] (I)       extraDemandForClocks   : 0
[05/30 23:16:49    270s] (I)       steinerRemoveLayers    : false
[05/30 23:16:49    270s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:16:49    270s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:16:49    270s] (I)       similarTopologyRoutingFast : false
[05/30 23:16:49    270s] (I)       spanningTreeRefinement : false
[05/30 23:16:49    270s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:16:49    270s] (I)       starting read tracks
[05/30 23:16:49    270s] (I)       build grid graph
[05/30 23:16:49    270s] (I)       build grid graph start
[05/30 23:16:49    270s] [NR-eGR] Metal1 has no routable track
[05/30 23:16:49    270s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:16:49    270s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:16:49    270s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:16:49    270s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:16:49    270s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:16:49    270s] (I)       build grid graph end
[05/30 23:16:49    270s] (I)       merge level 0
[05/30 23:16:49    270s] (I)       numViaLayers=11
[05/30 23:16:49    270s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:16:49    270s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:16:49    270s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:16:49    270s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:16:49    270s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:16:49    270s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:16:49    270s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:16:49    270s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:16:49    270s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:16:49    270s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:16:49    270s] (I)       end build via table
[05/30 23:16:49    271s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:16:49    271s] 
[05/30 23:16:49    271s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:16:49    271s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:16:49    271s] (I)       readDataFromPlaceDB
[05/30 23:16:49    271s] (I)       Read net information..
[05/30 23:16:49    271s] [NR-eGR] Read numTotalNets=15056  numIgnoredNets=0
[05/30 23:16:49    271s] (I)       Read testcase time = 0.010 seconds
[05/30 23:16:49    271s] 
[05/30 23:16:49    271s] (I)       read default dcut vias
[05/30 23:16:49    271s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:16:49    271s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:16:49    271s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:16:49    271s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:16:49    271s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:16:49    271s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:16:49    271s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:16:49    271s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:16:49    271s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:16:49    271s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:16:49    271s] (I)       early_global_route_priority property id does not exist.
[05/30 23:16:49    271s] (I)       build grid graph start
[05/30 23:16:49    271s] (I)       build grid graph end
[05/30 23:16:49    271s] (I)       Model blockage into capacity
[05/30 23:16:49    271s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:16:49    271s] (I)       Modeling time = 0.000 seconds
[05/30 23:16:49    271s] 
[05/30 23:16:49    271s] (I)       Number of ignored nets = 0
[05/30 23:16:49    271s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:16:49    271s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:16:49    271s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:16:49    271s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:16:49    271s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:16:49    271s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:16:49    271s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:16:49    271s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:16:49    271s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:16:49    271s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:16:49    271s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1246.0 MB
[05/30 23:16:49    271s] (I)       Ndr track 0 does not exist
[05/30 23:16:49    271s] (I)       Layer1  viaCost=200.00
[05/30 23:16:49    271s] (I)       Layer2  viaCost=200.00
[05/30 23:16:49    271s] (I)       Layer3  viaCost=200.00
[05/30 23:16:49    271s] (I)       Layer4  viaCost=200.00
[05/30 23:16:49    271s] (I)       Layer5  viaCost=200.00
[05/30 23:16:49    271s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:16:49    271s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:16:49    271s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:16:49    271s] (I)       Site width          :   400  (dbu)
[05/30 23:16:49    271s] (I)       Row height          :  3420  (dbu)
[05/30 23:16:49    271s] (I)       GCell width         :  3420  (dbu)
[05/30 23:16:49    271s] (I)       GCell height        :  3420  (dbu)
[05/30 23:16:49    271s] (I)       Grid                :   198   195     6
[05/30 23:16:49    271s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:16:49    271s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:16:49    271s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:16:49    271s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:16:49    271s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:16:49    271s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:16:49    271s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:16:49    271s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:16:49    271s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:16:49    271s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:16:49    271s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:16:49    271s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:16:49    271s] (I)       --------------------------------------------------------
[05/30 23:16:49    271s] 
[05/30 23:16:49    271s] [NR-eGR] ============ Routing rule table ============
[05/30 23:16:49    271s] [NR-eGR] Rule id: 0  Nets: 15056 
[05/30 23:16:49    271s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:16:49    271s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:16:49    271s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:16:49    271s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:16:49    271s] [NR-eGR] ========================================
[05/30 23:16:49    271s] [NR-eGR] 
[05/30 23:16:49    271s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:16:49    271s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:16:49    271s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:16:49    271s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:16:49    271s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:16:49    271s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:16:49    271s] (I)       After initializing earlyGlobalRoute syMemory usage = 1247.5 MB
[05/30 23:16:49    271s] (I)       Loading and dumping file time : 0.10 seconds
[05/30 23:16:49    271s] (I)       ============= Initialization =============
[05/30 23:16:49    271s] (I)       totalPins=64341  totalGlobalPin=63177 (98.19%)
[05/30 23:16:49    271s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:16:49    271s] [NR-eGR] Layer group 1: route 15056 net(s) in layer range [2, 6]
[05/30 23:16:49    271s] (I)       ============  Phase 1a Route ============
[05/30 23:16:49    271s] (I)       Phase 1a runs 0.05 seconds
[05/30 23:16:49    271s] (I)       Usage: 184742 = (96260 H, 88482 V) = (13.81% H, 8.91% V) = (1.646e+05um H, 1.513e+05um V)
[05/30 23:16:49    271s] (I)       
[05/30 23:16:49    271s] (I)       ============  Phase 1b Route ============
[05/30 23:16:49    271s] (I)       Usage: 184742 = (96260 H, 88482 V) = (13.81% H, 8.91% V) = (1.646e+05um H, 1.513e+05um V)
[05/30 23:16:49    271s] (I)       
[05/30 23:16:49    271s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.159088e+05um
[05/30 23:16:49    271s] (I)       ============  Phase 1c Route ============
[05/30 23:16:49    271s] (I)       Usage: 184742 = (96260 H, 88482 V) = (13.81% H, 8.91% V) = (1.646e+05um H, 1.513e+05um V)
[05/30 23:16:49    271s] (I)       
[05/30 23:16:49    271s] (I)       ============  Phase 1d Route ============
[05/30 23:16:49    271s] (I)       Usage: 184742 = (96260 H, 88482 V) = (13.81% H, 8.91% V) = (1.646e+05um H, 1.513e+05um V)
[05/30 23:16:49    271s] (I)       
[05/30 23:16:49    271s] (I)       ============  Phase 1e Route ============
[05/30 23:16:49    271s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:16:49    271s] (I)       Usage: 184742 = (96260 H, 88482 V) = (13.81% H, 8.91% V) = (1.646e+05um H, 1.513e+05um V)
[05/30 23:16:49    271s] (I)       
[05/30 23:16:49    271s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.159088e+05um
[05/30 23:16:49    271s] [NR-eGR] 
[05/30 23:16:49    271s] (I)       ============  Phase 1l Route ============
[05/30 23:16:49    271s] (I)       Phase 1l runs 0.04 seconds
[05/30 23:16:49    271s] (I)       
[05/30 23:16:49    271s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:16:49    271s] [NR-eGR]                        OverCon            
[05/30 23:16:49    271s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:16:49    271s] [NR-eGR]       Layer                (2)    OverCon 
[05/30 23:16:49    271s] [NR-eGR] ----------------------------------------------
[05/30 23:16:49    271s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:16:49    271s] [NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[05/30 23:16:49    271s] [NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[05/30 23:16:49    271s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:16:49    271s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:16:49    271s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:16:49    271s] [NR-eGR] ----------------------------------------------
[05/30 23:16:49    271s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[05/30 23:16:49    271s] [NR-eGR] 
[05/30 23:16:49    271s] (I)       Total Global Routing Runtime: 0.17 seconds
[05/30 23:16:49    271s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:16:49    271s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:16:49    271s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:16:49    271s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 1247.5M
[05/30 23:16:49    271s] [hotspot] +------------+---------------+---------------+
[05/30 23:16:49    271s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:16:49    271s] [hotspot] +------------+---------------+---------------+
[05/30 23:16:49    271s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:16:49    271s] [hotspot] +------------+---------------+---------------+
[05/30 23:16:49    271s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:16:49    271s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:16:49    271s] 
[05/30 23:16:49    271s] === incrementalPlace Internal Loop 1 ===
[05/30 23:16:49    271s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/30 23:16:49    271s] OPERPROF: Starting InitPlacementData at level 1, MEM:1247.5M
[05/30 23:16:49    271s] #spOpts: N=45 minPadR=1.1 
[05/30 23:16:49    271s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.010, REAL:0.003, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.010, REAL:0.005, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.010, REAL:0.002, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.040, REAL:0.034, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.066, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.066, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Starting post-place ADS at level 2, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.002, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.000, REAL:0.004, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:1247.5M
[05/30 23:16:49    271s] ADSU 0.588 -> 0.588
[05/30 23:16:49    271s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.047, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.130, REAL:0.128, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.004, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1247.5M
[05/30 23:16:49    271s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.005, MEM:1247.5M
[05/30 23:16:49    271s] 0 delay mode for cte enabled initNetWt.
[05/30 23:16:49    271s] no activity file in design. spp won't run.
[05/30 23:16:49    271s] [spp] 0
[05/30 23:16:49    271s] [adp] 0:1:0:1
[05/30 23:16:49    271s] 0 delay mode for cte disabled initNetWt.
[05/30 23:16:49    271s] SP #FI/SF FL/PI 0/0 14987/0
[05/30 23:16:49    271s] PP off. flexM 0
[05/30 23:16:49    271s] OPERPROF: Starting CDPad at level 1, MEM:1233.1M
[05/30 23:16:49    271s] 3DP is on.
[05/30 23:16:49    271s] 3DP OF M2 0.000, M4 0.000. Diff 0
[05/30 23:16:49    271s] design sh 0.141.
[05/30 23:16:50    272s] CDPadU 0.788 -> 0.654
[05/30 23:16:50    272s] OPERPROF: Finished CDPad at level 1, CPU:0.900, REAL:0.905, MEM:1233.1M
[05/30 23:16:50    272s] no activity file in design. spp won't run.
[05/30 23:16:51    273s] Clock Slew Asserted: No.
[05/30 23:16:51    273s] 0 delay mode for cte enabled.
[05/30 23:16:52    273s] #################################################################################
[05/30 23:16:52    273s] # Design Stage: PreRoute
[05/30 23:16:52    273s] # Design Name: microcontroller_interface_8_8
[05/30 23:16:52    273s] # Design Mode: 45nm
[05/30 23:16:52    273s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:16:52    273s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:16:52    273s] # Signoff Settings: SI Off 
[05/30 23:16:52    273s] #################################################################################
[05/30 23:16:52    274s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:16:52    274s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1236.9M) ***
[05/30 23:16:53    274s] no activity file in design. spp won't run.
[05/30 23:16:55    276s] SKP inited!
[05/30 23:16:55    276s] NP #FI/FS/SF FL/PI: 0/0/0 14987/0
[05/30 23:16:55    276s] no activity file in design. spp won't run.
[05/30 23:16:55    277s] 
[05/30 23:16:55    277s] AB Est...
[05/30 23:16:55    277s] Iteration  4: Skipped, with CDP Off
[05/30 23:16:55    277s] 
[05/30 23:16:55    277s] AB Est...
[05/30 23:16:55    277s] Iteration  5: Skipped, with CDP Off
[05/30 23:16:55    277s] 
[05/30 23:16:55    277s] AB Est...
[05/30 23:16:55    277s] Iteration  6: Skipped, with CDP Off
[05/30 23:16:55    277s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/30 23:16:55    277s] No instances found in the vector
[05/30 23:16:55    277s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1286.6M, DRC: 0)
[05/30 23:16:55    277s] 0 (out of 0) MH cells were successfully legalized.
[05/30 23:16:57    279s] Iteration  7: Total net bbox = 1.942e+05 (1.00e+05 9.39e+04)
[05/30 23:16:57    279s]               Est.  stn bbox = 2.818e+05 (1.47e+05 1.34e+05)
[05/30 23:16:57    279s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1313.3M
[05/30 23:16:57    279s] no activity file in design. spp won't run.
[05/30 23:16:57    279s] NP #FI/FS/SF FL/PI: 0/0/0 14987/0
[05/30 23:16:57    279s] no activity file in design. spp won't run.
[05/30 23:16:57    279s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/30 23:16:57    279s] No instances found in the vector
[05/30 23:16:57    279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1317.3M, DRC: 0)
[05/30 23:16:57    279s] 0 (out of 0) MH cells were successfully legalized.
[05/30 23:17:00    282s] Iteration  8: Total net bbox = 1.881e+05 (9.64e+04 9.17e+04)
[05/30 23:17:00    282s]               Est.  stn bbox = 2.725e+05 (1.41e+05 1.31e+05)
[05/30 23:17:00    282s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1317.3M
[05/30 23:17:00    282s] no activity file in design. spp won't run.
[05/30 23:17:00    282s] NP #FI/FS/SF FL/PI: 0/0/0 14987/0
[05/30 23:17:00    282s] no activity file in design. spp won't run.
[05/30 23:17:01    282s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/30 23:17:01    282s] No instances found in the vector
[05/30 23:17:01    282s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1323.9M, DRC: 0)
[05/30 23:17:01    282s] 0 (out of 0) MH cells were successfully legalized.
[05/30 23:17:11    293s] Iteration  9: Total net bbox = 1.919e+05 (9.77e+04 9.42e+04)
[05/30 23:17:11    293s]               Est.  stn bbox = 2.770e+05 (1.43e+05 1.34e+05)
[05/30 23:17:11    293s]               cpu = 0:00:10.3 real = 0:00:10.0 mem = 1325.9M
[05/30 23:17:11    293s] Starting Early Global Route rough congestion estimation: mem = 1325.9M
[05/30 23:17:11    293s] (I)       Reading DB...
[05/30 23:17:11    293s] (I)       Read data from FE... (mem=1325.9M)
[05/30 23:17:11    293s] (I)       Read nodes and places... (mem=1325.9M)
[05/30 23:17:11    293s] (I)       Done Read nodes and places (cpu=0.040s, mem=1325.9M)
[05/30 23:17:11    293s] (I)       Read nets... (mem=1325.9M)
[05/30 23:17:11    293s] (I)       Done Read nets (cpu=0.090s, mem=1325.9M)
[05/30 23:17:11    293s] (I)       Done Read data from FE (cpu=0.130s, mem=1325.9M)
[05/30 23:17:11    293s] (I)       before initializing RouteDB syMemory usage = 1325.9 MB
[05/30 23:17:11    293s] (I)       congestionReportName   : 
[05/30 23:17:11    293s] (I)       layerRangeFor2DCongestion : 
[05/30 23:17:11    293s] (I)       buildTerm2TermWires    : 1
[05/30 23:17:11    293s] (I)       doTrackAssignment      : 1
[05/30 23:17:11    293s] (I)       dumpBookshelfFiles     : 0
[05/30 23:17:11    293s] (I)       numThreads             : 1
[05/30 23:17:11    293s] (I)       bufferingAwareRouting  : false
[05/30 23:17:11    293s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:17:11    293s] (I)       honorPin               : false
[05/30 23:17:11    293s] (I)       honorPinGuide          : true
[05/30 23:17:11    293s] (I)       honorPartition         : false
[05/30 23:17:11    293s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:17:11    293s] (I)       allowPartitionCrossover: false
[05/30 23:17:11    293s] (I)       honorSingleEntry       : true
[05/30 23:17:11    293s] (I)       honorSingleEntryStrong : true
[05/30 23:17:11    293s] (I)       handleViaSpacingRule   : false
[05/30 23:17:11    293s] (I)       handleEolSpacingRule   : false
[05/30 23:17:11    293s] (I)       PDConstraint           : none
[05/30 23:17:11    293s] (I)       expBetterNDRHandling   : false
[05/30 23:17:11    293s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:17:11    293s] (I)       routingEffortLevel     : 3
[05/30 23:17:11    293s] (I)       effortLevel            : standard
[05/30 23:17:11    293s] [NR-eGR] minRouteLayer          : 2
[05/30 23:17:11    293s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:17:11    293s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:17:11    293s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:17:11    293s] (I)       numRowsPerGCell        : 1
[05/30 23:17:11    293s] (I)       speedUpLargeDesign     : 0
[05/30 23:17:11    293s] (I)       multiThreadingTA       : 1
[05/30 23:17:11    293s] (I)       optimizationMode       : false
[05/30 23:17:11    293s] (I)       routeSecondPG          : false
[05/30 23:17:11    293s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:17:11    293s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:17:11    293s] (I)       punchThroughDistance   : 500.00
[05/30 23:17:11    293s] (I)       scenicBound            : 1.15
[05/30 23:17:11    293s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:17:11    293s] (I)       source-to-sink ratio   : 0.00
[05/30 23:17:11    293s] (I)       targetCongestionRatioH : 1.00
[05/30 23:17:11    293s] (I)       targetCongestionRatioV : 1.00
[05/30 23:17:11    293s] (I)       layerCongestionRatio   : 0.70
[05/30 23:17:11    293s] (I)       m1CongestionRatio      : 0.10
[05/30 23:17:11    293s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:17:11    293s] (I)       localRouteEffort       : 1.00
[05/30 23:17:11    293s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:17:11    293s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:17:11    293s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:17:11    293s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:17:11    293s] (I)       routeVias              : 
[05/30 23:17:11    293s] (I)       readTROption           : true
[05/30 23:17:11    293s] (I)       extraSpacingFactor     : 1.00
[05/30 23:17:11    293s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:17:11    293s] (I)       routeSelectedNetsOnly  : false
[05/30 23:17:11    293s] (I)       clkNetUseMaxDemand     : false
[05/30 23:17:11    293s] (I)       extraDemandForClocks   : 0
[05/30 23:17:11    293s] (I)       steinerRemoveLayers    : false
[05/30 23:17:11    293s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:17:11    293s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:17:11    293s] (I)       similarTopologyRoutingFast : false
[05/30 23:17:11    293s] (I)       spanningTreeRefinement : false
[05/30 23:17:11    293s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:17:11    293s] (I)       starting read tracks
[05/30 23:17:11    293s] (I)       build grid graph
[05/30 23:17:11    293s] (I)       build grid graph start
[05/30 23:17:11    293s] [NR-eGR] Metal1 has no routable track
[05/30 23:17:11    293s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:17:11    293s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:17:11    293s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:17:11    293s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:17:11    293s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:17:11    293s] (I)       build grid graph end
[05/30 23:17:11    293s] (I)       merge level 0
[05/30 23:17:11    293s] (I)       numViaLayers=11
[05/30 23:17:11    293s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:17:11    293s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:17:11    293s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:17:11    293s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:17:11    293s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:17:11    293s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:17:11    293s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:17:11    293s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:17:11    293s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:17:11    293s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:17:11    293s] (I)       end build via table
[05/30 23:17:11    293s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:17:11    293s] 
[05/30 23:17:11    293s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:17:11    293s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:17:11    293s] (I)       readDataFromPlaceDB
[05/30 23:17:11    293s] (I)       Read net information..
[05/30 23:17:11    293s] [NR-eGR] Read numTotalNets=15056  numIgnoredNets=0
[05/30 23:17:11    293s] (I)       Read testcase time = 0.010 seconds
[05/30 23:17:11    293s] 
[05/30 23:17:11    293s] (I)       read default dcut vias
[05/30 23:17:11    293s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:17:11    293s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:17:11    293s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:17:11    293s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:17:11    293s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:17:11    293s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:17:11    293s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:17:11    293s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:17:11    293s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:17:11    293s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:17:11    293s] (I)       early_global_route_priority property id does not exist.
[05/30 23:17:11    293s] (I)       build grid graph start
[05/30 23:17:11    293s] (I)       build grid graph end
[05/30 23:17:11    293s] (I)       Model blockage into capacity
[05/30 23:17:11    293s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:17:11    293s] (I)       Modeling time = 0.000 seconds
[05/30 23:17:11    293s] 
[05/30 23:17:11    293s] (I)       Number of ignored nets = 0
[05/30 23:17:11    293s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:17:11    293s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:17:11    293s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:17:11    293s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:17:11    293s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:17:11    293s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:17:11    293s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:17:11    293s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:17:11    293s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:17:11    293s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:17:11    293s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1330.5 MB
[05/30 23:17:11    293s] (I)       Ndr track 0 does not exist
[05/30 23:17:11    293s] (I)       Layer1  viaCost=200.00
[05/30 23:17:11    293s] (I)       Layer2  viaCost=200.00
[05/30 23:17:11    293s] (I)       Layer3  viaCost=200.00
[05/30 23:17:11    293s] (I)       Layer4  viaCost=200.00
[05/30 23:17:11    293s] (I)       Layer5  viaCost=200.00
[05/30 23:17:11    293s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:17:11    293s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:17:11    293s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:17:11    293s] (I)       Site width          :   400  (dbu)
[05/30 23:17:11    293s] (I)       Row height          :  3420  (dbu)
[05/30 23:17:11    293s] (I)       GCell width         :  3420  (dbu)
[05/30 23:17:11    293s] (I)       GCell height        :  3420  (dbu)
[05/30 23:17:11    293s] (I)       Grid                :   198   195     6
[05/30 23:17:11    293s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:17:11    293s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:17:11    293s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:17:11    293s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:17:11    293s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:17:11    293s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:17:11    293s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:17:11    293s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:17:11    293s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:17:11    293s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:17:11    293s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:17:11    293s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:17:11    293s] (I)       --------------------------------------------------------
[05/30 23:17:11    293s] 
[05/30 23:17:11    293s] [NR-eGR] ============ Routing rule table ============
[05/30 23:17:11    293s] [NR-eGR] Rule id: 0  Nets: 15056 
[05/30 23:17:11    293s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:17:11    293s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:17:11    293s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:17:11    293s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:17:11    293s] [NR-eGR] ========================================
[05/30 23:17:11    293s] [NR-eGR] 
[05/30 23:17:11    293s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:17:11    293s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:17:11    293s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:17:11    293s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:17:11    293s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:17:11    293s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:17:11    293s] (I)       After initializing earlyGlobalRoute syMemory usage = 1333.0 MB
[05/30 23:17:11    293s] (I)       Loading and dumping file time : 0.18 seconds
[05/30 23:17:11    293s] (I)       ============= Initialization =============
[05/30 23:17:11    293s] (I)       numLocalWires=6073  numGlobalNetBranches=2179  numLocalNetBranches=859
[05/30 23:17:11    293s] (I)       totalPins=64341  totalGlobalPin=60484 (94.01%)
[05/30 23:17:11    293s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:17:11    293s] (I)       ============  Phase 1a Route ============
[05/30 23:17:11    293s] (I)       Phase 1a runs 0.06 seconds
[05/30 23:17:11    293s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/30 23:17:11    293s] (I)       Usage: 160111 = (83500 H, 76611 V) = (11.98% H, 7.71% V) = (1.428e+05um H, 1.310e+05um V)
[05/30 23:17:11    293s] (I)       
[05/30 23:17:11    293s] (I)       ============  Phase 1b Route ============
[05/30 23:17:11    293s] (I)       Usage: 160111 = (83500 H, 76611 V) = (11.98% H, 7.71% V) = (1.428e+05um H, 1.310e+05um V)
[05/30 23:17:11    293s] (I)       
[05/30 23:17:11    293s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/30 23:17:11    293s] 
[05/30 23:17:11    293s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:17:11    293s] Finished Early Global Route rough congestion estimation: mem = 1335.0M
[05/30 23:17:11    293s] earlyGlobalRoute rough estimation gcell size 1 row height
[05/30 23:17:11    293s] OPERPROF: Starting CDPad at level 1, MEM:1335.0M
[05/30 23:17:13    294s] CDPadU 0.653 -> 0.654
[05/30 23:17:13    294s] OPERPROF: Finished CDPad at level 1, CPU:1.230, REAL:1.237, MEM:1335.0M
[05/30 23:17:13    294s] no activity file in design. spp won't run.
[05/30 23:17:13    294s] NP #FI/FS/SF FL/PI: 0/0/0 14987/0
[05/30 23:17:13    294s] no activity file in design. spp won't run.
[05/30 23:17:13    295s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/30 23:17:13    295s] No instances found in the vector
[05/30 23:17:13    295s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1343.6M, DRC: 0)
[05/30 23:17:13    295s] 0 (out of 0) MH cells were successfully legalized.
[05/30 23:17:13    295s] no activity file in design. spp won't run.
[05/30 23:17:13    295s] NP #FI/FS/SF FL/PI: 0/0/0 14987/0
[05/30 23:17:13    295s] no activity file in design. spp won't run.
[05/30 23:17:13    295s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/30 23:17:13    295s] No instances found in the vector
[05/30 23:17:13    295s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1348.6M, DRC: 0)
[05/30 23:17:13    295s] 0 (out of 0) MH cells were successfully legalized.
[05/30 23:17:16    298s] Iteration 10: Total net bbox = 2.038e+05 (1.02e+05 1.02e+05)
[05/30 23:17:16    298s]               Est.  stn bbox = 2.876e+05 (1.46e+05 1.41e+05)
[05/30 23:17:16    298s]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1349.7M
[05/30 23:17:16    298s] no activity file in design. spp won't run.
[05/30 23:17:16    298s] NP #FI/FS/SF FL/PI: 0/0/0 14987/0
[05/30 23:17:16    298s] no activity file in design. spp won't run.
[05/30 23:17:16    298s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/30 23:17:16    298s] No instances found in the vector
[05/30 23:17:16    298s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1353.7M, DRC: 0)
[05/30 23:17:16    298s] 0 (out of 0) MH cells were successfully legalized.
[05/30 23:17:19    301s] Iteration 11: Total net bbox = 2.119e+05 (1.07e+05 1.04e+05)
[05/30 23:17:19    301s]               Est.  stn bbox = 2.968e+05 (1.52e+05 1.44e+05)
[05/30 23:17:19    301s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1356.3M
[05/30 23:17:19    301s] no activity file in design. spp won't run.
[05/30 23:17:19    301s] 0 delay mode for cte disabled.
[05/30 23:17:19    301s] *** Free Virtual Timing Model ...(mem=1356.3M)
[05/30 23:17:19    301s] SKP cleared!
[05/30 23:17:19    301s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] 
[05/30 23:17:20    301s] CongRepair sets shifter mode to gplace
[05/30 23:17:20    301s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1324.3M
[05/30 23:17:20    301s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:17:20    301s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:1324.3M
[05/30 23:17:20    301s] Core basic site is CoreSite
[05/30 23:17:20    301s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:1324.3M
[05/30 23:17:20    301s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:17:20    301s] SiteArray: use 1,102,176 bytes
[05/30 23:17:20    301s] SiteArray: current memory after site array memory allocatiion 1324.3M
[05/30 23:17:20    301s] SiteArray: FP blocked sites are writable
[05/30 23:17:20    301s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.000, REAL:0.003, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.010, REAL:0.005, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:1324.3M
[05/30 23:17:20    301s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:17:20    301s] Mark StBox On SiteArr starts
[05/30 23:17:20    301s] Mark StBox On SiteArr ends
[05/30 23:17:20    301s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.030, REAL:0.027, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Starting CMU at level 6, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:           Finished CMU at level 6, CPU:0.010, REAL:0.001, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.040, REAL:0.037, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.040, REAL:0.037, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:20    301s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1324.3MB).
[05/30 23:17:20    301s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.054, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.054, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:   Starting RefinePlace at level 2, MEM:1324.3M
[05/30 23:17:20    301s] *** Starting refinePlace (0:05:02 mem=1324.3M) ***
[05/30 23:17:20    301s] Total net bbox length = 2.187e+05 (1.137e+05 1.050e+05) (ext = 7.226e+03)
[05/30 23:17:20    301s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:17:20    301s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:20    301s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1324.3M
[05/30 23:17:20    301s] Starting refinePlace ...
[05/30 23:17:20    302s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 23:17:20    302s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1324.3MB) @(0:05:02 - 0:05:02).
[05/30 23:17:20    302s] Move report: preRPlace moves 14987 insts, mean move: 0.49 um, max move: 2.16 um
[05/30 23:17:20    302s] 	Max move on inst (U16266): (115.67, 229.65) --> (114.40, 228.76)
[05/30 23:17:20    302s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
[05/30 23:17:20    302s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 23:17:20    302s] Placement tweakage begins.
[05/30 23:17:20    302s] wire length = 2.993e+05
[05/30 23:17:22    303s] wire length = 2.973e+05
[05/30 23:17:22    303s] Placement tweakage ends.
[05/30 23:17:22    303s] Move report: tweak moves 3004 insts, mean move: 2.16 um, max move: 24.00 um
[05/30 23:17:22    303s] 	Max move on inst (FE_OFC949_n9194): (293.00, 262.96) --> (269.00, 262.96)
[05/30 23:17:22    303s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:02.0, mem=1324.3MB) @(0:05:02 - 0:05:04).
[05/30 23:17:22    303s] 
[05/30 23:17:22    303s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:17:22    304s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:17:22    304s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1324.3MB) @(0:05:04 - 0:05:04).
[05/30 23:17:22    304s] Move report: Detail placement moves 14987 insts, mean move: 0.91 um, max move: 25.06 um
[05/30 23:17:22    304s] 	Max move on inst (FE_OFC949_n9194): (293.29, 262.19) --> (269.00, 262.96)
[05/30 23:17:22    304s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1324.3MB
[05/30 23:17:22    304s] Statistics of distance of Instance movement in refine placement:
[05/30 23:17:22    304s]   maximum (X+Y) =        25.06 um
[05/30 23:17:22    304s]   inst (FE_OFC949_n9194) with max move: (293.287, 262.191) -> (269, 262.96)
[05/30 23:17:22    304s]   mean    (X+Y) =         0.91 um
[05/30 23:17:22    304s] Summary Report:
[05/30 23:17:22    304s] Instances move: 14987 (out of 14987 movable)
[05/30 23:17:22    304s] Instances flipped: 0
[05/30 23:17:22    304s] Mean displacement: 0.91 um
[05/30 23:17:22    304s] Max displacement: 25.06 um (Instance: FE_OFC949_n9194) (293.287, 262.191) -> (269, 262.96)
[05/30 23:17:22    304s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2LVT
[05/30 23:17:22    304s] Total instances moved : 14987
[05/30 23:17:22    304s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.220, REAL:2.227, MEM:1324.3M
[05/30 23:17:22    304s] Total net bbox length = 2.189e+05 (1.131e+05 1.058e+05) (ext = 7.249e+03)
[05/30 23:17:22    304s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1324.3MB
[05/30 23:17:22    304s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=1324.3MB) @(0:05:02 - 0:05:04).
[05/30 23:17:22    304s] *** Finished refinePlace (0:05:04 mem=1324.3M) ***
[05/30 23:17:22    304s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.270, REAL:2.271, MEM:1324.3M
[05/30 23:17:22    304s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1324.3M
[05/30 23:17:22    304s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.002, MEM:1324.3M
[05/30 23:17:22    304s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1324.3M
[05/30 23:17:22    304s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:22    304s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.360, REAL:2.364, MEM:1324.3M
[05/30 23:17:22    304s] Starting Early Global Route congestion estimation: mem = 1324.3M
[05/30 23:17:22    304s] (I)       Reading DB...
[05/30 23:17:22    304s] (I)       Read data from FE... (mem=1324.3M)
[05/30 23:17:22    304s] (I)       Read nodes and places... (mem=1324.3M)
[05/30 23:17:22    304s] (I)       Done Read nodes and places (cpu=0.010s, mem=1324.3M)
[05/30 23:17:22    304s] (I)       Read nets... (mem=1324.3M)
[05/30 23:17:22    304s] (I)       Done Read nets (cpu=0.040s, mem=1324.3M)
[05/30 23:17:22    304s] (I)       Done Read data from FE (cpu=0.050s, mem=1324.3M)
[05/30 23:17:22    304s] (I)       before initializing RouteDB syMemory usage = 1324.3 MB
[05/30 23:17:22    304s] (I)       congestionReportName   : 
[05/30 23:17:22    304s] (I)       layerRangeFor2DCongestion : 
[05/30 23:17:22    304s] (I)       buildTerm2TermWires    : 1
[05/30 23:17:22    304s] (I)       doTrackAssignment      : 1
[05/30 23:17:22    304s] (I)       dumpBookshelfFiles     : 0
[05/30 23:17:22    304s] (I)       numThreads             : 1
[05/30 23:17:22    304s] (I)       bufferingAwareRouting  : false
[05/30 23:17:22    304s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:17:22    304s] (I)       honorPin               : false
[05/30 23:17:22    304s] (I)       honorPinGuide          : true
[05/30 23:17:22    304s] (I)       honorPartition         : false
[05/30 23:17:22    304s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:17:22    304s] (I)       allowPartitionCrossover: false
[05/30 23:17:22    304s] (I)       honorSingleEntry       : true
[05/30 23:17:22    304s] (I)       honorSingleEntryStrong : true
[05/30 23:17:22    304s] (I)       handleViaSpacingRule   : false
[05/30 23:17:22    304s] (I)       handleEolSpacingRule   : false
[05/30 23:17:22    304s] (I)       PDConstraint           : none
[05/30 23:17:22    304s] (I)       expBetterNDRHandling   : false
[05/30 23:17:22    304s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:17:22    304s] (I)       routingEffortLevel     : 3
[05/30 23:17:22    304s] (I)       effortLevel            : standard
[05/30 23:17:22    304s] [NR-eGR] minRouteLayer          : 2
[05/30 23:17:22    304s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:17:22    304s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:17:22    304s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:17:22    304s] (I)       numRowsPerGCell        : 1
[05/30 23:17:22    304s] (I)       speedUpLargeDesign     : 0
[05/30 23:17:22    304s] (I)       multiThreadingTA       : 1
[05/30 23:17:22    304s] (I)       optimizationMode       : false
[05/30 23:17:22    304s] (I)       routeSecondPG          : false
[05/30 23:17:22    304s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:17:22    304s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:17:22    304s] (I)       punchThroughDistance   : 500.00
[05/30 23:17:22    304s] (I)       scenicBound            : 1.15
[05/30 23:17:22    304s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:17:22    304s] (I)       source-to-sink ratio   : 0.00
[05/30 23:17:22    304s] (I)       targetCongestionRatioH : 1.00
[05/30 23:17:22    304s] (I)       targetCongestionRatioV : 1.00
[05/30 23:17:22    304s] (I)       layerCongestionRatio   : 0.70
[05/30 23:17:22    304s] (I)       m1CongestionRatio      : 0.10
[05/30 23:17:22    304s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:17:22    304s] (I)       localRouteEffort       : 1.00
[05/30 23:17:22    304s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:17:22    304s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:17:22    304s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:17:22    304s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:17:22    304s] (I)       routeVias              : 
[05/30 23:17:22    304s] (I)       readTROption           : true
[05/30 23:17:22    304s] (I)       extraSpacingFactor     : 1.00
[05/30 23:17:22    304s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:17:22    304s] (I)       routeSelectedNetsOnly  : false
[05/30 23:17:22    304s] (I)       clkNetUseMaxDemand     : false
[05/30 23:17:22    304s] (I)       extraDemandForClocks   : 0
[05/30 23:17:22    304s] (I)       steinerRemoveLayers    : false
[05/30 23:17:22    304s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:17:22    304s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:17:22    304s] (I)       similarTopologyRoutingFast : false
[05/30 23:17:22    304s] (I)       spanningTreeRefinement : false
[05/30 23:17:22    304s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:17:22    304s] (I)       starting read tracks
[05/30 23:17:22    304s] (I)       build grid graph
[05/30 23:17:22    304s] (I)       build grid graph start
[05/30 23:17:22    304s] [NR-eGR] Metal1 has no routable track
[05/30 23:17:22    304s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:17:22    304s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:17:22    304s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:17:22    304s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:17:22    304s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:17:22    304s] (I)       build grid graph end
[05/30 23:17:22    304s] (I)       merge level 0
[05/30 23:17:22    304s] (I)       numViaLayers=11
[05/30 23:17:22    304s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:17:22    304s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:17:22    304s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:17:22    304s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:17:22    304s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:17:22    304s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:17:22    304s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:17:22    304s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:17:22    304s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:17:22    304s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:17:22    304s] (I)       end build via table
[05/30 23:17:22    304s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:17:22    304s] 
[05/30 23:17:22    304s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:17:22    304s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:17:22    304s] (I)       readDataFromPlaceDB
[05/30 23:17:22    304s] (I)       Read net information..
[05/30 23:17:22    304s] [NR-eGR] Read numTotalNets=15056  numIgnoredNets=0
[05/30 23:17:22    304s] (I)       Read testcase time = 0.010 seconds
[05/30 23:17:22    304s] 
[05/30 23:17:22    304s] (I)       read default dcut vias
[05/30 23:17:22    304s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:17:22    304s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:17:22    304s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:17:22    304s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:17:22    304s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:17:22    304s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:17:22    304s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:17:22    304s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:17:22    304s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:17:22    304s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:17:22    304s] (I)       early_global_route_priority property id does not exist.
[05/30 23:17:22    304s] (I)       build grid graph start
[05/30 23:17:22    304s] (I)       build grid graph end
[05/30 23:17:22    304s] (I)       Model blockage into capacity
[05/30 23:17:22    304s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:17:22    304s] (I)       Modeling time = 0.000 seconds
[05/30 23:17:22    304s] 
[05/30 23:17:22    304s] (I)       Number of ignored nets = 0
[05/30 23:17:22    304s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:17:22    304s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:17:22    304s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:17:22    304s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:17:22    304s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:17:22    304s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:17:22    304s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:17:22    304s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:17:22    304s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:17:22    304s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:17:22    304s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1324.3 MB
[05/30 23:17:22    304s] (I)       Ndr track 0 does not exist
[05/30 23:17:22    304s] (I)       Layer1  viaCost=200.00
[05/30 23:17:22    304s] (I)       Layer2  viaCost=200.00
[05/30 23:17:22    304s] (I)       Layer3  viaCost=200.00
[05/30 23:17:22    304s] (I)       Layer4  viaCost=200.00
[05/30 23:17:22    304s] (I)       Layer5  viaCost=200.00
[05/30 23:17:22    304s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:17:22    304s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:17:22    304s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:17:22    304s] (I)       Site width          :   400  (dbu)
[05/30 23:17:22    304s] (I)       Row height          :  3420  (dbu)
[05/30 23:17:22    304s] (I)       GCell width         :  3420  (dbu)
[05/30 23:17:22    304s] (I)       GCell height        :  3420  (dbu)
[05/30 23:17:22    304s] (I)       Grid                :   198   195     6
[05/30 23:17:22    304s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:17:22    304s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:17:22    304s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:17:22    304s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:17:22    304s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:17:22    304s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:17:22    304s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:17:22    304s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:17:22    304s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:17:22    304s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:17:22    304s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:17:22    304s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:17:22    304s] (I)       --------------------------------------------------------
[05/30 23:17:22    304s] 
[05/30 23:17:22    304s] [NR-eGR] ============ Routing rule table ============
[05/30 23:17:22    304s] [NR-eGR] Rule id: 0  Nets: 15056 
[05/30 23:17:22    304s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:17:22    304s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:17:22    304s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:17:22    304s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:17:22    304s] [NR-eGR] ========================================
[05/30 23:17:22    304s] [NR-eGR] 
[05/30 23:17:22    304s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:17:22    304s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:17:22    304s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:17:22    304s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:17:22    304s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:17:22    304s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:17:22    304s] (I)       After initializing earlyGlobalRoute syMemory usage = 1324.3 MB
[05/30 23:17:22    304s] (I)       Loading and dumping file time : 0.10 seconds
[05/30 23:17:22    304s] (I)       ============= Initialization =============
[05/30 23:17:22    304s] (I)       totalPins=64341  totalGlobalPin=63475 (98.65%)
[05/30 23:17:22    304s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:17:22    304s] [NR-eGR] Layer group 1: route 15056 net(s) in layer range [2, 6]
[05/30 23:17:22    304s] (I)       ============  Phase 1a Route ============
[05/30 23:17:22    304s] (I)       Phase 1a runs 0.07 seconds
[05/30 23:17:22    304s] (I)       Usage: 166921 = (85505 H, 81416 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.392e+05um V)
[05/30 23:17:22    304s] (I)       
[05/30 23:17:22    304s] (I)       ============  Phase 1b Route ============
[05/30 23:17:22    304s] (I)       Usage: 166921 = (85505 H, 81416 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.392e+05um V)
[05/30 23:17:22    304s] (I)       
[05/30 23:17:22    304s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.854349e+05um
[05/30 23:17:22    304s] (I)       ============  Phase 1c Route ============
[05/30 23:17:22    304s] (I)       Usage: 166921 = (85505 H, 81416 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.392e+05um V)
[05/30 23:17:22    304s] (I)       
[05/30 23:17:22    304s] (I)       ============  Phase 1d Route ============
[05/30 23:17:22    304s] (I)       Usage: 166921 = (85505 H, 81416 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.392e+05um V)
[05/30 23:17:22    304s] (I)       
[05/30 23:17:22    304s] (I)       ============  Phase 1e Route ============
[05/30 23:17:22    304s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:17:22    304s] (I)       Usage: 166921 = (85505 H, 81416 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.392e+05um V)
[05/30 23:17:22    304s] (I)       
[05/30 23:17:22    304s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.854349e+05um
[05/30 23:17:22    304s] [NR-eGR] 
[05/30 23:17:22    304s] (I)       ============  Phase 1l Route ============
[05/30 23:17:22    304s] (I)       Phase 1l runs 0.07 seconds
[05/30 23:17:22    304s] (I)       
[05/30 23:17:22    304s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:17:22    304s] [NR-eGR]                        OverCon            
[05/30 23:17:22    304s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:17:22    304s] [NR-eGR]       Layer                (1)    OverCon 
[05/30 23:17:22    304s] [NR-eGR] ----------------------------------------------
[05/30 23:17:22    304s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:22    304s] [NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[05/30 23:17:22    304s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/30 23:17:22    304s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:22    304s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:22    304s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:22    304s] [NR-eGR] ----------------------------------------------
[05/30 23:17:22    304s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/30 23:17:22    304s] [NR-eGR] 
[05/30 23:17:22    304s] (I)       Total Global Routing Runtime: 0.27 seconds
[05/30 23:17:22    304s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:17:22    304s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:17:22    304s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:17:22    304s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 1324.3M
[05/30 23:17:22    304s] [hotspot] +------------+---------------+---------------+
[05/30 23:17:22    304s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:17:22    304s] [hotspot] +------------+---------------+---------------+
[05/30 23:17:22    304s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:17:22    304s] [hotspot] +------------+---------------+---------------+
[05/30 23:17:22    304s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:17:22    304s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:17:22    304s] 
[05/30 23:17:22    304s] === incrementalPlace Internal Loop 2 ===
[05/30 23:17:22    304s] Starting Early Global Route wiring: mem = 1324.3M
[05/30 23:17:22    304s] (I)       ============= track Assignment ============
[05/30 23:17:22    304s] (I)       extract Global 3D Wires
[05/30 23:17:22    304s] (I)       Extract Global WL : time=0.01
[05/30 23:17:22    304s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:17:22    304s] (I)       Initialization real time=0.00 seconds
[05/30 23:17:22    304s] (I)       Run Multi-thread track assignment
[05/30 23:17:23    304s] (I)       Kernel real time=0.30 seconds
[05/30 23:17:23    304s] (I)       End Greedy Track Assignment
[05/30 23:17:23    305s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:17:23    305s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64266
[05/30 23:17:23    305s] [NR-eGR] Metal2  (2V) length: 1.146429e+05um, number of vias: 100905
[05/30 23:17:23    305s] [NR-eGR] Metal3  (3H) length: 1.345433e+05um, number of vias: 5211
[05/30 23:17:23    305s] [NR-eGR] Metal4  (4V) length: 3.569031e+04um, number of vias: 1413
[05/30 23:17:23    305s] [NR-eGR] Metal5  (5H) length: 1.540162e+04um, number of vias: 33
[05/30 23:17:23    305s] [NR-eGR] Metal6  (6V) length: 6.781400e+02um, number of vias: 0
[05/30 23:17:23    305s] [NR-eGR] Total length: 3.009563e+05um, number of vias: 171828
[05/30 23:17:23    305s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:17:23    305s] [NR-eGR] Total eGR-routed clock nets wire length: 1.762631e+04um 
[05/30 23:17:23    305s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:17:23    305s] Early Global Route wiring runtime: 0.66 seconds, mem = 1235.7M
[05/30 23:17:23    305s] 
[05/30 23:17:23    305s] *** Finished incrementalPlace (cpu=0:00:34.4, real=0:00:35.0)***
[05/30 23:17:23    305s] Start to check current routing status for nets...
[05/30 23:17:23    305s] All nets are already routed correctly.
[05/30 23:17:23    305s] End to check current routing status for nets (mem=1235.7M)
[05/30 23:17:23    305s] Extraction called for design 'microcontroller_interface_8_8' of instances=14987 and nets=15060 using extraction engine 'preRoute' .
[05/30 23:17:23    305s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:17:23    305s] RC Extraction called in multi-corner(1) mode.
[05/30 23:17:23    305s] RCMode: PreRoute
[05/30 23:17:23    305s]       RC Corner Indexes            0   
[05/30 23:17:23    305s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:17:23    305s] Resistance Scaling Factor    : 1.00000 
[05/30 23:17:23    305s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:17:23    305s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:17:23    305s] Shrink Factor                : 1.00000
[05/30 23:17:23    305s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:17:23    305s] Using Quantus QRC technology file ...
[05/30 23:17:24    305s] Updating RC grid for preRoute extraction ...
[05/30 23:17:24    305s] Initializing multi-corner resistance tables ...
[05/30 23:17:24    305s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1235.652M)
[05/30 23:17:25    306s] Compute RC Scale Done ...
[05/30 23:17:25    306s] **optDesign ... cpu = 0:01:44, real = 0:01:45, mem = 968.2M, totSessionCpu=0:05:07 **
[05/30 23:17:25    306s] #################################################################################
[05/30 23:17:25    306s] # Design Stage: PreRoute
[05/30 23:17:25    306s] # Design Name: microcontroller_interface_8_8
[05/30 23:17:25    306s] # Design Mode: 45nm
[05/30 23:17:25    306s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:17:25    306s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:17:25    306s] # Signoff Settings: SI Off 
[05/30 23:17:25    306s] #################################################################################
[05/30 23:17:25    307s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:17:25    307s] Calculate delays in BcWc mode...
[05/30 23:17:25    307s] Topological Sorting (REAL = 0:00:00.0, MEM = 1233.1M, InitMEM = 1233.1M)
[05/30 23:17:25    307s] Start delay calculation (fullDC) (1 T). (MEM=1233.12)
[05/30 23:17:25    307s] End AAE Lib Interpolated Model. (MEM=1249.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:17:29    311s] Total number of fetched objects 19771
[05/30 23:17:30    311s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/30 23:17:30    311s] End delay calculation. (MEM=1297.21 CPU=0:00:03.1 REAL=0:00:03.0)
[05/30 23:17:30    311s] End delay calculation (fullDC). (MEM=1297.21 CPU=0:00:04.4 REAL=0:00:05.0)
[05/30 23:17:30    311s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 1297.2M) ***
[05/30 23:17:32    313s] Deleting Lib Analyzer.
[05/30 23:17:32    313s] Begin: GigaOpt DRV Optimization
[05/30 23:17:32    313s] Info: 1 clock net  excluded from IPO operation.
[05/30 23:17:32    313s] PhyDesignGrid: maxLocalDensity 3.00
[05/30 23:17:32    313s] ### Creating PhyDesignMc. totSessionCpu=0:05:14 mem=1297.2M
[05/30 23:17:32    313s] OPERPROF: Starting DPlace-Init at level 1, MEM:1297.2M
[05/30 23:17:32    313s] #spOpts: N=45 minPadR=1.1 
[05/30 23:17:32    313s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1297.2M
[05/30 23:17:32    313s] Core basic site is CoreSite
[05/30 23:17:32    313s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1297.2M
[05/30 23:17:32    313s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:17:32    313s] SiteArray: use 1,102,176 bytes
[05/30 23:17:32    313s] SiteArray: current memory after site array memory allocatiion 1297.2M
[05/30 23:17:32    313s] SiteArray: FP blocked sites are writable
[05/30 23:17:32    313s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.007, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.010, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1297.2M
[05/30 23:17:32    313s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:17:32    313s] Mark StBox On SiteArr starts
[05/30 23:17:32    313s] Mark StBox On SiteArr ends
[05/30 23:17:32    313s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.010, REAL:0.001, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.010, REAL:0.001, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.050, REAL:0.051, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Starting CMU at level 4, MEM:1297.2M
[05/30 23:17:32    313s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1297.2M
[05/30 23:17:32    314s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.070, MEM:1297.2M
[05/30 23:17:32    314s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.070, MEM:1297.2M
[05/30 23:17:32    314s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1297.2M
[05/30 23:17:32    314s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:32    314s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1297.2MB).
[05/30 23:17:32    314s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.098, MEM:1297.2M
[05/30 23:17:32    314s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:14 mem=1297.2M
[05/30 23:17:32    314s] 
[05/30 23:17:32    314s] Creating Lib Analyzer ...
[05/30 23:17:32    314s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:17:32    314s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:17:32    314s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:17:32    314s] 
[05/30 23:17:33    315s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:15 mem=1297.2M
[05/30 23:17:33    315s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:15 mem=1297.2M
[05/30 23:17:33    315s] Creating Lib Analyzer, finished. 
[05/30 23:17:33    315s] 
[05/30 23:17:33    315s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/30 23:17:33    315s] ### Creating LA Mngr. totSessionCpu=0:05:15 mem=1297.2M
[05/30 23:17:33    315s] ### Creating LA Mngr, finished. totSessionCpu=0:05:15 mem=1297.2M
[05/30 23:17:35    317s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1316.3M
[05/30 23:17:35    317s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1316.3M
[05/30 23:17:35    317s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:17:35    317s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/30 23:17:35    317s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:17:35    317s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/30 23:17:35    317s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:17:36    317s] Info: violation cost 237.787918 (cap = 0.000000, tran = 237.787918, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:17:36    317s] |   360|   985|    -0.55|     0|     0|     0.00|     0|     0|     0|     0|     4.75|     0.00|       0|       0|       0|  58.75|          |         |
[05/30 23:17:37    319s] Info: violation cost 2.086161 (cap = 0.000000, tran = 2.086161, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:17:37    319s] |    10|    20|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     4.81|     0.00|     215|       0|     152|  59.38| 0:00:01.0|  1316.3M|
[05/30 23:17:37    319s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:17:37    319s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.81|     0.00|       3|       0|       7|  59.39| 0:00:00.0|  1316.3M|
[05/30 23:17:37    319s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:17:37    319s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.81|     0.00|       0|       0|       0|  59.39| 0:00:00.0|  1316.3M|
[05/30 23:17:37    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:17:37    319s] 
[05/30 23:17:37    319s] *** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1316.3M) ***
[05/30 23:17:37    319s] 
[05/30 23:17:38    319s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Starting CMU at level 5, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.037, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.037, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.054, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.054, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF: Starting RefinePlace at level 1, MEM:1332.3M
[05/30 23:17:38    319s] *** Starting refinePlace (0:05:20 mem=1332.3M) ***
[05/30 23:17:38    319s] Total net bbox length = 2.192e+05 (1.134e+05 1.058e+05) (ext = 7.009e+03)
[05/30 23:17:38    319s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:17:38    319s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    319s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1332.3M
[05/30 23:17:38    319s] Starting refinePlace ...
[05/30 23:17:38    320s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 23:17:38    320s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1332.3MB) @(0:05:20 - 0:05:20).
[05/30 23:17:38    320s] Move report: preRPlace moves 756 insts, mean move: 0.44 um, max move: 2.71 um
[05/30 23:17:38    320s] 	Max move on inst (FE_OFC1163_n8041): (107.20, 280.06) --> (108.20, 278.35)
[05/30 23:17:38    320s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4LVT
[05/30 23:17:38    320s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 23:17:38    320s] 
[05/30 23:17:38    320s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:17:38    320s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:17:38    320s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1332.3MB) @(0:05:20 - 0:05:20).
[05/30 23:17:38    320s] Move report: Detail placement moves 756 insts, mean move: 0.44 um, max move: 2.71 um
[05/30 23:17:38    320s] 	Max move on inst (FE_OFC1163_n8041): (107.20, 280.06) --> (108.20, 278.35)
[05/30 23:17:38    320s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1332.3MB
[05/30 23:17:38    320s] Statistics of distance of Instance movement in refine placement:
[05/30 23:17:38    320s]   maximum (X+Y) =         2.71 um
[05/30 23:17:38    320s]   inst (FE_OFC1163_n8041) with max move: (107.2, 280.06) -> (108.2, 278.35)
[05/30 23:17:38    320s]   mean    (X+Y) =         0.44 um
[05/30 23:17:38    320s] Summary Report:
[05/30 23:17:38    320s] Instances move: 756 (out of 15205 movable)
[05/30 23:17:38    320s] Instances flipped: 0
[05/30 23:17:38    320s] Mean displacement: 0.44 um
[05/30 23:17:38    320s] Max displacement: 2.71 um (Instance: FE_OFC1163_n8041) (107.2, 280.06) -> (108.2, 278.35)
[05/30 23:17:38    320s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4LVT
[05/30 23:17:38    320s] Total instances moved : 756
[05/30 23:17:38    320s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.520, REAL:0.526, MEM:1332.3M
[05/30 23:17:38    320s] Total net bbox length = 2.193e+05 (1.134e+05 1.059e+05) (ext = 7.010e+03)
[05/30 23:17:38    320s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1332.3MB
[05/30 23:17:38    320s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1332.3MB) @(0:05:20 - 0:05:20).
[05/30 23:17:38    320s] *** Finished refinePlace (0:05:20 mem=1332.3M) ***
[05/30 23:17:38    320s] OPERPROF: Finished RefinePlace at level 1, CPU:0.570, REAL:0.569, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    320s] *** maximum move = 2.71 um ***
[05/30 23:17:38    320s] *** Finished re-routing un-routed nets (1332.3M) ***
[05/30 23:17:38    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.010, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Starting CMU at level 4, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.035, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.035, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:17:38    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1332.3M
[05/30 23:17:38    320s] 
[05/30 23:17:38    320s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1332.3M) ***
[05/30 23:17:39    320s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1297.2M
[05/30 23:17:39    320s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1297.2M
[05/30 23:17:39    320s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1297.2M
[05/30 23:17:39    320s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1297.2M
[05/30 23:17:39    320s] End: GigaOpt DRV Optimization
[05/30 23:17:39    320s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/30 23:17:39    320s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.034, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.035, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1259.1M
[05/30 23:17:39    320s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1259.1M
[05/30 23:17:39    321s] 
------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1259.1M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.805  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  9404   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.389%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 1002.7M, totSessionCpu=0:05:21 **
[05/30 23:17:39    321s] *** Timing Is met
[05/30 23:17:39    321s] *** Check timing (0:00:00.0)
[05/30 23:17:39    321s] *** Timing Is met
[05/30 23:17:39    321s] *** Check timing (0:00:00.0)
[05/30 23:17:39    321s] Info: 1 clock net  excluded from IPO operation.
[05/30 23:17:39    321s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=1249.1M
[05/30 23:17:39    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=1249.1M
[05/30 23:17:39    321s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:17:39    321s] ### Creating PhyDesignMc. totSessionCpu=0:05:22 mem=1268.1M
[05/30 23:17:39    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:1268.1M
[05/30 23:17:39    321s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[05/30 23:17:39    321s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Starting CMU at level 4, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1268.1M
[05/30 23:17:39    321s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1268.1M
[05/30 23:17:39    321s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1268.1MB).
[05/30 23:17:39    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:1268.1M
[05/30 23:17:39    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:22 mem=1268.1M
[05/30 23:17:39    321s] Begin: Area Reclaim Optimization
[05/30 23:17:40    321s] 
[05/30 23:17:40    321s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/30 23:17:40    321s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=1268.1M
[05/30 23:17:40    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=1268.1M
[05/30 23:17:40    321s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1268.1M
[05/30 23:17:40    321s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1268.1M
[05/30 23:17:40    322s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.39
[05/30 23:17:40    322s] +----------+---------+--------+--------+------------+--------+
[05/30 23:17:40    322s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/30 23:17:40    322s] +----------+---------+--------+--------+------------+--------+
[05/30 23:17:40    322s] |    59.39%|        -|   0.000|   0.000|   0:00:00.0| 1268.1M|
[05/30 23:17:40    322s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/30 23:17:40    322s] |    59.39%|        0|   0.000|   0.000|   0:00:00.0| 1268.1M|
[05/30 23:17:42    323s] |    58.97%|      225|   0.000|   0.000|   0:00:02.0| 1306.3M|
[05/30 23:17:42    324s] |    58.96%|        8|   0.000|   0.000|   0:00:00.0| 1306.3M|
[05/30 23:17:44    325s] |    58.75%|      291|   0.000|   0.000|   0:00:02.0| 1308.3M|
[05/30 23:17:44    325s] |    58.75%|        3|   0.000|   0.000|   0:00:00.0| 1308.3M|
[05/30 23:17:44    326s] |    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1308.3M|
[05/30 23:17:44    326s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/30 23:17:44    326s] |    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1308.3M|
[05/30 23:17:44    326s] +----------+---------+--------+--------+------------+--------+
[05/30 23:17:44    326s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.75
[05/30 23:17:44    326s] 
[05/30 23:17:44    326s] ** Summary: Restruct = 0 Buffer Deletion = 233 Declone = 0 Resize = 290 **
[05/30 23:17:44    326s] --------------------------------------------------------------
[05/30 23:17:44    326s] |                                   | Total     | Sequential |
[05/30 23:17:44    326s] --------------------------------------------------------------
[05/30 23:17:44    326s] | Num insts resized                 |     290  |       4    |
[05/30 23:17:44    326s] | Num insts undone                  |       4  |       0    |
[05/30 23:17:44    326s] | Num insts Downsized               |     290  |       4    |
[05/30 23:17:44    326s] | Num insts Samesized               |       0  |       0    |
[05/30 23:17:44    326s] | Num insts Upsized                 |       0  |       0    |
[05/30 23:17:44    326s] | Num multiple commits+uncommits    |       0  |       -    |
[05/30 23:17:44    326s] --------------------------------------------------------------
[05/30 23:17:44    326s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
[05/30 23:17:44    326s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Starting CMU at level 5, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.036, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.037, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.056, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.056, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF: Starting RefinePlace at level 1, MEM:1324.3M
[05/30 23:17:44    326s] *** Starting refinePlace (0:05:26 mem=1324.3M) ***
[05/30 23:17:44    326s] Total net bbox length = 2.191e+05 (1.133e+05 1.058e+05) (ext = 7.135e+03)
[05/30 23:17:44    326s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:17:44    326s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:44    326s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1324.3M
[05/30 23:17:44    326s] Starting refinePlace ...
[05/30 23:17:44    326s] 
[05/30 23:17:44    326s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:17:45    326s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:17:45    326s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1324.3MB) @(0:05:26 - 0:05:27).
[05/30 23:17:45    326s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:17:45    326s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1324.3MB
[05/30 23:17:45    326s] Statistics of distance of Instance movement in refine placement:
[05/30 23:17:45    326s]   maximum (X+Y) =         0.00 um
[05/30 23:17:45    326s]   mean    (X+Y) =         0.00 um
[05/30 23:17:45    326s] Summary Report:
[05/30 23:17:45    326s] Instances move: 0 (out of 14972 movable)
[05/30 23:17:45    326s] Instances flipped: 0
[05/30 23:17:45    326s] Mean displacement: 0.00 um
[05/30 23:17:45    326s] Max displacement: 0.00 um 
[05/30 23:17:45    326s] Total instances moved : 0
[05/30 23:17:45    326s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.250, REAL:0.250, MEM:1324.3M
[05/30 23:17:45    326s] Total net bbox length = 2.191e+05 (1.133e+05 1.058e+05) (ext = 7.135e+03)
[05/30 23:17:45    326s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1324.3MB
[05/30 23:17:45    326s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1324.3MB) @(0:05:26 - 0:05:27).
[05/30 23:17:45    326s] *** Finished refinePlace (0:05:27 mem=1324.3M) ***
[05/30 23:17:45    326s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.295, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:45    326s] *** maximum move = 0.00 um ***
[05/30 23:17:45    326s] *** Finished re-routing un-routed nets (1324.3M) ***
[05/30 23:17:45    326s] OPERPROF: Starting DPlace-Init at level 1, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Starting CMU at level 4, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.036, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.036, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1324.3M
[05/30 23:17:45    326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1324.3M
[05/30 23:17:45    327s] 
[05/30 23:17:45    327s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1324.3M) ***
[05/30 23:17:45    327s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1289.2M
[05/30 23:17:45    327s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1289.2M
[05/30 23:17:45    327s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1289.2M
[05/30 23:17:45    327s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1289.2M
[05/30 23:17:45    327s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1251.05M, totSessionCpu=0:05:27).
[05/30 23:17:45    327s] 
[05/30 23:17:45    327s] Active setup views:
[05/30 23:17:45    327s]  setup_view
[05/30 23:17:45    327s]   Dominating endpoints: 0
[05/30 23:17:45    327s]   Dominating TNS: -0.000
[05/30 23:17:45    327s] 
[05/30 23:17:45    327s] Extraction called for design 'microcontroller_interface_8_8' of instances=14972 and nets=15045 using extraction engine 'preRoute' .
[05/30 23:17:45    327s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:17:45    327s] RC Extraction called in multi-corner(1) mode.
[05/30 23:17:45    327s] RCMode: PreRoute
[05/30 23:17:45    327s]       RC Corner Indexes            0   
[05/30 23:17:45    327s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:17:45    327s] Resistance Scaling Factor    : 1.00000 
[05/30 23:17:45    327s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:17:45    327s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:17:45    327s] Shrink Factor                : 1.00000
[05/30 23:17:45    327s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:17:45    327s] Using Quantus QRC technology file ...
[05/30 23:17:45    327s] Initializing multi-corner resistance tables ...
[05/30 23:17:45    327s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1231.543M)
[05/30 23:17:45    327s] Skewing Data Summary (End_of_FINAL)
[05/30 23:17:46    328s] --------------------------------------------------
[05/30 23:17:46    328s]  Total skewed count:0
[05/30 23:17:46    328s] --------------------------------------------------
[05/30 23:17:46    328s] [PSP]    Started earlyGlobalRoute kernel
[05/30 23:17:46    328s] [PSP]    Initial Peak syMemory usage = 1233.3 MB
[05/30 23:17:46    328s] (I)       Reading DB...
[05/30 23:17:46    328s] (I)       Read data from FE... (mem=1233.3M)
[05/30 23:17:46    328s] (I)       Read nodes and places... (mem=1233.3M)
[05/30 23:17:46    328s] (I)       Done Read nodes and places (cpu=0.020s, mem=1235.4M)
[05/30 23:17:46    328s] (I)       Read nets... (mem=1235.4M)
[05/30 23:17:46    328s] (I)       Done Read nets (cpu=0.050s, mem=1237.4M)
[05/30 23:17:46    328s] (I)       Done Read data from FE (cpu=0.070s, mem=1237.4M)
[05/30 23:17:46    328s] (I)       before initializing RouteDB syMemory usage = 1237.4 MB
[05/30 23:17:46    328s] (I)       congestionReportName   : 
[05/30 23:17:46    328s] (I)       layerRangeFor2DCongestion : 
[05/30 23:17:46    328s] (I)       buildTerm2TermWires    : 0
[05/30 23:17:46    328s] (I)       doTrackAssignment      : 1
[05/30 23:17:46    328s] (I)       dumpBookshelfFiles     : 0
[05/30 23:17:46    328s] (I)       numThreads             : 1
[05/30 23:17:46    328s] (I)       bufferingAwareRouting  : false
[05/30 23:17:46    328s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:17:46    328s] (I)       honorPin               : false
[05/30 23:17:46    328s] (I)       honorPinGuide          : true
[05/30 23:17:46    328s] (I)       honorPartition         : false
[05/30 23:17:46    328s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:17:46    328s] (I)       allowPartitionCrossover: false
[05/30 23:17:46    328s] (I)       honorSingleEntry       : true
[05/30 23:17:46    328s] (I)       honorSingleEntryStrong : true
[05/30 23:17:46    328s] (I)       handleViaSpacingRule   : false
[05/30 23:17:46    328s] (I)       handleEolSpacingRule   : false
[05/30 23:17:46    328s] (I)       PDConstraint           : none
[05/30 23:17:46    328s] (I)       expBetterNDRHandling   : false
[05/30 23:17:46    328s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:17:46    328s] (I)       routingEffortLevel     : 3
[05/30 23:17:46    328s] (I)       effortLevel            : standard
[05/30 23:17:46    328s] [NR-eGR] minRouteLayer          : 2
[05/30 23:17:46    328s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:17:46    328s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:17:46    328s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:17:46    328s] (I)       numRowsPerGCell        : 1
[05/30 23:17:46    328s] (I)       speedUpLargeDesign     : 0
[05/30 23:17:46    328s] (I)       multiThreadingTA       : 1
[05/30 23:17:46    328s] (I)       optimizationMode       : false
[05/30 23:17:46    328s] (I)       routeSecondPG          : false
[05/30 23:17:46    328s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:17:46    328s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:17:46    328s] (I)       punchThroughDistance   : 500.00
[05/30 23:17:46    328s] (I)       scenicBound            : 1.15
[05/30 23:17:46    328s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:17:46    328s] (I)       source-to-sink ratio   : 0.00
[05/30 23:17:46    328s] (I)       targetCongestionRatioH : 1.00
[05/30 23:17:46    328s] (I)       targetCongestionRatioV : 1.00
[05/30 23:17:46    328s] (I)       layerCongestionRatio   : 0.70
[05/30 23:17:46    328s] (I)       m1CongestionRatio      : 0.10
[05/30 23:17:46    328s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:17:46    328s] (I)       localRouteEffort       : 1.00
[05/30 23:17:46    328s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:17:46    328s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:17:46    328s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:17:46    328s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:17:46    328s] (I)       routeVias              : 
[05/30 23:17:46    328s] (I)       readTROption           : true
[05/30 23:17:46    328s] (I)       extraSpacingFactor     : 1.00
[05/30 23:17:46    328s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:17:46    328s] (I)       routeSelectedNetsOnly  : false
[05/30 23:17:46    328s] (I)       clkNetUseMaxDemand     : false
[05/30 23:17:46    328s] (I)       extraDemandForClocks   : 0
[05/30 23:17:46    328s] (I)       steinerRemoveLayers    : false
[05/30 23:17:46    328s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:17:46    328s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:17:46    328s] (I)       similarTopologyRoutingFast : false
[05/30 23:17:46    328s] (I)       spanningTreeRefinement : false
[05/30 23:17:46    328s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:17:46    328s] (I)       starting read tracks
[05/30 23:17:46    328s] (I)       build grid graph
[05/30 23:17:46    328s] (I)       build grid graph start
[05/30 23:17:46    328s] [NR-eGR] Metal1 has no routable track
[05/30 23:17:46    328s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:17:46    328s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:17:46    328s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:17:46    328s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:17:46    328s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:17:46    328s] (I)       build grid graph end
[05/30 23:17:46    328s] (I)       merge level 0
[05/30 23:17:46    328s] (I)       numViaLayers=11
[05/30 23:17:46    328s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:17:46    328s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:17:46    328s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:17:46    328s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:17:46    328s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:17:46    328s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:17:46    328s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:17:46    328s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:17:46    328s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:17:46    328s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:17:46    328s] (I)       end build via table
[05/30 23:17:46    328s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:17:46    328s] 
[05/30 23:17:46    328s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:17:46    328s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:17:46    328s] (I)       readDataFromPlaceDB
[05/30 23:17:46    328s] (I)       Read net information..
[05/30 23:17:46    328s] [NR-eGR] Read numTotalNets=15041  numIgnoredNets=0
[05/30 23:17:46    328s] (I)       Read testcase time = 0.000 seconds
[05/30 23:17:46    328s] 
[05/30 23:17:46    328s] (I)       read default dcut vias
[05/30 23:17:46    328s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:17:46    328s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:17:46    328s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:17:46    328s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:17:46    328s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:17:46    328s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:17:46    328s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:17:46    328s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:17:46    328s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:17:46    328s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:17:46    328s] (I)       early_global_route_priority property id does not exist.
[05/30 23:17:46    328s] (I)       build grid graph start
[05/30 23:17:46    328s] (I)       build grid graph end
[05/30 23:17:46    328s] (I)       Model blockage into capacity
[05/30 23:17:46    328s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:17:46    328s] (I)       Modeling time = 0.000 seconds
[05/30 23:17:46    328s] 
[05/30 23:17:46    328s] (I)       Number of ignored nets = 0
[05/30 23:17:46    328s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:17:46    328s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:17:46    328s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:17:46    328s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:17:46    328s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:17:46    328s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:17:46    328s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:17:46    328s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:17:46    328s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:17:46    328s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:17:46    328s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1240.0 MB
[05/30 23:17:46    328s] (I)       Ndr track 0 does not exist
[05/30 23:17:46    328s] (I)       Layer1  viaCost=200.00
[05/30 23:17:46    328s] (I)       Layer2  viaCost=200.00
[05/30 23:17:46    328s] (I)       Layer3  viaCost=200.00
[05/30 23:17:46    328s] (I)       Layer4  viaCost=200.00
[05/30 23:17:46    328s] (I)       Layer5  viaCost=200.00
[05/30 23:17:46    328s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:17:46    328s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:17:46    328s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:17:46    328s] (I)       Site width          :   400  (dbu)
[05/30 23:17:46    328s] (I)       Row height          :  3420  (dbu)
[05/30 23:17:46    328s] (I)       GCell width         :  3420  (dbu)
[05/30 23:17:46    328s] (I)       GCell height        :  3420  (dbu)
[05/30 23:17:46    328s] (I)       Grid                :   198   195     6
[05/30 23:17:46    328s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:17:46    328s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:17:46    328s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:17:46    328s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:17:46    328s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:17:46    328s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:17:46    328s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:17:46    328s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:17:46    328s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:17:46    328s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:17:46    328s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:17:46    328s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:17:46    328s] (I)       --------------------------------------------------------
[05/30 23:17:46    328s] 
[05/30 23:17:46    328s] [NR-eGR] ============ Routing rule table ============
[05/30 23:17:46    328s] [NR-eGR] Rule id: 0  Nets: 15041 
[05/30 23:17:46    328s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:17:46    328s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:17:46    328s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:17:46    328s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:17:46    328s] [NR-eGR] ========================================
[05/30 23:17:46    328s] [NR-eGR] 
[05/30 23:17:46    328s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:17:46    328s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:17:46    328s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:17:46    328s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:17:46    328s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:17:46    328s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:17:46    328s] (I)       After initializing earlyGlobalRoute syMemory usage = 1240.0 MB
[05/30 23:17:46    328s] (I)       Loading and dumping file time : 0.11 seconds
[05/30 23:17:46    328s] (I)       ============= Initialization =============
[05/30 23:17:46    328s] (I)       totalPins=64311  totalGlobalPin=63245 (98.34%)
[05/30 23:17:46    328s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:17:46    328s] [NR-eGR] Layer group 1: route 15041 net(s) in layer range [2, 6]
[05/30 23:17:46    328s] (I)       ============  Phase 1a Route ============
[05/30 23:17:46    328s] (I)       Phase 1a runs 0.04 seconds
[05/30 23:17:46    328s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:17:46    328s] (I)       
[05/30 23:17:46    328s] (I)       ============  Phase 1b Route ============
[05/30 23:17:46    328s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:17:46    328s] (I)       
[05/30 23:17:46    328s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.855153e+05um
[05/30 23:17:46    328s] (I)       ============  Phase 1c Route ============
[05/30 23:17:46    328s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:17:46    328s] (I)       
[05/30 23:17:46    328s] (I)       ============  Phase 1d Route ============
[05/30 23:17:46    328s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:17:46    328s] (I)       
[05/30 23:17:46    328s] (I)       ============  Phase 1e Route ============
[05/30 23:17:46    328s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:17:46    328s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:17:46    328s] (I)       
[05/30 23:17:46    328s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.855153e+05um
[05/30 23:17:46    328s] [NR-eGR] 
[05/30 23:17:46    328s] (I)       ============  Phase 1l Route ============
[05/30 23:17:46    328s] (I)       Phase 1l runs 0.03 seconds
[05/30 23:17:46    328s] (I)       
[05/30 23:17:46    328s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:17:46    328s] [NR-eGR]                        OverCon            
[05/30 23:17:46    328s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:17:46    328s] [NR-eGR]       Layer                (1)    OverCon 
[05/30 23:17:46    328s] [NR-eGR] ----------------------------------------------
[05/30 23:17:46    328s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:46    328s] [NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[05/30 23:17:46    328s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:46    328s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:46    328s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:46    328s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:17:46    328s] [NR-eGR] ----------------------------------------------
[05/30 23:17:46    328s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[05/30 23:17:46    328s] [NR-eGR] 
[05/30 23:17:46    328s] (I)       Total Global Routing Runtime: 0.15 seconds
[05/30 23:17:46    328s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:17:46    328s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:17:46    328s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:17:46    328s] [NR-eGR] End Peak syMemory usage = 1240.0 MB
[05/30 23:17:46    328s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
[05/30 23:17:46    328s] [hotspot] +------------+---------------+---------------+
[05/30 23:17:46    328s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:17:46    328s] [hotspot] +------------+---------------+---------------+
[05/30 23:17:46    328s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:17:46    328s] [hotspot] +------------+---------------+---------------+
[05/30 23:17:46    328s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:17:46    328s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:17:46    328s] #################################################################################
[05/30 23:17:46    328s] # Design Stage: PreRoute
[05/30 23:17:46    328s] # Design Name: microcontroller_interface_8_8
[05/30 23:17:46    328s] # Design Mode: 45nm
[05/30 23:17:46    328s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:17:46    328s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:17:46    328s] # Signoff Settings: SI Off 
[05/30 23:17:46    328s] #################################################################################
[05/30 23:17:47    328s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:17:47    328s] Calculate delays in BcWc mode...
[05/30 23:17:47    328s] Topological Sorting (REAL = 0:00:00.0, MEM = 1236.0M, InitMEM = 1236.0M)
[05/30 23:17:47    328s] Start delay calculation (fullDC) (1 T). (MEM=1235.96)
[05/30 23:17:47    329s] End AAE Lib Interpolated Model. (MEM=1252.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:17:50    332s] Total number of fetched objects 19756
[05/30 23:17:50    332s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/30 23:17:50    332s] End delay calculation. (MEM=1300.05 CPU=0:00:02.6 REAL=0:00:02.0)
[05/30 23:17:50    332s] End delay calculation (fullDC). (MEM=1300.05 CPU=0:00:03.5 REAL=0:00:03.0)
[05/30 23:17:50    332s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1300.1M) ***
[05/30 23:17:51    332s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:05:33 mem=1300.1M)
[05/30 23:17:51    332s] Effort level <high> specified for reg2reg path_group
[05/30 23:17:51    333s] Reported timing to dir ./timingReports
[05/30 23:17:51    333s] **optDesign ... cpu = 0:02:11, real = 0:02:11, mem = 1005.5M, totSessionCpu=0:05:34 **
[05/30 23:17:51    333s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1247.8M
[05/30 23:17:51    333s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1247.8M
[05/30 23:17:51    333s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1247.8M
[05/30 23:17:51    333s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.029, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1247.8M
[05/30 23:17:52    333s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1247.8M
[05/30 23:17:54    335s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.766  |  6.458  |  4.766  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.750%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:14, mem = 1004.8M, totSessionCpu=0:05:35 **
[05/30 23:17:54    335s] Deleting Cell Server ...
[05/30 23:17:54    335s] Deleting Lib Analyzer.
[05/30 23:17:54    335s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/30 23:17:54    335s] Type 'man IMPOPT-3195' for more detail.
[05/30 23:17:54    335s] *** Finished optDesign ***
[05/30 23:17:54    335s] 
[05/30 23:17:54    335s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:25 real=  0:02:26)
[05/30 23:17:54    335s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[05/30 23:17:54    335s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.9 real=0:00:04.9)
[05/30 23:17:54    335s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:22.4 real=0:00:22.4)
[05/30 23:17:54    335s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:36.0 real=0:00:36.2)
[05/30 23:17:54    335s] #optDebug: fT-R <0 2 3 1 0>
[05/30 23:17:54    335s] Info: pop threads available for lower-level modules during optimization.
[05/30 23:17:54    335s] #optDebug: fT-D <X 1 0 0 0>
[05/30 23:17:54    335s] **place_opt_design ... cpu = 0:02:15, real = 0:02:16, mem = 1194.5M **
[05/30 23:17:54    335s] *** Finished GigaPlace ***
[05/30 23:17:54    335s] 
[05/30 23:17:54    335s] *** Summary of all messages that are not suppressed in this session:
[05/30 23:17:54    335s] Severity  ID               Count  Summary                                  
[05/30 23:17:54    335s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/30 23:17:54    335s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/30 23:17:54    335s] *** Message Summary: 3 warning(s), 0 error(s)
[05/30 23:17:54    335s] 
[05/30 23:18:05    336s] <CMD> ccopt_design
[05/30 23:18:05    336s] #% Begin ccopt_design (date=05/30 23:18:05, mem=955.7M)
[05/30 23:18:05    336s] Runtime...
[05/30 23:18:06    336s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/30 23:18:06    336s] (ccopt_design): create_ccopt_clock_tree_spec
[05/30 23:18:06    336s] Creating clock tree spec for modes (timing configs): constraint_basic
[05/30 23:18:06    336s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/30 23:18:06    336s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:18:06    336s] Summary for sequential cells identification: 
[05/30 23:18:06    336s]   Identified SBFF number: 104
[05/30 23:18:06    336s]   Identified MBFF number: 0
[05/30 23:18:06    336s]   Identified SB Latch number: 0
[05/30 23:18:06    336s]   Identified MB Latch number: 0
[05/30 23:18:06    336s]   Not identified SBFF number: 16
[05/30 23:18:06    336s]   Not identified MBFF number: 0
[05/30 23:18:06    336s]   Not identified SB Latch number: 0
[05/30 23:18:06    336s]   Not identified MB Latch number: 0
[05/30 23:18:06    336s]   Number of sequential cells which are not FFs: 32
[05/30 23:18:06    336s]  Visiting view : setup_view
[05/30 23:18:06    336s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:18:06    336s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:18:06    336s]  Visiting view : hold_view
[05/30 23:18:06    336s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:18:06    336s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:18:06    336s]  Setting StdDelay to 23.90
[05/30 23:18:06    336s] Creating Cell Server, finished. 
[05/30 23:18:06    336s] 
[05/30 23:18:06    337s] Reset timing graph...
[05/30 23:18:06    337s] Ignoring AAE DB Resetting ...
[05/30 23:18:06    337s] Reset timing graph done.
[05/30 23:18:06    337s] Ignoring AAE DB Resetting ...
[05/30 23:18:07    338s] Analyzing clock structure...
[05/30 23:18:07    338s] Analyzing clock structure done.
[05/30 23:18:07    338s] Reset timing graph...
[05/30 23:18:07    338s] Ignoring AAE DB Resetting ...
[05/30 23:18:07    338s] Reset timing graph done.
[05/30 23:18:07    338s] Extracting original clock gating for clk...
[05/30 23:18:07    338s]   clock_tree clk contains 4758 sinks and 0 clock gates.
[05/30 23:18:07    338s]   Extraction for clk complete.
[05/30 23:18:07    338s] Extracting original clock gating for clk done.
[05/30 23:18:07    338s] The skew group clk/constraint_basic was created. It contains 4758 sinks and 1 sources.
[05/30 23:18:07    338s] Checking clock tree convergence...
[05/30 23:18:07    338s] Checking clock tree convergence done.
[05/30 23:18:07    338s] Preferred extra space for top nets is 0
[05/30 23:18:07    338s] Preferred extra space for trunk nets is 1
[05/30 23:18:07    338s] Preferred extra space for leaf nets is 1
[05/30 23:18:07    338s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/30 23:18:07    338s] Set place::cacheFPlanSiteMark to 1
[05/30 23:18:07    338s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/30 23:18:07    338s] Using CCOpt effort standard.
[05/30 23:18:07    338s] CCOpt::Phase::Initialization...
[05/30 23:18:07    338s] Check Prerequisites...
[05/30 23:18:07    338s] Leaving CCOpt scope - CheckPlace...
[05/30 23:18:07    338s] OPERPROF: Starting checkPlace at level 1, MEM:1186.1M
[05/30 23:18:07    338s] #spOpts: N=45 
[05/30 23:18:07    338s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1186.1M
[05/30 23:18:07    338s] Core basic site is CoreSite
[05/30 23:18:07    338s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1186.1M
[05/30 23:18:07    338s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:18:07    338s] SiteArray: use 1,102,176 bytes
[05/30 23:18:07    338s] SiteArray: current memory after site array memory allocatiion 1186.1M
[05/30 23:18:07    338s] SiteArray: FP blocked sites are writable
[05/30 23:18:07    338s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.005, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.000, REAL:0.007, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.011, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.011, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.000, REAL:0.004, MEM:1186.1M
[05/30 23:18:07    338s] Begin checking placement ... (start mem=1186.1M, init mem=1186.1M)
[05/30 23:18:07    338s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:07    338s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.030, REAL:0.038, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.010, REAL:0.013, MEM:1186.1M
[05/30 23:18:08    338s] *info: Placed = 14972         
[05/30 23:18:08    338s] *info: Unplaced = 0           
[05/30 23:18:08    338s] Placement Density:58.75%(55364/94236)
[05/30 23:18:08    338s] Placement Density (including fixed std cells):58.75%(55364/94236)
[05/30 23:18:08    338s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.000, REAL:0.008, MEM:1186.1M
[05/30 23:18:08    338s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1186.1M)
[05/30 23:18:08    338s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.101, MEM:1186.1M
[05/30 23:18:08    338s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:18:08    338s] Validating CTS configuration...
[05/30 23:18:08    338s] Checking module port directions...
[05/30 23:18:08    338s] Leaving CCOpt scope...
[05/30 23:18:08    338s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:08    338s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:08    338s] Non-default CCOpt properties:
[05/30 23:18:08    338s] preferred_extra_space is set for at least one key
[05/30 23:18:08    338s] route_type is set for at least one key
[05/30 23:18:08    338s] source_driver is set for at least one key
[05/30 23:18:08    338s] target_max_trans_sdc is set for at least one key
[05/30 23:18:08    338s] Using cell based legalization.
[05/30 23:18:08    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:1186.1M
[05/30 23:18:08    338s] #spOpts: N=45 
[05/30 23:18:08    338s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1186.1M
[05/30 23:18:08    338s] Core basic site is CoreSite
[05/30 23:18:08    338s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1186.1M
[05/30 23:18:08    338s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:18:08    338s] SiteArray: use 1,102,176 bytes
[05/30 23:18:08    338s] SiteArray: current memory after site array memory allocatiion 1186.1M
[05/30 23:18:08    338s] SiteArray: FP blocked sites are writable
[05/30 23:18:08    338s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.005, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1186.1M
[05/30 23:18:08    338s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:18:08    338s] Mark StBox On SiteArr starts
[05/30 23:18:08    338s] Mark StBox On SiteArr ends
[05/30 23:18:08    338s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.030, REAL:0.027, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Starting CMU at level 4, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.036, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.036, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1186.1M
[05/30 23:18:08    338s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1186.1M
[05/30 23:18:08    338s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1186.1MB).
[05/30 23:18:08    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:1186.1M
[05/30 23:18:08    338s] (I)       Load db... (mem=1186.1M)
[05/30 23:18:08    338s] (I)       Read data from FE... (mem=1186.1M)
[05/30 23:18:08    338s] (I)       Read nodes and places... (mem=1186.1M)
[05/30 23:18:08    338s] (I)       Number of ignored instance 0
[05/30 23:18:08    338s] (I)       numMoveCells=14972, numMacros=0  numPads=75  numMultiRowHeightInsts=0
[05/30 23:18:08    338s] (I)       Done Read nodes and places (cpu=0.010s, mem=1186.1M)
[05/30 23:18:08    338s] (I)       Read rows... (mem=1186.1M)
[05/30 23:18:08    338s] (I)       Done Read rows (cpu=0.000s, mem=1186.1M)
[05/30 23:18:08    338s] (I)       Done Read data from FE (cpu=0.010s, mem=1186.1M)
[05/30 23:18:08    338s] (I)       Done Load db (cpu=0.010s, mem=1186.1M)
[05/30 23:18:08    338s] (I)       Constructing placeable region... (mem=1186.1M)
[05/30 23:18:08    338s] (I)       Constructing bin map
[05/30 23:18:08    338s] (I)       Initialize bin information with width=34200 height=34200
[05/30 23:18:08    338s] (I)       Done constructing bin map
[05/30 23:18:08    338s] (I)       Removing 0 blocked bin with high fixed inst density
[05/30 23:18:08    338s] (I)       Compute region effective width... (mem=1186.1M)
[05/30 23:18:08    338s] (I)       Done Compute region effective width (cpu=0.000s, mem=1186.1M)
[05/30 23:18:08    338s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1186.1M)
[05/30 23:18:08    338s] Route type trimming info:
[05/30 23:18:08    338s]   No route type modifications were made.
[05/30 23:18:08    338s] Accumulated time to calculate placeable region: 0
[05/30 23:18:08    338s] (I)       Initializing Steiner engine. 
[05/30 23:18:08    339s] Rebuilding timing graph...
[05/30 23:18:09    339s] Rebuilding timing graph done.
[05/30 23:18:09    340s] End AAE Lib Interpolated Model. (MEM=1186.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:09    340s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 7 of 16 cells
[05/30 23:18:09    340s] Original list had 16 cells:
[05/30 23:18:09    340s] CLKBUFX20LVT BUFX20LVT CLKBUFX16LVT BUFX16LVT CLKBUFX12LVT BUFX12LVT CLKBUFX8LVT BUFX8LVT CLKBUFX6LVT BUFX6LVT CLKBUFX4LVT BUFX4LVT CLKBUFX3LVT BUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/30 23:18:09    340s] New trimmed list has 9 cells:
[05/30 23:18:09    340s] CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/30 23:18:09    340s] Accumulated time to calculate placeable region: 0
[05/30 23:18:09    340s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 9 of 19 cells
[05/30 23:18:09    340s] Original list had 19 cells:
[05/30 23:18:09    340s] CLKINVX20LVT INVX20LVT INVX16LVT CLKINVX16LVT INVX12LVT CLKINVX12LVT INVX8LVT CLKINVX8LVT INVX6LVT CLKINVX6LVT INVX4LVT CLKINVX4LVT INVX3LVT CLKINVX3LVT INVX2LVT CLKINVX2LVT INVX1LVT CLKINVX1LVT INVXLLVT 
[05/30 23:18:09    340s] New trimmed list has 10 cells:
[05/30 23:18:09    340s] CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT 
[05/30 23:18:09    340s] Accumulated time to calculate placeable region: 0
[05/30 23:18:09    340s] Accumulated time to calculate placeable region: 0
[05/30 23:18:11    342s] Clock tree balancer configuration for clock_tree clk:
[05/30 23:18:11    342s] Non-default CCOpt properties:
[05/30 23:18:11    342s]   route_type (leaf): default_route_type_leaf (default: default)
[05/30 23:18:11    342s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/30 23:18:11    342s]   route_type (top): default_route_type_nonleaf (default: default)
[05/30 23:18:11    342s]   source_driver: INVX1LVT/A INVX1LVT/Y (default: )
[05/30 23:18:11    342s] For power domain auto-default:
[05/30 23:18:11    342s]   Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
[05/30 23:18:11    342s]   Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
[05/30 23:18:11    342s]   Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
[05/30 23:18:11    342s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 94236.048um^2
[05/30 23:18:11    342s] Top Routing info:
[05/30 23:18:11    342s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:18:11    342s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/30 23:18:11    342s] Trunk Routing info:
[05/30 23:18:11    342s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:18:11    342s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/30 23:18:11    342s] Leaf Routing info:
[05/30 23:18:11    342s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:18:11    342s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/30 23:18:11    342s] For timing_corner slow_corner:setup, late and power domain auto-default:
[05/30 23:18:11    342s]   Slew time target (leaf):    0.100ns
[05/30 23:18:11    342s]   Slew time target (trunk):   0.100ns
[05/30 23:18:11    342s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/30 23:18:11    342s]   Buffer unit delay: 0.076ns
[05/30 23:18:11    342s]   Buffer max distance: 693.333um
[05/30 23:18:11    342s] Fastest wire driving cells and distances:
[05/30 23:18:11    342s]   Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
[05/30 23:18:11    342s]   Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
[05/30 23:18:11    342s]   Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Logic Sizing Table:
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] ----------------------------------------------------------
[05/30 23:18:11    342s] Cell    Instance count    Source    Eligible library cells
[05/30 23:18:11    342s] ----------------------------------------------------------
[05/30 23:18:11    342s]   (empty table)
[05/30 23:18:11    342s] ----------------------------------------------------------
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Clock tree balancer configuration for skew_group clk/constraint_basic:
[05/30 23:18:11    342s]   Sources:                     pin clk
[05/30 23:18:11    342s]   Total number of sinks:       4758
[05/30 23:18:11    342s]   Delay constrained sinks:     4758
[05/30 23:18:11    342s]   Non-leaf sinks:              0
[05/30 23:18:11    342s]   Ignore pins:                 0
[05/30 23:18:11    342s]  Timing corner slow_corner:setup.late:
[05/30 23:18:11    342s]   Skew target:                 0.076ns
[05/30 23:18:11    342s] Primary reporting skew group is skew_group clk/constraint_basic with 4758 clock sinks.
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Via Selection for Estimated Routes (rule default):
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] ------------------------------------------------------------------------
[05/30 23:18:11    342s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/30 23:18:11    342s] Range                            (Ohm)    (fF)     (fs)     Only
[05/30 23:18:11    342s] ------------------------------------------------------------------------
[05/30 23:18:11    342s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[05/30 23:18:11    342s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[05/30 23:18:11    342s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[05/30 23:18:11    342s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[05/30 23:18:11    342s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[05/30 23:18:11    342s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[05/30 23:18:11    342s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[05/30 23:18:11    342s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[05/30 23:18:11    342s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[05/30 23:18:11    342s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[05/30 23:18:11    342s] ------------------------------------------------------------------------
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] No ideal or dont_touch nets found in the clock tree
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Filtering reasons for cell type: buffer
[05/30 23:18:11    342s] =======================================
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:11    342s] Clock trees    Power domain    Reason              Library cells
[05/30 23:18:11    342s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:11    342s] all            auto-default    Library trimming    { BUFX12LVT BUFX16LVT BUFX20LVT BUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT
[05/30 23:18:11    342s]                                                      CLKBUFX12LVT CLKBUFX16LVT CLKBUFX2LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT
[05/30 23:18:11    342s]                                                      CLKBUFX8LVT }
[05/30 23:18:11    342s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Filtering reasons for cell type: inverter
[05/30 23:18:11    342s] =========================================
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:11    342s] Clock trees    Power domain    Reason              Library cells
[05/30 23:18:11    342s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:11    342s] all            auto-default    Library trimming    { CLKINVX12LVT CLKINVX16LVT CLKINVX1LVT CLKINVX2LVT CLKINVX3LVT CLKINVX4LVT
[05/30 23:18:11    342s]                                                      CLKINVX6LVT CLKINVX8LVT INVX12LVT INVX1LVT INVX20LVT INVX2LVT INVX3LVT
[05/30 23:18:11    342s]                                                      INVX4LVT INVX6LVT INVX8LVT INVXLLVT }
[05/30 23:18:11    342s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
[05/30 23:18:11    342s] CCOpt configuration status: all checks passed.
[05/30 23:18:11    342s] External - Set all clocks to propagated mode...
[05/30 23:18:11    342s] Innovus will update I/O latencies
[05/30 23:18:11    342s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:11    342s] Check Prerequisites done. (took cpu=0:00:03.6 real=0:00:03.6)
[05/30 23:18:11    342s] CCOpt::Phase::Initialization done. (took cpu=0:00:03.6 real=0:00:03.6)
[05/30 23:18:11    342s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1224.3M
[05/30 23:18:11    342s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1224.3M
[05/30 23:18:11    342s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1224.3M
[05/30 23:18:11    342s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1224.3M
[05/30 23:18:11    342s] Executing ccopt post-processing.
[05/30 23:18:11    342s] Synthesizing clock trees with CCOpt...
[05/30 23:18:11    342s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/30 23:18:11    342s] CCOpt::Phase::PreparingToBalance...
[05/30 23:18:11    342s] Leaving CCOpt scope - Initializing power interface...
[05/30 23:18:11    342s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Positive (advancing) pin insertion delays
[05/30 23:18:11    342s] =========================================
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Found 0 advances (0.000% of 4758 clock tree sinks)
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Negative (delaying) pin insertion delays
[05/30 23:18:11    342s] ========================================
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Found 0 delays (0.000% of 4758 clock tree sinks)
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/30 23:18:11    342s] ### Creating LA Mngr. totSessionCpu=0:05:42 mem=1224.3M
[05/30 23:18:11    342s] ### Creating LA Mngr, finished. totSessionCpu=0:05:42 mem=1224.3M
[05/30 23:18:11    342s] (I)       Reading DB...
[05/30 23:18:11    342s] (I)       Read data from FE... (mem=1224.3M)
[05/30 23:18:11    342s] (I)       Read nodes and places... (mem=1224.3M)
[05/30 23:18:11    342s] (I)       Done Read nodes and places (cpu=0.010s, mem=1224.3M)
[05/30 23:18:11    342s] (I)       Read nets... (mem=1224.3M)
[05/30 23:18:11    342s] (I)       Done Read nets (cpu=0.060s, mem=1224.3M)
[05/30 23:18:11    342s] (I)       Done Read data from FE (cpu=0.070s, mem=1224.3M)
[05/30 23:18:11    342s] (I)       before initializing RouteDB syMemory usage = 1224.3 MB
[05/30 23:18:11    342s] (I)       congestionReportName   : 
[05/30 23:18:11    342s] (I)       layerRangeFor2DCongestion : 
[05/30 23:18:11    342s] (I)       buildTerm2TermWires    : 1
[05/30 23:18:11    342s] (I)       doTrackAssignment      : 1
[05/30 23:18:11    342s] (I)       dumpBookshelfFiles     : 0
[05/30 23:18:11    342s] (I)       numThreads             : 1
[05/30 23:18:11    342s] (I)       bufferingAwareRouting  : false
[05/30 23:18:11    342s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:18:11    342s] (I)       honorPin               : false
[05/30 23:18:11    342s] (I)       honorPinGuide          : true
[05/30 23:18:11    342s] (I)       honorPartition         : false
[05/30 23:18:11    342s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:18:11    342s] (I)       allowPartitionCrossover: false
[05/30 23:18:11    342s] (I)       honorSingleEntry       : true
[05/30 23:18:11    342s] (I)       honorSingleEntryStrong : true
[05/30 23:18:11    342s] (I)       handleViaSpacingRule   : false
[05/30 23:18:11    342s] (I)       handleEolSpacingRule   : false
[05/30 23:18:11    342s] (I)       PDConstraint           : none
[05/30 23:18:11    342s] (I)       expBetterNDRHandling   : false
[05/30 23:18:11    342s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:18:11    342s] (I)       routingEffortLevel     : 3
[05/30 23:18:11    342s] (I)       effortLevel            : standard
[05/30 23:18:11    342s] [NR-eGR] minRouteLayer          : 2
[05/30 23:18:11    342s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:18:11    342s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:18:11    342s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:18:11    342s] (I)       numRowsPerGCell        : 1
[05/30 23:18:11    342s] (I)       speedUpLargeDesign     : 0
[05/30 23:18:11    342s] (I)       multiThreadingTA       : 1
[05/30 23:18:11    342s] (I)       optimizationMode       : false
[05/30 23:18:11    342s] (I)       routeSecondPG          : false
[05/30 23:18:11    342s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:18:11    342s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:18:11    342s] (I)       punchThroughDistance   : 500.00
[05/30 23:18:11    342s] (I)       scenicBound            : 1.15
[05/30 23:18:11    342s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:18:11    342s] (I)       source-to-sink ratio   : 0.00
[05/30 23:18:11    342s] (I)       targetCongestionRatioH : 1.00
[05/30 23:18:11    342s] (I)       targetCongestionRatioV : 1.00
[05/30 23:18:11    342s] (I)       layerCongestionRatio   : 0.70
[05/30 23:18:11    342s] (I)       m1CongestionRatio      : 0.10
[05/30 23:18:11    342s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:18:11    342s] (I)       localRouteEffort       : 1.00
[05/30 23:18:11    342s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:18:11    342s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:18:11    342s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:18:11    342s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:18:11    342s] (I)       routeVias              : 
[05/30 23:18:11    342s] (I)       readTROption           : true
[05/30 23:18:11    342s] (I)       extraSpacingFactor     : 1.00
[05/30 23:18:11    342s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:18:11    342s] (I)       routeSelectedNetsOnly  : false
[05/30 23:18:11    342s] (I)       clkNetUseMaxDemand     : false
[05/30 23:18:11    342s] (I)       extraDemandForClocks   : 0
[05/30 23:18:11    342s] (I)       steinerRemoveLayers    : false
[05/30 23:18:11    342s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:18:11    342s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:18:11    342s] (I)       similarTopologyRoutingFast : false
[05/30 23:18:11    342s] (I)       spanningTreeRefinement : false
[05/30 23:18:11    342s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:18:11    342s] (I)       starting read tracks
[05/30 23:18:11    342s] (I)       build grid graph
[05/30 23:18:11    342s] (I)       build grid graph start
[05/30 23:18:11    342s] [NR-eGR] Metal1 has no routable track
[05/30 23:18:11    342s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:18:11    342s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:18:11    342s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:18:11    342s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:18:11    342s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:18:11    342s] (I)       build grid graph end
[05/30 23:18:11    342s] (I)       merge level 0
[05/30 23:18:11    342s] (I)       numViaLayers=11
[05/30 23:18:11    342s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:18:11    342s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:18:11    342s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:18:11    342s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:18:11    342s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:18:11    342s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:18:11    342s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:18:11    342s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:18:11    342s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:18:11    342s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:18:11    342s] (I)       end build via table
[05/30 23:18:11    342s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:18:11    342s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:18:11    342s] (I)       readDataFromPlaceDB
[05/30 23:18:11    342s] (I)       Read net information..
[05/30 23:18:11    342s] [NR-eGR] Read numTotalNets=15041  numIgnoredNets=0
[05/30 23:18:11    342s] (I)       Read testcase time = 0.000 seconds
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] (I)       read default dcut vias
[05/30 23:18:11    342s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:18:11    342s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:18:11    342s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:18:11    342s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:18:11    342s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:18:11    342s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:18:11    342s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:18:11    342s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:18:11    342s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:18:11    342s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:18:11    342s] (I)       early_global_route_priority property id does not exist.
[05/30 23:18:11    342s] (I)       build grid graph start
[05/30 23:18:11    342s] (I)       build grid graph end
[05/30 23:18:11    342s] (I)       Model blockage into capacity
[05/30 23:18:11    342s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:18:11    342s] (I)       Modeling time = 0.000 seconds
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] (I)       Number of ignored nets = 0
[05/30 23:18:11    342s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:18:11    342s] (I)       Number of clock nets = 1.  Ignored: No
[05/30 23:18:11    342s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:18:11    342s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:18:11    342s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:18:11    342s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:18:11    342s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:18:11    342s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:18:11    342s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:18:11    342s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/30 23:18:11    342s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1224.3 MB
[05/30 23:18:11    342s] (I)       Ndr track 0 does not exist
[05/30 23:18:11    342s] (I)       Layer1  viaCost=200.00
[05/30 23:18:11    342s] (I)       Layer2  viaCost=200.00
[05/30 23:18:11    342s] (I)       Layer3  viaCost=200.00
[05/30 23:18:11    342s] (I)       Layer4  viaCost=200.00
[05/30 23:18:11    342s] (I)       Layer5  viaCost=200.00
[05/30 23:18:11    342s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:18:11    342s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:18:11    342s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:18:11    342s] (I)       Site width          :   400  (dbu)
[05/30 23:18:11    342s] (I)       Row height          :  3420  (dbu)
[05/30 23:18:11    342s] (I)       GCell width         :  3420  (dbu)
[05/30 23:18:11    342s] (I)       GCell height        :  3420  (dbu)
[05/30 23:18:11    342s] (I)       Grid                :   198   195     6
[05/30 23:18:11    342s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:18:11    342s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:18:11    342s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:18:11    342s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:18:11    342s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:18:11    342s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:18:11    342s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:18:11    342s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:18:11    342s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:18:11    342s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:18:11    342s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:18:11    342s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:18:11    342s] (I)       --------------------------------------------------------
[05/30 23:18:11    342s] 
[05/30 23:18:11    342s] [NR-eGR] ============ Routing rule table ============
[05/30 23:18:11    342s] [NR-eGR] Rule id: 0  Nets: 15041 
[05/30 23:18:11    342s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:18:11    342s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:18:11    342s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:11    342s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:11    342s] [NR-eGR] ========================================
[05/30 23:18:11    342s] [NR-eGR] 
[05/30 23:18:11    342s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:18:11    342s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:18:11    342s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:18:11    342s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:18:11    342s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:18:11    342s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:18:11    342s] (I)       After initializing earlyGlobalRoute syMemory usage = 1224.3 MB
[05/30 23:18:11    342s] (I)       Loading and dumping file time : 0.09 seconds
[05/30 23:18:11    342s] (I)       ============= Initialization =============
[05/30 23:18:11    342s] (I)       totalPins=64311  totalGlobalPin=63245 (98.34%)
[05/30 23:18:11    342s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:18:11    342s] [NR-eGR] Layer group 1: route 15041 net(s) in layer range [2, 6]
[05/30 23:18:11    342s] (I)       ============  Phase 1a Route ============
[05/30 23:18:11    342s] (I)       Phase 1a runs 0.04 seconds
[05/30 23:18:11    342s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:18:11    342s] (I)       
[05/30 23:18:11    342s] (I)       ============  Phase 1b Route ============
[05/30 23:18:11    342s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:18:11    342s] (I)       
[05/30 23:18:11    342s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.855153e+05um
[05/30 23:18:11    342s] (I)       ============  Phase 1c Route ============
[05/30 23:18:11    342s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:18:11    342s] (I)       
[05/30 23:18:11    342s] (I)       ============  Phase 1d Route ============
[05/30 23:18:11    342s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:18:11    342s] (I)       
[05/30 23:18:11    342s] (I)       ============  Phase 1e Route ============
[05/30 23:18:11    342s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:18:11    342s] (I)       Usage: 166968 = (85500 H, 81468 V) = (12.27% H, 8.20% V) = (1.462e+05um H, 1.393e+05um V)
[05/30 23:18:11    342s] (I)       
[05/30 23:18:11    342s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.855153e+05um
[05/30 23:18:11    342s] [NR-eGR] 
[05/30 23:18:11    342s] (I)       ============  Phase 1l Route ============
[05/30 23:18:11    342s] (I)       Phase 1l runs 0.04 seconds
[05/30 23:18:11    342s] (I)       
[05/30 23:18:11    342s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:18:11    342s] [NR-eGR]                        OverCon            
[05/30 23:18:11    342s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:18:11    342s] [NR-eGR]       Layer                (1)    OverCon 
[05/30 23:18:11    342s] [NR-eGR] ----------------------------------------------
[05/30 23:18:11    342s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:11    342s] [NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[05/30 23:18:11    342s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:11    342s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:11    342s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:11    342s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:11    342s] [NR-eGR] ----------------------------------------------
[05/30 23:18:11    342s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[05/30 23:18:11    342s] [NR-eGR] 
[05/30 23:18:11    342s] (I)       Total Global Routing Runtime: 0.15 seconds
[05/30 23:18:11    342s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:18:11    342s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:18:11    342s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:18:11    342s] (I)       ============= track Assignment ============
[05/30 23:18:11    342s] (I)       extract Global 3D Wires
[05/30 23:18:11    342s] (I)       Extract Global WL : time=0.01
[05/30 23:18:11    342s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:18:11    342s] (I)       Initialization real time=0.00 seconds
[05/30 23:18:11    342s] (I)       Run Multi-thread track assignment
[05/30 23:18:12    343s] (I)       Kernel real time=0.40 seconds
[05/30 23:18:12    343s] (I)       End Greedy Track Assignment
[05/30 23:18:12    343s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:12    343s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64236
[05/30 23:18:12    343s] [NR-eGR] Metal2  (2V) length: 1.142029e+05um, number of vias: 100734
[05/30 23:18:12    343s] [NR-eGR] Metal3  (3H) length: 1.341678e+05um, number of vias: 5189
[05/30 23:18:12    343s] [NR-eGR] Metal4  (4V) length: 3.599986e+04um, number of vias: 1385
[05/30 23:18:12    343s] [NR-eGR] Metal5  (5H) length: 1.590682e+04um, number of vias: 30
[05/30 23:18:12    343s] [NR-eGR] Metal6  (6V) length: 9.435850e+02um, number of vias: 0
[05/30 23:18:12    343s] [NR-eGR] Total length: 3.012210e+05um, number of vias: 171574
[05/30 23:18:12    343s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:12    343s] [NR-eGR] Total eGR-routed clock nets wire length: 1.767835e+04um 
[05/30 23:18:12    343s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:12    343s] [NR-eGR] End Peak syMemory usage = 1183.6 MB
[05/30 23:18:12    343s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.86 seconds
[05/30 23:18:12    343s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/30 23:18:12    343s] Legalization setup...
[05/30 23:18:12    343s] Using cell based legalization.
[05/30 23:18:12    343s] OPERPROF: Starting DPlace-Init at level 1, MEM:1181.0M
[05/30 23:18:12    343s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:12    343s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1181.0M
[05/30 23:18:12    343s] Core basic site is CoreSite
[05/30 23:18:12    343s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1181.0M
[05/30 23:18:12    343s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:18:12    343s] SiteArray: use 1,102,176 bytes
[05/30 23:18:12    343s] SiteArray: current memory after site array memory allocatiion 1181.0M
[05/30 23:18:12    343s] SiteArray: FP blocked sites are writable
[05/30 23:18:12    343s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.007, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.011, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1181.0M
[05/30 23:18:12    343s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:18:12    343s] Mark StBox On SiteArr starts
[05/30 23:18:12    343s] Mark StBox On SiteArr ends
[05/30 23:18:12    343s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.001, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.050, REAL:0.057, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.001, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Starting CMU at level 4, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.080, REAL:0.076, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.076, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1181.0M
[05/30 23:18:12    343s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1181.0M
[05/30 23:18:12    343s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1181.0MB).
[05/30 23:18:12    343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:1181.0M
[05/30 23:18:12    343s] (I)       Load db... (mem=1181.0M)
[05/30 23:18:12    343s] (I)       Read data from FE... (mem=1181.0M)
[05/30 23:18:12    343s] (I)       Read nodes and places... (mem=1181.0M)
[05/30 23:18:12    343s] (I)       Number of ignored instance 0
[05/30 23:18:12    343s] (I)       numMoveCells=14972, numMacros=0  numPads=75  numMultiRowHeightInsts=0
[05/30 23:18:12    343s] (I)       Done Read nodes and places (cpu=0.040s, mem=1183.2M)
[05/30 23:18:12    343s] (I)       Read rows... (mem=1183.2M)
[05/30 23:18:12    343s] (I)       Done Read rows (cpu=0.000s, mem=1183.2M)
[05/30 23:18:12    343s] (I)       Done Read data from FE (cpu=0.040s, mem=1183.2M)
[05/30 23:18:12    343s] (I)       Done Load db (cpu=0.040s, mem=1183.2M)
[05/30 23:18:12    343s] (I)       Constructing placeable region... (mem=1183.2M)
[05/30 23:18:12    343s] (I)       Constructing bin map
[05/30 23:18:12    343s] (I)       Initialize bin information with width=34200 height=34200
[05/30 23:18:12    343s] (I)       Done constructing bin map
[05/30 23:18:12    343s] (I)       Removing 0 blocked bin with high fixed inst density
[05/30 23:18:12    343s] (I)       Compute region effective width... (mem=1183.2M)
[05/30 23:18:12    343s] (I)       Done Compute region effective width (cpu=0.000s, mem=1183.2M)
[05/30 23:18:12    343s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1183.2M)
[05/30 23:18:12    343s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:12    343s] Validating CTS configuration...
[05/30 23:18:12    343s] Checking module port directions...
[05/30 23:18:12    343s] Leaving CCOpt scope...
[05/30 23:18:12    343s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:12    343s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:12    343s] Non-default CCOpt properties:
[05/30 23:18:12    343s] cts_merge_clock_gates is set for at least one key
[05/30 23:18:12    343s] cts_merge_clock_logic is set for at least one key
[05/30 23:18:12    343s] preferred_extra_space is set for at least one key
[05/30 23:18:12    343s] route_type is set for at least one key
[05/30 23:18:12    343s] source_driver is set for at least one key
[05/30 23:18:12    343s] target_max_trans_sdc is set for at least one key
[05/30 23:18:12    343s] Route type trimming info:
[05/30 23:18:12    343s]   No route type modifications were made.
[05/30 23:18:12    343s] Accumulated time to calculate placeable region: 0
[05/30 23:18:12    343s] (I)       Initializing Steiner engine. 
[05/30 23:18:13    343s] Updating RC grid for preRoute extraction ...
[05/30 23:18:13    343s] Initializing multi-corner resistance tables ...
[05/30 23:18:13    343s] Rebuilding timing graph...
[05/30 23:18:13    344s] Rebuilding timing graph done.
[05/30 23:18:13    344s] End AAE Lib Interpolated Model. (MEM=1185.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:13    344s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 7 of 16 cells
[05/30 23:18:13    344s] Original list had 16 cells:
[05/30 23:18:13    344s] CLKBUFX20LVT BUFX20LVT CLKBUFX16LVT BUFX16LVT CLKBUFX12LVT BUFX12LVT CLKBUFX8LVT BUFX8LVT CLKBUFX6LVT BUFX6LVT CLKBUFX4LVT BUFX4LVT CLKBUFX3LVT BUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/30 23:18:13    344s] New trimmed list has 9 cells:
[05/30 23:18:13    344s] CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/30 23:18:13    344s] Accumulated time to calculate placeable region: 0
[05/30 23:18:13    344s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 9 of 19 cells
[05/30 23:18:13    344s] Original list had 19 cells:
[05/30 23:18:13    344s] CLKINVX20LVT INVX20LVT INVX16LVT CLKINVX16LVT INVX12LVT CLKINVX12LVT INVX8LVT CLKINVX8LVT INVX6LVT CLKINVX6LVT INVX4LVT CLKINVX4LVT INVX3LVT CLKINVX3LVT INVX2LVT CLKINVX2LVT INVX1LVT CLKINVX1LVT INVXLLVT 
[05/30 23:18:13    344s] New trimmed list has 10 cells:
[05/30 23:18:13    344s] CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT 
[05/30 23:18:13    344s] Accumulated time to calculate placeable region: 0
[05/30 23:18:13    344s] Accumulated time to calculate placeable region: 0
[05/30 23:18:15    346s] Clock tree balancer configuration for clock_tree clk:
[05/30 23:18:15    346s] Non-default CCOpt properties:
[05/30 23:18:15    346s]   cts_merge_clock_gates: true (default: false)
[05/30 23:18:15    346s]   cts_merge_clock_logic: true (default: false)
[05/30 23:18:15    346s]   route_type (leaf): default_route_type_leaf (default: default)
[05/30 23:18:15    346s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/30 23:18:15    346s]   route_type (top): default_route_type_nonleaf (default: default)
[05/30 23:18:15    346s]   source_driver: INVX1LVT/A INVX1LVT/Y (default: )
[05/30 23:18:15    346s] For power domain auto-default:
[05/30 23:18:15    346s]   Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
[05/30 23:18:15    346s]   Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
[05/30 23:18:15    346s]   Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
[05/30 23:18:15    346s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 94236.048um^2
[05/30 23:18:15    346s] Top Routing info:
[05/30 23:18:15    346s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:18:15    346s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/30 23:18:15    346s] Trunk Routing info:
[05/30 23:18:15    346s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:18:15    346s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/30 23:18:15    346s] Leaf Routing info:
[05/30 23:18:15    346s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:18:15    346s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/30 23:18:15    346s] For timing_corner slow_corner:setup, late and power domain auto-default:
[05/30 23:18:15    346s]   Slew time target (leaf):    0.100ns
[05/30 23:18:15    346s]   Slew time target (trunk):   0.100ns
[05/30 23:18:15    346s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/30 23:18:15    346s]   Buffer unit delay: 0.076ns
[05/30 23:18:15    346s]   Buffer max distance: 693.333um
[05/30 23:18:15    346s] Fastest wire driving cells and distances:
[05/30 23:18:15    346s]   Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
[05/30 23:18:15    346s]   Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
[05/30 23:18:15    346s]   Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] Logic Sizing Table:
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] ----------------------------------------------------------
[05/30 23:18:15    346s] Cell    Instance count    Source    Eligible library cells
[05/30 23:18:15    346s] ----------------------------------------------------------
[05/30 23:18:15    346s]   (empty table)
[05/30 23:18:15    346s] ----------------------------------------------------------
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] Clock tree balancer configuration for skew_group clk/constraint_basic:
[05/30 23:18:15    346s]   Sources:                     pin clk
[05/30 23:18:15    346s]   Total number of sinks:       4758
[05/30 23:18:15    346s]   Delay constrained sinks:     4758
[05/30 23:18:15    346s]   Non-leaf sinks:              0
[05/30 23:18:15    346s]   Ignore pins:                 0
[05/30 23:18:15    346s]  Timing corner slow_corner:setup.late:
[05/30 23:18:15    346s]   Skew target:                 0.076ns
[05/30 23:18:15    346s] Primary reporting skew group is skew_group clk/constraint_basic with 4758 clock sinks.
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] Via Selection for Estimated Routes (rule default):
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] ------------------------------------------------------------------------
[05/30 23:18:15    346s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/30 23:18:15    346s] Range                            (Ohm)    (fF)     (fs)     Only
[05/30 23:18:15    346s] ------------------------------------------------------------------------
[05/30 23:18:15    346s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[05/30 23:18:15    346s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[05/30 23:18:15    346s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[05/30 23:18:15    346s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[05/30 23:18:15    346s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[05/30 23:18:15    346s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[05/30 23:18:15    346s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[05/30 23:18:15    346s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[05/30 23:18:15    346s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[05/30 23:18:15    346s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[05/30 23:18:15    346s] ------------------------------------------------------------------------
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] No ideal or dont_touch nets found in the clock tree
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] Filtering reasons for cell type: buffer
[05/30 23:18:15    346s] =======================================
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:15    346s] Clock trees    Power domain    Reason              Library cells
[05/30 23:18:15    346s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:15    346s] all            auto-default    Library trimming    { BUFX12LVT BUFX16LVT BUFX20LVT BUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT
[05/30 23:18:15    346s]                                                      CLKBUFX12LVT CLKBUFX16LVT CLKBUFX2LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT
[05/30 23:18:15    346s]                                                      CLKBUFX8LVT }
[05/30 23:18:15    346s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] Filtering reasons for cell type: inverter
[05/30 23:18:15    346s] =========================================
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:15    346s] Clock trees    Power domain    Reason              Library cells
[05/30 23:18:15    346s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:15    346s] all            auto-default    Library trimming    { CLKINVX12LVT CLKINVX16LVT CLKINVX1LVT CLKINVX2LVT CLKINVX3LVT CLKINVX4LVT
[05/30 23:18:15    346s]                                                      CLKINVX6LVT CLKINVX8LVT INVX12LVT INVX1LVT INVX20LVT INVX2LVT INVX3LVT
[05/30 23:18:15    346s]                                                      INVX4LVT INVX6LVT INVX8LVT INVXLLVT }
[05/30 23:18:15    346s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] 
[05/30 23:18:15    346s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.6)
[05/30 23:18:15    346s] CCOpt configuration status: all checks passed.
[05/30 23:18:15    346s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/30 23:18:15    346s] No exclusion drivers are needed.
[05/30 23:18:15    346s] Antenna diode management...
[05/30 23:18:15    346s]   Found 0 antenna diodes in the clock trees.
[05/30 23:18:15    346s]   
[05/30 23:18:15    346s] Antenna diode management done.
[05/30 23:18:15    346s] Adding driver cells for primary IOs...
[05/30 23:18:15    346s]   
[05/30 23:18:15    346s]   ----------------------------------------------------------------------------------------------
[05/30 23:18:15    346s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/30 23:18:15    346s]   ----------------------------------------------------------------------------------------------
[05/30 23:18:15    346s]     (empty table)
[05/30 23:18:15    346s]   ----------------------------------------------------------------------------------------------
[05/30 23:18:15    346s]   
[05/30 23:18:15    346s]   
[05/30 23:18:15    346s] Adding driver cells for primary IOs done.
[05/30 23:18:15    346s] Adding driver cell for primary IO roots...
[05/30 23:18:15    346s] Adding driver cell for primary IO roots done.
[05/30 23:18:15    346s] Maximizing clock DAG abstraction...
[05/30 23:18:15    346s] Maximizing clock DAG abstraction done.
[05/30 23:18:15    346s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.8 real=0:00:03.8)
[05/30 23:18:15    346s] Synthesizing clock trees...
[05/30 23:18:15    346s]   Preparing To Balance...
[05/30 23:18:15    346s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.010, REAL:0.000, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF: Starting DPlace-Init at level 1, MEM:1233.0M
[05/30 23:18:15    346s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:15    346s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Starting CMU at level 4, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1233.0M
[05/30 23:18:15    346s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1233.0M
[05/30 23:18:15    346s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1233.0MB).
[05/30 23:18:15    346s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:1233.0M
[05/30 23:18:15    346s]   Merging duplicate siblings in DAG...
[05/30 23:18:15    346s]     Clock DAG stats before merging:
[05/30 23:18:15    346s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/30 23:18:15    346s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/30 23:18:15    346s]     Resynthesising clock tree into netlist...
[05/30 23:18:15    346s]       Reset timing graph...
[05/30 23:18:15    346s] Ignoring AAE DB Resetting ...
[05/30 23:18:15    346s]       Reset timing graph done.
[05/30 23:18:15    346s]     Resynthesising clock tree into netlist done.
[05/30 23:18:15    346s]     
[05/30 23:18:15    346s]     Disconnecting clock tree from netlist...
[05/30 23:18:15    346s]     Disconnecting clock tree from netlist done.
[05/30 23:18:15    346s]   Merging duplicate siblings in DAG done.
[05/30 23:18:15    346s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:15    346s]   CCOpt::Phase::Construction...
[05/30 23:18:15    346s]   Stage::Clustering...
[05/30 23:18:15    346s]   Clustering...
[05/30 23:18:15    346s]     Initialize for clustering...
[05/30 23:18:15    346s]     Clock DAG stats before clustering:
[05/30 23:18:15    346s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/30 23:18:15    346s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/30 23:18:15    346s]     Computing max distances from locked parents...
[05/30 23:18:15    346s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/30 23:18:15    346s]     Computing max distances from locked parents done.
[05/30 23:18:15    346s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:15    346s]     Bottom-up phase...
[05/30 23:18:15    346s]     Clustering clock_tree clk...
[05/30 23:18:16    347s]       Rebuilding timing graph...
[05/30 23:18:16    347s]       Rebuilding timing graph done.
[05/30 23:18:16    347s] End AAE Lib Interpolated Model. (MEM=1223.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:18    348s] Accumulated time to calculate placeable region: 0
[05/30 23:18:18    348s] Accumulated time to calculate placeable region: 0
[05/30 23:18:18    348s] Accumulated time to calculate placeable region: 0
[05/30 23:18:18    348s] Accumulated time to calculate placeable region: 0
[05/30 23:18:18    348s] Accumulated time to calculate placeable region: 0
[05/30 23:18:18    348s] Accumulated time to calculate placeable region: 0
[05/30 23:18:19    350s]       Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:18:19    350s]       Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:19    350s]     Clustering clock_tree clk done.
[05/30 23:18:19    350s]     Clock DAG stats after bottom-up phase:
[05/30 23:18:19    350s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/30 23:18:19    350s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/30 23:18:19    350s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/30 23:18:19    350s]        Bufs: CLKBUFX20LVT: 53 
[05/30 23:18:19    350s]     Bottom-up phase done. (took cpu=0:00:04.2 real=0:00:04.2)
[05/30 23:18:19    350s]     Legalizing clock trees...
[05/30 23:18:19    350s]     Resynthesising clock tree into netlist...
[05/30 23:18:19    350s]       Reset timing graph...
[05/30 23:18:20    350s] Ignoring AAE DB Resetting ...
[05/30 23:18:20    350s]       Reset timing graph done.
[05/30 23:18:20    350s]     Resynthesising clock tree into netlist done.
[05/30 23:18:20    350s]     Commiting net attributes....
[05/30 23:18:20    350s]     Commiting net attributes. done.
[05/30 23:18:20    350s]     Leaving CCOpt scope - ClockRefiner...
[05/30 23:18:20    350s] Assigned high priority to 4811 cells.
[05/30 23:18:20    350s]     Performing a single pass refine place with FGC disabled for datapath.
[05/30 23:18:20    350s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1223.4M
[05/30 23:18:20    350s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:20    350s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:20    350s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Starting CMU at level 5, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.040, REAL:0.040, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.040, REAL:0.041, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:20    351s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1223.4MB).
[05/30 23:18:20    351s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.063, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF: Starting RefinePlace at level 1, MEM:1223.4M
[05/30 23:18:20    351s] *** Starting refinePlace (0:05:51 mem=1223.4M) ***
[05/30 23:18:20    351s] Total net bbox length = 2.236e+05 (1.156e+05 1.080e+05) (ext = 7.131e+03)
[05/30 23:18:20    351s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:20    351s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1223.4M
[05/30 23:18:20    351s] Starting refinePlace ...
[05/30 23:18:20    351s]   Spread Effort: high, standalone mode, useDDP on.
[05/30 23:18:20    351s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1223.4MB) @(0:05:51 - 0:05:51).
[05/30 23:18:20    351s] Move report: preRPlace moves 353 insts, mean move: 1.01 um, max move: 4.11 um
[05/30 23:18:20    351s] 	Max move on inst (DUT2_instruction_array_reg_129__1_): (88.80, 146.68) --> (91.20, 144.97)
[05/30 23:18:20    351s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: DFFSX1LVT
[05/30 23:18:20    351s] wireLenOptFixPriorityInst 4758 inst fixed
[05/30 23:18:20    351s] 
[05/30 23:18:20    351s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:18:20    351s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:20    351s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1223.4MB) @(0:05:51 - 0:05:52).
[05/30 23:18:20    351s] Move report: Detail placement moves 353 insts, mean move: 1.01 um, max move: 4.11 um
[05/30 23:18:20    351s] 	Max move on inst (DUT2_instruction_array_reg_129__1_): (88.80, 146.68) --> (91.20, 144.97)
[05/30 23:18:20    351s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1223.4MB
[05/30 23:18:20    351s] Statistics of distance of Instance movement in refine placement:
[05/30 23:18:20    351s]   maximum (X+Y) =         4.11 um
[05/30 23:18:20    351s]   inst (DUT2_instruction_array_reg_129__1_) with max move: (88.8, 146.68) -> (91.2, 144.97)
[05/30 23:18:20    351s]   mean    (X+Y) =         1.01 um
[05/30 23:18:20    351s] Summary Report:
[05/30 23:18:20    351s] Instances move: 353 (out of 15025 movable)
[05/30 23:18:20    351s] Instances flipped: 0
[05/30 23:18:20    351s] Mean displacement: 1.01 um
[05/30 23:18:20    351s] Max displacement: 4.11 um (Instance: DUT2_instruction_array_reg_129__1_) (88.8, 146.68) -> (91.2, 144.97)
[05/30 23:18:20    351s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: DFFSX1LVT
[05/30 23:18:20    351s] Total instances moved : 353
[05/30 23:18:20    351s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.570, REAL:0.582, MEM:1223.4M
[05/30 23:18:20    351s] Total net bbox length = 2.237e+05 (1.157e+05 1.081e+05) (ext = 7.131e+03)
[05/30 23:18:20    351s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1223.4MB
[05/30 23:18:20    351s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1223.4MB) @(0:05:51 - 0:05:52).
[05/30 23:18:20    351s] *** Finished refinePlace (0:05:52 mem=1223.4M) ***
[05/30 23:18:20    351s] OPERPROF: Finished RefinePlace at level 1, CPU:0.630, REAL:0.634, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF: Starting DPlace-Init at level 1, MEM:1223.4M
[05/30 23:18:20    351s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:20    351s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:20    351s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting CMU at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.036, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.037, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    351s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1223.4MB).
[05/30 23:18:21    351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:1223.4M
[05/30 23:18:21    351s]     Moved 148, flipped 30 and cell swapped 0 of 4811 clock instance(s) during refinement.
[05/30 23:18:21    351s]     The largest move was 4.11 microns for DUT2_instruction_array_reg_129__1_.
[05/30 23:18:21    351s] Moved 1 and flipped 0 of 53 clock instances (excluding sinks) during refinement
[05/30 23:18:21    351s] The largest move for clock insts (excluding sinks) was 3.42 microns. The inst with this movement was CTS_ccl_buf_00158
[05/30 23:18:21    351s] Moved 147 and flipped 30 of 4758 clock sinks during refinement.
[05/30 23:18:21    351s] The largest move for clock sinks was 4.11 microns. The inst with this movement was DUT2_instruction_array_reg_129__1_
[05/30 23:18:21    351s] Revert refine place priority changes on 0 cells.
[05/30 23:18:21    351s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF: Starting DPlace-Init at level 1, MEM:1223.4M
[05/30 23:18:21    351s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:21    351s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.002, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.002, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Starting CMU at level 4, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.080, REAL:0.084, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.085, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1223.4M
[05/30 23:18:21    351s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    351s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1223.4MB).
[05/30 23:18:21    351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.123, MEM:1223.4M
[05/30 23:18:21    351s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/30 23:18:21    351s]     Disconnecting clock tree from netlist...
[05/30 23:18:21    351s]     Disconnecting clock tree from netlist done.
[05/30 23:18:21    352s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:1223.4M
[05/30 23:18:21    352s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:21    352s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.020, REAL:0.018, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Starting CMU at level 4, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.090, REAL:0.093, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.094, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1223.4M
[05/30 23:18:21    352s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1223.4M
[05/30 23:18:21    352s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1223.4MB).
[05/30 23:18:21    352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.134, MEM:1223.4M
[05/30 23:18:21    352s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:18:21    352s]     Rebuilding timing graph...
[05/30 23:18:22    353s]     Rebuilding timing graph done.
[05/30 23:18:22    353s] End AAE Lib Interpolated Model. (MEM=1223.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:22    353s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/30 23:18:22    353s]     
[05/30 23:18:22    353s]     Clock tree legalization - Histogram:
[05/30 23:18:22    353s]     ====================================
[05/30 23:18:22    353s]     
[05/30 23:18:22    353s]     ----------------------------------
[05/30 23:18:22    353s]     Movement (um)      Number of cells
[05/30 23:18:22    353s]     ----------------------------------
[05/30 23:18:22    353s]     [3.42,3.4542)             1
[05/30 23:18:22    353s]     [3.4542,3.4884)           0
[05/30 23:18:22    353s]     [3.4884,3.5226)           0
[05/30 23:18:22    353s]     [3.5226,3.5568)           0
[05/30 23:18:22    353s]     [3.5568,3.591)            0
[05/30 23:18:22    353s]     [3.591,3.6252)            0
[05/30 23:18:22    353s]     [3.6252,3.6594)           0
[05/30 23:18:22    353s]     [3.6594,3.6936)           0
[05/30 23:18:22    353s]     [3.6936,3.7278)           0
[05/30 23:18:22    353s]     [3.7278,3.762)            0
[05/30 23:18:22    353s]     ----------------------------------
[05/30 23:18:22    353s]     
[05/30 23:18:22    353s]     
[05/30 23:18:22    353s]     Clock tree legalization - Top 10 Movements:
[05/30 23:18:22    353s]     ===========================================
[05/30 23:18:22    353s]     
[05/30 23:18:22    353s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:22    353s]     Movement (um)    Desired              Achieved             Node
[05/30 23:18:22    353s]                      location             location             
[05/30 23:18:22    353s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:22    353s]         3.42         (156.600,194.560)    (156.600,197.980)    ccl clock buffer, uid:A12fae (a lib_cell CLKBUFX20LVT) at (156.600,197.980), in power domain auto-default
[05/30 23:18:22    353s]         0            (233.705,270.465)    (233.705,270.465)    ccl_a clock buffer, uid:A12f90 (a lib_cell CLKBUFX20LVT) at (232.000,269.800), in power domain auto-default
[05/30 23:18:22    353s]         0            (141.105,212.325)    (141.105,212.325)    ccl_a clock buffer, uid:A12f8f (a lib_cell CLKBUFX20LVT) at (139.400,211.660), in power domain auto-default
[05/30 23:18:22    353s]         0            (122.505,267.045)    (122.505,267.045)    ccl_a clock buffer, uid:A12f8a (a lib_cell CLKBUFX20LVT) at (120.800,266.380), in power domain auto-default
[05/30 23:18:22    353s]         0            (167.305,273.885)    (167.305,273.885)    ccl_a clock buffer, uid:A12f87 (a lib_cell CLKBUFX20LVT) at (165.600,273.220), in power domain auto-default
[05/30 23:18:22    353s]         0            (63.305,243.105)     (63.305,243.105)     ccl_a clock buffer, uid:A12f80 (a lib_cell CLKBUFX20LVT) at (61.600,242.440), in power domain auto-default
[05/30 23:18:22    353s]         0            (119.705,219.165)    (119.705,219.165)    ccl_a clock buffer, uid:A12f77 (a lib_cell CLKBUFX20LVT) at (118.000,218.500), in power domain auto-default
[05/30 23:18:22    353s]         0            (158.305,215.745)    (158.305,215.745)    ccl_a clock buffer, uid:A12fac (a lib_cell CLKBUFX20LVT) at (156.600,215.080), in power domain auto-default
[05/30 23:18:22    353s]         0            (158.305,198.645)    (158.305,198.645)    ccl clock buffer, uid:A12fae (a lib_cell CLKBUFX20LVT) at (156.600,197.980), in power domain auto-default
[05/30 23:18:22    353s]         0            (16.705,167.865)     (16.705,167.865)     ccl_a clock buffer, uid:A12fb0 (a lib_cell CLKBUFX20LVT) at (15.000,167.200), in power domain auto-default
[05/30 23:18:22    353s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:18:22    353s]     
[05/30 23:18:22    353s]     Legalizing clock trees done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/30 23:18:22    353s]     Clock DAG stats after 'Clustering':
[05/30 23:18:22    353s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/30 23:18:22    353s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/30 23:18:22    353s]       cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/30 23:18:22    353s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:22    353s]       wire capacitance : top=0.000pF, trunk=0.133pF, leaf=1.357pF, total=1.490pF
[05/30 23:18:22    353s]       wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
[05/30 23:18:22    353s]     Clock DAG net violations after 'Clustering': none
[05/30 23:18:22    353s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/30 23:18:22    353s]       Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.084ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:22    353s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {8 <= 0.060ns, 40 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:22    353s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/30 23:18:22    353s]        Bufs: CLKBUFX20LVT: 53 
[05/30 23:18:22    353s]     Primary reporting skew group after 'Clustering':
[05/30 23:18:22    353s]       skew_group clk/constraint_basic: insertion delay [min=0.324, max=0.337, avg=0.332, sd=0.003], skew [0.013 vs 0.076], 100% {0.324, 0.337} (wid=0.013 ws=0.009) (gid=0.329 gs=0.011)
[05/30 23:18:22    353s]     Skew group summary after 'Clustering':
[05/30 23:18:22    353s]       skew_group clk/constraint_basic: insertion delay [min=0.324, max=0.337, avg=0.332, sd=0.003], skew [0.013 vs 0.076], 100% {0.324, 0.337} (wid=0.013 ws=0.009) (gid=0.329 gs=0.011)
[05/30 23:18:22    353s]     Clock network insertion delays are now [0.324ns, 0.337ns] average 0.332ns std.dev 0.003ns
[05/30 23:18:22    353s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:22    353s]     Legalizer new API calls during this step: 1074 succeeded with high effort: 1074 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:22    353s]   Clustering done. (took cpu=0:00:07.1 real=0:00:07.2)
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] Post-Clustering Statistics Report
[05/30 23:18:22    353s] =================================
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] Fanout Statistics:
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] ------------------------------------------------------------------------------------------------------
[05/30 23:18:22    353s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/30 23:18:22    353s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[05/30 23:18:22    353s] ------------------------------------------------------------------------------------------------------
[05/30 23:18:22    353s] Trunk         7       7.714       1        18        7.847      {4 <= 4, 2 <= 16, 1 <= 20}
[05/30 23:18:22    353s] Leaf         48      99.125      93       100        1.619      {2 <= 94, 1 <= 96, 9 <= 98, 36 <= 100}
[05/30 23:18:22    353s] ------------------------------------------------------------------------------------------------------
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] Clustering Failure Statistics:
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] ----------------------------------------------
[05/30 23:18:22    353s] Net Type    Clusters    Clusters    Transition
[05/30 23:18:22    353s]             Tried       Failed      Failures
[05/30 23:18:22    353s] ----------------------------------------------
[05/30 23:18:22    353s] Trunk           9          3            3
[05/30 23:18:22    353s] Leaf           48          0            0
[05/30 23:18:22    353s] ----------------------------------------------
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] Clustering Partition Statistics:
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] --------------------------------------------------------------------------------------
[05/30 23:18:22    353s] Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[05/30 23:18:22    353s]             Fraction    Fraction    Count        Size        Size    Size    Size
[05/30 23:18:22    353s] --------------------------------------------------------------------------------------
[05/30 23:18:22    353s] Trunk        0.000       1.000          3          17.333       1      48     26.577
[05/30 23:18:22    353s] Leaf         0.000       1.000          1        4758.000    4758    4758      0.000
[05/30 23:18:22    353s] --------------------------------------------------------------------------------------
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s] 
[05/30 23:18:22    353s]   Update congestion based capacitance...
[05/30 23:18:22    353s]   Resynthesising clock tree into netlist...
[05/30 23:18:22    353s]     Reset timing graph...
[05/30 23:18:23    353s] Ignoring AAE DB Resetting ...
[05/30 23:18:23    353s]     Reset timing graph done.
[05/30 23:18:23    353s]   Resynthesising clock tree into netlist done.
[05/30 23:18:23    353s]   Updating congestion map to accurately time the clock tree...
[05/30 23:18:23    353s]     Routing unrouted datapath nets connected to clock instances...
[05/30 23:18:23    353s]       Routed 0 unrouted datapath nets connected to clock instances
[05/30 23:18:23    353s]     Routing unrouted datapath nets connected to clock instances done.
[05/30 23:18:23    353s]     Leaving CCOpt scope - extractRC...
[05/30 23:18:23    353s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/30 23:18:23    353s] Extraction called for design 'microcontroller_interface_8_8' of instances=15025 and nets=15098 using extraction engine 'preRoute' .
[05/30 23:18:23    353s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:18:23    353s] RC Extraction called in multi-corner(1) mode.
[05/30 23:18:23    353s] RCMode: PreRoute
[05/30 23:18:23    353s]       RC Corner Indexes            0   
[05/30 23:18:23    353s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:18:23    353s] Resistance Scaling Factor    : 1.00000 
[05/30 23:18:23    353s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:18:23    353s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:18:23    353s] Shrink Factor                : 1.00000
[05/30 23:18:23    353s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:18:23    353s] Using Quantus QRC technology file ...
[05/30 23:18:23    353s] Updating RC grid for preRoute extraction ...
[05/30 23:18:23    353s] Initializing multi-corner resistance tables ...
[05/30 23:18:23    354s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1179.766M)
[05/30 23:18:23    354s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/30 23:18:23    354s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:23    354s]   Updating congestion map to accurately time the clock tree done.
[05/30 23:18:23    354s]   Disconnecting clock tree from netlist...
[05/30 23:18:23    354s]   Disconnecting clock tree from netlist done.
[05/30 23:18:23    354s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:18:23    354s]   Rebuilding timing graph...
[05/30 23:18:23    354s]   Rebuilding timing graph done.
[05/30 23:18:23    354s] End AAE Lib Interpolated Model. (MEM=1185.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:24    354s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/30 23:18:24    354s]   Clock DAG stats After congestion update:
[05/30 23:18:24    354s]     cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/30 23:18:24    354s]     cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/30 23:18:24    354s]     cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/30 23:18:24    354s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:24    354s]     wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.497pF
[05/30 23:18:24    354s]     wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
[05/30 23:18:24    354s]   Clock DAG net violations After congestion update: none
[05/30 23:18:24    354s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/30 23:18:24    354s]     Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.085ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:24    354s]     Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:24    354s]   Clock DAG library cell distribution After congestion update {count}:
[05/30 23:18:24    354s]      Bufs: CLKBUFX20LVT: 53 
[05/30 23:18:24    354s]   Primary reporting skew group After congestion update:
[05/30 23:18:24    354s]     skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
[05/30 23:18:24    355s]   Skew group summary After congestion update:
[05/30 23:18:24    355s]     skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
[05/30 23:18:24    355s]   Clock network insertion delays are now [0.325ns, 0.337ns] average 0.333ns std.dev 0.003ns
[05/30 23:18:24    355s]   Update congestion based capacitance done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/30 23:18:24    355s]   Stage::Clustering done. (took cpu=0:00:08.7 real=0:00:08.7)
[05/30 23:18:24    355s]   Stage::DRV Fixing...
[05/30 23:18:24    355s]   Fixing clock tree slew time and max cap violations...
[05/30 23:18:24    355s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:18:24    355s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/30 23:18:24    355s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/30 23:18:24    355s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/30 23:18:24    355s]       cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/30 23:18:24    355s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:24    355s]       wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.497pF
[05/30 23:18:24    355s]       wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
[05/30 23:18:24    355s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/30 23:18:24    355s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/30 23:18:24    355s]       Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.085ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:24    355s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:24    355s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/30 23:18:24    355s]        Bufs: CLKBUFX20LVT: 53 
[05/30 23:18:24    355s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[05/30 23:18:24    355s]       skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
[05/30 23:18:24    355s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/30 23:18:24    355s]       skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
[05/30 23:18:24    355s]     Clock network insertion delays are now [0.325ns, 0.337ns] average 0.333ns std.dev 0.003ns
[05/30 23:18:24    355s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:24    355s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:24    355s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:24    355s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/30 23:18:24    355s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:18:24    355s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/30 23:18:24    355s]       cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
[05/30 23:18:24    355s]       cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
[05/30 23:18:24    355s]       cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[05/30 23:18:24    355s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:24    355s]       wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.497pF
[05/30 23:18:24    355s]       wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
[05/30 23:18:24    355s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/30 23:18:24    355s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/30 23:18:24    355s]       Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.085ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:24    355s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:24    355s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/30 23:18:24    355s]        Bufs: CLKBUFX20LVT: 53 
[05/30 23:18:24    355s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/30 23:18:24    355s]       skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
[05/30 23:18:24    355s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/30 23:18:24    355s]       skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
[05/30 23:18:24    355s]     Clock network insertion delays are now [0.325ns, 0.337ns] average 0.333ns std.dev 0.003ns
[05/30 23:18:24    355s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:24    355s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:24    355s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:24    355s]   Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:18:24    355s]   Stage::Insertion Delay Reduction...
[05/30 23:18:24    355s]   Removing unnecessary root buffering...
[05/30 23:18:24    355s]     Info: CCOpt is analyzing the delay of a net driven by CLKBUFX20LVT/Y using a timing arc from cell CLKBUFX16LVT
[05/30 23:18:25    355s] Accumulated time to calculate placeable region: 0
[05/30 23:18:25    355s] Accumulated time to calculate placeable region: 0
[05/30 23:18:25    356s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/30 23:18:25    356s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:25    356s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/30 23:18:25    356s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/30 23:18:25    356s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:25    356s]       wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
[05/30 23:18:25    356s]       wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
[05/30 23:18:25    356s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/30 23:18:25    356s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/30 23:18:25    356s]       Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/30 23:18:25    356s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:25    356s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/30 23:18:25    356s]        Bufs: CLKBUFX20LVT: 52 
[05/30 23:18:25    356s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[05/30 23:18:25    356s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:25    356s]     Skew group summary after 'Removing unnecessary root buffering':
[05/30 23:18:25    356s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:26    356s]     Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
[05/30 23:18:26    356s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:26    356s]     Legalizer new API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:26    356s]   Removing unnecessary root buffering done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/30 23:18:26    356s]   Removing unconstrained drivers...
[05/30 23:18:26    356s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/30 23:18:26    356s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:26    356s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/30 23:18:26    356s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/30 23:18:26    356s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:26    356s]       wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
[05/30 23:18:26    356s]       wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
[05/30 23:18:26    356s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/30 23:18:26    356s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/30 23:18:26    356s]       Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/30 23:18:26    356s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:26    356s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/30 23:18:26    356s]        Bufs: CLKBUFX20LVT: 52 
[05/30 23:18:26    356s]     Primary reporting skew group after 'Removing unconstrained drivers':
[05/30 23:18:26    356s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:26    356s]     Skew group summary after 'Removing unconstrained drivers':
[05/30 23:18:26    356s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:26    356s]     Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
[05/30 23:18:26    356s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:26    356s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:26    356s]   Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:26    356s]   Reducing insertion delay 1...
[05/30 23:18:26    357s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/30 23:18:26    357s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:26    357s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/30 23:18:26    357s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/30 23:18:26    357s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:26    357s]       wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
[05/30 23:18:26    357s]       wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
[05/30 23:18:26    357s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/30 23:18:26    357s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/30 23:18:26    357s]       Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/30 23:18:26    357s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:26    357s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/30 23:18:26    357s]        Bufs: CLKBUFX20LVT: 52 
[05/30 23:18:26    357s]     Primary reporting skew group after 'Reducing insertion delay 1':
[05/30 23:18:26    357s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:26    357s]     Skew group summary after 'Reducing insertion delay 1':
[05/30 23:18:26    357s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:26    357s]     Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
[05/30 23:18:26    357s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:26    357s]     Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:26    357s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:26    357s]   Removing longest path buffering...
[05/30 23:18:27    357s]     Clock DAG stats after 'Removing longest path buffering':
[05/30 23:18:27    357s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:27    357s]       cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
[05/30 23:18:27    357s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/30 23:18:27    357s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:27    357s]       wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
[05/30 23:18:27    357s]       wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
[05/30 23:18:27    357s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/30 23:18:27    357s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/30 23:18:27    357s]       Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/30 23:18:27    357s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:27    357s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/30 23:18:27    357s]        Bufs: CLKBUFX20LVT: 52 
[05/30 23:18:27    358s]     Primary reporting skew group after 'Removing longest path buffering':
[05/30 23:18:27    358s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:27    358s]     Skew group summary after 'Removing longest path buffering':
[05/30 23:18:27    358s]       skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
[05/30 23:18:27    358s]     Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
[05/30 23:18:27    358s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:27    358s]     Legalizer new API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:27    358s]   Removing longest path buffering done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/30 23:18:27    358s]   Reducing insertion delay 2...
[05/30 23:18:34    364s]     Info: CCOpt is analyzing the delay of a net driven by CLKBUFX12LVT/Y using a timing arc from cell CLKBUFX20LVT
[05/30 23:18:35    366s]     Info: CCOpt is analyzing the delay of a net driven by CLKBUFX16LVT/Y using a timing arc from cell CLKBUFX20LVT
[05/30 23:18:35    366s] Path optimization required 710 stage delay updates 
[05/30 23:18:35    366s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/30 23:18:35    366s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:35    366s]       cell areas       : b=425.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
[05/30 23:18:35    366s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/30 23:18:35    366s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:35    366s]       wire capacitance : top=0.000pF, trunk=0.128pF, leaf=1.366pF, total=1.494pF
[05/30 23:18:35    366s]       wire lengths     : top=0.000um, trunk=1927.090um, leaf=17782.027um, total=19709.117um
[05/30 23:18:35    366s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/30 23:18:35    366s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/30 23:18:35    366s]       Trunk : target=0.100ns count=5 avg=0.066ns sd=0.022ns min=0.037ns max=0.083ns {2 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:35    366s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.064ns {5 <= 0.060ns, 43 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:35    366s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/30 23:18:35    366s]        Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 1 
[05/30 23:18:35    366s]     Primary reporting skew group after 'Reducing insertion delay 2':
[05/30 23:18:35    366s]       skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.008) (gid=0.266 gs=0.009)
[05/30 23:18:35    366s]     Skew group summary after 'Reducing insertion delay 2':
[05/30 23:18:35    366s]       skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.008) (gid=0.266 gs=0.009)
[05/30 23:18:35    366s]     Clock network insertion delays are now [0.264ns, 0.275ns] average 0.271ns std.dev 0.002ns
[05/30 23:18:35    366s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:35    366s]     Legalizer new API calls during this step: 317 succeeded with high effort: 317 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:35    366s]   Reducing insertion delay 2 done. (took cpu=0:00:08.1 real=0:00:08.1)
[05/30 23:18:35    366s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:11.0 real=0:00:11.0)
[05/30 23:18:35    366s]   CCOpt::Phase::Construction done. (took cpu=0:00:20.0 real=0:00:20.1)
[05/30 23:18:35    366s]   CCOpt::Phase::Implementation...
[05/30 23:18:35    366s]   Stage::Reducing Power...
[05/30 23:18:35    366s]   Improving clock tree routing...
[05/30 23:18:35    366s]     Iteration 1...
[05/30 23:18:35    366s]     Iteration 1 done.
[05/30 23:18:35    366s]     Clock DAG stats after 'Improving clock tree routing':
[05/30 23:18:35    366s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:35    366s]       cell areas       : b=425.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
[05/30 23:18:35    366s]       cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
[05/30 23:18:35    366s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:35    366s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:35    366s]       wire lengths     : top=0.000um, trunk=1892.180um, leaf=17782.027um, total=19674.207um
[05/30 23:18:35    366s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/30 23:18:35    366s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/30 23:18:35    366s]       Trunk : target=0.100ns count=5 avg=0.066ns sd=0.021ns min=0.037ns max=0.082ns {2 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:35    366s]       Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.064ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:35    366s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/30 23:18:35    366s]        Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 1 
[05/30 23:18:35    366s]     Primary reporting skew group after 'Improving clock tree routing':
[05/30 23:18:35    366s]       skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.009) (gid=0.266 gs=0.009)
[05/30 23:18:35    366s]     Skew group summary after 'Improving clock tree routing':
[05/30 23:18:35    366s]       skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.009) (gid=0.266 gs=0.009)
[05/30 23:18:35    366s]     Clock network insertion delays are now [0.264ns, 0.275ns] average 0.271ns std.dev 0.002ns
[05/30 23:18:35    366s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:35    366s]     Legalizer new API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:35    366s]   Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:18:35    366s]   Reducing clock tree power 1...
[05/30 23:18:35    366s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/30 23:18:39    369s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:39    369s]     100% 
[05/30 23:18:39    369s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/30 23:18:39    369s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:39    369s]       cell areas       : b=291.042um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=291.042um^2
[05/30 23:18:39    369s]       cell capacitance : b=0.076pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.076pF
[05/30 23:18:39    369s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:39    369s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:39    369s]       wire lengths     : top=0.000um, trunk=1891.929um, leaf=17779.215um, total=19671.144um
[05/30 23:18:39    369s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/30 23:18:39    369s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/30 23:18:39    369s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.073ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:39    369s]       Leaf  : target=0.100ns count=48 avg=0.083ns sd=0.007ns min=0.068ns max=0.090ns {0 <= 0.060ns, 10 <= 0.080ns, 38 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:39    369s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/30 23:18:39    369s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 10 CLKBUFX12LVT: 38 CLKBUFX6LVT: 1 
[05/30 23:18:39    370s]     Primary reporting skew group after 'Reducing clock tree power 1':
[05/30 23:18:39    370s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
[05/30 23:18:39    370s]     Skew group summary after 'Reducing clock tree power 1':
[05/30 23:18:39    370s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
[05/30 23:18:39    370s]     Clock network insertion delays are now [0.272ns, 0.283ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:39    370s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:39    370s]     Legalizer new API calls during this step: 166 succeeded with high effort: 166 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:39    370s]   Reducing clock tree power 1 done. (took cpu=0:00:03.5 real=0:00:03.5)
[05/30 23:18:39    370s]   Reducing clock tree power 2...
[05/30 23:18:39    370s] Path optimization required 0 stage delay updates 
[05/30 23:18:39    370s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/30 23:18:39    370s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:39    370s]       cell areas       : b=291.042um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=291.042um^2
[05/30 23:18:39    370s]       cell capacitance : b=0.076pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.076pF
[05/30 23:18:39    370s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:39    370s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:39    370s]       wire lengths     : top=0.000um, trunk=1891.929um, leaf=17779.215um, total=19671.144um
[05/30 23:18:39    370s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/30 23:18:39    370s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/30 23:18:39    370s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.073ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:39    370s]       Leaf  : target=0.100ns count=48 avg=0.083ns sd=0.007ns min=0.068ns max=0.090ns {0 <= 0.060ns, 10 <= 0.080ns, 38 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:39    370s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/30 23:18:39    370s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 10 CLKBUFX12LVT: 38 CLKBUFX6LVT: 1 
[05/30 23:18:39    370s]     Primary reporting skew group after 'Reducing clock tree power 2':
[05/30 23:18:39    370s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
[05/30 23:18:39    370s]     Skew group summary after 'Reducing clock tree power 2':
[05/30 23:18:39    370s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
[05/30 23:18:39    370s]     Clock network insertion delays are now [0.272ns, 0.283ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:39    370s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:39    370s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:39    370s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:18:39    370s]   Stage::Reducing Power done. (took cpu=0:00:04.1 real=0:00:04.1)
[05/30 23:18:39    370s]   Stage::Balancing...
[05/30 23:18:39    370s]   Approximately balancing fragments step...
[05/30 23:18:39    370s]     Resolve constraints - Approximately balancing fragments...
[05/30 23:18:39    370s]     Resolving skew group constraints...
[05/30 23:18:40    371s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/30 23:18:40    371s]     Resolving skew group constraints done.
[05/30 23:18:40    371s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/30 23:18:40    371s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/30 23:18:40    371s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[05/30 23:18:40    371s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:18:40    371s]     Approximately balancing fragments...
[05/30 23:18:40    371s]       Moving gates to improve sub-tree skew...
[05/30 23:18:40    371s]         Tried: 54 Succeeded: 0
[05/30 23:18:40    371s]         Topology Tried: 0 Succeeded: 0
[05/30 23:18:40    371s]         0 Succeeded with SS ratio
[05/30 23:18:40    371s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/30 23:18:40    371s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/30 23:18:41    371s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/30 23:18:41    371s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:41    371s]           cell areas       : b=291.042um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=291.042um^2
[05/30 23:18:41    371s]           cell capacitance : b=0.076pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.076pF
[05/30 23:18:41    371s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:41    371s]           wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:41    371s]           wire lengths     : top=0.000um, trunk=1891.929um, leaf=17779.215um, total=19671.144um
[05/30 23:18:41    371s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/30 23:18:41    371s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/30 23:18:41    371s]           Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.073ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:41    371s]           Leaf  : target=0.100ns count=48 avg=0.083ns sd=0.007ns min=0.068ns max=0.090ns {0 <= 0.060ns, 10 <= 0.080ns, 38 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:41    371s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/30 23:18:41    371s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 10 CLKBUFX12LVT: 38 CLKBUFX6LVT: 1 
[05/30 23:18:41    371s]         Clock network insertion delays are now [0.272ns, 0.283ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:41    371s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:41    371s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:41    371s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:41    371s]       Approximately balancing fragments bottom up...
[05/30 23:18:41    371s]         bottom up balancing: Info: CCOpt is analyzing the delay of a net driven by CLKBUFX6LVT/Y using a timing arc from cell BUFX2LVT
[05/30 23:18:42    373s]         ...20% ...40% ...60% ...80% ...100% 
[05/30 23:18:42    373s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/30 23:18:42    373s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:42    373s]           cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:42    373s]           cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:42    373s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:42    373s]           wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:42    373s]           wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:42    373s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/30 23:18:42    373s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/30 23:18:42    373s]           Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:42    373s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:42    373s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/30 23:18:42    373s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:42    373s]         Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:42    373s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:42    373s]         Legalizer new API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:42    373s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/30 23:18:42    373s]       Approximately balancing fragments, wire and cell delays...
[05/30 23:18:42    373s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/30 23:18:42    373s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/30 23:18:42    373s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:42    373s]           cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:42    373s]           cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:42    373s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:42    373s]           wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:42    373s]           wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:42    373s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/30 23:18:42    373s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/30 23:18:42    373s]           Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:42    373s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:42    373s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/30 23:18:42    373s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:42    373s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/30 23:18:42    373s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:42    373s]     Approximately balancing fragments done.
[05/30 23:18:43    373s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/30 23:18:43    373s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:43    373s]       cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:43    373s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:43    373s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:43    373s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:43    373s]       wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:43    373s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/30 23:18:43    373s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/30 23:18:43    373s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:43    373s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:43    373s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/30 23:18:43    373s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:43    373s]     Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:43    373s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:43    373s]     Legalizer new API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:43    373s]   Approximately balancing fragments step done. (took cpu=0:00:03.3 real=0:00:03.3)
[05/30 23:18:43    373s]   Clock DAG stats after Approximately balancing fragments:
[05/30 23:18:43    373s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:43    373s]     cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:43    373s]     cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:43    373s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:43    373s]     wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:43    373s]     wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:43    373s]   Clock DAG net violations after Approximately balancing fragments: none
[05/30 23:18:43    373s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/30 23:18:43    373s]     Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:43    373s]     Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:43    373s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/30 23:18:43    373s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:43    374s]   Primary reporting skew group after Approximately balancing fragments:
[05/30 23:18:43    374s]     skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:43    374s]   Skew group summary after Approximately balancing fragments:
[05/30 23:18:43    374s]     skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:43    374s]   Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:43    374s]   Improving fragments clock skew...
[05/30 23:18:43    374s]     Clock DAG stats after 'Improving fragments clock skew':
[05/30 23:18:43    374s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:43    374s]       cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:43    374s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:43    374s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:43    374s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:43    374s]       wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:43    374s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/30 23:18:43    374s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/30 23:18:43    374s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:43    374s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:43    374s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/30 23:18:43    374s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:43    374s]     Primary reporting skew group after 'Improving fragments clock skew':
[05/30 23:18:43    374s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:43    374s]     Skew group summary after 'Improving fragments clock skew':
[05/30 23:18:43    374s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:43    374s]     Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:43    374s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:43    374s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:43    374s]   Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:18:43    374s]   Approximately balancing step...
[05/30 23:18:43    374s]     Resolve constraints - Approximately balancing...
[05/30 23:18:43    374s]     Resolving skew group constraints...
[05/30 23:18:44    374s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/30 23:18:44    374s]     Resolving skew group constraints done.
[05/30 23:18:44    374s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/30 23:18:44    374s]     Approximately balancing...
[05/30 23:18:44    374s]       Approximately balancing, wire and cell delays...
[05/30 23:18:44    374s]       Approximately balancing, wire and cell delays, iteration 1...
[05/30 23:18:44    374s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/30 23:18:44    374s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:44    374s]           cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:44    374s]           cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:44    374s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:44    374s]           wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:44    374s]           wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:44    374s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/30 23:18:44    374s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/30 23:18:44    374s]           Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    374s]           Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    374s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/30 23:18:44    374s]            Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:44    374s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/30 23:18:44    374s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:18:44    374s]     Approximately balancing done.
[05/30 23:18:44    374s]     Clock DAG stats after 'Approximately balancing step':
[05/30 23:18:44    374s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:44    374s]       cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:44    374s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:44    374s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:44    374s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:44    374s]       wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:44    374s]     Clock DAG net violations after 'Approximately balancing step': none
[05/30 23:18:44    374s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/30 23:18:44    374s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    374s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    374s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/30 23:18:44    374s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:44    374s]     Primary reporting skew group after 'Approximately balancing step':
[05/30 23:18:44    374s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:44    375s]     Skew group summary after 'Approximately balancing step':
[05/30 23:18:44    375s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:44    375s]     Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:44    375s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:44    375s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:44    375s]   Approximately balancing step done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/30 23:18:44    375s]   Fixing clock tree overload...
[05/30 23:18:44    375s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:18:44    375s]     Clock DAG stats after 'Fixing clock tree overload':
[05/30 23:18:44    375s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:44    375s]       cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:44    375s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:44    375s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:44    375s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:44    375s]       wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:44    375s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/30 23:18:44    375s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/30 23:18:44    375s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    375s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    375s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/30 23:18:44    375s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:44    375s]     Primary reporting skew group after 'Fixing clock tree overload':
[05/30 23:18:44    375s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:44    375s]     Skew group summary after 'Fixing clock tree overload':
[05/30 23:18:44    375s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:44    375s]     Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:44    375s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:44    375s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:44    375s]   Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:44    375s]   Approximately balancing paths...
[05/30 23:18:44    375s]     Added 0 buffers.
[05/30 23:18:44    375s]     Clock DAG stats after 'Approximately balancing paths':
[05/30 23:18:44    375s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:44    375s]       cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:44    375s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:44    375s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:44    375s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:44    375s]       wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:44    375s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/30 23:18:44    375s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/30 23:18:44    375s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    375s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:44    375s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/30 23:18:44    375s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:44    375s]     Primary reporting skew group after 'Approximately balancing paths':
[05/30 23:18:44    375s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:44    375s]     Skew group summary after 'Approximately balancing paths':
[05/30 23:18:44    375s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
[05/30 23:18:44    375s]     Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
[05/30 23:18:44    375s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:44    375s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:44    375s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:44    375s]   Stage::Balancing done. (took cpu=0:00:05.0 real=0:00:05.0)
[05/30 23:18:44    375s]   Stage::Polishing...
[05/30 23:18:44    375s]   Resynthesising clock tree into netlist...
[05/30 23:18:44    375s]     Reset timing graph...
[05/30 23:18:44    375s] Ignoring AAE DB Resetting ...
[05/30 23:18:44    375s]     Reset timing graph done.
[05/30 23:18:45    375s]   Resynthesising clock tree into netlist done.
[05/30 23:18:45    375s]   Updating congestion map to accurately time the clock tree...
[05/30 23:18:45    375s]     Routing unrouted datapath nets connected to clock instances...
[05/30 23:18:45    375s]       Routed 0 unrouted datapath nets connected to clock instances
[05/30 23:18:45    375s]     Routing unrouted datapath nets connected to clock instances done.
[05/30 23:18:45    375s]     Leaving CCOpt scope - extractRC...
[05/30 23:18:45    375s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/30 23:18:45    375s] Extraction called for design 'microcontroller_interface_8_8' of instances=15024 and nets=15097 using extraction engine 'preRoute' .
[05/30 23:18:45    375s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:18:45    375s] RC Extraction called in multi-corner(1) mode.
[05/30 23:18:45    375s] RCMode: PreRoute
[05/30 23:18:45    375s]       RC Corner Indexes            0   
[05/30 23:18:45    375s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:18:45    375s] Resistance Scaling Factor    : 1.00000 
[05/30 23:18:45    375s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:18:45    375s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:18:45    375s] Shrink Factor                : 1.00000
[05/30 23:18:45    375s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:18:45    375s] Using Quantus QRC technology file ...
[05/30 23:18:45    375s] Updating RC grid for preRoute extraction ...
[05/30 23:18:45    375s] Initializing multi-corner resistance tables ...
[05/30 23:18:45    375s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1182.820M)
[05/30 23:18:45    375s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/30 23:18:45    375s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:45    375s]   Updating congestion map to accurately time the clock tree done.
[05/30 23:18:45    375s]   Disconnecting clock tree from netlist...
[05/30 23:18:45    375s]   Disconnecting clock tree from netlist done.
[05/30 23:18:45    375s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:18:45    375s]   Rebuilding timing graph...
[05/30 23:18:45    376s]   Rebuilding timing graph done.
[05/30 23:18:45    376s] End AAE Lib Interpolated Model. (MEM=1188.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:46    376s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/30 23:18:46    376s]   Clock DAG stats After congestion update:
[05/30 23:18:46    376s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:46    376s]     cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:46    376s]     cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:46    376s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:46    376s]     wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.365pF, total=1.492pF
[05/30 23:18:46    376s]     wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:46    376s]   Clock DAG net violations After congestion update: none
[05/30 23:18:46    376s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/30 23:18:46    376s]     Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:46    376s]     Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:46    376s]   Clock DAG library cell distribution After congestion update {count}:
[05/30 23:18:46    376s]      Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:46    376s]   Primary reporting skew group After congestion update:
[05/30 23:18:46    376s]     skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
[05/30 23:18:46    376s]   Skew group summary After congestion update:
[05/30 23:18:46    376s]     skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
[05/30 23:18:46    376s]   Clock network insertion delays are now [0.274ns, 0.283ns] average 0.280ns std.dev 0.002ns
[05/30 23:18:46    376s]   Merging balancing drivers for power...
[05/30 23:18:46    376s]     Tried: 54 Succeeded: 0
[05/30 23:18:46    376s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/30 23:18:46    376s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:46    376s]       cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:46    376s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:46    376s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:46    376s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.365pF, total=1.492pF
[05/30 23:18:46    376s]       wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:46    376s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/30 23:18:46    376s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/30 23:18:46    376s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:46    376s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:46    376s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/30 23:18:46    376s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:46    376s]     Primary reporting skew group after 'Merging balancing drivers for power':
[05/30 23:18:46    376s]       skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
[05/30 23:18:46    377s]     Skew group summary after 'Merging balancing drivers for power':
[05/30 23:18:46    377s]       skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
[05/30 23:18:46    377s]     Clock network insertion delays are now [0.274ns, 0.283ns] average 0.280ns std.dev 0.002ns
[05/30 23:18:46    377s]     BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/30 23:18:46    377s]     {clk/constraint_basic,WC: 0.282 -> 0.283}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:46    377s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:46    377s]   Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:46    377s]   Improving clock skew...
[05/30 23:18:46    377s]     Clock DAG stats after 'Improving clock skew':
[05/30 23:18:46    377s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:46    377s]       cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
[05/30 23:18:46    377s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[05/30 23:18:46    377s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:46    377s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.365pF, total=1.492pF
[05/30 23:18:46    377s]       wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
[05/30 23:18:46    377s]     Clock DAG net violations after 'Improving clock skew': none
[05/30 23:18:46    377s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/30 23:18:46    377s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:46    377s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:46    377s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/30 23:18:46    377s]        Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
[05/30 23:18:46    377s]     Primary reporting skew group after 'Improving clock skew':
[05/30 23:18:46    377s]       skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
[05/30 23:18:46    377s]     Skew group summary after 'Improving clock skew':
[05/30 23:18:46    377s]       skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
[05/30 23:18:46    377s]     Clock network insertion delays are now [0.274ns, 0.283ns] average 0.280ns std.dev 0.002ns
[05/30 23:18:46    377s]     BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/30 23:18:46    377s]     {clk/constraint_basic,WC: 0.282 -> 0.283}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:46    377s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:46    377s]   Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:46    377s]   Reducing clock tree power 3...
[05/30 23:18:46    377s]     Initial gate capacitance is (rise=1.186pF fall=1.046pF).
[05/30 23:18:46    377s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/30 23:18:47    378s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:47    378s]     100% 
[05/30 23:18:47    378s]     Stopping in iteration 1: unable to make further power recovery in this step.
[05/30 23:18:47    378s]     Iteration 1: gate capacitance is (rise=1.183pF fall=1.044pF).
[05/30 23:18:47    378s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/30 23:18:47    378s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:47    378s]       cell areas       : b=269.838um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=269.838um^2
[05/30 23:18:47    378s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:18:47    378s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:47    378s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:47    378s]       wire lengths     : top=0.000um, trunk=1894.048um, leaf=17777.191um, total=19671.239um
[05/30 23:18:47    378s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/30 23:18:47    378s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/30 23:18:47    378s]       Trunk : target=0.100ns count=5 avg=0.068ns sd=0.021ns min=0.034ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:47    378s]       Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:47    378s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/30 23:18:47    378s]        Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 48 CLKBUFX6LVT: 1 
[05/30 23:18:47    378s]     Primary reporting skew group after 'Reducing clock tree power 3':
[05/30 23:18:47    378s]       skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.286, avg=0.283, sd=0.001], skew [0.007 vs 0.076], 100% {0.279, 0.286} (wid=0.012 ws=0.008) (gid=0.279 gs=0.006)
[05/30 23:18:47    378s]     Skew group summary after 'Reducing clock tree power 3':
[05/30 23:18:47    378s]       skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.286, avg=0.283, sd=0.001], skew [0.007 vs 0.076], 100% {0.279, 0.286} (wid=0.012 ws=0.008) (gid=0.279 gs=0.006)
[05/30 23:18:47    378s]     Clock network insertion delays are now [0.279ns, 0.286ns] average 0.283ns std.dev 0.001ns
[05/30 23:18:47    378s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/30 23:18:47    378s]     {clk/constraint_basic,WC: 0.282 -> 0.286}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:47    378s]     Legalizer new API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:47    378s]   Reducing clock tree power 3 done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/30 23:18:47    378s]   Improving insertion delay...
[05/30 23:18:48    378s]     Clock DAG stats after 'Improving insertion delay':
[05/30 23:18:48    378s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:48    378s]       cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:18:48    378s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:18:48    378s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:48    378s]       wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
[05/30 23:18:48    378s]       wire lengths     : top=0.000um, trunk=1894.013um, leaf=17777.191um, total=19671.204um
[05/30 23:18:48    378s]     Clock DAG net violations after 'Improving insertion delay': none
[05/30 23:18:48    378s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/30 23:18:48    378s]       Trunk : target=0.100ns count=5 avg=0.065ns sd=0.022ns min=0.041ns max=0.082ns {2 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:48    378s]       Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:48    378s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/30 23:18:48    378s]        Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:18:48    378s]     Primary reporting skew group after 'Improving insertion delay':
[05/30 23:18:48    378s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.277, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.280} (wid=0.012 ws=0.008) (gid=0.272 gs=0.006)
[05/30 23:18:48    378s]     Skew group summary after 'Improving insertion delay':
[05/30 23:18:48    378s]       skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.277, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.280} (wid=0.012 ws=0.008) (gid=0.272 gs=0.006)
[05/30 23:18:48    378s]     Clock network insertion delays are now [0.272ns, 0.280ns] average 0.277ns std.dev 0.001ns
[05/30 23:18:48    378s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:48    378s]     Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:48    378s]   Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:18:48    378s]   Total capacitance is (rise=2.675pF fall=2.536pF), of which (rise=1.492pF fall=1.492pF) is wire, and (rise=1.184pF fall=1.044pF) is gate.
[05/30 23:18:48    378s]   Stage::Polishing done. (took cpu=0:00:03.5 real=0:00:03.5)
[05/30 23:18:48    378s]   Stage::Updating netlist...
[05/30 23:18:48    378s]   Reset timing graph...
[05/30 23:18:48    379s] Ignoring AAE DB Resetting ...
[05/30 23:18:48    379s]   Reset timing graph done.
[05/30 23:18:48    379s]   Setting non-default rules before calling refine place.
[05/30 23:18:48    379s]   ClockRefiner...
[05/30 23:18:48    379s] Assigned high priority to 52 cells.
[05/30 23:18:48    379s]   Performing Clock Only Refine Place.
[05/30 23:18:48    379s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1226.8M
[05/30 23:18:48    379s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:48    379s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1226.8M
[05/30 23:18:48    379s] Info: 52 insts are soft-fixed.
[05/30 23:18:48    379s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Starting CMU at level 5, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.031, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.031, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1226.8MB).
[05/30 23:18:48    379s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Starting RefinePlace at level 1, MEM:1226.8M
[05/30 23:18:48    379s] *** Starting refinePlace (0:06:19 mem=1226.8M) ***
[05/30 23:18:48    379s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.129e+03)
[05/30 23:18:48    379s] Info: 52 insts are soft-fixed.
[05/30 23:18:48    379s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:48    379s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:48    379s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1226.8M
[05/30 23:18:48    379s] Starting refinePlace ...
[05/30 23:18:48    379s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:48    379s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1226.8MB
[05/30 23:18:48    379s] Statistics of distance of Instance movement in refine placement:
[05/30 23:18:48    379s]   maximum (X+Y) =         0.00 um
[05/30 23:18:48    379s]   mean    (X+Y) =         0.00 um
[05/30 23:18:48    379s] Summary Report:
[05/30 23:18:48    379s] Instances move: 0 (out of 15024 movable)
[05/30 23:18:48    379s] Instances flipped: 0
[05/30 23:18:48    379s] Mean displacement: 0.00 um
[05/30 23:18:48    379s] Max displacement: 0.00 um 
[05/30 23:18:48    379s] Total instances moved : 0
[05/30 23:18:48    379s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1226.8M
[05/30 23:18:48    379s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.129e+03)
[05/30 23:18:48    379s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1226.8MB
[05/30 23:18:48    379s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1226.8MB) @(0:06:19 - 0:06:19).
[05/30 23:18:48    379s] *** Finished refinePlace (0:06:19 mem=1226.8M) ***
[05/30 23:18:48    379s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.054, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Starting DPlace-Init at level 1, MEM:1226.8M
[05/30 23:18:48    379s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:48    379s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.010, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Starting CMU at level 4, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.029, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1226.8MB).
[05/30 23:18:48    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1226.8M
[05/30 23:18:48    379s]   Moved 0, flipped 0 and cell swapped 0 of 4810 clock instance(s) during refinement.
[05/30 23:18:48    379s]   The largest move was 0 microns for .
[05/30 23:18:48    379s] Moved 0 and flipped 0 of 52 clock instances (excluding sinks) during refinement
[05/30 23:18:48    379s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/30 23:18:48    379s] Moved 0 and flipped 0 of 4758 clock sinks during refinement.
[05/30 23:18:48    379s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/30 23:18:48    379s] Revert refine place priority changes on 0 cells.
[05/30 23:18:48    379s]   ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:48    379s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/30 23:18:48    379s]   CCOpt::Phase::Implementation done. (took cpu=0:00:13.0 real=0:00:13.0)
[05/30 23:18:48    379s]   CCOpt::Phase::eGRPC...
[05/30 23:18:48    379s]   eGR Post Conditioning loop iteration 0...
[05/30 23:18:48    379s]     Clock implementation routing...
[05/30 23:18:48    379s]       Leaving CCOpt scope - Routing Tools...
[05/30 23:18:48    379s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1226.8M
[05/30 23:18:48    379s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1226.8M
[05/30 23:18:48    379s] Net route status summary:
[05/30 23:18:48    379s]   Clock:        53 (unrouted=53, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:18:48    379s]   Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:18:48    379s]       Routing using eGR only...
[05/30 23:18:48    379s]         Early Global Route - eGR only step...
[05/30 23:18:48    379s] (ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
[05/30 23:18:48    379s] (ccopt eGR): Start to route 53 all nets
[05/30 23:18:48    379s] [PSP]    Started earlyGlobalRoute kernel
[05/30 23:18:48    379s] [PSP]    Initial Peak syMemory usage = 1226.8 MB
[05/30 23:18:48    379s] (I)       Reading DB...
[05/30 23:18:48    379s] (I)       Read data from FE... (mem=1226.8M)
[05/30 23:18:48    379s] (I)       Read nodes and places... (mem=1226.8M)
[05/30 23:18:48    379s] (I)       Done Read nodes and places (cpu=0.010s, mem=1226.8M)
[05/30 23:18:48    379s] (I)       Read nets... (mem=1226.8M)
[05/30 23:18:48    379s] (I)       Done Read nets (cpu=0.040s, mem=1226.8M)
[05/30 23:18:48    379s] (I)       Done Read data from FE (cpu=0.050s, mem=1226.8M)
[05/30 23:18:48    379s] (I)       before initializing RouteDB syMemory usage = 1226.8 MB
[05/30 23:18:48    379s] (I)       congestionReportName   : 
[05/30 23:18:48    379s] (I)       layerRangeFor2DCongestion : 
[05/30 23:18:48    379s] (I)       buildTerm2TermWires    : 1
[05/30 23:18:48    379s] (I)       doTrackAssignment      : 1
[05/30 23:18:48    379s] (I)       dumpBookshelfFiles     : 0
[05/30 23:18:48    379s] (I)       numThreads             : 1
[05/30 23:18:48    379s] (I)       bufferingAwareRouting  : false
[05/30 23:18:48    379s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:18:48    379s] (I)       honorPin               : false
[05/30 23:18:48    379s] (I)       honorPinGuide          : true
[05/30 23:18:48    379s] (I)       honorPartition         : false
[05/30 23:18:48    379s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:18:48    379s] (I)       allowPartitionCrossover: false
[05/30 23:18:48    379s] (I)       honorSingleEntry       : true
[05/30 23:18:48    379s] (I)       honorSingleEntryStrong : true
[05/30 23:18:48    379s] (I)       handleViaSpacingRule   : false
[05/30 23:18:48    379s] (I)       handleEolSpacingRule   : true
[05/30 23:18:48    379s] (I)       PDConstraint           : none
[05/30 23:18:48    379s] (I)       expBetterNDRHandling   : true
[05/30 23:18:48    379s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:18:48    379s] (I)       routingEffortLevel     : 10000
[05/30 23:18:48    379s] (I)       effortLevel            : standard
[05/30 23:18:48    379s] [NR-eGR] minRouteLayer          : 2
[05/30 23:18:48    379s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:18:48    379s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:18:48    379s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:18:48    379s] (I)       numRowsPerGCell        : 1
[05/30 23:18:48    379s] (I)       speedUpLargeDesign     : 0
[05/30 23:18:48    379s] (I)       multiThreadingTA       : 1
[05/30 23:18:48    379s] (I)       optimizationMode       : false
[05/30 23:18:48    379s] (I)       routeSecondPG          : false
[05/30 23:18:48    379s] (I)       scenicRatioForLayerRelax: 1.25
[05/30 23:18:48    379s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:18:48    379s] (I)       punchThroughDistance   : 500.00
[05/30 23:18:48    379s] (I)       scenicBound            : 3.00
[05/30 23:18:48    379s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:18:48    379s] (I)       source-to-sink ratio   : 0.30
[05/30 23:18:48    379s] (I)       targetCongestionRatioH : 1.00
[05/30 23:18:48    379s] (I)       targetCongestionRatioV : 1.00
[05/30 23:18:48    379s] (I)       layerCongestionRatio   : 1.00
[05/30 23:18:48    379s] (I)       m1CongestionRatio      : 0.10
[05/30 23:18:48    379s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:18:48    379s] (I)       localRouteEffort       : 1.00
[05/30 23:18:48    379s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:18:48    379s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:18:48    379s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:18:48    379s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:18:48    379s] (I)       routeVias              : 
[05/30 23:18:48    379s] (I)       readTROption           : true
[05/30 23:18:48    379s] (I)       extraSpacingFactor     : 1.00
[05/30 23:18:48    379s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:18:48    379s] (I)       routeSelectedNetsOnly  : true
[05/30 23:18:48    379s] (I)       clkNetUseMaxDemand     : false
[05/30 23:18:48    379s] (I)       extraDemandForClocks   : 0
[05/30 23:18:48    379s] (I)       steinerRemoveLayers    : false
[05/30 23:18:48    379s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:18:48    379s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:18:48    379s] (I)       similarTopologyRoutingFast : false
[05/30 23:18:48    379s] (I)       spanningTreeRefinement : true
[05/30 23:18:48    379s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:18:48    379s] (I)       starting read tracks
[05/30 23:18:48    379s] (I)       build grid graph
[05/30 23:18:48    379s] (I)       build grid graph start
[05/30 23:18:48    379s] [NR-eGR] Metal1 has no routable track
[05/30 23:18:48    379s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:18:48    379s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:18:48    379s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:18:48    379s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:18:48    379s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:18:48    379s] (I)       build grid graph end
[05/30 23:18:48    379s] (I)       merge level 0
[05/30 23:18:48    379s] (I)       numViaLayers=11
[05/30 23:18:48    379s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:18:48    379s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:18:48    379s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:18:48    379s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:18:48    379s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:18:48    379s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:18:48    379s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:18:48    379s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:18:48    379s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:18:48    379s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:18:48    379s] (I)       end build via table
[05/30 23:18:48    379s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:18:48    379s] 
[05/30 23:18:48    379s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:18:48    379s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:18:48    379s] (I)       readDataFromPlaceDB
[05/30 23:18:48    379s] (I)       Read net information..
[05/30 23:18:48    379s] [NR-eGR] Read numTotalNets=15093  numIgnoredNets=15040
[05/30 23:18:48    379s] (I)       Read testcase time = 0.000 seconds
[05/30 23:18:48    379s] 
[05/30 23:18:49    379s] [NR-eGR] Connected 0 must-join pins/ports
[05/30 23:18:49    379s] (I)       read default dcut vias
[05/30 23:18:49    379s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:18:49    379s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:18:49    379s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:18:49    379s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:18:49    379s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:18:49    379s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:18:49    379s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:18:49    379s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:18:49    379s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:18:49    379s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:18:49    379s] (I)       early_global_route_priority property id does not exist.
[05/30 23:18:49    379s] (I)       build grid graph start
[05/30 23:18:49    379s] (I)       build grid graph end
[05/30 23:18:49    379s] (I)       Model blockage into capacity
[05/30 23:18:49    379s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:18:49    379s] (I)       Modeling time = 0.000 seconds
[05/30 23:18:49    379s] 
[05/30 23:18:49    379s] (I)       Moved 0 terms for better access 
[05/30 23:18:49    379s] (I)       Number of ignored nets = 0
[05/30 23:18:49    379s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:18:49    379s] (I)       Number of clock nets = 53.  Ignored: No
[05/30 23:18:49    379s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:18:49    379s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:18:49    379s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:18:49    379s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:18:49    379s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:18:49    379s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:18:49    379s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:18:49    379s] [NR-eGR] There are 53 clock nets ( 53 with NDR ).
[05/30 23:18:49    379s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1226.8 MB
[05/30 23:18:49    379s] (I)       Ndr track 0 does not exist
[05/30 23:18:49    379s] (I)       Ndr track 0 does not exist
[05/30 23:18:49    379s] (I)       Layer1  viaCost=200.00
[05/30 23:18:49    379s] (I)       Layer2  viaCost=200.00
[05/30 23:18:49    379s] (I)       Layer3  viaCost=200.00
[05/30 23:18:49    379s] (I)       Layer4  viaCost=200.00
[05/30 23:18:49    379s] (I)       Layer5  viaCost=200.00
[05/30 23:18:49    379s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:18:49    379s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:18:49    379s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:18:49    379s] (I)       Site width          :   400  (dbu)
[05/30 23:18:49    379s] (I)       Row height          :  3420  (dbu)
[05/30 23:18:49    379s] (I)       GCell width         :  3420  (dbu)
[05/30 23:18:49    379s] (I)       GCell height        :  3420  (dbu)
[05/30 23:18:49    379s] (I)       Grid                :   198   195     6
[05/30 23:18:49    379s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:18:49    379s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:18:49    379s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:18:49    379s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:18:49    379s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:18:49    379s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:18:49    379s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:18:49    379s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:18:49    379s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:18:49    379s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:18:49    379s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:18:49    379s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:18:49    379s] (I)       --------------------------------------------------------
[05/30 23:18:49    379s] 
[05/30 23:18:49    379s] [NR-eGR] ============ Routing rule table ============
[05/30 23:18:49    379s] [NR-eGR] Rule id: 0  Nets: 53 
[05/30 23:18:49    379s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/30 23:18:49    379s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800
[05/30 23:18:49    379s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/30 23:18:49    379s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:49    379s] [NR-eGR] Rule id: 1  Nets: 0 
[05/30 23:18:49    379s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:18:49    379s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:18:49    379s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:49    379s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:49    379s] [NR-eGR] ========================================
[05/30 23:18:49    379s] [NR-eGR] 
[05/30 23:18:49    379s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:18:49    379s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:18:49    379s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:18:49    379s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:18:49    379s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:18:49    379s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:18:49    379s] (I)       After initializing earlyGlobalRoute syMemory usage = 1226.8 MB
[05/30 23:18:49    379s] (I)       Loading and dumping file time : 0.09 seconds
[05/30 23:18:49    379s] (I)       ============= Initialization =============
[05/30 23:18:49    379s] (I)       totalPins=4863  totalGlobalPin=4862 (99.98%)
[05/30 23:18:49    379s] (I)       total 2D Cap : 679590 = (348480 H, 331110 V)
[05/30 23:18:49    379s] [NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[05/30 23:18:49    379s] (I)       ============  Phase 1a Route ============
[05/30 23:18:49    379s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:18:49    379s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1b Route ============
[05/30 23:18:49    379s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.877067e+04um
[05/30 23:18:49    379s] (I)       ============  Phase 1c Route ============
[05/30 23:18:49    379s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1d Route ============
[05/30 23:18:49    379s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1e Route ============
[05/30 23:18:49    379s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:18:49    379s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.877067e+04um
[05/30 23:18:49    379s] [NR-eGR] 
[05/30 23:18:49    379s] (I)       ============  Phase 1f Route ============
[05/30 23:18:49    379s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1g Route ============
[05/30 23:18:49    379s] (I)       Usage: 10924 = (5181 H, 5743 V) = (1.49% H, 1.73% V) = (8.860e+03um H, 9.821e+03um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       numNets=53  numFullyRipUpNets=37  numPartialRipUpNets=37 
[05/30 23:18:49    379s] [NR-eGR] Move 37 nets to layer range [3, 6]
[05/30 23:18:49    379s] (I)       Phase 1l runs 0.00 seconds
[05/30 23:18:49    379s] (I)       total 2D Cap : 1359180 = (696960 H, 662220 V)
[05/30 23:18:49    379s] [NR-eGR] Layer group 2: route 37 net(s) in layer range [3, 6]
[05/30 23:18:49    379s] (I)       ============  Phase 1a Route ============
[05/30 23:18:49    379s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:18:49    379s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1b Route ============
[05/30 23:18:49    379s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.336536e+04um
[05/30 23:18:49    379s] (I)       ============  Phase 1c Route ============
[05/30 23:18:49    379s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1d Route ============
[05/30 23:18:49    379s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1e Route ============
[05/30 23:18:49    379s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:18:49    379s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.336536e+04um
[05/30 23:18:49    379s] [NR-eGR] 
[05/30 23:18:49    379s] (I)       ============  Phase 1f Route ============
[05/30 23:18:49    379s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1g Route ============
[05/30 23:18:49    379s] (I)       Usage: 18754 = (8837 H, 9917 V) = (1.27% H, 1.50% V) = (1.511e+04um H, 1.696e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       numNets=37  numFullyRipUpNets=0  numPartialRipUpNets=21 
[05/30 23:18:49    379s] [NR-eGR] Move 21 nets to layer range [2, 6]
[05/30 23:18:49    379s] (I)       Phase 1l runs 0.01 seconds
[05/30 23:18:49    379s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:18:49    379s] [NR-eGR] Layer group 3: route 21 net(s) in layer range [2, 6]
[05/30 23:18:49    379s] (I)       ============  Phase 1a Route ============
[05/30 23:18:49    379s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:18:49    379s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1b Route ============
[05/30 23:18:49    379s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.447344e+04um
[05/30 23:18:49    379s] (I)       ============  Phase 1c Route ============
[05/30 23:18:49    379s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1d Route ============
[05/30 23:18:49    379s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1e Route ============
[05/30 23:18:49    379s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:18:49    379s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.447344e+04um
[05/30 23:18:49    379s] [NR-eGR] 
[05/30 23:18:49    379s] (I)       ============  Phase 1f Route ============
[05/30 23:18:49    379s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       ============  Phase 1g Route ============
[05/30 23:18:49    379s] (I)       Usage: 27247 = (12829 H, 14418 V) = (1.84% H, 1.45% V) = (2.194e+04um H, 2.465e+04um V)
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] (I)       Phase 1l runs 0.00 seconds
[05/30 23:18:49    379s] (I)       
[05/30 23:18:49    379s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:18:49    379s] [NR-eGR]                        OverCon            
[05/30 23:18:49    379s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:18:49    379s] [NR-eGR]       Layer                (0)    OverCon 
[05/30 23:18:49    379s] [NR-eGR] ----------------------------------------------
[05/30 23:18:49    379s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:49    379s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:49    379s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:49    379s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:49    379s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:49    379s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:49    379s] [NR-eGR] ----------------------------------------------
[05/30 23:18:49    379s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/30 23:18:49    379s] [NR-eGR] 
[05/30 23:18:49    379s] (I)       Total Global Routing Runtime: 0.12 seconds
[05/30 23:18:49    379s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:18:49    379s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:18:49    379s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:18:49    379s] (I)       ============= track Assignment ============
[05/30 23:18:49    379s] (I)       extract Global 3D Wires
[05/30 23:18:49    379s] (I)       Extract Global WL : time=0.00
[05/30 23:18:49    379s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:18:49    379s] (I)       Initialization real time=0.00 seconds
[05/30 23:18:49    379s] (I)       Run Multi-thread track assignment
[05/30 23:18:49    379s] (I)       Kernel real time=0.04 seconds
[05/30 23:18:49    379s] (I)       End Greedy Track Assignment
[05/30 23:18:49    379s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:49    379s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64340
[05/30 23:18:49    379s] [NR-eGR] Metal2  (2V) length: 1.109028e+05um, number of vias: 97589
[05/30 23:18:49    379s] [NR-eGR] Metal3  (3H) length: 1.344732e+05um, number of vias: 7147
[05/30 23:18:49    379s] [NR-eGR] Metal4  (4V) length: 4.043501e+04um, number of vias: 1424
[05/30 23:18:49    379s] [NR-eGR] Metal5  (5H) length: 1.634922e+04um, number of vias: 30
[05/30 23:18:49    379s] [NR-eGR] Metal6  (6V) length: 9.435850e+02um, number of vias: 0
[05/30 23:18:49    379s] [NR-eGR] Total length: 3.031039e+05um, number of vias: 170530
[05/30 23:18:49    379s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:49    379s] [NR-eGR] Total eGR-routed clock nets wire length: 1.956123e+04um 
[05/30 23:18:49    379s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:49    379s] [NR-eGR] Report for selected net(s) only.
[05/30 23:18:49    379s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4862
[05/30 23:18:49    379s] [NR-eGR] Metal2  (2V) length: 5.631365e+03um, number of vias: 6005
[05/30 23:18:49    379s] [NR-eGR] Metal3  (3H) length: 9.026195e+03um, number of vias: 2068
[05/30 23:18:49    379s] [NR-eGR] Metal4  (4V) length: 4.461270e+03um, number of vias: 39
[05/30 23:18:49    379s] [NR-eGR] Metal5  (5H) length: 4.424000e+02um, number of vias: 0
[05/30 23:18:49    379s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/30 23:18:49    379s] [NR-eGR] Total length: 1.956123e+04um, number of vias: 12974
[05/30 23:18:49    379s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:49    379s] [NR-eGR] Total routed clock nets wire length: 1.956123e+04um, number of vias: 12974
[05/30 23:18:49    379s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:49    379s] [NR-eGR] End Peak syMemory usage = 1179.8 MB
[05/30 23:18:49    379s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.31 seconds
[05/30 23:18:49    379s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/30 23:18:49    379s] Set FIXED routing status on 53 net(s)
[05/30 23:18:49    379s]       Routing using eGR only done.
[05/30 23:18:49    379s] Net route status summary:
[05/30 23:18:49    379s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:18:49    379s]   Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:18:49    379s] 
[05/30 23:18:49    379s] CCOPT: Done with clock implementation routing.
[05/30 23:18:49    379s] 
[05/30 23:18:49    379s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/30 23:18:49    379s]     Clock implementation routing done.
[05/30 23:18:49    379s]     Leaving CCOpt scope - extractRC...
[05/30 23:18:49    379s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/30 23:18:49    379s] Extraction called for design 'microcontroller_interface_8_8' of instances=15024 and nets=15097 using extraction engine 'preRoute' .
[05/30 23:18:49    379s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:18:49    379s] RC Extraction called in multi-corner(1) mode.
[05/30 23:18:49    379s] RCMode: PreRoute
[05/30 23:18:49    379s]       RC Corner Indexes            0   
[05/30 23:18:49    379s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:18:49    379s] Resistance Scaling Factor    : 1.00000 
[05/30 23:18:49    379s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:18:49    379s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:18:49    379s] Shrink Factor                : 1.00000
[05/30 23:18:49    379s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:18:49    379s] Using Quantus QRC technology file ...
[05/30 23:18:49    379s] Updating RC grid for preRoute extraction ...
[05/30 23:18:49    379s] Initializing multi-corner resistance tables ...
[05/30 23:18:49    380s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1179.766M)
[05/30 23:18:49    380s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/30 23:18:49    380s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:18:49    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:1179.8M
[05/30 23:18:49    380s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:49    380s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Starting CMU at level 4, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.030, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.030, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1179.8M
[05/30 23:18:49    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1179.8M
[05/30 23:18:49    380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1179.8MB).
[05/30 23:18:49    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1179.8M
[05/30 23:18:49    380s]     Calling post conditioning for eGRPC...
[05/30 23:18:49    380s]       eGRPC...
[05/30 23:18:49    380s]         eGRPC active optimizations:
[05/30 23:18:49    380s]          - Move Down
[05/30 23:18:49    380s]          - Downsizing before DRV sizing
[05/30 23:18:49    380s]          - DRV fixing with cell sizing
[05/30 23:18:49    380s]          - Move to fanout
[05/30 23:18:49    380s]          - Cloning
[05/30 23:18:49    380s]         
[05/30 23:18:49    380s]         Currently running CTS, using active skew data
[05/30 23:18:49    380s]         Reset bufferability constraints...
[05/30 23:18:49    380s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/30 23:18:49    380s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:18:49    380s]         Rebuilding timing graph...
[05/30 23:18:50    380s]         Rebuilding timing graph done.
[05/30 23:18:50    380s] End AAE Lib Interpolated Model. (MEM=1185.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:50    380s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/30 23:18:50    380s]         Reset bufferability constraints done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/30 23:18:50    380s]         Clock DAG stats eGRPC initial state:
[05/30 23:18:50    380s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:50    380s]           cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:18:50    380s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:18:50    380s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:50    380s]           wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
[05/30 23:18:50    380s]           wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
[05/30 23:18:50    380s]         Clock DAG net violations eGRPC initial state: none
[05/30 23:18:50    380s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/30 23:18:50    380s]           Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:50    380s]           Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:50    380s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/30 23:18:50    380s]            Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:18:50    380s]         Primary reporting skew group eGRPC initial state:
[05/30 23:18:50    380s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:50    380s]         Skew group summary eGRPC initial state:
[05/30 23:18:50    380s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:50    381s]         Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
[05/30 23:18:50    381s]         Moving buffers...
[05/30 23:18:50    381s]         Violation analysis...
[05/30 23:18:50    381s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[05/30 23:18:50    381s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:18:50    381s]         Clock DAG stats eGRPC after moving buffers:
[05/30 23:18:50    381s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:50    381s]           cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:18:50    381s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:18:50    381s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:50    381s]           wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
[05/30 23:18:50    381s]           wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
[05/30 23:18:50    381s]         Clock DAG net violations eGRPC after moving buffers: none
[05/30 23:18:50    381s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/30 23:18:50    381s]           Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:50    381s]           Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:50    381s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/30 23:18:50    381s]            Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:18:50    381s]         Primary reporting skew group eGRPC after moving buffers:
[05/30 23:18:50    381s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:50    381s]         Skew group summary eGRPC after moving buffers:
[05/30 23:18:50    381s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:50    381s]         Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
[05/30 23:18:50    381s]         Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:18:50    381s]         Initial Pass of Downsizing Clock Tree Cells...
[05/30 23:18:50    381s]         Artificially removing long paths...
[05/30 23:18:50    381s]           Artificially shortened 934 long paths. The largest offset applied was 0.002ns.
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           Skew Group Offsets:
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           --------------------------------------------------------------------------------------------------
[05/30 23:18:50    381s]           Skew Group              Num.     Num.       Offset        Max        Previous Max.    Current Max.
[05/30 23:18:50    381s]                                   Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[05/30 23:18:50    381s]           --------------------------------------------------------------------------------------------------
[05/30 23:18:50    381s]           clk/constraint_basic    4758       934       19.630%      0.002ns       0.280ns         0.278ns
[05/30 23:18:50    381s]           --------------------------------------------------------------------------------------------------
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           Offsets Histogram:
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           -------------------------------
[05/30 23:18:50    381s]           From (ns)    To (ns)      Count
[05/30 23:18:50    381s]           -------------------------------
[05/30 23:18:50    381s]           below          0.000        59
[05/30 23:18:50    381s]             0.000      and above     875
[05/30 23:18:50    381s]           -------------------------------
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           
[05/30 23:18:50    381s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:50    381s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:50    381s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:50    381s]         Modifying slew-target multiplier from 1 to 0.9
[05/30 23:18:50    381s]         Downsizing prefiltering...
[05/30 23:18:50    381s]         Downsizing prefiltering done.
[05/30 23:18:50    381s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:18:51    381s]         DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 48, numSkippedDueToCloseToSkewTarget = 0
[05/30 23:18:51    381s]         CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
[05/30 23:18:51    381s]         Reverting slew-target multiplier from 0.9 to 1
[05/30 23:18:51    381s]         Reverting Artificially removing long paths...
[05/30 23:18:51    381s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[05/30 23:18:51    381s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/30 23:18:51    381s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:18:51    381s]         Clock DAG stats eGRPC after downsizing:
[05/30 23:18:51    381s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:51    381s]           cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:18:51    381s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:18:51    381s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:51    381s]           wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
[05/30 23:18:51    381s]           wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
[05/30 23:18:51    381s]         Clock DAG net violations eGRPC after downsizing: none
[05/30 23:18:51    381s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/30 23:18:51    381s]           Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:51    381s]           Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:51    381s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/30 23:18:51    381s]            Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:18:51    381s]         Primary reporting skew group eGRPC after downsizing:
[05/30 23:18:51    381s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:51    382s]         Skew group summary eGRPC after downsizing:
[05/30 23:18:51    382s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:51    382s]         Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
[05/30 23:18:51    382s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/30 23:18:51    382s]         Fixing DRVs...
[05/30 23:18:51    382s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:18:51    382s]         CCOpt-eGRPC: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/30 23:18:51    382s]         
[05/30 23:18:51    382s]         PRO Statistics: Fix DRVs (cell sizing):
[05/30 23:18:51    382s]         =======================================
[05/30 23:18:51    382s]         
[05/30 23:18:51    382s]         Cell changes by Net Type:
[05/30 23:18:51    382s]         
[05/30 23:18:51    382s]         ---------------------------------------------------------------------------------------------------------
[05/30 23:18:51    382s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/30 23:18:51    382s]         ---------------------------------------------------------------------------------------------------------
[05/30 23:18:51    382s]         top                0            0           0            0                    0                  0
[05/30 23:18:51    382s]         trunk              0            0           0            0                    0                  0
[05/30 23:18:51    382s]         leaf               0            0           0            0                    0                  0
[05/30 23:18:51    382s]         ---------------------------------------------------------------------------------------------------------
[05/30 23:18:51    382s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[05/30 23:18:51    382s]         ---------------------------------------------------------------------------------------------------------
[05/30 23:18:51    382s]         
[05/30 23:18:51    382s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/30 23:18:51    382s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/30 23:18:51    382s]         
[05/30 23:18:51    382s]         Clock DAG stats eGRPC after DRV fixing:
[05/30 23:18:51    382s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:51    382s]           cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:18:51    382s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:18:51    382s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:51    382s]           wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
[05/30 23:18:51    382s]           wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
[05/30 23:18:51    382s]         Clock DAG net violations eGRPC after DRV fixing: none
[05/30 23:18:51    382s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/30 23:18:51    382s]           Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:51    382s]           Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:51    382s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/30 23:18:51    382s]            Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:18:51    382s]         Primary reporting skew group eGRPC after DRV fixing:
[05/30 23:18:51    382s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:51    382s]         Skew group summary eGRPC after DRV fixing:
[05/30 23:18:51    382s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:51    382s]         Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
[05/30 23:18:51    382s]         Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] Slew Diagnostics: After DRV fixing
[05/30 23:18:51    382s] ==================================
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] Global Causes:
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] -------------------------------------
[05/30 23:18:51    382s] Cause
[05/30 23:18:51    382s] -------------------------------------
[05/30 23:18:51    382s] DRV fixing with buffering is disabled
[05/30 23:18:51    382s] -------------------------------------
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] Top 5 overslews:
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] ---------------------------------
[05/30 23:18:51    382s] Overslew    Causes    Driving Pin
[05/30 23:18:51    382s] ---------------------------------
[05/30 23:18:51    382s]   (empty table)
[05/30 23:18:51    382s] ---------------------------------
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] -------------------
[05/30 23:18:51    382s] Cause    Occurences
[05/30 23:18:51    382s] -------------------
[05/30 23:18:51    382s]   (empty table)
[05/30 23:18:51    382s] -------------------
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] Violation diagnostics counts from the 0 nodes that have violations:
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s] -------------------
[05/30 23:18:51    382s] Cause    Occurences
[05/30 23:18:51    382s] -------------------
[05/30 23:18:51    382s]   (empty table)
[05/30 23:18:51    382s] -------------------
[05/30 23:18:51    382s] 
[05/30 23:18:51    382s]         Reconnecting optimized routes...
[05/30 23:18:51    382s]         Reset timing graph...
[05/30 23:18:51    382s] Ignoring AAE DB Resetting ...
[05/30 23:18:51    382s]         Reset timing graph done.
[05/30 23:18:51    382s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:18:51    382s]         Violation analysis...
[05/30 23:18:51    382s]         Analysising clock tree DRVs: Rebuilding timing graph...
[05/30 23:18:52    382s]         Rebuilding timing graph done.
[05/30 23:18:52    382s] End AAE Lib Interpolated Model. (MEM=1223.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:18:52    383s]         Analysising clock tree DRVs: Done
[05/30 23:18:52    383s]         Violation analysis done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/30 23:18:52    383s] Clock instances to consider for cloning: 0
[05/30 23:18:52    383s]         Reset timing graph...
[05/30 23:18:52    383s] Ignoring AAE DB Resetting ...
[05/30 23:18:52    383s]         Reset timing graph done.
[05/30 23:18:52    383s]         Set dirty flag on 5 insts, 10 nets
[05/30 23:18:52    383s]         Clock DAG stats before routing clock trees:
[05/30 23:18:52    383s]           cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:18:52    383s]           cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:18:52    383s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:18:52    383s]           sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:18:52    383s]           wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
[05/30 23:18:52    383s]           wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
[05/30 23:18:52    383s]         Clock DAG net violations before routing clock trees: none
[05/30 23:18:52    383s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/30 23:18:52    383s]           Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:52    383s]           Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:18:52    383s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/30 23:18:52    383s]            Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:18:52    383s]         Primary reporting skew group before routing clock trees:
[05/30 23:18:52    383s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:52    383s]         Skew group summary before routing clock trees:
[05/30 23:18:52    383s]           skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
[05/30 23:18:52    383s]         Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
[05/30 23:18:52    383s]       eGRPC done.
[05/30 23:18:52    383s]     Calling post conditioning for eGRPC done.
[05/30 23:18:52    383s]   eGR Post Conditioning loop iteration 0 done.
[05/30 23:18:52    383s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/30 23:18:52    383s]   ClockRefiner...
[05/30 23:18:52    383s] Assigned high priority to 0 cells.
[05/30 23:18:52    383s]   Performing Single Pass Refine Place.
[05/30 23:18:52    383s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1223.7M
[05/30 23:18:52    383s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:52    383s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1223.7M
[05/30 23:18:52    383s] Info: 52 insts are soft-fixed.
[05/30 23:18:52    383s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Starting CMU at level 5, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.031, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.031, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:52    383s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1223.7MB).
[05/30 23:18:52    383s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.049, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.049, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF: Starting RefinePlace at level 1, MEM:1223.7M
[05/30 23:18:52    383s] *** Starting refinePlace (0:06:23 mem=1223.7M) ***
[05/30 23:18:52    383s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.129e+03)
[05/30 23:18:52    383s] Info: 52 insts are soft-fixed.
[05/30 23:18:52    383s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:52    383s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:52    383s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1223.7M
[05/30 23:18:52    383s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1223.7M
[05/30 23:18:52    383s] Starting refinePlace ...
[05/30 23:18:52    383s]   Spread Effort: high, standalone mode, useDDP on.
[05/30 23:18:52    383s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1223.7MB) @(0:06:23 - 0:06:23).
[05/30 23:18:52    383s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:18:52    383s] wireLenOptFixPriorityInst 4758 inst fixed
[05/30 23:18:52    383s] 
[05/30 23:18:52    383s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:18:53    383s] Move report: legalization moves 28 insts, mean move: 1.38 um, max move: 4.42 um
[05/30 23:18:53    383s] 	Max move on inst (U10917): (142.60, 191.14) --> (143.60, 187.72)
[05/30 23:18:53    383s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1223.7MB) @(0:06:23 - 0:06:24).
[05/30 23:18:53    383s] Move report: Detail placement moves 28 insts, mean move: 1.38 um, max move: 4.42 um
[05/30 23:18:53    383s] 	Max move on inst (U10917): (142.60, 191.14) --> (143.60, 187.72)
[05/30 23:18:53    383s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1223.7MB
[05/30 23:18:53    383s] Statistics of distance of Instance movement in refine placement:
[05/30 23:18:53    383s]   maximum (X+Y) =         4.42 um
[05/30 23:18:53    383s]   inst (U10917) with max move: (142.6, 191.14) -> (143.6, 187.72)
[05/30 23:18:53    383s]   mean    (X+Y) =         1.38 um
[05/30 23:18:53    383s] Summary Report:
[05/30 23:18:53    383s] Instances move: 28 (out of 15024 movable)
[05/30 23:18:53    383s] Instances flipped: 0
[05/30 23:18:53    383s] Mean displacement: 1.38 um
[05/30 23:18:53    383s] Max displacement: 4.42 um (Instance: U10917) (142.6, 191.14) -> (143.6, 187.72)
[05/30 23:18:53    383s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
[05/30 23:18:53    383s] 	Violation at original loc: Placement Blockage Violation
[05/30 23:18:53    383s] Total instances moved : 28
[05/30 23:18:53    383s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.280, REAL:0.288, MEM:1223.7M
[05/30 23:18:53    383s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.131e+03)
[05/30 23:18:53    383s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1223.7MB
[05/30 23:18:53    383s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1223.7MB) @(0:06:23 - 0:06:24).
[05/30 23:18:53    383s] *** Finished refinePlace (0:06:24 mem=1223.7M) ***
[05/30 23:18:53    383s] OPERPROF: Finished RefinePlace at level 1, CPU:0.330, REAL:0.336, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:1223.7M
[05/30 23:18:53    383s] #spOpts: N=45 mergeVia=F 
[05/30 23:18:53    383s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Starting CMU at level 4, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.034, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.034, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:53    383s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1223.7MB).
[05/30 23:18:53    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:1223.7M
[05/30 23:18:53    383s]   Moved 0, flipped 0 and cell swapped 0 of 4810 clock instance(s) during refinement.
[05/30 23:18:53    383s]   The largest move was 0 microns for .
[05/30 23:18:53    383s] Moved 0 and flipped 0 of 52 clock instances (excluding sinks) during refinement
[05/30 23:18:53    383s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/30 23:18:53    383s] Moved 0 and flipped 0 of 4758 clock sinks during refinement.
[05/30 23:18:53    383s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/30 23:18:53    383s] Revert refine place priority changes on 0 cells.
[05/30 23:18:53    383s]   ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/30 23:18:53    383s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.5 real=0:00:04.5)
[05/30 23:18:53    383s]   CCOpt::Phase::Routing...
[05/30 23:18:53    383s]   Clock implementation routing...
[05/30 23:18:53    383s]     Leaving CCOpt scope - Routing Tools...
[05/30 23:18:53    383s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1223.7M
[05/30 23:18:53    383s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1223.7M
[05/30 23:18:53    383s] Net route status summary:
[05/30 23:18:53    383s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:18:53    383s]   Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:18:53    383s]     Routing using eGR in eGR->NR Step...
[05/30 23:18:53    383s]       Early Global Route - eGR->NR step...
[05/30 23:18:53    384s] (ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
[05/30 23:18:53    384s] (ccopt eGR): Start to route 53 all nets
[05/30 23:18:53    384s] [PSP]    Started earlyGlobalRoute kernel
[05/30 23:18:53    384s] [PSP]    Initial Peak syMemory usage = 1223.7 MB
[05/30 23:18:53    384s] (I)       Reading DB...
[05/30 23:18:53    384s] (I)       Read data from FE... (mem=1223.7M)
[05/30 23:18:53    384s] (I)       Read nodes and places... (mem=1223.7M)
[05/30 23:18:53    384s] (I)       Done Read nodes and places (cpu=0.010s, mem=1223.7M)
[05/30 23:18:53    384s] (I)       Read nets... (mem=1223.7M)
[05/30 23:18:53    384s] (I)       Done Read nets (cpu=0.060s, mem=1223.7M)
[05/30 23:18:53    384s] (I)       Done Read data from FE (cpu=0.070s, mem=1223.7M)
[05/30 23:18:53    384s] (I)       before initializing RouteDB syMemory usage = 1223.7 MB
[05/30 23:18:53    384s] (I)       congestionReportName   : 
[05/30 23:18:53    384s] (I)       layerRangeFor2DCongestion : 
[05/30 23:18:53    384s] (I)       buildTerm2TermWires    : 1
[05/30 23:18:53    384s] (I)       doTrackAssignment      : 1
[05/30 23:18:53    384s] (I)       dumpBookshelfFiles     : 0
[05/30 23:18:53    384s] (I)       numThreads             : 1
[05/30 23:18:53    384s] (I)       bufferingAwareRouting  : false
[05/30 23:18:53    384s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:18:53    384s] (I)       honorPin               : false
[05/30 23:18:53    384s] (I)       honorPinGuide          : true
[05/30 23:18:53    384s] (I)       honorPartition         : false
[05/30 23:18:53    384s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:18:53    384s] (I)       allowPartitionCrossover: false
[05/30 23:18:53    384s] (I)       honorSingleEntry       : true
[05/30 23:18:53    384s] (I)       honorSingleEntryStrong : true
[05/30 23:18:53    384s] (I)       handleViaSpacingRule   : false
[05/30 23:18:53    384s] (I)       handleEolSpacingRule   : true
[05/30 23:18:53    384s] (I)       PDConstraint           : none
[05/30 23:18:53    384s] (I)       expBetterNDRHandling   : true
[05/30 23:18:53    384s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:18:53    384s] (I)       routingEffortLevel     : 10000
[05/30 23:18:53    384s] (I)       effortLevel            : standard
[05/30 23:18:53    384s] [NR-eGR] minRouteLayer          : 2
[05/30 23:18:53    384s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:18:53    384s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:18:53    384s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:18:53    384s] (I)       numRowsPerGCell        : 1
[05/30 23:18:53    384s] (I)       speedUpLargeDesign     : 0
[05/30 23:18:53    384s] (I)       multiThreadingTA       : 1
[05/30 23:18:53    384s] (I)       optimizationMode       : false
[05/30 23:18:53    384s] (I)       routeSecondPG          : false
[05/30 23:18:53    384s] (I)       scenicRatioForLayerRelax: 1.25
[05/30 23:18:53    384s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:18:53    384s] (I)       punchThroughDistance   : 500.00
[05/30 23:18:53    384s] (I)       scenicBound            : 3.00
[05/30 23:18:53    384s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:18:53    384s] (I)       source-to-sink ratio   : 0.30
[05/30 23:18:53    384s] (I)       targetCongestionRatioH : 1.00
[05/30 23:18:53    384s] (I)       targetCongestionRatioV : 1.00
[05/30 23:18:53    384s] (I)       layerCongestionRatio   : 1.00
[05/30 23:18:53    384s] (I)       m1CongestionRatio      : 0.10
[05/30 23:18:53    384s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:18:53    384s] (I)       localRouteEffort       : 1.00
[05/30 23:18:53    384s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:18:53    384s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:18:53    384s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:18:53    384s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:18:53    384s] (I)       routeVias              : 
[05/30 23:18:53    384s] (I)       readTROption           : true
[05/30 23:18:53    384s] (I)       extraSpacingFactor     : 1.00
[05/30 23:18:53    384s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:18:53    384s] (I)       routeSelectedNetsOnly  : true
[05/30 23:18:53    384s] (I)       clkNetUseMaxDemand     : false
[05/30 23:18:53    384s] (I)       extraDemandForClocks   : 0
[05/30 23:18:53    384s] (I)       steinerRemoveLayers    : false
[05/30 23:18:53    384s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:18:53    384s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:18:53    384s] (I)       similarTopologyRoutingFast : false
[05/30 23:18:53    384s] (I)       spanningTreeRefinement : true
[05/30 23:18:53    384s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:18:53    384s] (I)       starting read tracks
[05/30 23:18:53    384s] (I)       build grid graph
[05/30 23:18:53    384s] (I)       build grid graph start
[05/30 23:18:53    384s] [NR-eGR] Metal1 has no routable track
[05/30 23:18:53    384s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:18:53    384s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:18:53    384s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:18:53    384s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:18:53    384s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:18:53    384s] (I)       build grid graph end
[05/30 23:18:53    384s] (I)       merge level 0
[05/30 23:18:53    384s] (I)       numViaLayers=11
[05/30 23:18:53    384s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:18:53    384s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:18:53    384s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:18:53    384s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:18:53    384s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:18:53    384s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:18:53    384s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:18:53    384s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:18:53    384s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:18:53    384s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:18:53    384s] (I)       end build via table
[05/30 23:18:53    384s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:18:53    384s] 
[05/30 23:18:53    384s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:18:53    384s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/30 23:18:53    384s] (I)       readDataFromPlaceDB
[05/30 23:18:53    384s] (I)       Read net information..
[05/30 23:18:53    384s] [NR-eGR] Read numTotalNets=15093  numIgnoredNets=15040
[05/30 23:18:53    384s] (I)       Read testcase time = 0.000 seconds
[05/30 23:18:53    384s] 
[05/30 23:18:53    384s] [NR-eGR] Connected 0 must-join pins/ports
[05/30 23:18:53    384s] (I)       read default dcut vias
[05/30 23:18:53    384s] (I)       Reading via M2_M1_2x1_HV_E for layer: 0 
[05/30 23:18:53    384s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:18:53    384s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:18:53    384s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:18:53    384s] (I)       Reading via M6_M5_2x1_HV_E for layer: 4 
[05/30 23:18:53    384s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:18:53    384s] (I)       Reading via M8_M7_2x1_HV_E for layer: 6 
[05/30 23:18:53    384s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:18:53    384s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:18:53    384s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:18:53    384s] (I)       early_global_route_priority property id does not exist.
[05/30 23:18:53    384s] (I)       build grid graph start
[05/30 23:18:53    384s] (I)       build grid graph end
[05/30 23:18:53    384s] (I)       Model blockage into capacity
[05/30 23:18:53    384s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:18:53    384s] (I)       Modeling time = 0.000 seconds
[05/30 23:18:53    384s] 
[05/30 23:18:53    384s] (I)       Moved 0 terms for better access 
[05/30 23:18:53    384s] (I)       Number of ignored nets = 0
[05/30 23:18:53    384s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/30 23:18:53    384s] (I)       Number of clock nets = 53.  Ignored: No
[05/30 23:18:53    384s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:18:53    384s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:18:53    384s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:18:53    384s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:18:53    384s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:18:53    384s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:18:53    384s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:18:53    384s] [NR-eGR] There are 53 clock nets ( 53 with NDR ).
[05/30 23:18:53    384s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1223.7 MB
[05/30 23:18:53    384s] (I)       Ndr track 0 does not exist
[05/30 23:18:53    384s] (I)       Ndr track 0 does not exist
[05/30 23:18:53    384s] (I)       Layer1  viaCost=200.00
[05/30 23:18:53    384s] (I)       Layer2  viaCost=200.00
[05/30 23:18:53    384s] (I)       Layer3  viaCost=200.00
[05/30 23:18:53    384s] (I)       Layer4  viaCost=200.00
[05/30 23:18:53    384s] (I)       Layer5  viaCost=200.00
[05/30 23:18:53    384s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:18:53    384s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:18:53    384s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:18:53    384s] (I)       Site width          :   400  (dbu)
[05/30 23:18:53    384s] (I)       Row height          :  3420  (dbu)
[05/30 23:18:53    384s] (I)       GCell width         :  3420  (dbu)
[05/30 23:18:53    384s] (I)       GCell height        :  3420  (dbu)
[05/30 23:18:53    384s] (I)       Grid                :   198   195     6
[05/30 23:18:53    384s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:18:53    384s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:18:53    384s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:18:53    384s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:18:53    384s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:18:53    384s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:18:53    384s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:18:53    384s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:18:53    384s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:18:53    384s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:18:53    384s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:18:53    384s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:18:53    384s] (I)       --------------------------------------------------------
[05/30 23:18:53    384s] 
[05/30 23:18:53    384s] [NR-eGR] ============ Routing rule table ============
[05/30 23:18:53    384s] [NR-eGR] Rule id: 0  Nets: 53 
[05/30 23:18:53    384s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/30 23:18:53    384s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800
[05/30 23:18:53    384s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/30 23:18:53    384s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:53    384s] [NR-eGR] Rule id: 1  Nets: 0 
[05/30 23:18:53    384s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:18:53    384s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:18:53    384s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:53    384s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:18:53    384s] [NR-eGR] ========================================
[05/30 23:18:53    384s] [NR-eGR] 
[05/30 23:18:53    384s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:18:53    384s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:18:53    384s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:18:53    384s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:18:53    384s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:18:53    384s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:18:53    384s] (I)       After initializing earlyGlobalRoute syMemory usage = 1223.7 MB
[05/30 23:18:53    384s] (I)       Loading and dumping file time : 0.09 seconds
[05/30 23:18:53    384s] (I)       ============= Initialization =============
[05/30 23:18:53    384s] (I)       totalPins=4863  totalGlobalPin=4862 (99.98%)
[05/30 23:18:53    384s] (I)       total 2D Cap : 679590 = (348480 H, 331110 V)
[05/30 23:18:53    384s] [NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[05/30 23:18:53    384s] (I)       ============  Phase 1a Route ============
[05/30 23:18:53    384s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:18:53    384s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1b Route ============
[05/30 23:18:53    384s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.877067e+04um
[05/30 23:18:53    384s] (I)       ============  Phase 1c Route ============
[05/30 23:18:53    384s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1d Route ============
[05/30 23:18:53    384s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1e Route ============
[05/30 23:18:53    384s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:18:53    384s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.877067e+04um
[05/30 23:18:53    384s] [NR-eGR] 
[05/30 23:18:53    384s] (I)       ============  Phase 1f Route ============
[05/30 23:18:53    384s] (I)       Usage: 10977 = (5162 H, 5815 V) = (1.48% H, 1.76% V) = (8.827e+03um H, 9.944e+03um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1g Route ============
[05/30 23:18:53    384s] (I)       Usage: 10924 = (5181 H, 5743 V) = (1.49% H, 1.73% V) = (8.860e+03um H, 9.821e+03um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       numNets=53  numFullyRipUpNets=37  numPartialRipUpNets=37 
[05/30 23:18:53    384s] [NR-eGR] Move 37 nets to layer range [3, 6]
[05/30 23:18:53    384s] (I)       Phase 1l runs 0.00 seconds
[05/30 23:18:53    384s] (I)       total 2D Cap : 1359180 = (696960 H, 662220 V)
[05/30 23:18:53    384s] [NR-eGR] Layer group 2: route 37 net(s) in layer range [3, 6]
[05/30 23:18:53    384s] (I)       ============  Phase 1a Route ============
[05/30 23:18:53    384s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:18:53    384s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1b Route ============
[05/30 23:18:53    384s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.336536e+04um
[05/30 23:18:53    384s] (I)       ============  Phase 1c Route ============
[05/30 23:18:53    384s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1d Route ============
[05/30 23:18:53    384s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1e Route ============
[05/30 23:18:53    384s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:18:53    384s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.336536e+04um
[05/30 23:18:53    384s] [NR-eGR] 
[05/30 23:18:53    384s] (I)       ============  Phase 1f Route ============
[05/30 23:18:53    384s] (I)       Usage: 18793 = (8823 H, 9970 V) = (1.27% H, 1.51% V) = (1.509e+04um H, 1.705e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1g Route ============
[05/30 23:18:53    384s] (I)       Usage: 18754 = (8837 H, 9917 V) = (1.27% H, 1.50% V) = (1.511e+04um H, 1.696e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       numNets=37  numFullyRipUpNets=0  numPartialRipUpNets=21 
[05/30 23:18:53    384s] [NR-eGR] Move 21 nets to layer range [2, 6]
[05/30 23:18:53    384s] (I)       Phase 1l runs 0.00 seconds
[05/30 23:18:53    384s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:18:53    384s] [NR-eGR] Layer group 3: route 21 net(s) in layer range [2, 6]
[05/30 23:18:53    384s] (I)       ============  Phase 1a Route ============
[05/30 23:18:53    384s] (I)       Phase 1a runs 0.00 seconds
[05/30 23:18:53    384s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1b Route ============
[05/30 23:18:53    384s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.447344e+04um
[05/30 23:18:53    384s] (I)       ============  Phase 1c Route ============
[05/30 23:18:53    384s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1d Route ============
[05/30 23:18:53    384s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1e Route ============
[05/30 23:18:53    384s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:18:53    384s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.447344e+04um
[05/30 23:18:53    384s] [NR-eGR] 
[05/30 23:18:53    384s] (I)       ============  Phase 1f Route ============
[05/30 23:18:53    384s] (I)       Usage: 27257 = (12834 H, 14423 V) = (1.84% H, 1.45% V) = (2.195e+04um H, 2.466e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       ============  Phase 1g Route ============
[05/30 23:18:53    384s] (I)       Usage: 27247 = (12829 H, 14418 V) = (1.84% H, 1.45% V) = (2.194e+04um H, 2.465e+04um V)
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] (I)       Phase 1l runs 0.00 seconds
[05/30 23:18:53    384s] (I)       
[05/30 23:18:53    384s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:18:53    384s] [NR-eGR]                        OverCon            
[05/30 23:18:53    384s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:18:53    384s] [NR-eGR]       Layer                (0)    OverCon 
[05/30 23:18:53    384s] [NR-eGR] ----------------------------------------------
[05/30 23:18:53    384s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:53    384s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:53    384s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:53    384s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:53    384s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:53    384s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:18:53    384s] [NR-eGR] ----------------------------------------------
[05/30 23:18:53    384s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/30 23:18:53    384s] [NR-eGR] 
[05/30 23:18:53    384s] (I)       Total Global Routing Runtime: 0.12 seconds
[05/30 23:18:53    384s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:18:53    384s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:18:53    384s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:18:53    384s] (I)       ============= track Assignment ============
[05/30 23:18:53    384s] (I)       extract Global 3D Wires
[05/30 23:18:53    384s] (I)       Extract Global WL : time=0.00
[05/30 23:18:53    384s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:18:53    384s] (I)       Initialization real time=0.00 seconds
[05/30 23:18:53    384s] (I)       Run Multi-thread track assignment
[05/30 23:18:53    384s] (I)       Kernel real time=0.03 seconds
[05/30 23:18:53    384s] (I)       End Greedy Track Assignment
[05/30 23:18:53    384s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:53    384s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64340
[05/30 23:18:53    384s] [NR-eGR] Metal2  (2V) length: 1.109028e+05um, number of vias: 97589
[05/30 23:18:53    384s] [NR-eGR] Metal3  (3H) length: 1.344732e+05um, number of vias: 7147
[05/30 23:18:53    384s] [NR-eGR] Metal4  (4V) length: 4.043501e+04um, number of vias: 1424
[05/30 23:18:53    384s] [NR-eGR] Metal5  (5H) length: 1.634922e+04um, number of vias: 30
[05/30 23:18:53    384s] [NR-eGR] Metal6  (6V) length: 9.435850e+02um, number of vias: 0
[05/30 23:18:53    384s] [NR-eGR] Total length: 3.031039e+05um, number of vias: 170530
[05/30 23:18:53    384s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:53    384s] [NR-eGR] Total eGR-routed clock nets wire length: 1.956123e+04um 
[05/30 23:18:53    384s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:53    384s] [NR-eGR] Report for selected net(s) only.
[05/30 23:18:53    384s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4862
[05/30 23:18:53    384s] [NR-eGR] Metal2  (2V) length: 5.631365e+03um, number of vias: 6005
[05/30 23:18:53    384s] [NR-eGR] Metal3  (3H) length: 9.026195e+03um, number of vias: 2068
[05/30 23:18:53    384s] [NR-eGR] Metal4  (4V) length: 4.461270e+03um, number of vias: 39
[05/30 23:18:53    384s] [NR-eGR] Metal5  (5H) length: 4.424000e+02um, number of vias: 0
[05/30 23:18:53    384s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/30 23:18:53    384s] [NR-eGR] Total length: 1.956123e+04um, number of vias: 12974
[05/30 23:18:53    384s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:53    384s] [NR-eGR] Total routed clock nets wire length: 1.956123e+04um, number of vias: 12974
[05/30 23:18:53    384s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:18:53    384s] [NR-eGR] End Peak syMemory usage = 1179.8 MB
[05/30 23:18:53    384s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.39 seconds
[05/30 23:18:53    384s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/.rgfO0CtWc
[05/30 23:18:53    384s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/30 23:18:53    384s]     Routing using eGR in eGR->NR Step done.
[05/30 23:18:53    384s]     Routing using NR in eGR->NR Step...
[05/30 23:18:54    384s] 
[05/30 23:18:54    384s] CCOPT: Preparing to route 53 clock nets with NanoRoute.
[05/30 23:18:54    384s]   All net are default rule.
[05/30 23:18:54    384s]   Removed pre-existing routes for 53 nets.
[05/30 23:18:54    384s]   Preferred NanoRoute mode settings: Current
[05/30 23:18:54    384s] -routeTopRoutingLayer 0
[05/30 23:18:54    384s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/30 23:18:54    384s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/30 23:18:54    384s]       Clock detailed routing...
[05/30 23:18:54    384s]         NanoRoute...
[05/30 23:18:54    384s] % Begin globalDetailRoute (date=05/30 23:18:54, mem=966.8M)
[05/30 23:18:54    384s] 
[05/30 23:18:54    384s] globalDetailRoute
[05/30 23:18:54    384s] 
[05/30 23:18:54    384s] #setNanoRouteMode -drouteAutoStop false
[05/30 23:18:54    384s] #setNanoRouteMode -drouteEndIteration 20
[05/30 23:18:54    384s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/30 23:18:54    384s] #setNanoRouteMode -routeSelectedNetOnly true
[05/30 23:18:54    384s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/30 23:18:54    384s] #setNanoRouteMode -routeWithEco true
[05/30 23:18:54    384s] #setNanoRouteMode -routeWithSiDriven false
[05/30 23:18:54    384s] #setNanoRouteMode -routeWithTimingDriven false
[05/30 23:18:54    384s] #Start globalDetailRoute on Mon May 30 23:18:54 2022
[05/30 23:18:54    384s] #
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    384s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/30 23:18:54    385s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/30 23:18:54    385s] ### Net info: total nets: 15097
[05/30 23:18:54    385s] ### Net info: dirty nets: 53
[05/30 23:18:54    385s] ### Net info: marked as disconnected nets: 0
[05/30 23:18:54    385s] ### Net info: fully routed nets: 0
[05/30 23:18:54    385s] ### Net info: trivial (single pin) nets: 0
[05/30 23:18:54    385s] ### Net info: unrouted nets: 15097
[05/30 23:18:54    385s] ### Net info: re-extraction nets: 0
[05/30 23:18:54    385s] ### Net info: selected nets: 53
[05/30 23:18:54    385s] ### Net info: ignored nets: 0
[05/30 23:18:54    385s] ### Net info: skip routing nets: 0
[05/30 23:18:54    385s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/30 23:18:54    385s] #RTESIG:78da8d924d4f843010863dfb2b26dd3d60e242675abe8e7e5d5dddf8716c100b8b014aa0
[05/30 23:18:54    385s] #       10f5d78b7a25747b9d27cfbc793b9bedcbdd0118263ef25dc7392984fb03263c24da210f
[05/30 23:18:54    385s] #       e30013358f9eafd9f966bb7f7842925064f5a0c17b33a6be8471d03d0cdadaaa2d2ffe19
[05/30 23:18:54    385s] #       e212888357b55697ba5f662204db8f6b1ac95360d674a636e517036fb0fd3c5c44638a9c
[05/30 23:18:54    385s] #       a91241b36e5e39ab743b36cb50cc5db190270824fc94ff3ef08ada64769944113b632186
[05/30 23:18:54    385s] #       e10950248105b6e982aa6dcd340ecaeaa6531861446a1aba2cd7becedf6bff385abfa8d4
[05/30 23:18:54    385s] #       e7f7d1b4a5d28f571fd36de0f765b1e737f6355faf114920b0bf306b2521a502d8241c32
[05/30 23:18:54    385s] #       81e4ec52c6ce33c09010a2f56b9a99c4ed1127ec12a9fb3342496bd0d90f2f8b05c7
[05/30 23:18:54    385s] #
[05/30 23:18:54    385s] #RTESIG:78da8d924d4f843010863dfb2b26dd3d60e242675abe8e7e5d5dddf8716c100b8b014aa0
[05/30 23:18:54    385s] #       10f5d78b7a25747b9d27cfbc793b9bedcbdd0118263ef25dc7392984fb03263c24da210f
[05/30 23:18:54    385s] #       e30013358f9eafd9f966bb7f7842925064f5a0c17b33a6be8471d03d0cdadaaa2d2ffe19
[05/30 23:18:54    385s] #       e212888357b55697ba5f662204db8f6b1ac95360d674a636e517036fb0fd3c5c44638a9c
[05/30 23:18:54    385s] #       a91241b36e5e39ab743b36cb50cc5db190270824fc94ff3ef08ada64769944113b632186
[05/30 23:18:54    385s] #       e10950248105b6e982aa6dcd340ecaeaa6531861446a1aba2cd7becedf6bff385abfa8d4
[05/30 23:18:54    385s] #       e7f7d1b4a5d28f571fd36de0f765b1e737f6355faf114920b0bf306b2521a502d8241c32
[05/30 23:18:54    385s] #       81e4ec52c6ce33c09010a2f56b9a99c4ed1127ec12a9fb3342496bd0d90f2f8b05c7
[05/30 23:18:54    385s] #
[05/30 23:18:54    385s] #Start routing data preparation on Mon May 30 23:18:54 2022
[05/30 23:18:54    385s] #
[05/30 23:18:55    385s] #Minimum voltage of a net in the design = 0.000.
[05/30 23:18:55    385s] #Maximum voltage of a net in the design = 1.100.
[05/30 23:18:55    385s] #Voltage range [0.000 - 0.000] has 1 net.
[05/30 23:18:55    385s] #Voltage range [0.900 - 1.100] has 1 net.
[05/30 23:18:55    385s] #Voltage range [0.000 - 1.100] has 15095 nets.
[05/30 23:18:58    389s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/30 23:18:58    389s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:18:58    389s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/30 23:18:58    389s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/30 23:18:58    389s] #Regenerating Ggrids automatically.
[05/30 23:18:58    389s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/30 23:18:58    389s] #Using automatically generated G-grids.
[05/30 23:18:58    389s] #Done routing data preparation.
[05/30 23:18:58    389s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1022.24 (MB), peak = 1136.37 (MB)
[05/30 23:18:58    389s] #Merging special wires...
[05/30 23:18:58    389s] #reading routing guides ......
[05/30 23:18:58    389s] #
[05/30 23:18:58    389s] #Finished routing data preparation on Mon May 30 23:18:58 2022
[05/30 23:18:58    389s] #
[05/30 23:18:58    389s] #Cpu time = 00:00:04
[05/30 23:18:58    389s] #Elapsed time = 00:00:04
[05/30 23:18:58    389s] #Increased memory = 18.11 (MB)
[05/30 23:18:58    389s] #Total memory = 1023.01 (MB)
[05/30 23:18:58    389s] #Peak memory = 1136.37 (MB)
[05/30 23:18:58    389s] #
[05/30 23:18:58    389s] #
[05/30 23:18:58    389s] #Start global routing on Mon May 30 23:18:58 2022
[05/30 23:18:58    389s] #
[05/30 23:18:58    389s] #Number of eco nets is 0
[05/30 23:18:58    389s] #
[05/30 23:18:58    389s] #Start global routing data preparation on Mon May 30 23:18:58 2022
[05/30 23:18:58    389s] #
[05/30 23:18:58    389s] #Start routing resource analysis on Mon May 30 23:18:58 2022
[05/30 23:18:58    389s] #
[05/30 23:18:59    389s] #Routing resource analysis is done on Mon May 30 23:18:59 2022
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #  Resource Analysis:
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/30 23:18:59    389s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/30 23:18:59    389s] #  --------------------------------------------------------------
[05/30 23:18:59    389s] #  Metal1         H        1760           0       13923    53.57%
[05/30 23:18:59    389s] #  Metal2         V        1698           0       13923     0.00%
[05/30 23:18:59    389s] #  Metal3         H        1760           0       13923     0.00%
[05/30 23:18:59    389s] #  Metal4         V        1698           0       13923     0.00%
[05/30 23:18:59    389s] #  Metal5         H        1760           0       13923     0.00%
[05/30 23:18:59    389s] #  Metal6         V        1698           0       13923     0.00%
[05/30 23:18:59    389s] #  --------------------------------------------------------------
[05/30 23:18:59    389s] #  Total                  10374       0.00%       83538     8.93%
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #  53 nets (0.35%) with 1 preferred extra spacing.
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #Global routing data preparation is done on Mon May 30 23:18:59 2022
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.69 (MB), peak = 1136.37 (MB)
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #Routing guide is on.
[05/30 23:18:59    389s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.70 (MB), peak = 1136.37 (MB)
[05/30 23:18:59    389s] #
[05/30 23:18:59    389s] #start global routing iteration 1...
[05/30 23:18:59    390s] #Initial_route: 0.80853
[05/30 23:19:00    391s] #Reroute: 0.80922
[05/30 23:19:00    391s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1033.16 (MB), peak = 1136.37 (MB)
[05/30 23:19:00    391s] #
[05/30 23:19:00    391s] #start global routing iteration 2...
[05/30 23:19:02    393s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1034.13 (MB), peak = 1136.37 (MB)
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/30 23:19:02    393s] #Total number of selected nets for routing = 53.
[05/30 23:19:02    393s] #Total number of unselected nets (but routable) for routing = 15040 (skipped).
[05/30 23:19:02    393s] #Total number of nets in the design = 15097.
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #15040 skipped nets do not have any wires.
[05/30 23:19:02    393s] #53 routable nets have only global wires.
[05/30 23:19:02    393s] #53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #Routed net constraints summary:
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #      Default                 53               0  
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #        Total                 53               0  
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #Routing constraints summary of the whole design:
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #      Default                 53           15040  
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #        Total                 53           15040  
[05/30 23:19:02    393s] #------------------------------------------------
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #                 OverCon          
[05/30 23:19:02    393s] #                  #Gcell    %Gcell
[05/30 23:19:02    393s] #     Layer           (1)   OverCon
[05/30 23:19:02    393s] #  --------------------------------
[05/30 23:19:02    393s] #  Metal1        0(0.00%)   (0.00%)
[05/30 23:19:02    393s] #  Metal2        0(0.00%)   (0.00%)
[05/30 23:19:02    393s] #  Metal3        0(0.00%)   (0.00%)
[05/30 23:19:02    393s] #  Metal4        0(0.00%)   (0.00%)
[05/30 23:19:02    393s] #  Metal5        0(0.00%)   (0.00%)
[05/30 23:19:02    393s] #  Metal6        0(0.00%)   (0.00%)
[05/30 23:19:02    393s] #  --------------------------------
[05/30 23:19:02    393s] #     Total      0(0.00%)   (0.00%)
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/30 23:19:02    393s] #  Overflow after GR: 0.00% H + 0.00% V
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #Complete Global Routing.
[05/30 23:19:02    393s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:19:02    393s] #Total wire length = 18784 um.
[05/30 23:19:02    393s] #Total half perimeter of net bounding box = 5196 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal1 = 0 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal2 = 5047 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal3 = 8869 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal4 = 4426 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal5 = 442 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal6 = 0 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:19:02    393s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:19:02    393s] #Total number of vias = 10257
[05/30 23:19:02    393s] #Up-Via Summary (total 10257):
[05/30 23:19:02    393s] #           
[05/30 23:19:02    393s] #-----------------------
[05/30 23:19:02    393s] # Metal1           4862
[05/30 23:19:02    393s] # Metal2           3783
[05/30 23:19:02    393s] # Metal3           1580
[05/30 23:19:02    393s] # Metal4             32
[05/30 23:19:02    393s] #-----------------------
[05/30 23:19:02    393s] #                 10257 
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #Total number of involved priority nets 53
[05/30 23:19:02    393s] #Maximum src to sink distance for priority net 243.7
[05/30 23:19:02    393s] #Average of max src_to_sink distance for priority net 72.0
[05/30 23:19:02    393s] #Average of ave src_to_sink distance for priority net 41.2
[05/30 23:19:02    393s] #Max overcon = 0 track.
[05/30 23:19:02    393s] #Total overcon = 0.00%.
[05/30 23:19:02    393s] #Worst layer Gcell overcon rate = 0.00%.
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #Global routing statistics:
[05/30 23:19:02    393s] #Cpu time = 00:00:04
[05/30 23:19:02    393s] #Elapsed time = 00:00:04
[05/30 23:19:02    393s] #Increased memory = 11.48 (MB)
[05/30 23:19:02    393s] #Total memory = 1034.49 (MB)
[05/30 23:19:02    393s] #Peak memory = 1136.37 (MB)
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #Finished global routing on Mon May 30 23:19:02 2022
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #
[05/30 23:19:02    393s] #reading routing guides ......
[05/30 23:19:02    393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.60 (MB), peak = 1136.37 (MB)
[05/30 23:19:02    393s] #Start Track Assignment.
[05/30 23:19:02    393s] #Done with 2608 horizontal wires in 1 hboxes and 2907 vertical wires in 1 hboxes.
[05/30 23:19:03    393s] #Done with 2562 horizontal wires in 1 hboxes and 2822 vertical wires in 1 hboxes.
[05/30 23:19:03    393s] #Complete Track Assignment.
[05/30 23:19:03    393s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:19:03    393s] #Total wire length = 20582 um.
[05/30 23:19:03    393s] #Total half perimeter of net bounding box = 5196 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal1 = 1696 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal2 = 5003 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal3 = 8823 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal4 = 4622 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal5 = 437 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal6 = 0 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:19:03    393s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:19:03    393s] #Total number of vias = 10257
[05/30 23:19:03    393s] #Up-Via Summary (total 10257):
[05/30 23:19:03    393s] #           
[05/30 23:19:03    393s] #-----------------------
[05/30 23:19:03    393s] # Metal1           4862
[05/30 23:19:03    393s] # Metal2           3783
[05/30 23:19:03    393s] # Metal3           1580
[05/30 23:19:03    393s] # Metal4             32
[05/30 23:19:03    393s] #-----------------------
[05/30 23:19:03    393s] #                 10257 
[05/30 23:19:03    393s] #
[05/30 23:19:03    393s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1037.26 (MB), peak = 1136.37 (MB)
[05/30 23:19:03    393s] #
[05/30 23:19:03    393s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/30 23:19:03    393s] #Cpu time = 00:00:08
[05/30 23:19:03    393s] #Elapsed time = 00:00:08
[05/30 23:19:03    393s] #Increased memory = 32.44 (MB)
[05/30 23:19:03    393s] #Total memory = 1037.29 (MB)
[05/30 23:19:03    393s] #Peak memory = 1136.37 (MB)
[05/30 23:19:03    393s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:19:03    394s] #
[05/30 23:19:03    394s] #Start Detail Routing..
[05/30 23:19:03    394s] #start initial detail routing ...
[05/30 23:19:03    394s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[05/30 23:19:37    427s] # ECO: 3.2% of the total area was rechecked for DRC, and 79.5% required routing.
[05/30 23:19:37    427s] #   number of violations = 0
[05/30 23:19:37    427s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1062.63 (MB), peak = 1136.37 (MB)
[05/30 23:19:37    427s] #Complete Detail Routing.
[05/30 23:19:37    427s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:19:37    427s] #Total wire length = 19691 um.
[05/30 23:19:37    427s] #Total half perimeter of net bounding box = 5196 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal1 = 0 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal2 = 471 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal3 = 9840 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal4 = 8941 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal5 = 439 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal6 = 0 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:19:37    427s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:19:37    427s] #Total number of vias = 15167
[05/30 23:19:37    427s] #Up-Via Summary (total 15167):
[05/30 23:19:37    427s] #           
[05/30 23:19:37    427s] #-----------------------
[05/30 23:19:37    427s] # Metal1           4862
[05/30 23:19:37    427s] # Metal2           4862
[05/30 23:19:37    427s] # Metal3           5414
[05/30 23:19:37    427s] # Metal4             29
[05/30 23:19:37    427s] #-----------------------
[05/30 23:19:37    427s] #                 15167 
[05/30 23:19:37    427s] #
[05/30 23:19:37    427s] #Total number of DRC violations = 0
[05/30 23:19:37    427s] #Cpu time = 00:00:34
[05/30 23:19:37    427s] #Elapsed time = 00:00:34
[05/30 23:19:37    427s] #Increased memory = -0.71 (MB)
[05/30 23:19:37    427s] #Total memory = 1036.58 (MB)
[05/30 23:19:37    427s] #Peak memory = 1136.37 (MB)
[05/30 23:19:37    427s] #detailRoute Statistics:
[05/30 23:19:37    427s] #Cpu time = 00:00:34
[05/30 23:19:37    427s] #Elapsed time = 00:00:34
[05/30 23:19:37    427s] #Increased memory = -0.71 (MB)
[05/30 23:19:37    427s] #Total memory = 1036.58 (MB)
[05/30 23:19:37    427s] #Peak memory = 1136.37 (MB)
[05/30 23:19:37    428s] #
[05/30 23:19:37    428s] #globalDetailRoute statistics:
[05/30 23:19:37    428s] #Cpu time = 00:00:43
[05/30 23:19:37    428s] #Elapsed time = 00:00:44
[05/30 23:19:37    428s] #Increased memory = 69.70 (MB)
[05/30 23:19:37    428s] #Total memory = 1036.51 (MB)
[05/30 23:19:37    428s] #Peak memory = 1136.37 (MB)
[05/30 23:19:37    428s] #Number of warnings = 17
[05/30 23:19:37    428s] #Total number of warnings = 19
[05/30 23:19:37    428s] #Number of fails = 0
[05/30 23:19:37    428s] #Total number of fails = 0
[05/30 23:19:37    428s] #Complete globalDetailRoute on Mon May 30 23:19:37 2022
[05/30 23:19:37    428s] #
[05/30 23:19:37    428s] ### 
[05/30 23:19:37    428s] ###   Scalability Statistics
[05/30 23:19:37    428s] ### 
[05/30 23:19:37    428s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:19:37    428s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/30 23:19:37    428s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:19:37    428s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/30 23:19:37    428s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/30 23:19:37    428s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/30 23:19:37    428s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/30 23:19:37    428s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/30 23:19:37    428s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/30 23:19:37    428s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[05/30 23:19:37    428s] ###   Global Routing                |        00:00:04|        00:00:04|             1.0|
[05/30 23:19:37    428s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/30 23:19:37    428s] ###   Detail Routing                |        00:00:34|        00:00:34|             1.0|
[05/30 23:19:37    428s] ###   Entire Command                |        00:00:43|        00:00:44|             1.0|
[05/30 23:19:37    428s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:19:37    428s] ### 
[05/30 23:19:37    428s] % End globalDetailRoute (date=05/30 23:19:37, total cpu=0:00:43.4, real=0:00:43.0, peak res=1061.0M, current mem=1036.6M)
[05/30 23:19:37    428s]         NanoRoute done. (took cpu=0:00:43.5 real=0:00:43.6)
[05/30 23:19:37    428s]       Clock detailed routing done.
[05/30 23:19:37    428s] Checking guided vs. routed lengths for 53 nets...
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]       
[05/30 23:19:37    428s]       Guided max path lengths
[05/30 23:19:37    428s]       =======================
[05/30 23:19:37    428s]       
[05/30 23:19:37    428s]       ---------------------------------------
[05/30 23:19:37    428s]       From (um)    To (um)    Number of paths
[05/30 23:19:37    428s]       ---------------------------------------
[05/30 23:19:37    428s]          0.000      50.000          24
[05/30 23:19:37    428s]         50.000     100.000          24
[05/30 23:19:37    428s]        100.000     150.000           1
[05/30 23:19:37    428s]        150.000     200.000           2
[05/30 23:19:37    428s]        200.000     250.000           2
[05/30 23:19:37    428s]       ---------------------------------------
[05/30 23:19:37    428s]       
[05/30 23:19:37    428s]       Deviation of routing from guided max path lengths
[05/30 23:19:37    428s]       =================================================
[05/30 23:19:37    428s]       
[05/30 23:19:37    428s]       -------------------------------------
[05/30 23:19:37    428s]       From (%)    To (%)    Number of paths
[05/30 23:19:37    428s]       -------------------------------------
[05/30 23:19:37    428s]       below        0.000          34
[05/30 23:19:37    428s]         0.000      2.000           4
[05/30 23:19:37    428s]         2.000      4.000           5
[05/30 23:19:37    428s]         4.000      6.000           4
[05/30 23:19:37    428s]         6.000      8.000           2
[05/30 23:19:37    428s]         8.000     10.000           1
[05/30 23:19:37    428s]        10.000     12.000           1
[05/30 23:19:37    428s]        12.000     14.000           1
[05/30 23:19:37    428s]        14.000     16.000           0
[05/30 23:19:37    428s]        16.000     18.000           1
[05/30 23:19:37    428s]       -------------------------------------
[05/30 23:19:37    428s]       
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Top 10 notable deviations of routed length from guided length
[05/30 23:19:37    428s]     =============================================================
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_33 (101 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    40.020um, total =   365.085um
[05/30 23:19:37    428s]     Routed length:  max path =    46.460um, total =   397.070um
[05/30 23:19:37    428s]     Deviation:      max path =    16.092%,  total =     8.761%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_19 (101 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    43.799um, total =   372.768um
[05/30 23:19:37    428s]     Routed length:  max path =    49.220um, total =   378.500um
[05/30 23:19:37    428s]     Deviation:      max path =    12.377%,  total =     1.538%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_37 (97 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    71.910um, total =   367.846um
[05/30 23:19:37    428s]     Routed length:  max path =    80.230um, total =   393.540um
[05/30 23:19:37    428s]     Deviation:      max path =    11.570%,  total =     6.985%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_16 (101 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    44.910um, total =   376.115um
[05/30 23:19:37    428s]     Routed length:  max path =    46.870um, total =   413.590um
[05/30 23:19:37    428s]     Deviation:      max path =     4.364%,  total =     9.964%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_6 (101 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    70.950um, total =   358.295um
[05/30 23:19:37    428s]     Routed length:  max path =    68.200um, total =   392.875um
[05/30 23:19:37    428s]     Deviation:      max path =    -3.876%,  total =     9.651%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_27 (101 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    43.300um, total =   345.595um
[05/30 23:19:37    428s]     Routed length:  max path =    46.100um, total =   378.625um
[05/30 23:19:37    428s]     Deviation:      max path =     6.467%,  total =     9.557%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_34 (98 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    82.090um, total =   360.179um
[05/30 23:19:37    428s]     Routed length:  max path =    77.480um, total =   394.180um
[05/30 23:19:37    428s]     Deviation:      max path =    -5.616%,  total =     9.440%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_3 (101 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    68.480um, total =   386.323um
[05/30 23:19:37    428s]     Routed length:  max path =    64.620um, total =   421.100um
[05/30 23:19:37    428s]     Deviation:      max path =    -5.637%,  total =     9.002%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_51 (98 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    45.990um, total =   359.050um
[05/30 23:19:37    428s]     Routed length:  max path =    42.610um, total =   390.740um
[05/30 23:19:37    428s]     Deviation:      max path =    -7.349%,  total =     8.826%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s]     Net CTS_23 (101 terminals)
[05/30 23:19:37    428s]     Guided length:  max path =    71.190um, total =   358.421um
[05/30 23:19:37    428s]     Routed length:  max path =    65.950um, total =   389.670um
[05/30 23:19:37    428s]     Deviation:      max path =    -7.361%,  total =     8.718%
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] Set FIXED routing status on 53 net(s)
[05/30 23:19:37    428s] Set FIXED placed status on 52 instance(s)
[05/30 23:19:37    428s]     Routing using NR in eGR->NR Step done.
[05/30 23:19:37    428s] Net route status summary:
[05/30 23:19:37    428s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:19:37    428s]   Non-clock: 15044 (unrouted=15044, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] CCOPT: Done with clock implementation routing.
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] CCOpt: Starting congestion repair using flow wrapper.
[05/30 23:19:37    428s]     Congestion Repair...
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] Starting congestion repair ...
[05/30 23:19:37    428s] User Input Parameters:
[05/30 23:19:37    428s] - Congestion Driven    : On
[05/30 23:19:37    428s] - Timing Driven        : Off
[05/30 23:19:37    428s] - Area-Violation Based : On
[05/30 23:19:37    428s] - Start Rollback Level : -5
[05/30 23:19:37    428s] - Legalized            : On
[05/30 23:19:37    428s] - Window Based         : Off
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] Starting Early Global Route congestion estimation: mem = 1237.5M
[05/30 23:19:37    428s] (I)       Reading DB...
[05/30 23:19:37    428s] (I)       Read data from FE... (mem=1237.5M)
[05/30 23:19:37    428s] (I)       Read nodes and places... (mem=1237.5M)
[05/30 23:19:37    428s] (I)       Done Read nodes and places (cpu=0.010s, mem=1237.5M)
[05/30 23:19:37    428s] (I)       Read nets... (mem=1237.5M)
[05/30 23:19:37    428s] (I)       Done Read nets (cpu=0.060s, mem=1240.8M)
[05/30 23:19:37    428s] (I)       Done Read data from FE (cpu=0.070s, mem=1240.8M)
[05/30 23:19:37    428s] (I)       before initializing RouteDB syMemory usage = 1240.8 MB
[05/30 23:19:37    428s] (I)       congestionReportName   : 
[05/30 23:19:37    428s] (I)       layerRangeFor2DCongestion : 
[05/30 23:19:37    428s] (I)       buildTerm2TermWires    : 1
[05/30 23:19:37    428s] (I)       doTrackAssignment      : 1
[05/30 23:19:37    428s] (I)       dumpBookshelfFiles     : 0
[05/30 23:19:37    428s] (I)       numThreads             : 1
[05/30 23:19:37    428s] (I)       bufferingAwareRouting  : false
[05/30 23:19:37    428s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:19:37    428s] (I)       honorPin               : false
[05/30 23:19:37    428s] (I)       honorPinGuide          : true
[05/30 23:19:37    428s] (I)       honorPartition         : false
[05/30 23:19:37    428s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:19:37    428s] (I)       allowPartitionCrossover: false
[05/30 23:19:37    428s] (I)       honorSingleEntry       : true
[05/30 23:19:37    428s] (I)       honorSingleEntryStrong : true
[05/30 23:19:37    428s] (I)       handleViaSpacingRule   : false
[05/30 23:19:37    428s] (I)       handleEolSpacingRule   : false
[05/30 23:19:37    428s] (I)       PDConstraint           : none
[05/30 23:19:37    428s] (I)       expBetterNDRHandling   : false
[05/30 23:19:37    428s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:19:37    428s] (I)       routingEffortLevel     : 3
[05/30 23:19:37    428s] (I)       effortLevel            : standard
[05/30 23:19:37    428s] [NR-eGR] minRouteLayer          : 2
[05/30 23:19:37    428s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:19:37    428s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:19:37    428s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:19:37    428s] (I)       numRowsPerGCell        : 1
[05/30 23:19:37    428s] (I)       speedUpLargeDesign     : 0
[05/30 23:19:37    428s] (I)       multiThreadingTA       : 1
[05/30 23:19:37    428s] (I)       optimizationMode       : false
[05/30 23:19:37    428s] (I)       routeSecondPG          : false
[05/30 23:19:37    428s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:19:37    428s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:19:37    428s] (I)       punchThroughDistance   : 500.00
[05/30 23:19:37    428s] (I)       scenicBound            : 1.15
[05/30 23:19:37    428s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:19:37    428s] (I)       source-to-sink ratio   : 0.00
[05/30 23:19:37    428s] (I)       targetCongestionRatioH : 1.00
[05/30 23:19:37    428s] (I)       targetCongestionRatioV : 1.00
[05/30 23:19:37    428s] (I)       layerCongestionRatio   : 0.70
[05/30 23:19:37    428s] (I)       m1CongestionRatio      : 0.10
[05/30 23:19:37    428s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:19:37    428s] (I)       localRouteEffort       : 1.00
[05/30 23:19:37    428s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:19:37    428s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:19:37    428s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:19:37    428s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:19:37    428s] (I)       routeVias              : 
[05/30 23:19:37    428s] (I)       readTROption           : true
[05/30 23:19:37    428s] (I)       extraSpacingFactor     : 1.00
[05/30 23:19:37    428s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:19:37    428s] (I)       routeSelectedNetsOnly  : false
[05/30 23:19:37    428s] (I)       clkNetUseMaxDemand     : false
[05/30 23:19:37    428s] (I)       extraDemandForClocks   : 0
[05/30 23:19:37    428s] (I)       steinerRemoveLayers    : false
[05/30 23:19:37    428s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:19:37    428s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:19:37    428s] (I)       similarTopologyRoutingFast : false
[05/30 23:19:37    428s] (I)       spanningTreeRefinement : false
[05/30 23:19:37    428s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:19:37    428s] (I)       starting read tracks
[05/30 23:19:37    428s] (I)       build grid graph
[05/30 23:19:37    428s] (I)       build grid graph start
[05/30 23:19:37    428s] [NR-eGR] Metal1 has no routable track
[05/30 23:19:37    428s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:19:37    428s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:19:37    428s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:19:37    428s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:19:37    428s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:19:37    428s] (I)       build grid graph end
[05/30 23:19:37    428s] (I)       merge level 0
[05/30 23:19:37    428s] (I)       numViaLayers=11
[05/30 23:19:37    428s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:19:37    428s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:19:37    428s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:19:37    428s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:19:37    428s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:19:37    428s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:19:37    428s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:19:37    428s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:19:37    428s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:19:37    428s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:19:37    428s] (I)       end build via table
[05/30 23:19:37    428s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:19:37    428s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[05/30 23:19:37    428s] (I)       readDataFromPlaceDB
[05/30 23:19:37    428s] (I)       Read net information..
[05/30 23:19:37    428s] [NR-eGR] Read numTotalNets=15093  numIgnoredNets=53
[05/30 23:19:37    428s] (I)       Read testcase time = 0.000 seconds
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] (I)       read default dcut vias
[05/30 23:19:37    428s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/30 23:19:37    428s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:19:37    428s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:19:37    428s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:19:37    428s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/30 23:19:37    428s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:19:37    428s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/30 23:19:37    428s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:19:37    428s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:19:37    428s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:19:37    428s] (I)       early_global_route_priority property id does not exist.
[05/30 23:19:37    428s] (I)       build grid graph start
[05/30 23:19:37    428s] (I)       build grid graph end
[05/30 23:19:37    428s] (I)       Model blockage into capacity
[05/30 23:19:37    428s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:19:37    428s] (I)       Modeling time = 0.010 seconds
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] (I)       Number of ignored nets = 53
[05/30 23:19:37    428s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/30 23:19:37    428s] (I)       Number of clock nets = 53.  Ignored: No
[05/30 23:19:37    428s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:19:37    428s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:19:37    428s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:19:37    428s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:19:37    428s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:19:37    428s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:19:37    428s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:19:37    428s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1243.3 MB
[05/30 23:19:37    428s] (I)       Ndr track 0 does not exist
[05/30 23:19:37    428s] (I)       Ndr track 0 does not exist
[05/30 23:19:37    428s] (I)       Layer1  viaCost=200.00
[05/30 23:19:37    428s] (I)       Layer2  viaCost=200.00
[05/30 23:19:37    428s] (I)       Layer3  viaCost=200.00
[05/30 23:19:37    428s] (I)       Layer4  viaCost=200.00
[05/30 23:19:37    428s] (I)       Layer5  viaCost=200.00
[05/30 23:19:37    428s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:19:37    428s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:19:37    428s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:19:37    428s] (I)       Site width          :   400  (dbu)
[05/30 23:19:37    428s] (I)       Row height          :  3420  (dbu)
[05/30 23:19:37    428s] (I)       GCell width         :  3420  (dbu)
[05/30 23:19:37    428s] (I)       GCell height        :  3420  (dbu)
[05/30 23:19:37    428s] (I)       Grid                :   198   195     6
[05/30 23:19:37    428s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:19:37    428s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:19:37    428s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:19:37    428s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:19:37    428s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:19:37    428s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:19:37    428s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:19:37    428s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:19:37    428s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:19:37    428s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:19:37    428s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:19:37    428s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:19:37    428s] (I)       --------------------------------------------------------
[05/30 23:19:37    428s] 
[05/30 23:19:37    428s] [NR-eGR] ============ Routing rule table ============
[05/30 23:19:37    428s] [NR-eGR] Rule id: 0  Nets: 0 
[05/30 23:19:37    428s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/30 23:19:37    428s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/30 23:19:37    428s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/30 23:19:37    428s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:19:37    428s] [NR-eGR] Rule id: 1  Nets: 15040 
[05/30 23:19:37    428s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:19:37    428s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:19:37    428s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:19:37    428s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:19:37    428s] [NR-eGR] ========================================
[05/30 23:19:37    428s] [NR-eGR] 
[05/30 23:19:37    428s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:19:37    428s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:19:37    428s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:19:37    428s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:19:37    428s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:19:37    428s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:19:37    428s] (I)       After initializing earlyGlobalRoute syMemory usage = 1244.9 MB
[05/30 23:19:37    428s] (I)       Loading and dumping file time : 0.11 seconds
[05/30 23:19:37    428s] (I)       ============= Initialization =============
[05/30 23:19:37    428s] (I)       totalPins=59552  totalGlobalPin=58465 (98.17%)
[05/30 23:19:37    428s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:19:37    428s] [NR-eGR] Layer group 1: route 15040 net(s) in layer range [2, 6]
[05/30 23:19:37    428s] (I)       ============  Phase 1a Route ============
[05/30 23:19:37    428s] (I)       Phase 1a runs 0.04 seconds
[05/30 23:19:37    428s] (I)       Usage: 157485 = (80888 H, 76597 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:19:37    428s] (I)       
[05/30 23:19:37    428s] (I)       ============  Phase 1b Route ============
[05/30 23:19:37    428s] (I)       Usage: 157485 = (80888 H, 76597 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:19:37    428s] (I)       
[05/30 23:19:37    428s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.692994e+05um
[05/30 23:19:37    428s] (I)       ============  Phase 1c Route ============
[05/30 23:19:37    428s] (I)       Usage: 157485 = (80888 H, 76597 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:19:37    428s] (I)       
[05/30 23:19:37    428s] (I)       ============  Phase 1d Route ============
[05/30 23:19:37    428s] (I)       Usage: 157485 = (80888 H, 76597 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:19:37    428s] (I)       
[05/30 23:19:37    428s] (I)       ============  Phase 1e Route ============
[05/30 23:19:37    428s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:19:37    428s] (I)       Usage: 157485 = (80888 H, 76597 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:19:37    428s] (I)       
[05/30 23:19:37    428s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.692994e+05um
[05/30 23:19:37    428s] [NR-eGR] 
[05/30 23:19:37    428s] (I)       ============  Phase 1l Route ============
[05/30 23:19:38    428s] (I)       Phase 1l runs 0.03 seconds
[05/30 23:19:38    428s] (I)       
[05/30 23:19:38    428s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:19:38    428s] [NR-eGR]                        OverCon            
[05/30 23:19:38    428s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:19:38    428s] [NR-eGR]       Layer                (2)    OverCon 
[05/30 23:19:38    428s] [NR-eGR] ----------------------------------------------
[05/30 23:19:38    428s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:19:38    428s] [NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[05/30 23:19:38    428s] [NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[05/30 23:19:38    428s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:19:38    428s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:19:38    428s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:19:38    428s] [NR-eGR] ----------------------------------------------
[05/30 23:19:38    428s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[05/30 23:19:38    428s] [NR-eGR] 
[05/30 23:19:38    428s] (I)       Total Global Routing Runtime: 0.14 seconds
[05/30 23:19:38    428s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:19:38    428s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:19:38    428s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:19:38    428s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1244.9M
[05/30 23:19:38    428s] [hotspot] +------------+---------------+---------------+
[05/30 23:19:38    428s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:19:38    428s] [hotspot] +------------+---------------+---------------+
[05/30 23:19:38    428s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:19:38    428s] [hotspot] +------------+---------------+---------------+
[05/30 23:19:38    428s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:19:38    428s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:19:38    428s] 
[05/30 23:19:38    428s] === incrementalPlace Internal Loop 1 ===
[05/30 23:19:38    428s] Skipped repairing congestion.
[05/30 23:19:38    428s] Starting Early Global Route wiring: mem = 1260.9M
[05/30 23:19:38    428s] (I)       ============= track Assignment ============
[05/30 23:19:38    428s] (I)       extract Global 3D Wires
[05/30 23:19:38    428s] (I)       Extract Global WL : time=0.00
[05/30 23:19:38    428s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:19:38    428s] (I)       Initialization real time=0.00 seconds
[05/30 23:19:38    428s] (I)       Run Multi-thread track assignment
[05/30 23:19:38    428s] (I)       Kernel real time=0.36 seconds
[05/30 23:19:38    428s] (I)       End Greedy Track Assignment
[05/30 23:19:38    428s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:19:38    428s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64340
[05/30 23:19:38    428s] [NR-eGR] Metal2  (2V) length: 1.044068e+05um, number of vias: 95631
[05/30 23:19:38    428s] [NR-eGR] Metal3  (3H) length: 1.256096e+05um, number of vias: 11345
[05/30 23:19:38    428s] [NR-eGR] Metal4  (4V) length: 4.184739e+04um, number of vias: 2714
[05/30 23:19:38    428s] [NR-eGR] Metal5  (5H) length: 2.606160e+04um, number of vias: 187
[05/30 23:19:38    428s] [NR-eGR] Metal6  (6V) length: 5.007577e+03um, number of vias: 0
[05/30 23:19:38    428s] [NR-eGR] Total length: 3.029329e+05um, number of vias: 174217
[05/30 23:19:38    428s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:19:38    428s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/30 23:19:38    428s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:19:38    429s] Early Global Route wiring runtime: 0.59 seconds, mem = 1255.2M
[05/30 23:19:38    429s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[05/30 23:19:38    429s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/30 23:19:38    429s] 
[05/30 23:19:38    429s] CCOpt: Done with congestion repair using flow wrapper.
[05/30 23:19:38    429s] 
[05/30 23:19:38    429s] Net route status summary:
[05/30 23:19:38    429s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:19:38    429s]   Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:19:38    429s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:45.3 real=0:00:45.4)
[05/30 23:19:38    429s]   Clock implementation routing done.
[05/30 23:19:38    429s]   Leaving CCOpt scope - extractRC...
[05/30 23:19:38    429s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/30 23:19:38    429s] Extraction called for design 'microcontroller_interface_8_8' of instances=15024 and nets=15097 using extraction engine 'preRoute' .
[05/30 23:19:38    429s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:19:38    429s] RC Extraction called in multi-corner(1) mode.
[05/30 23:19:38    429s] RCMode: PreRoute
[05/30 23:19:38    429s]       RC Corner Indexes            0   
[05/30 23:19:38    429s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:19:38    429s] Resistance Scaling Factor    : 1.00000 
[05/30 23:19:38    429s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:19:38    429s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:19:38    429s] Shrink Factor                : 1.00000
[05/30 23:19:38    429s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:19:38    429s] Using Quantus QRC technology file ...
[05/30 23:19:38    429s] Updating RC grid for preRoute extraction ...
[05/30 23:19:38    429s] Initializing multi-corner resistance tables ...
[05/30 23:19:38    429s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1255.184M)
[05/30 23:19:38    429s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/30 23:19:38    429s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/30 23:19:38    429s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:19:38    429s]   Rebuilding timing graph...
[05/30 23:19:40    430s]   Rebuilding timing graph done.
[05/30 23:19:40    430s] End AAE Lib Interpolated Model. (MEM=1265.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:19:40    430s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:01.2 real=0:00:01.3)
[05/30 23:19:40    430s]   Clock DAG stats after routing clock trees:
[05/30 23:19:40    430s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:19:40    430s]     cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:19:40    430s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:19:40    430s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:19:40    430s]     wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
[05/30 23:19:40    430s]     wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
[05/30 23:19:40    430s]   Clock DAG net violations after routing clock trees: none
[05/30 23:19:40    430s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/30 23:19:40    430s]     Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:40    430s]     Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:40    430s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/30 23:19:40    430s]      Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:19:40    430s]   Primary reporting skew group after routing clock trees:
[05/30 23:19:40    430s]     skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:40    430s]   Skew group summary after routing clock trees:
[05/30 23:19:40    430s]     skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:40    430s]   Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:40    430s]   CCOpt::Phase::Routing done. (took cpu=0:00:47.1 real=0:00:47.3)
[05/30 23:19:40    430s]   CCOpt::Phase::PostConditioning...
[05/30 23:19:40    430s] OPERPROF: Starting DPlace-Init at level 1, MEM:1313.7M
[05/30 23:19:40    430s] #spOpts: N=45 
[05/30 23:19:40    430s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.011, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Starting CMU at level 4, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.044, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.044, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1313.7M
[05/30 23:19:40    430s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1313.7M
[05/30 23:19:40    430s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1313.7MB).
[05/30 23:19:40    430s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1313.7M
[05/30 23:19:40    430s]   Removing CTS place status from clock tree and sinks.
[05/30 23:19:40    430s] Removed CTS place status from 52 clock cells (out of 54 ) and 0 clock sinks (out of 0 ).
[05/30 23:19:40    430s]   Switching to inst based legalization.
[05/30 23:19:40    430s]   PostConditioning...
[05/30 23:19:40    430s]     PostConditioning active optimizations:
[05/30 23:19:40    430s]      - DRV fixing with cell sizing and buffering
[05/30 23:19:40    430s]      - Skew fixing with cell sizing
[05/30 23:19:40    430s]     
[05/30 23:19:40    430s]     Currently running CTS, using active skew data
[05/30 23:19:40    430s]     Reset bufferability constraints...
[05/30 23:19:40    430s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/30 23:19:40    430s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:19:40    430s]     Upsizing to fix DRVs...
[05/30 23:19:40    430s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:19:40    431s]     CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/30 23:19:40    431s]     
[05/30 23:19:40    431s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/30 23:19:40    431s]     ============================================
[05/30 23:19:40    431s]     
[05/30 23:19:40    431s]     Cell changes by Net Type:
[05/30 23:19:40    431s]     
[05/30 23:19:40    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:40    431s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/30 23:19:40    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:40    431s]     top                0            0           0            0                    0                  0
[05/30 23:19:40    431s]     trunk              0            0           0            0                    0                  0
[05/30 23:19:40    431s]     leaf               0            0           0            0                    0                  0
[05/30 23:19:40    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:40    431s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/30 23:19:40    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:40    431s]     
[05/30 23:19:40    431s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/30 23:19:40    431s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/30 23:19:40    431s]     
[05/30 23:19:40    431s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/30 23:19:40    431s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:19:40    431s]       cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:19:40    431s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:19:40    431s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:19:40    431s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
[05/30 23:19:40    431s]       wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
[05/30 23:19:40    431s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[05/30 23:19:40    431s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/30 23:19:40    431s]       Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:40    431s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:40    431s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/30 23:19:40    431s]        Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:19:40    431s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[05/30 23:19:40    431s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:40    431s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/30 23:19:40    431s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:40    431s]     Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:40    431s]     Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.2)
[05/30 23:19:40    431s]     Recomputing CTS skew targets...
[05/30 23:19:40    431s]     Resolving skew group constraints...
[05/30 23:19:41    431s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/30 23:19:41    431s]     Resolving skew group constraints done.
[05/30 23:19:41    431s]     Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/30 23:19:41    431s]     Fixing DRVs...
[05/30 23:19:41    431s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:19:41    431s]     CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/30 23:19:41    431s]     
[05/30 23:19:41    431s]     PRO Statistics: Fix DRVs (cell sizing):
[05/30 23:19:41    431s]     =======================================
[05/30 23:19:41    431s]     
[05/30 23:19:41    431s]     Cell changes by Net Type:
[05/30 23:19:41    431s]     
[05/30 23:19:41    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    431s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/30 23:19:41    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    431s]     top                0            0           0            0                    0                  0
[05/30 23:19:41    431s]     trunk              0            0           0            0                    0                  0
[05/30 23:19:41    431s]     leaf               0            0           0            0                    0                  0
[05/30 23:19:41    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    431s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/30 23:19:41    431s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    431s]     
[05/30 23:19:41    431s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/30 23:19:41    431s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/30 23:19:41    431s]     
[05/30 23:19:41    431s]     Clock DAG stats PostConditioning after DRV fixing:
[05/30 23:19:41    431s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:19:41    431s]       cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:19:41    431s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:19:41    431s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:19:41    431s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
[05/30 23:19:41    431s]       wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
[05/30 23:19:41    431s]     Clock DAG net violations PostConditioning after DRV fixing: none
[05/30 23:19:41    431s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/30 23:19:41    431s]       Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:41    431s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:41    431s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/30 23:19:41    431s]        Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:19:41    431s]     Primary reporting skew group PostConditioning after DRV fixing:
[05/30 23:19:41    431s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:41    431s]     Skew group summary PostConditioning after DRV fixing:
[05/30 23:19:41    431s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:41    431s]     Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:41    431s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:19:41    431s]     Buffering to fix DRVs...
[05/30 23:19:41    431s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:19:41    431s]     Inserted 0 buffers and inverters.
[05/30 23:19:41    431s] success count. Default: 0, QS: 0, QD: 0, FS: 0
[05/30 23:19:41    431s]     CCOpt-PostConditioning: nets considered: 53, nets tested: 53, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/30 23:19:41    431s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/30 23:19:41    431s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:19:41    431s]       cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:19:41    431s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:19:41    431s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:19:41    431s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
[05/30 23:19:41    431s]       wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
[05/30 23:19:41    431s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/30 23:19:41    431s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/30 23:19:41    431s]       Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:41    431s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:41    431s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/30 23:19:41    431s]        Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:19:41    431s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[05/30 23:19:41    431s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:41    431s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/30 23:19:41    431s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:41    431s]     Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:41    432s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] Slew Diagnostics: After DRV fixing
[05/30 23:19:41    432s] ==================================
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] Global Causes:
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] -----
[05/30 23:19:41    432s] Cause
[05/30 23:19:41    432s] -----
[05/30 23:19:41    432s]   (empty table)
[05/30 23:19:41    432s] -----
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] Top 5 overslews:
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] ---------------------------------
[05/30 23:19:41    432s] Overslew    Causes    Driving Pin
[05/30 23:19:41    432s] ---------------------------------
[05/30 23:19:41    432s]   (empty table)
[05/30 23:19:41    432s] ---------------------------------
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] -------------------
[05/30 23:19:41    432s] Cause    Occurences
[05/30 23:19:41    432s] -------------------
[05/30 23:19:41    432s]   (empty table)
[05/30 23:19:41    432s] -------------------
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] Violation diagnostics counts from the 0 nodes that have violations:
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s] -------------------
[05/30 23:19:41    432s] Cause    Occurences
[05/30 23:19:41    432s] -------------------
[05/30 23:19:41    432s]   (empty table)
[05/30 23:19:41    432s] -------------------
[05/30 23:19:41    432s] 
[05/30 23:19:41    432s]     Fixing Skew by cell sizing...
[05/30 23:19:41    432s] Path optimization required 0 stage delay updates 
[05/30 23:19:41    432s]     Resized 0 clock insts to decrease delay.
[05/30 23:19:41    432s] Fixing short paths with downsize only
[05/30 23:19:41    432s] Path optimization required 0 stage delay updates 
[05/30 23:19:41    432s]     Resized 0 clock insts to increase delay.
[05/30 23:19:41    432s]     
[05/30 23:19:41    432s]     PRO Statistics: Fix Skew (cell sizing):
[05/30 23:19:41    432s]     =======================================
[05/30 23:19:41    432s]     
[05/30 23:19:41    432s]     Cell changes by Net Type:
[05/30 23:19:41    432s]     
[05/30 23:19:41    432s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    432s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/30 23:19:41    432s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    432s]     top                0            0           0            0                    0                  0
[05/30 23:19:41    432s]     trunk              0            0           0            0                    0                  0
[05/30 23:19:41    432s]     leaf               0            0           0            0                    0                  0
[05/30 23:19:41    432s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    432s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/30 23:19:41    432s]     ---------------------------------------------------------------------------------------------------------
[05/30 23:19:41    432s]     
[05/30 23:19:41    432s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/30 23:19:41    432s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/30 23:19:41    432s]     
[05/30 23:19:41    432s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/30 23:19:41    432s]       cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:19:41    432s]       cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:19:41    432s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:19:41    432s]       sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:19:41    432s]       wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
[05/30 23:19:41    432s]       wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
[05/30 23:19:41    432s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[05/30 23:19:41    432s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/30 23:19:41    432s]       Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:41    432s]       Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:41    432s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/30 23:19:41    432s]        Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:19:41    432s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[05/30 23:19:41    432s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:41    432s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/30 23:19:41    432s]       skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:41    432s]     Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:41    432s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:19:41    432s]     Reconnecting optimized routes...
[05/30 23:19:41    432s]     Reset timing graph...
[05/30 23:19:41    432s] Ignoring AAE DB Resetting ...
[05/30 23:19:41    432s]     Reset timing graph done.
[05/30 23:19:42    432s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/30 23:19:42    432s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[05/30 23:19:42    432s]     Set dirty flag on 0 insts, 0 nets
[05/30 23:19:42    432s]   PostConditioning done.
[05/30 23:19:42    432s] Net route status summary:
[05/30 23:19:42    432s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:19:42    432s]   Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:19:42    432s]   Update timing and DAG stats after post-conditioning...
[05/30 23:19:42    432s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:19:42    432s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:19:42    432s]   Rebuilding timing graph...
[05/30 23:19:42    433s]   Rebuilding timing graph done.
[05/30 23:19:42    433s] End AAE Lib Interpolated Model. (MEM=1304.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:19:42    433s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/30 23:19:43    433s]   Clock DAG stats after post-conditioning:
[05/30 23:19:43    433s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:19:43    433s]     cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:19:43    433s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:19:43    433s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:19:43    433s]     wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
[05/30 23:19:43    433s]     wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
[05/30 23:19:43    433s]   Clock DAG net violations after post-conditioning: none
[05/30 23:19:43    433s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/30 23:19:43    433s]     Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:43    433s]     Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:43    433s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/30 23:19:43    433s]      Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:19:43    433s]   Primary reporting skew group after post-conditioning:
[05/30 23:19:43    433s]     skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:43    433s]   Skew group summary after post-conditioning:
[05/30 23:19:43    433s]     skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:43    433s]   Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:43    433s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/30 23:19:43    433s]   Setting CTS place status to fixed for clock tree and sinks.
[05/30 23:19:43    433s] numClockCells = 54, numClockCellsFixed = 54, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/30 23:19:43    433s]   Post-balance tidy up or trial balance steps...
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock DAG stats at end of CTS:
[05/30 23:19:43    433s]   ==============================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   -------------------------------------------------------------
[05/30 23:19:43    433s]   Cell type                     Count    Area       Capacitance
[05/30 23:19:43    433s]   -------------------------------------------------------------
[05/30 23:19:43    433s]   Buffers                        52      271.890       0.070
[05/30 23:19:43    433s]   Inverters                       0        0.000       0.000
[05/30 23:19:43    433s]   Integrated Clock Gates          0        0.000       0.000
[05/30 23:19:43    433s]   Non-Integrated Clock Gates      0        0.000       0.000
[05/30 23:19:43    433s]   Clock Logic                     0        0.000       0.000
[05/30 23:19:43    433s]   All                            52      271.890       0.070
[05/30 23:19:43    433s]   -------------------------------------------------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock DAG wire lengths at end of CTS:
[05/30 23:19:43    433s]   =====================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   --------------------
[05/30 23:19:43    433s]   Type     Wire Length
[05/30 23:19:43    433s]   --------------------
[05/30 23:19:43    433s]   Top           0.000
[05/30 23:19:43    433s]   Trunk      1909.430
[05/30 23:19:43    433s]   Leaf      17781.470
[05/30 23:19:43    433s]   Total     19690.900
[05/30 23:19:43    433s]   --------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock DAG capacitances at end of CTS:
[05/30 23:19:43    433s]   =====================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   --------------------------------
[05/30 23:19:43    433s]   Type     Gate     Wire     Total
[05/30 23:19:43    433s]   --------------------------------
[05/30 23:19:43    433s]   Top      0.000    0.000    0.000
[05/30 23:19:43    433s]   Trunk    0.070    0.123    0.194
[05/30 23:19:43    433s]   Leaf     1.113    1.339    2.452
[05/30 23:19:43    433s]   Total    1.184    1.462    2.646
[05/30 23:19:43    433s]   --------------------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock DAG sink capacitances at end of CTS:
[05/30 23:19:43    433s]   ==========================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   --------------------------------------------------------
[05/30 23:19:43    433s]   Count    Total    Average    Std. Dev.    Min      Max
[05/30 23:19:43    433s]   --------------------------------------------------------
[05/30 23:19:43    433s]   4758     1.113     0.000       0.000      0.000    0.000
[05/30 23:19:43    433s]   --------------------------------------------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock DAG net violations at end of CTS:
[05/30 23:19:43    433s]   =======================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   None
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/30 23:19:43    433s]   ====================================================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[05/30 23:19:43    433s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   Trunk       0.100       5       0.064       0.021      0.041    0.082    {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}          -
[05/30 23:19:43    433s]   Leaf        0.100      48       0.085       0.002      0.080    0.089    {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[05/30 23:19:43    433s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock DAG library cell distribution at end of CTS:
[05/30 23:19:43    433s]   ==================================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   ---------------------------------------------
[05/30 23:19:43    433s]   Name            Type      Inst     Inst Area 
[05/30 23:19:43    433s]                             Count    (um^2)
[05/30 23:19:43    433s]   ---------------------------------------------
[05/30 23:19:43    433s]   CLKBUFX16LVT    buffer      3        20.520
[05/30 23:19:43    433s]   CLKBUFX12LVT    buffer     49       251.370
[05/30 23:19:43    433s]   ---------------------------------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Primary reporting skew group summary at end of CTS:
[05/30 23:19:43    433s]   ===================================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/30 23:19:43    433s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   slow_corner:setup.late    clk/constraint_basic    0.271     0.279     0.008       0.076         0.006           0.003           0.275        0.002     100% {0.271, 0.279}
[05/30 23:19:43    433s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Skew group summary at end of CTS:
[05/30 23:19:43    433s]   =================================
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/30 23:19:43    433s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   slow_corner:setup.late    clk/constraint_basic    0.271     0.279     0.008       0.076         0.006           0.003           0.275        0.002     100% {0.271, 0.279}
[05/30 23:19:43    433s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Found a total of 0 clock tree pins with a slew violation.
[05/30 23:19:43    433s]   
[05/30 23:19:43    433s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/30 23:19:43    433s] Synthesizing clock trees done.
[05/30 23:19:43    433s] Tidy Up And Update Timing...
[05/30 23:19:43    433s] Connecting clock gate test enables...
[05/30 23:19:43    433s] Connecting clock gate test enables done.
[05/30 23:19:43    433s] External - Set all clocks to propagated mode...
[05/30 23:19:43    433s] Innovus updating I/O latencies
[05/30 23:19:44    434s] #################################################################################
[05/30 23:19:44    434s] # Design Stage: PreRoute
[05/30 23:19:44    434s] # Design Name: microcontroller_interface_8_8
[05/30 23:19:44    434s] # Design Mode: 45nm
[05/30 23:19:44    434s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:19:44    434s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:19:44    434s] # Signoff Settings: SI Off 
[05/30 23:19:44    434s] #################################################################################
[05/30 23:19:45    435s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:19:45    435s] Topological Sorting (REAL = 0:00:00.0, MEM = 1330.8M, InitMEM = 1330.8M)
[05/30 23:19:45    435s] Start delay calculation (fullDC) (1 T). (MEM=1330.76)
[05/30 23:19:45    435s] End AAE Lib Interpolated Model. (MEM=1347.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:19:47    437s] Total number of fetched objects 19808
[05/30 23:19:47    438s] Total number of fetched objects 19808
[05/30 23:19:48    438s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/30 23:19:48    438s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/30 23:19:48    438s] End delay calculation. (MEM=1385.33 CPU=0:00:01.1 REAL=0:00:01.0)
[05/30 23:19:48    438s] End delay calculation (fullDC). (MEM=1385.33 CPU=0:00:02.8 REAL=0:00:03.0)
[05/30 23:19:48    438s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1385.3M) ***
[05/30 23:19:48    438s] Setting all clocks to propagated mode.
[05/30 23:19:48    438s] External - Set all clocks to propagated mode done. (took cpu=0:00:05.1 real=0:00:05.3)
[05/30 23:19:48    438s] Clock DAG stats after update timingGraph:
[05/30 23:19:48    438s]   cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:19:48    438s]   cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:19:48    438s]   cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:19:48    438s]   sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:19:48    438s]   wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
[05/30 23:19:48    438s]   wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
[05/30 23:19:48    438s] Clock DAG net violations after update timingGraph: none
[05/30 23:19:48    438s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/30 23:19:48    438s]   Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:48    438s]   Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:19:48    438s] Clock DAG library cell distribution after update timingGraph {count}:
[05/30 23:19:48    438s]    Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:19:48    439s] Primary reporting skew group after update timingGraph:
[05/30 23:19:48    439s]   skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:48    439s] Skew group summary after update timingGraph:
[05/30 23:19:48    439s]   skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
[05/30 23:19:48    439s] Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
[05/30 23:19:48    439s] Logging CTS constraint violations...
[05/30 23:19:49    439s]   No violations found.
[05/30 23:19:49    439s] Logging CTS constraint violations done.
[05/30 23:19:49    439s] Tidy Up And Update Timing done. (took cpu=0:00:05.4 real=0:00:05.5)
[05/30 23:19:49    439s] Runtime done. (took cpu=0:01:42 real=0:01:43)
[05/30 23:19:49    439s] Runtime Report Coverage % = 98
[05/30 23:19:49    439s] Runtime Summary
[05/30 23:19:49    439s] ===============
[05/30 23:19:49    439s] Clock Runtime:  (46%) Core CTS          46.59 (Init 6.55, Construction 18.83, Implementation 12.62, eGRPC 3.45, PostConditioning 2.71, Other 2.42)
[05/30 23:19:49    439s] Clock Runtime:  (46%) CTS services      47.11 (RefinePlace 1.85, EarlyGlobalClock 0.90, NanoRoute 43.64, ExtractRC 0.71)
[05/30 23:19:49    439s] Clock Runtime:   (7%) Other CTS          7.27 (Init 1.01, CongRepair 0.97, TimingUpdate 5.27, Other 0.02)
[05/30 23:19:49    439s] Clock Runtime: (100%) Total            100.97
[05/30 23:19:49    439s] 
[05/30 23:19:49    439s] 
[05/30 23:19:49    439s] Runtime Summary:
[05/30 23:19:49    439s] ================
[05/30 23:19:49    439s] 
[05/30 23:19:49    439s] -----------------------------------------------------------------------------------------------------------------------
[05/30 23:19:49    439s] wall    % time  children  called  name
[05/30 23:19:49    439s] -----------------------------------------------------------------------------------------------------------------------
[05/30 23:19:49    439s] 103.03  100.00   103.03     0       
[05/30 23:19:49    439s] 103.03  100.00   100.97     1     Runtime
[05/30 23:19:49    439s]   3.61    3.50     3.61     1     CCOpt::Phase::Initialization
[05/30 23:19:49    439s]   3.61    3.50     3.60     1       Check Prerequisites
[05/30 23:19:49    439s]   0.11    0.11     0.00     1         Leaving CCOpt scope - CheckPlace
[05/30 23:19:49    439s]   3.49    3.38     0.01     1         Validating CTS configuration
[05/30 23:19:49    439s]   0.02    0.02     0.02     2         Checking module port directions
[05/30 23:19:49    439s]   0.02    0.02     0.00     2           Leaving CCOpt scope
[05/30 23:19:49    439s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[05/30 23:19:49    439s]   3.77    3.66     3.73     1     CCOpt::Phase::PreparingToBalance
[05/30 23:19:49    439s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[05/30 23:19:49    439s]   0.90    0.88     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/30 23:19:49    439s]   0.20    0.20     0.00     1       Legalization setup
[05/30 23:19:49    439s]   2.62    2.54     0.01     1       Validating CTS configuration
[05/30 23:19:49    439s]   0.21    0.20     0.00     1     Preparing To Balance
[05/30 23:19:49    439s]  20.09   19.50    20.09     1     CCOpt::Phase::Construction
[05/30 23:19:49    439s]   8.73    8.48     8.70     1       Stage::Clustering
[05/30 23:19:49    439s]   7.18    6.97     6.91     1         Clustering
[05/30 23:19:49    439s]   0.00    0.00     0.00     1           Initialize for clustering
[05/30 23:19:49    439s]   4.18    4.06     0.17     1           Bottom-up phase
[05/30 23:19:49    439s]   0.17    0.16     0.00     1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/30 23:19:49    439s]   2.73    2.65     2.04     1           Legalizing clock trees
[05/30 23:19:49    439s]   1.10    1.07     0.00     1             Leaving CCOpt scope - ClockRefiner
[05/30 23:19:49    439s]   0.94    0.91     0.00     1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/30 23:19:49    439s]   1.52    1.48     0.93     1         Update congestion based capacitance
[05/30 23:19:49    439s]   0.15    0.15     0.00     1           Leaving CCOpt scope - extractRC
[05/30 23:19:49    439s]   0.77    0.75     0.00     1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/30 23:19:49    439s]   0.35    0.34     0.35     1       Stage::DRV Fixing
[05/30 23:19:49    439s]   0.18    0.18     0.00     1         Fixing clock tree slew time and max cap violations
[05/30 23:19:49    439s]   0.17    0.16     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[05/30 23:19:49    439s]  11.00   10.68    10.98     1       Stage::Insertion Delay Reduction
[05/30 23:19:49    439s]   1.37    1.33     0.00     1         Removing unnecessary root buffering
[05/30 23:19:49    439s]   0.22    0.21     0.00     1         Removing unconstrained drivers
[05/30 23:19:49    439s]   0.25    0.24     0.00     1         Reducing insertion delay 1
[05/30 23:19:49    439s]   1.00    0.97     0.00     1         Removing longest path buffering
[05/30 23:19:49    439s]   8.14    7.90     0.00     1         Reducing insertion delay 2
[05/30 23:19:49    439s]  13.01   12.62    13.00     1     CCOpt::Phase::Implementation
[05/30 23:19:49    439s]   4.12    4.00     4.09     1       Stage::Reducing Power
[05/30 23:19:49    439s]   0.28    0.27     0.00     1         Improving clock tree routing
[05/30 23:19:49    439s]   3.54    3.44     0.00     1         Reducing clock tree power 1
[05/30 23:19:49    439s]   0.00    0.00     0.00     1           Legalizing clock trees
[05/30 23:19:49    439s]   0.27    0.26     0.00     1         Reducing clock tree power 2
[05/30 23:19:49    439s]   4.98    4.83     4.63     1       Stage::Balancing
[05/30 23:19:49    439s]   3.29    3.20     3.10     1         Approximately balancing fragments step
[05/30 23:19:49    439s]   0.77    0.75     0.00     1           Resolve constraints - Approximately balancing fragments
[05/30 23:19:49    439s]   0.28    0.27     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/30 23:19:49    439s]   0.22    0.22     0.00     1           Moving gates to improve sub-tree skew
[05/30 23:19:49    439s]   1.67    1.62     0.00     1           Approximately balancing fragments bottom up
[05/30 23:19:49    439s]   0.16    0.16     0.00     1           Approximately balancing fragments, wire and cell delays
[05/30 23:19:49    439s]   0.29    0.28     0.00     1         Improving fragments clock skew
[05/30 23:19:49    439s]   0.66    0.64     0.48     1         Approximately balancing step
[05/30 23:19:49    439s]   0.39    0.38     0.00     1           Resolve constraints - Approximately balancing
[05/30 23:19:49    439s]   0.08    0.08     0.00     1           Approximately balancing, wire and cell delays
[05/30 23:19:49    439s]   0.22    0.22     0.00     1         Fixing clock tree overload
[05/30 23:19:49    439s]   0.16    0.16     0.00     1         Approximately balancing paths
[05/30 23:19:49    439s]   3.46    3.36     2.91     1       Stage::Polishing
[05/30 23:19:49    439s]   0.15    0.15     0.00     1         Leaving CCOpt scope - extractRC
[05/30 23:19:49    439s]   0.76    0.74     0.00     1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/30 23:19:49    439s]   0.16    0.15     0.00     1         Merging balancing drivers for power
[05/30 23:19:49    439s]   0.16    0.15     0.00     1         Improving clock skew
[05/30 23:19:49    439s]   1.40    1.36     0.00     1         Reducing clock tree power 3
[05/30 23:19:49    439s]   0.00    0.00     0.00     1           Legalizing clock trees
[05/30 23:19:49    439s]   0.28    0.27     0.00     1         Improving insertion delay
[05/30 23:19:49    439s]   0.44    0.43     0.23     1       Stage::Updating netlist
[05/30 23:19:49    439s]   0.23    0.22     0.00     1         ClockRefiner
[05/30 23:19:49    439s]   4.50    4.37     3.87     1     CCOpt::Phase::eGRPC
[05/30 23:19:49    439s]   0.54    0.53     0.39     1       Leaving CCOpt scope - Routing Tools
[05/30 23:19:49    439s]   0.39    0.38     0.00     1         Early Global Route - eGR only step
[05/30 23:19:49    439s]   0.14    0.13     0.00     1       Leaving CCOpt scope - extractRC
[05/30 23:19:49    439s]   0.72    0.70     0.72     1       Reset bufferability constraints
[05/30 23:19:49    439s]   0.72    0.70     0.00     1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/30 23:19:49    439s]   0.32    0.31     0.07     1       Moving buffers
[05/30 23:19:49    439s]   0.07    0.07     0.00     1         Violation analysis
[05/30 23:19:49    439s]   0.70    0.68     0.04     1       Initial Pass of Downsizing Clock Tree Cells
[05/30 23:19:49    439s]   0.03    0.03     0.00     1         Artificially removing long paths
[05/30 23:19:49    439s]   0.01    0.01     0.00     1         Reverting Artificially removing long paths
[05/30 23:19:49    439s]   0.19    0.19     0.00     1       Fixing DRVs
[05/30 23:19:49    439s]   0.12    0.11     0.00     1       Reconnecting optimized routes
[05/30 23:19:49    439s]   0.62    0.60     0.00     1       Violation analysis
[05/30 23:19:49    439s]   0.52    0.51     0.00     1       ClockRefiner
[05/30 23:19:49    439s]  47.32   45.93    47.01     1     CCOpt::Phase::Routing
[05/30 23:19:49    439s]  45.45   44.11    45.12     1       Leaving CCOpt scope - Routing Tools
[05/30 23:19:49    439s]   0.51    0.50     0.00     1         Early Global Route - eGR->NR step
[05/30 23:19:49    439s]  43.64   42.36     0.00     1         NanoRoute
[05/30 23:19:49    439s]   0.97    0.94     0.00     1         Congestion Repair
[05/30 23:19:49    439s]   0.27    0.26     0.00     1       Leaving CCOpt scope - extractRC
[05/30 23:19:49    439s]   1.29    1.26     0.00     1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/30 23:19:49    439s]   2.71    2.63     2.30     1     CCOpt::Phase::PostConditioning
[05/30 23:19:49    439s]   0.00    0.00     0.00     1       Reset bufferability constraints
[05/30 23:19:49    439s]   0.23    0.22     0.00     1       Upsizing to fix DRVs
[05/30 23:19:49    439s]   0.41    0.40     0.00     1       Recomputing CTS skew targets
[05/30 23:19:49    439s]   0.22    0.21     0.00     1       Fixing DRVs
[05/30 23:19:49    439s]   0.17    0.17     0.00     1       Buffering to fix DRVs
[05/30 23:19:49    439s]   0.20    0.19     0.00     1       Fixing Skew by cell sizing
[05/30 23:19:49    439s]   0.15    0.15     0.00     1       Reconnecting optimized routes
[05/30 23:19:49    439s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[05/30 23:19:49    439s]   0.92    0.90     0.00     1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[05/30 23:19:49    439s]   0.23    0.22     0.00     1     Post-balance tidy up or trial balance steps
[05/30 23:19:49    439s]   5.53    5.37     5.27     1     Tidy Up And Update Timing
[05/30 23:19:49    439s]   5.27    5.11     0.00     1       External - Set all clocks to propagated mode
[05/30 23:19:49    439s] -----------------------------------------------------------------------------------------------------------------------
[05/30 23:19:49    439s] 
[05/30 23:19:49    439s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/30 23:19:49    439s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] Synthesizing clock trees with CCOpt done.
[05/30 23:19:49    439s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/30 23:19:49    439s] Type 'man IMPSP-9025' for more detail.
[05/30 23:19:49    439s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/30 23:19:49    439s] #spOpts: N=45 mergeVia=F 
[05/30 23:19:49    439s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.032, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.033, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] #spOpts: N=45 mergeVia=F 
[05/30 23:19:49    439s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] GigaOpt running with 1 threads.
[05/30 23:19:49    439s] Info: 1 threads available for lower-level modules during optimization.
[05/30 23:19:49    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:1361.4M
[05/30 23:19:49    439s] #spOpts: N=45 mergeVia=F 
[05/30 23:19:49    439s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    439s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Starting CMU at level 4, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.032, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.033, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    440s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1361.4MB).
[05/30 23:19:49    440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.054, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1361.4M
[05/30 23:19:49    440s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1361.4M
[05/30 23:19:49    440s] 
[05/30 23:19:49    440s] Creating Lib Analyzer ...
[05/30 23:19:49    440s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:19:49    440s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:19:49    440s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:19:49    440s] 
[05/30 23:19:51    441s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:21 mem=1361.4M
[05/30 23:19:51    441s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:21 mem=1361.4M
[05/30 23:19:51    441s] Creating Lib Analyzer, finished. 
[05/30 23:19:51    441s] Effort level <high> specified for reg2reg path_group
[05/30 23:19:51    441s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1047.5M, totSessionCpu=0:07:22 **
[05/30 23:19:51    441s] *** optDesign -postCTS ***
[05/30 23:19:51    441s] DRC Margin: user margin 0.0; extra margin 0.2
[05/30 23:19:51    441s] Hold Target Slack: user slack 0
[05/30 23:19:51    441s] Setup Target Slack: user slack 0; extra slack 0.0
[05/30 23:19:51    441s] setUsefulSkewMode -ecoRoute false
[05/30 23:19:51    441s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.010, REAL:0.000, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.032, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.033, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1272.0M
[05/30 23:19:51    441s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1272.0M
[05/30 23:19:51    441s] Deleting Cell Server ...
[05/30 23:19:51    441s] Deleting Lib Analyzer.
[05/30 23:19:51    441s] Multi-VT timing optimization disabled based on library information.
[05/30 23:19:51    441s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:19:51    441s] Summary for sequential cells identification: 
[05/30 23:19:51    441s]   Identified SBFF number: 104
[05/30 23:19:51    441s]   Identified MBFF number: 0
[05/30 23:19:51    441s]   Identified SB Latch number: 0
[05/30 23:19:51    441s]   Identified MB Latch number: 0
[05/30 23:19:51    441s]   Not identified SBFF number: 16
[05/30 23:19:51    441s]   Not identified MBFF number: 0
[05/30 23:19:51    441s]   Not identified SB Latch number: 0
[05/30 23:19:51    441s]   Not identified MB Latch number: 0
[05/30 23:19:51    441s]   Number of sequential cells which are not FFs: 32
[05/30 23:19:51    441s]  Visiting view : setup_view
[05/30 23:19:51    441s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:19:51    441s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:19:51    441s]  Visiting view : hold_view
[05/30 23:19:51    441s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:19:51    441s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:19:51    441s]  Setting StdDelay to 23.90
[05/30 23:19:51    441s] Creating Cell Server, finished. 
[05/30 23:19:51    441s] 
[05/30 23:19:51    441s] Deleting Cell Server ...
[05/30 23:19:51    441s] Start to check current routing status for nets...
[05/30 23:19:51    441s] All nets are already routed correctly.
[05/30 23:19:51    441s] End to check current routing status for nets (mem=1270.0M)
[05/30 23:19:52    442s] Compute RC Scale Done ...
[05/30 23:19:52    442s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.020, REAL:0.028, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.036, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.036, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1368.4M
[05/30 23:19:52    442s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1368.4M
[05/30 23:19:52    442s] #################################################################################
[05/30 23:19:52    442s] # Design Stage: PreRoute
[05/30 23:19:52    442s] # Design Name: microcontroller_interface_8_8
[05/30 23:19:52    442s] # Design Mode: 45nm
[05/30 23:19:52    442s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:19:52    442s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:19:52    442s] # Signoff Settings: SI Off 
[05/30 23:19:52    442s] #################################################################################
[05/30 23:19:52    443s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:19:52    443s] Calculate delays in BcWc mode...
[05/30 23:19:53    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 1366.4M, InitMEM = 1366.4M)
[05/30 23:19:53    443s] Start delay calculation (fullDC) (1 T). (MEM=1366.42)
[05/30 23:19:53    443s] End AAE Lib Interpolated Model. (MEM=1382.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:19:56    447s] Total number of fetched objects 19808
[05/30 23:19:57    447s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/30 23:19:57    447s] End delay calculation. (MEM=1382.82 CPU=0:00:03.2 REAL=0:00:04.0)
[05/30 23:19:57    447s] End delay calculation (fullDC). (MEM=1382.82 CPU=0:00:04.0 REAL=0:00:05.0)
[05/30 23:19:57    447s] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 1382.8M) ***
[05/30 23:19:57    447s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:07:28 mem=1382.8M)
[05/30 23:19:58    448s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.746  |  6.466  |  4.746  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.039%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1106.9M, totSessionCpu=0:07:29 **
[05/30 23:19:58    448s] ** INFO : this run is activating low effort ccoptDesign flow
[05/30 23:19:58    448s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:19:58    448s] ### Creating PhyDesignMc. totSessionCpu=0:07:29 mem=1326.1M
[05/30 23:19:58    448s] OPERPROF: Starting DPlace-Init at level 1, MEM:1326.1M
[05/30 23:19:58    448s] #spOpts: N=45 mergeVia=F 
[05/30 23:19:58    448s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.047, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.048, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1326.1M
[05/30 23:19:58    448s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1326.1MB).
[05/30 23:19:58    448s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.085, MEM:1326.1M
[05/30 23:19:58    448s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:29 mem=1326.1M
[05/30 23:19:58    448s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1326.1M
[05/30 23:19:58    448s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1326.1M
[05/30 23:19:58    448s] #optDebug: fT-E <X 2 0 0 1>
[05/30 23:19:59    449s] *** Starting optimizing excluded clock nets MEM= 1326.1M) ***
[05/30 23:19:59    449s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1326.1M) ***
[05/30 23:19:59    449s] *** Starting optimizing excluded clock nets MEM= 1326.1M) ***
[05/30 23:19:59    449s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1326.1M) ***
[05/30 23:19:59    449s] Info: Done creating the CCOpt slew target map.
[05/30 23:20:00    450s] *** Timing Is met
[05/30 23:20:00    450s] *** Check timing (0:00:00.0)
[05/30 23:20:00    450s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:20:00    450s] Summary for sequential cells identification: 
[05/30 23:20:00    450s]   Identified SBFF number: 104
[05/30 23:20:00    450s]   Identified MBFF number: 0
[05/30 23:20:00    450s]   Identified SB Latch number: 0
[05/30 23:20:00    450s]   Identified MB Latch number: 0
[05/30 23:20:00    450s]   Not identified SBFF number: 16
[05/30 23:20:00    450s]   Not identified MBFF number: 0
[05/30 23:20:00    450s]   Not identified SB Latch number: 0
[05/30 23:20:00    450s]   Not identified MB Latch number: 0
[05/30 23:20:00    450s]   Number of sequential cells which are not FFs: 32
[05/30 23:20:00    450s]  Visiting view : setup_view
[05/30 23:20:00    450s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:20:00    450s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:20:00    450s]  Visiting view : hold_view
[05/30 23:20:00    450s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:20:00    450s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:20:00    450s]  Setting StdDelay to 23.90
[05/30 23:20:00    450s] Creating Cell Server, finished. 
[05/30 23:20:00    450s] 
[05/30 23:20:00    450s] **INFO: Flow update: Design timing is met.
[05/30 23:20:00    450s] **INFO: Flow update: Design timing is met.
[05/30 23:20:00    450s] Info: 53 nets with fixed/cover wires excluded.
[05/30 23:20:00    450s] Info: 53 clock nets excluded from IPO operation.
[05/30 23:20:00    450s] ### Creating LA Mngr. totSessionCpu=0:07:31 mem=1326.1M
[05/30 23:20:01    451s] ### Creating LA Mngr, finished. totSessionCpu=0:07:32 mem=1332.1M
[05/30 23:20:01    451s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:20:01    451s] ### Creating PhyDesignMc. totSessionCpu=0:07:32 mem=1351.2M
[05/30 23:20:01    451s] OPERPROF: Starting DPlace-Init at level 1, MEM:1351.2M
[05/30 23:20:01    451s] #spOpts: N=45 mergeVia=F 
[05/30 23:20:01    451s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.032, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.033, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1351.2M
[05/30 23:20:01    451s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1351.2M
[05/30 23:20:01    451s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1351.2MB).
[05/30 23:20:01    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1351.2M
[05/30 23:20:01    451s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:32 mem=1351.2M
[05/30 23:20:01    451s] Begin: Area Reclaim Optimization
[05/30 23:20:01    451s] 
[05/30 23:20:01    451s] Creating Lib Analyzer ...
[05/30 23:20:02    451s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:20:02    451s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:20:02    451s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:20:02    451s] 
[05/30 23:20:02    452s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:33 mem=1367.2M
[05/30 23:20:02    452s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:33 mem=1367.2M
[05/30 23:20:02    452s] Creating Lib Analyzer, finished. 
[05/30 23:20:02    452s] 
[05/30 23:20:02    452s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[05/30 23:20:02    452s] ### Creating LA Mngr. totSessionCpu=0:07:33 mem=1375.2M
[05/30 23:20:02    452s] ### Creating LA Mngr, finished. totSessionCpu=0:07:33 mem=1375.2M
[05/30 23:20:03    453s] Usable buffer cells for single buffer setup transform:
[05/30 23:20:03    453s] CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT 
[05/30 23:20:03    453s] Number of usable buffer cells above: 13
[05/30 23:20:03    453s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1375.2M
[05/30 23:20:03    453s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1375.2M
[05/30 23:20:03    453s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 59.04
[05/30 23:20:03    453s] +----------+---------+--------+--------+------------+--------+
[05/30 23:20:03    453s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/30 23:20:03    453s] +----------+---------+--------+--------+------------+--------+
[05/30 23:20:03    453s] |    59.04%|        -|   0.048|   0.000|   0:00:00.0| 1375.2M|
[05/30 23:20:05    455s] |    59.04%|        1|   0.048|   0.000|   0:00:02.0| 1413.4M|
[05/30 23:20:05    455s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/30 23:20:05    455s] |    59.04%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
[05/30 23:20:06    456s] |    59.03%|        4|   0.048|   0.000|   0:00:01.0| 1413.4M|
[05/30 23:20:06    456s] |    59.03%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
[05/30 23:20:08    457s] |    59.01%|       34|   0.048|   0.000|   0:00:02.0| 1413.4M|
[05/30 23:20:08    458s] |    59.01%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
[05/30 23:20:08    458s] #optDebug: <stH: 1.7100 MiSeL: 54.6795>
[05/30 23:20:08    458s] |    59.01%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
[05/30 23:20:08    458s] +----------+---------+--------+--------+------------+--------+
[05/30 23:20:08    458s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 59.01
[05/30 23:20:08    458s] 
[05/30 23:20:08    458s] ** Summary: Restruct = 1 Buffer Deletion = 4 Declone = 0 Resize = 28 **
[05/30 23:20:08    458s] --------------------------------------------------------------
[05/30 23:20:08    458s] |                                   | Total     | Sequential |
[05/30 23:20:08    458s] --------------------------------------------------------------
[05/30 23:20:08    458s] | Num insts resized                 |      28  |       1    |
[05/30 23:20:08    458s] | Num insts undone                  |       6  |       0    |
[05/30 23:20:08    458s] | Num insts Downsized               |      28  |       1    |
[05/30 23:20:08    458s] | Num insts Samesized               |       0  |       0    |
[05/30 23:20:08    458s] | Num insts Upsized                 |       0  |       0    |
[05/30 23:20:08    458s] | Num multiple commits+uncommits    |       0  |       -    |
[05/30 23:20:08    458s] --------------------------------------------------------------
[05/30 23:20:08    458s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
[05/30 23:20:08    458s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.050, REAL:0.044, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.050, REAL:0.045, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.068, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.068, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF: Starting RefinePlace at level 1, MEM:1413.4M
[05/30 23:20:08    458s] *** Starting refinePlace (0:07:39 mem=1413.4M) ***
[05/30 23:20:08    458s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.269e+03)
[05/30 23:20:08    458s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:20:08    458s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1413.4M
[05/30 23:20:08    458s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1413.4M
[05/30 23:20:08    458s] Starting refinePlace ...
[05/30 23:20:08    458s] 
[05/30 23:20:08    458s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:20:09    459s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:20:09    459s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1413.4MB) @(0:07:39 - 0:07:39).
[05/30 23:20:09    459s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:20:09    459s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1413.4MB
[05/30 23:20:09    459s] Statistics of distance of Instance movement in refine placement:
[05/30 23:20:09    459s]   maximum (X+Y) =         0.00 um
[05/30 23:20:09    459s]   mean    (X+Y) =         0.00 um
[05/30 23:20:09    459s] Summary Report:
[05/30 23:20:09    459s] Instances move: 0 (out of 14966 movable)
[05/30 23:20:09    459s] Instances flipped: 0
[05/30 23:20:09    459s] Mean displacement: 0.00 um
[05/30 23:20:09    459s] Max displacement: 0.00 um 
[05/30 23:20:09    459s] Total instances moved : 0
[05/30 23:20:09    459s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.470, REAL:0.466, MEM:1413.4M
[05/30 23:20:09    459s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.269e+03)
[05/30 23:20:09    459s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1413.4MB
[05/30 23:20:09    459s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1413.4MB) @(0:07:39 - 0:07:39).
[05/30 23:20:09    459s] *** Finished refinePlace (0:07:39 mem=1413.4M) ***
[05/30 23:20:09    459s] OPERPROF: Finished RefinePlace at level 1, CPU:0.560, REAL:0.581, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:09    459s] *** maximum move = 0.00 um ***
[05/30 23:20:09    459s] *** Finished re-routing un-routed nets (1413.4M) ***
[05/30 23:20:09    459s] OPERPROF: Starting DPlace-Init at level 1, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.058, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.059, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1413.4M
[05/30 23:20:09    459s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.090, MEM:1413.4M
[05/30 23:20:09    459s] 
[05/30 23:20:09    459s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1413.4M) ***
[05/30 23:20:09    459s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1378.3M
[05/30 23:20:09    459s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1378.3M
[05/30 23:20:09    459s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1378.3M
[05/30 23:20:09    459s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1378.3M
[05/30 23:20:09    459s] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1332.14M, totSessionCpu=0:07:40).
[05/30 23:20:10    460s] ### Creating LA Mngr. totSessionCpu=0:07:40 mem=1332.1M
[05/30 23:20:10    460s] ### Creating LA Mngr, finished. totSessionCpu=0:07:40 mem=1332.1M
[05/30 23:20:10    460s] [PSP]    Started earlyGlobalRoute kernel
[05/30 23:20:10    460s] [PSP]    Initial Peak syMemory usage = 1332.1 MB
[05/30 23:20:10    460s] (I)       Reading DB...
[05/30 23:20:10    460s] (I)       Read data from FE... (mem=1332.1M)
[05/30 23:20:10    460s] (I)       Read nodes and places... (mem=1332.1M)
[05/30 23:20:10    460s] (I)       Done Read nodes and places (cpu=0.010s, mem=1335.3M)
[05/30 23:20:10    460s] (I)       Read nets... (mem=1335.3M)
[05/30 23:20:10    460s] (I)       Done Read nets (cpu=0.060s, mem=1338.6M)
[05/30 23:20:10    460s] (I)       Done Read data from FE (cpu=0.070s, mem=1338.6M)
[05/30 23:20:10    460s] (I)       before initializing RouteDB syMemory usage = 1338.6 MB
[05/30 23:20:10    460s] (I)       congestionReportName   : 
[05/30 23:20:10    460s] (I)       layerRangeFor2DCongestion : 
[05/30 23:20:10    460s] (I)       buildTerm2TermWires    : 1
[05/30 23:20:10    460s] (I)       doTrackAssignment      : 1
[05/30 23:20:10    460s] (I)       dumpBookshelfFiles     : 0
[05/30 23:20:10    460s] (I)       numThreads             : 1
[05/30 23:20:10    460s] (I)       bufferingAwareRouting  : false
[05/30 23:20:10    460s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:20:10    460s] (I)       honorPin               : false
[05/30 23:20:10    460s] (I)       honorPinGuide          : true
[05/30 23:20:10    460s] (I)       honorPartition         : false
[05/30 23:20:10    460s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:20:10    460s] (I)       allowPartitionCrossover: false
[05/30 23:20:10    460s] (I)       honorSingleEntry       : true
[05/30 23:20:10    460s] (I)       honorSingleEntryStrong : true
[05/30 23:20:10    460s] (I)       handleViaSpacingRule   : false
[05/30 23:20:10    460s] (I)       handleEolSpacingRule   : false
[05/30 23:20:10    460s] (I)       PDConstraint           : none
[05/30 23:20:10    460s] (I)       expBetterNDRHandling   : false
[05/30 23:20:10    460s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:20:10    460s] (I)       routingEffortLevel     : 3
[05/30 23:20:10    460s] (I)       effortLevel            : standard
[05/30 23:20:10    460s] [NR-eGR] minRouteLayer          : 2
[05/30 23:20:10    460s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:20:10    460s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:20:10    460s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:20:10    460s] (I)       numRowsPerGCell        : 1
[05/30 23:20:10    460s] (I)       speedUpLargeDesign     : 0
[05/30 23:20:10    460s] (I)       multiThreadingTA       : 1
[05/30 23:20:10    460s] (I)       optimizationMode       : false
[05/30 23:20:10    460s] (I)       routeSecondPG          : false
[05/30 23:20:10    460s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:20:10    460s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:20:10    460s] (I)       punchThroughDistance   : 500.00
[05/30 23:20:10    460s] (I)       scenicBound            : 1.15
[05/30 23:20:10    460s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:20:10    460s] (I)       source-to-sink ratio   : 0.00
[05/30 23:20:10    460s] (I)       targetCongestionRatioH : 1.00
[05/30 23:20:10    460s] (I)       targetCongestionRatioV : 1.00
[05/30 23:20:10    460s] (I)       layerCongestionRatio   : 0.70
[05/30 23:20:10    460s] (I)       m1CongestionRatio      : 0.10
[05/30 23:20:10    460s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:20:10    460s] (I)       localRouteEffort       : 1.00
[05/30 23:20:10    460s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:20:10    460s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:20:10    460s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:20:10    460s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:20:10    460s] (I)       routeVias              : 
[05/30 23:20:10    460s] (I)       readTROption           : true
[05/30 23:20:10    460s] (I)       extraSpacingFactor     : 1.00
[05/30 23:20:10    460s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:20:10    460s] (I)       routeSelectedNetsOnly  : false
[05/30 23:20:10    460s] (I)       clkNetUseMaxDemand     : false
[05/30 23:20:10    460s] (I)       extraDemandForClocks   : 0
[05/30 23:20:10    460s] (I)       steinerRemoveLayers    : false
[05/30 23:20:10    460s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:20:10    460s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:20:10    460s] (I)       similarTopologyRoutingFast : false
[05/30 23:20:10    460s] (I)       spanningTreeRefinement : false
[05/30 23:20:10    460s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:20:10    460s] (I)       starting read tracks
[05/30 23:20:10    460s] (I)       build grid graph
[05/30 23:20:10    460s] (I)       build grid graph start
[05/30 23:20:10    460s] [NR-eGR] Metal1 has no routable track
[05/30 23:20:10    460s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:20:10    460s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:20:10    460s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:20:10    460s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:20:10    460s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:20:10    460s] (I)       build grid graph end
[05/30 23:20:10    460s] (I)       merge level 0
[05/30 23:20:10    460s] (I)       numViaLayers=11
[05/30 23:20:10    460s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:20:10    460s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:20:10    460s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:20:10    460s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:20:10    460s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:20:10    460s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:20:10    460s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:20:10    460s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:20:10    460s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:20:10    460s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:20:10    460s] (I)       end build via table
[05/30 23:20:10    460s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:20:10    460s] 
[05/30 23:20:10    460s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:20:10    460s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[05/30 23:20:10    460s] (I)       readDataFromPlaceDB
[05/30 23:20:10    460s] (I)       Read net information..
[05/30 23:20:10    460s] [NR-eGR] Read numTotalNets=15087  numIgnoredNets=53
[05/30 23:20:10    460s] (I)       Read testcase time = 0.010 seconds
[05/30 23:20:10    460s] 
[05/30 23:20:10    460s] (I)       read default dcut vias
[05/30 23:20:10    460s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/30 23:20:10    460s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:20:10    460s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:20:10    460s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:20:10    460s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/30 23:20:10    460s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:20:10    460s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/30 23:20:10    460s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:20:10    460s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:20:10    460s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:20:10    460s] (I)       early_global_route_priority property id does not exist.
[05/30 23:20:10    460s] (I)       build grid graph start
[05/30 23:20:10    460s] (I)       build grid graph end
[05/30 23:20:10    460s] (I)       Model blockage into capacity
[05/30 23:20:10    460s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:20:10    460s] (I)       Modeling time = 0.010 seconds
[05/30 23:20:10    460s] 
[05/30 23:20:10    460s] (I)       Number of ignored nets = 53
[05/30 23:20:10    460s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/30 23:20:10    460s] (I)       Number of clock nets = 53.  Ignored: No
[05/30 23:20:10    460s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:20:10    460s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:20:10    460s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:20:10    460s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:20:10    460s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:20:10    460s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:20:10    460s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:20:10    460s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1341.1 MB
[05/30 23:20:10    460s] (I)       Ndr track 0 does not exist
[05/30 23:20:10    460s] (I)       Ndr track 0 does not exist
[05/30 23:20:10    460s] (I)       Layer1  viaCost=200.00
[05/30 23:20:10    460s] (I)       Layer2  viaCost=200.00
[05/30 23:20:10    460s] (I)       Layer3  viaCost=200.00
[05/30 23:20:10    460s] (I)       Layer4  viaCost=200.00
[05/30 23:20:10    460s] (I)       Layer5  viaCost=200.00
[05/30 23:20:10    460s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:20:10    460s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:20:10    460s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:20:10    460s] (I)       Site width          :   400  (dbu)
[05/30 23:20:10    460s] (I)       Row height          :  3420  (dbu)
[05/30 23:20:10    460s] (I)       GCell width         :  3420  (dbu)
[05/30 23:20:10    460s] (I)       GCell height        :  3420  (dbu)
[05/30 23:20:10    460s] (I)       Grid                :   198   195     6
[05/30 23:20:10    460s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:20:10    460s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:20:10    460s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:20:10    460s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:20:10    460s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:20:10    460s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:20:10    460s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:20:10    460s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:20:10    460s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:20:10    460s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:20:10    460s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:20:10    460s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:20:10    460s] (I)       --------------------------------------------------------
[05/30 23:20:10    460s] 
[05/30 23:20:10    460s] [NR-eGR] ============ Routing rule table ============
[05/30 23:20:10    460s] [NR-eGR] Rule id: 0  Nets: 0 
[05/30 23:20:10    460s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/30 23:20:10    460s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/30 23:20:10    460s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/30 23:20:10    460s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:20:10    460s] [NR-eGR] Rule id: 1  Nets: 15034 
[05/30 23:20:10    460s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:20:10    460s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:20:10    460s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:20:10    460s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:20:10    460s] [NR-eGR] ========================================
[05/30 23:20:10    460s] [NR-eGR] 
[05/30 23:20:10    460s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:20:10    460s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:20:10    460s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:20:10    460s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:20:10    460s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:20:10    460s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:20:10    460s] (I)       After initializing earlyGlobalRoute syMemory usage = 1342.7 MB
[05/30 23:20:10    460s] (I)       Loading and dumping file time : 0.11 seconds
[05/30 23:20:10    460s] (I)       ============= Initialization =============
[05/30 23:20:10    460s] (I)       totalPins=59538  totalGlobalPin=58455 (98.18%)
[05/30 23:20:10    460s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:20:10    460s] [NR-eGR] Layer group 1: route 15034 net(s) in layer range [2, 6]
[05/30 23:20:10    460s] (I)       ============  Phase 1a Route ============
[05/30 23:20:10    460s] (I)       Phase 1a runs 0.04 seconds
[05/30 23:20:10    460s] (I)       Usage: 157482 = (80880 H, 76602 V) = (11.60% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:10    460s] (I)       
[05/30 23:20:10    460s] (I)       ============  Phase 1b Route ============
[05/30 23:20:10    460s] (I)       Usage: 157482 = (80880 H, 76602 V) = (11.60% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:10    460s] (I)       
[05/30 23:20:10    460s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.692942e+05um
[05/30 23:20:10    460s] (I)       ============  Phase 1c Route ============
[05/30 23:20:10    460s] (I)       Usage: 157482 = (80880 H, 76602 V) = (11.60% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:10    460s] (I)       
[05/30 23:20:10    460s] (I)       ============  Phase 1d Route ============
[05/30 23:20:10    460s] (I)       Usage: 157482 = (80880 H, 76602 V) = (11.60% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:10    460s] (I)       
[05/30 23:20:10    460s] (I)       ============  Phase 1e Route ============
[05/30 23:20:10    460s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:20:10    460s] (I)       Usage: 157482 = (80880 H, 76602 V) = (11.60% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:10    460s] (I)       
[05/30 23:20:10    460s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.692942e+05um
[05/30 23:20:10    460s] [NR-eGR] 
[05/30 23:20:10    460s] (I)       ============  Phase 1l Route ============
[05/30 23:20:10    460s] (I)       Phase 1l runs 0.04 seconds
[05/30 23:20:10    460s] (I)       
[05/30 23:20:10    460s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:20:10    460s] [NR-eGR]                        OverCon            
[05/30 23:20:10    460s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:20:10    460s] [NR-eGR]       Layer                (2)    OverCon 
[05/30 23:20:10    460s] [NR-eGR] ----------------------------------------------
[05/30 23:20:10    460s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:10    460s] [NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[05/30 23:20:10    460s] [NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[05/30 23:20:10    460s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:10    460s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:10    460s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:10    460s] [NR-eGR] ----------------------------------------------
[05/30 23:20:10    460s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[05/30 23:20:10    460s] [NR-eGR] 
[05/30 23:20:10    460s] (I)       Total Global Routing Runtime: 0.16 seconds
[05/30 23:20:10    460s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:20:10    460s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:20:10    460s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:20:10    460s] (I)       ============= track Assignment ============
[05/30 23:20:10    460s] (I)       extract Global 3D Wires
[05/30 23:20:10    460s] (I)       Extract Global WL : time=0.01
[05/30 23:20:10    460s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/30 23:20:10    460s] (I)       Initialization real time=0.00 seconds
[05/30 23:20:10    460s] (I)       Run Multi-thread track assignment
[05/30 23:20:10    460s] (I)       Kernel real time=0.29 seconds
[05/30 23:20:10    460s] (I)       End Greedy Track Assignment
[05/30 23:20:10    460s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:20:10    460s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64326
[05/30 23:20:10    460s] [NR-eGR] Metal2  (2V) length: 1.044920e+05um, number of vias: 95612
[05/30 23:20:10    460s] [NR-eGR] Metal3  (3H) length: 1.259585e+05um, number of vias: 11342
[05/30 23:20:10    460s] [NR-eGR] Metal4  (4V) length: 4.180539e+04um, number of vias: 2734
[05/30 23:20:10    460s] [NR-eGR] Metal5  (5H) length: 2.571358e+04um, number of vias: 174
[05/30 23:20:10    460s] [NR-eGR] Metal6  (6V) length: 4.944477e+03um, number of vias: 0
[05/30 23:20:10    460s] [NR-eGR] Total length: 3.029139e+05um, number of vias: 174188
[05/30 23:20:10    460s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:20:10    460s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/30 23:20:10    460s] [NR-eGR] --------------------------------------------------------------------------
[05/30 23:20:11    460s] [NR-eGR] End Peak syMemory usage = 1311.6 MB
[05/30 23:20:11    460s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.91 seconds
[05/30 23:20:11    460s] Extraction called for design 'microcontroller_interface_8_8' of instances=15018 and nets=15091 using extraction engine 'preRoute' .
[05/30 23:20:11    460s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:20:11    460s] RC Extraction called in multi-corner(1) mode.
[05/30 23:20:11    460s] RCMode: PreRoute
[05/30 23:20:11    460s]       RC Corner Indexes            0   
[05/30 23:20:11    460s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:20:11    460s] Resistance Scaling Factor    : 1.00000 
[05/30 23:20:11    460s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:20:11    460s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:20:11    460s] Shrink Factor                : 1.00000
[05/30 23:20:11    460s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:20:11    460s] Using Quantus QRC technology file ...
[05/30 23:20:11    460s] Updating RC grid for preRoute extraction ...
[05/30 23:20:11    460s] Initializing multi-corner resistance tables ...
[05/30 23:20:11    461s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1309.059M)
[05/30 23:20:12    462s] Compute RC Scale Done ...
[05/30 23:20:12    462s] [hotspot] +------------+---------------+---------------+
[05/30 23:20:12    462s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:20:12    462s] [hotspot] +------------+---------------+---------------+
[05/30 23:20:12    462s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:20:12    462s] [hotspot] +------------+---------------+---------------+
[05/30 23:20:12    462s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:20:12    462s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:20:12    462s] #################################################################################
[05/30 23:20:12    462s] # Design Stage: PreRoute
[05/30 23:20:12    462s] # Design Name: microcontroller_interface_8_8
[05/30 23:20:12    462s] # Design Mode: 45nm
[05/30 23:20:12    462s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:20:12    462s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:20:12    462s] # Signoff Settings: SI Off 
[05/30 23:20:12    462s] #################################################################################
[05/30 23:20:12    462s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:20:12    462s] Calculate delays in BcWc mode...
[05/30 23:20:13    462s] Topological Sorting (REAL = 0:00:01.0, MEM = 1315.1M, InitMEM = 1312.8M)
[05/30 23:20:13    462s] Start delay calculation (fullDC) (1 T). (MEM=1315.14)
[05/30 23:20:13    463s] End AAE Lib Interpolated Model. (MEM=1331.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:20:17    467s] Total number of fetched objects 19802
[05/30 23:20:17    467s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/30 23:20:17    467s] End delay calculation. (MEM=1379.23 CPU=0:00:03.5 REAL=0:00:03.0)
[05/30 23:20:17    467s] End delay calculation (fullDC). (MEM=1379.23 CPU=0:00:04.7 REAL=0:00:04.0)
[05/30 23:20:17    467s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1379.2M) ***
[05/30 23:20:18    468s] Begin: GigaOpt postEco DRV Optimization
[05/30 23:20:18    468s] Info: 53 nets with fixed/cover wires excluded.
[05/30 23:20:18    468s] Info: 53 clock nets excluded from IPO operation.
[05/30 23:20:18    468s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:20:18    468s] ### Creating PhyDesignMc. totSessionCpu=0:07:48 mem=1379.2M
[05/30 23:20:18    468s] OPERPROF: Starting DPlace-Init at level 1, MEM:1379.2M
[05/30 23:20:18    468s] #spOpts: N=45 mergeVia=F 
[05/30 23:20:18    468s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1379.2M
[05/30 23:20:18    468s] Core basic site is CoreSite
[05/30 23:20:18    468s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1379.2M
[05/30 23:20:18    468s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:20:18    468s] SiteArray: use 1,102,176 bytes
[05/30 23:20:18    468s] SiteArray: current memory after site array memory allocatiion 1379.2M
[05/30 23:20:18    468s] SiteArray: FP blocked sites are writable
[05/30 23:20:18    468s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.004, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.006, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1379.2M
[05/30 23:20:18    468s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:20:18    468s] Mark StBox On SiteArr starts
[05/30 23:20:18    468s] Mark StBox On SiteArr ends
[05/30 23:20:18    468s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.030, REAL:0.035, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.001, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.045, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.045, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1379.2M
[05/30 23:20:18    468s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1379.2M
[05/30 23:20:18    468s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1379.2MB).
[05/30 23:20:18    468s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.068, MEM:1379.2M
[05/30 23:20:18    468s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:48 mem=1379.2M
[05/30 23:20:18    468s] 
[05/30 23:20:18    468s] #optDebug: {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[05/30 23:20:18    468s] ### Creating LA Mngr. totSessionCpu=0:07:48 mem=1379.2M
[05/30 23:20:18    468s] ### Creating LA Mngr, finished. totSessionCpu=0:07:48 mem=1379.2M
[05/30 23:20:21    470s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1398.3M
[05/30 23:20:21    470s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1398.3M
[05/30 23:20:21    471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:20:21    471s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/30 23:20:21    471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:20:21    471s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/30 23:20:21    471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:20:21    471s] Info: violation cost 1.310268 (cap = 0.000000, tran = 1.310268, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:20:21    471s] |    13|    31|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     4.74|     0.00|       0|       0|       0|  59.01|          |         |
[05/30 23:20:22    471s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:20:22    471s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.79|     0.00|       8|       0|       8|  59.03| 0:00:01.0|  1399.8M|
[05/30 23:20:22    471s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:20:22    471s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.79|     0.00|       0|       0|       0|  59.03| 0:00:00.0|  1399.8M|
[05/30 23:20:22    471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:20:22    471s] 
[05/30 23:20:22    471s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1399.8M) ***
[05/30 23:20:22    471s] 
[05/30 23:20:22    472s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.060, REAL:0.059, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.060, REAL:0.059, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.001, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.087, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.087, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF: Starting RefinePlace at level 1, MEM:1415.8M
[05/30 23:20:22    472s] *** Starting refinePlace (0:07:52 mem=1415.8M) ***
[05/30 23:20:22    472s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.036e+03)
[05/30 23:20:22    472s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:20:22    472s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1415.8M
[05/30 23:20:22    472s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1415.8M
[05/30 23:20:22    472s] Starting refinePlace ...
[05/30 23:20:22    472s] 
[05/30 23:20:22    472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:20:23    472s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:20:23    472s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1415.8MB) @(0:07:52 - 0:07:53).
[05/30 23:20:23    472s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:20:23    472s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1415.8MB
[05/30 23:20:23    472s] Statistics of distance of Instance movement in refine placement:
[05/30 23:20:23    472s]   maximum (X+Y) =         0.00 um
[05/30 23:20:23    472s]   mean    (X+Y) =         0.00 um
[05/30 23:20:23    472s] Summary Report:
[05/30 23:20:23    472s] Instances move: 0 (out of 14974 movable)
[05/30 23:20:23    472s] Instances flipped: 0
[05/30 23:20:23    472s] Mean displacement: 0.00 um
[05/30 23:20:23    472s] Max displacement: 0.00 um 
[05/30 23:20:23    472s] Total instances moved : 0
[05/30 23:20:23    472s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.310, REAL:0.313, MEM:1415.8M
[05/30 23:20:23    472s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.036e+03)
[05/30 23:20:23    472s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1415.8MB
[05/30 23:20:23    472s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1415.8MB) @(0:07:52 - 0:07:53).
[05/30 23:20:23    472s] *** Finished refinePlace (0:07:53 mem=1415.8M) ***
[05/30 23:20:23    472s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.386, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:23    472s] *** maximum move = 0.00 um ***
[05/30 23:20:23    472s] *** Finished re-routing un-routed nets (1415.8M) ***
[05/30 23:20:23    472s] OPERPROF: Starting DPlace-Init at level 1, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.035, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.035, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1415.8M
[05/30 23:20:23    472s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:1415.8M
[05/30 23:20:23    473s] 
[05/30 23:20:23    473s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1415.8M) ***
[05/30 23:20:23    473s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1380.7M
[05/30 23:20:23    473s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1380.7M
[05/30 23:20:23    473s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1380.7M
[05/30 23:20:23    473s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1380.7M
[05/30 23:20:23    473s] End: GigaOpt postEco DRV Optimization
[05/30 23:20:23    473s] **INFO: Flow update: Design timing is met.
[05/30 23:20:23    473s] **INFO: Flow update: Design timing is met.
[05/30 23:20:23    473s] **INFO: Flow update: Design timing is met.
[05/30 23:20:23    473s] *** Steiner Routed Nets: 0.139%; Threshold: 100; Threshold for Hold: 100
[05/30 23:20:23    473s] ### Creating LA Mngr. totSessionCpu=0:07:53 mem=1380.7M
[05/30 23:20:23    473s] ### Creating LA Mngr, finished. totSessionCpu=0:07:53 mem=1380.7M
[05/30 23:20:23    473s] Re-routed 0 nets
[05/30 23:20:23    473s] #optDebug: fT-D <X 1 0 0 0>
[05/30 23:20:23    473s] 
[05/30 23:20:23    473s] Active setup views:
[05/30 23:20:23    473s]  setup_view
[05/30 23:20:23    473s]   Dominating endpoints: 0
[05/30 23:20:23    473s]   Dominating TNS: -0.000
[05/30 23:20:23    473s] 
[05/30 23:20:23    473s] Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15099 using extraction engine 'preRoute' .
[05/30 23:20:23    473s] PreRoute RC Extraction called for design microcontroller_interface_8_8.
[05/30 23:20:23    473s] RC Extraction called in multi-corner(1) mode.
[05/30 23:20:23    473s] RCMode: PreRoute
[05/30 23:20:23    473s]       RC Corner Indexes            0   
[05/30 23:20:23    473s] Capacitance Scaling Factor   : 1.00000 
[05/30 23:20:23    473s] Resistance Scaling Factor    : 1.00000 
[05/30 23:20:23    473s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 23:20:23    473s] Clock Res. Scaling Factor    : 1.00000 
[05/30 23:20:23    473s] Shrink Factor                : 1.00000
[05/30 23:20:23    473s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 23:20:23    473s] Using Quantus QRC technology file ...
[05/30 23:20:23    473s] Initializing multi-corner resistance tables ...
[05/30 23:20:23    473s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1317.387M)
[05/30 23:20:23    473s] [PSP]    Started earlyGlobalRoute kernel
[05/30 23:20:23    473s] [PSP]    Initial Peak syMemory usage = 1317.4 MB
[05/30 23:20:23    473s] (I)       Reading DB...
[05/30 23:20:23    473s] (I)       Read data from FE... (mem=1317.4M)
[05/30 23:20:23    473s] (I)       Read nodes and places... (mem=1317.4M)
[05/30 23:20:23    473s] (I)       Done Read nodes and places (cpu=0.020s, mem=1317.4M)
[05/30 23:20:23    473s] (I)       Read nets... (mem=1317.4M)
[05/30 23:20:24    473s] (I)       Done Read nets (cpu=0.090s, mem=1317.4M)
[05/30 23:20:24    473s] (I)       Done Read data from FE (cpu=0.110s, mem=1317.4M)
[05/30 23:20:24    473s] (I)       before initializing RouteDB syMemory usage = 1317.4 MB
[05/30 23:20:24    473s] (I)       congestionReportName   : 
[05/30 23:20:24    473s] (I)       layerRangeFor2DCongestion : 
[05/30 23:20:24    473s] (I)       buildTerm2TermWires    : 0
[05/30 23:20:24    473s] (I)       doTrackAssignment      : 1
[05/30 23:20:24    473s] (I)       dumpBookshelfFiles     : 0
[05/30 23:20:24    473s] (I)       numThreads             : 1
[05/30 23:20:24    473s] (I)       bufferingAwareRouting  : false
[05/30 23:20:24    473s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:20:24    473s] (I)       honorPin               : false
[05/30 23:20:24    473s] (I)       honorPinGuide          : true
[05/30 23:20:24    473s] (I)       honorPartition         : false
[05/30 23:20:24    473s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:20:24    473s] (I)       allowPartitionCrossover: false
[05/30 23:20:24    473s] (I)       honorSingleEntry       : true
[05/30 23:20:24    473s] (I)       honorSingleEntryStrong : true
[05/30 23:20:24    473s] (I)       handleViaSpacingRule   : false
[05/30 23:20:24    473s] (I)       handleEolSpacingRule   : false
[05/30 23:20:24    473s] (I)       PDConstraint           : none
[05/30 23:20:24    473s] (I)       expBetterNDRHandling   : false
[05/30 23:20:24    473s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:20:24    473s] (I)       routingEffortLevel     : 3
[05/30 23:20:24    473s] (I)       effortLevel            : standard
[05/30 23:20:24    473s] [NR-eGR] minRouteLayer          : 2
[05/30 23:20:24    473s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:20:24    473s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:20:24    473s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:20:24    473s] (I)       numRowsPerGCell        : 1
[05/30 23:20:24    473s] (I)       speedUpLargeDesign     : 0
[05/30 23:20:24    473s] (I)       multiThreadingTA       : 1
[05/30 23:20:24    473s] (I)       optimizationMode       : false
[05/30 23:20:24    473s] (I)       routeSecondPG          : false
[05/30 23:20:24    473s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:20:24    473s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:20:24    473s] (I)       punchThroughDistance   : 500.00
[05/30 23:20:24    473s] (I)       scenicBound            : 1.15
[05/30 23:20:24    473s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:20:24    473s] (I)       source-to-sink ratio   : 0.00
[05/30 23:20:24    473s] (I)       targetCongestionRatioH : 1.00
[05/30 23:20:24    473s] (I)       targetCongestionRatioV : 1.00
[05/30 23:20:24    473s] (I)       layerCongestionRatio   : 0.70
[05/30 23:20:24    473s] (I)       m1CongestionRatio      : 0.10
[05/30 23:20:24    473s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:20:24    473s] (I)       localRouteEffort       : 1.00
[05/30 23:20:24    473s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:20:24    473s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:20:24    473s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:20:24    473s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:20:24    473s] (I)       routeVias              : 
[05/30 23:20:24    473s] (I)       readTROption           : true
[05/30 23:20:24    473s] (I)       extraSpacingFactor     : 1.00
[05/30 23:20:24    473s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:20:24    473s] (I)       routeSelectedNetsOnly  : false
[05/30 23:20:24    473s] (I)       clkNetUseMaxDemand     : false
[05/30 23:20:24    473s] (I)       extraDemandForClocks   : 0
[05/30 23:20:24    473s] (I)       steinerRemoveLayers    : false
[05/30 23:20:24    473s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:20:24    473s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:20:24    473s] (I)       similarTopologyRoutingFast : false
[05/30 23:20:24    473s] (I)       spanningTreeRefinement : false
[05/30 23:20:24    473s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:20:24    473s] (I)       starting read tracks
[05/30 23:20:24    473s] (I)       build grid graph
[05/30 23:20:24    473s] (I)       build grid graph start
[05/30 23:20:24    473s] [NR-eGR] Metal1 has no routable track
[05/30 23:20:24    473s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:20:24    473s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:20:24    473s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:20:24    473s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:20:24    473s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:20:24    473s] (I)       build grid graph end
[05/30 23:20:24    473s] (I)       merge level 0
[05/30 23:20:24    473s] (I)       numViaLayers=11
[05/30 23:20:24    473s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:20:24    473s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:20:24    473s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:20:24    473s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:20:24    473s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:20:24    473s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:20:24    473s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:20:24    473s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:20:24    473s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:20:24    473s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:20:24    473s] (I)       end build via table
[05/30 23:20:24    473s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:20:24    473s] 
[05/30 23:20:24    473s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:20:24    473s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[05/30 23:20:24    473s] (I)       readDataFromPlaceDB
[05/30 23:20:24    473s] (I)       Read net information..
[05/30 23:20:24    473s] [NR-eGR] Read numTotalNets=15095  numIgnoredNets=53
[05/30 23:20:24    473s] (I)       Read testcase time = 0.020 seconds
[05/30 23:20:24    473s] 
[05/30 23:20:24    473s] (I)       read default dcut vias
[05/30 23:20:24    473s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/30 23:20:24    473s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:20:24    473s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:20:24    473s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:20:24    473s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/30 23:20:24    473s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:20:24    473s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/30 23:20:24    473s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:20:24    473s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:20:24    473s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:20:24    473s] (I)       early_global_route_priority property id does not exist.
[05/30 23:20:24    473s] (I)       build grid graph start
[05/30 23:20:24    473s] (I)       build grid graph end
[05/30 23:20:24    473s] (I)       Model blockage into capacity
[05/30 23:20:24    473s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:20:24    473s] (I)       Modeling time = 0.010 seconds
[05/30 23:20:24    473s] 
[05/30 23:20:24    473s] (I)       Number of ignored nets = 53
[05/30 23:20:24    473s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/30 23:20:24    473s] (I)       Number of clock nets = 53.  Ignored: No
[05/30 23:20:24    473s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:20:24    473s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:20:24    473s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:20:24    473s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:20:24    473s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:20:24    473s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:20:24    473s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:20:24    473s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1319.9 MB
[05/30 23:20:24    473s] (I)       Ndr track 0 does not exist
[05/30 23:20:24    473s] (I)       Ndr track 0 does not exist
[05/30 23:20:24    473s] (I)       Layer1  viaCost=200.00
[05/30 23:20:24    473s] (I)       Layer2  viaCost=200.00
[05/30 23:20:24    473s] (I)       Layer3  viaCost=200.00
[05/30 23:20:24    473s] (I)       Layer4  viaCost=200.00
[05/30 23:20:24    473s] (I)       Layer5  viaCost=200.00
[05/30 23:20:24    473s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:20:24    473s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:20:24    473s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:20:24    473s] (I)       Site width          :   400  (dbu)
[05/30 23:20:24    473s] (I)       Row height          :  3420  (dbu)
[05/30 23:20:24    473s] (I)       GCell width         :  3420  (dbu)
[05/30 23:20:24    473s] (I)       GCell height        :  3420  (dbu)
[05/30 23:20:24    473s] (I)       Grid                :   198   195     6
[05/30 23:20:24    473s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:20:24    473s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:20:24    473s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:20:24    473s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:20:24    473s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:20:24    473s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:20:24    473s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:20:24    473s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:20:24    473s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:20:24    473s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:20:24    473s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:20:24    473s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:20:24    473s] (I)       --------------------------------------------------------
[05/30 23:20:24    473s] 
[05/30 23:20:24    473s] [NR-eGR] ============ Routing rule table ============
[05/30 23:20:24    473s] [NR-eGR] Rule id: 0  Nets: 15042 
[05/30 23:20:24    473s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:20:24    473s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:20:24    473s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:20:24    473s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:20:24    473s] [NR-eGR] Rule id: 1  Nets: 0 
[05/30 23:20:24    473s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/30 23:20:24    473s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/30 23:20:24    473s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/30 23:20:24    473s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:20:24    473s] [NR-eGR] ========================================
[05/30 23:20:24    473s] [NR-eGR] 
[05/30 23:20:24    473s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:20:24    473s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:20:24    473s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:20:24    473s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:20:24    473s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:20:24    473s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:20:24    473s] (I)       After initializing earlyGlobalRoute syMemory usage = 1319.9 MB
[05/30 23:20:24    473s] (I)       Loading and dumping file time : 0.18 seconds
[05/30 23:20:24    473s] (I)       ============= Initialization =============
[05/30 23:20:24    473s] (I)       totalPins=59554  totalGlobalPin=58471 (98.18%)
[05/30 23:20:24    473s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:20:24    473s] [NR-eGR] Layer group 1: route 15042 net(s) in layer range [2, 6]
[05/30 23:20:24    473s] (I)       ============  Phase 1a Route ============
[05/30 23:20:24    473s] (I)       Phase 1a runs 0.06 seconds
[05/30 23:20:24    473s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:24    473s] (I)       
[05/30 23:20:24    473s] (I)       ============  Phase 1b Route ============
[05/30 23:20:24    473s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:24    473s] (I)       
[05/30 23:20:24    473s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.693130e+05um
[05/30 23:20:24    473s] (I)       ============  Phase 1c Route ============
[05/30 23:20:24    473s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:24    473s] (I)       
[05/30 23:20:24    473s] (I)       ============  Phase 1d Route ============
[05/30 23:20:24    473s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:24    473s] (I)       
[05/30 23:20:24    473s] (I)       ============  Phase 1e Route ============
[05/30 23:20:24    473s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:20:24    473s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:20:24    473s] (I)       
[05/30 23:20:24    473s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.693130e+05um
[05/30 23:20:24    473s] [NR-eGR] 
[05/30 23:20:24    473s] (I)       ============  Phase 1l Route ============
[05/30 23:20:24    473s] (I)       Phase 1l runs 0.04 seconds
[05/30 23:20:24    473s] (I)       
[05/30 23:20:24    473s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:20:24    473s] [NR-eGR]                        OverCon            
[05/30 23:20:24    473s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:20:24    473s] [NR-eGR]       Layer                (2)    OverCon 
[05/30 23:20:24    473s] [NR-eGR] ----------------------------------------------
[05/30 23:20:24    473s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:24    473s] [NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[05/30 23:20:24    473s] [NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[05/30 23:20:24    473s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:24    473s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:24    473s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:20:24    473s] [NR-eGR] ----------------------------------------------
[05/30 23:20:24    473s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[05/30 23:20:24    473s] [NR-eGR] 
[05/30 23:20:24    473s] (I)       Total Global Routing Runtime: 0.19 seconds
[05/30 23:20:24    473s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:20:24    473s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:20:24    473s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:20:24    473s] [NR-eGR] End Peak syMemory usage = 1319.9 MB
[05/30 23:20:24    473s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
[05/30 23:20:24    473s] [hotspot] +------------+---------------+---------------+
[05/30 23:20:24    473s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:20:24    473s] [hotspot] +------------+---------------+---------------+
[05/30 23:20:24    473s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:20:24    473s] [hotspot] +------------+---------------+---------------+
[05/30 23:20:24    473s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:20:24    473s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:20:24    474s] #################################################################################
[05/30 23:20:24    474s] # Design Stage: PreRoute
[05/30 23:20:24    474s] # Design Name: microcontroller_interface_8_8
[05/30 23:20:24    474s] # Design Mode: 45nm
[05/30 23:20:24    474s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:20:24    474s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:20:24    474s] # Signoff Settings: SI Off 
[05/30 23:20:24    474s] #################################################################################
[05/30 23:20:25    474s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:20:25    474s] Calculate delays in BcWc mode...
[05/30 23:20:25    474s] Topological Sorting (REAL = 0:00:00.0, MEM = 1317.9M, InitMEM = 1317.9M)
[05/30 23:20:25    474s] Start delay calculation (fullDC) (1 T). (MEM=1317.92)
[05/30 23:20:25    474s] End AAE Lib Interpolated Model. (MEM=1334.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:20:28    478s] Total number of fetched objects 19810
[05/30 23:20:28    478s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/30 23:20:28    478s] End delay calculation. (MEM=1382.01 CPU=0:00:02.8 REAL=0:00:03.0)
[05/30 23:20:28    478s] End delay calculation (fullDC). (MEM=1382.01 CPU=0:00:03.6 REAL=0:00:03.0)
[05/30 23:20:28    478s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1382.0M) ***
[05/30 23:20:29    479s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:07:59 mem=1382.0M)
[05/30 23:20:29    479s] Reported timing to dir ./timingReports
[05/30 23:20:29    479s] **optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1112.4M, totSessionCpu=0:07:59 **
[05/30 23:20:29    479s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.039, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.040, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1336.3M
[05/30 23:20:29    479s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1336.3M
[05/30 23:20:32    481s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.790  |  6.479  |  4.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1112.6M, totSessionCpu=0:08:01 **
[05/30 23:20:32    481s] Deleting Cell Server ...
[05/30 23:20:32    481s] Deleting Lib Analyzer.
[05/30 23:20:32    481s] *** Finished optDesign ***
[05/30 23:20:32    481s] 
[05/30 23:20:32    481s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:51.1 real=0:00:52.3)
[05/30 23:20:32    481s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:08.9 real=0:00:08.9)
[05/30 23:20:32    481s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:11.0 real=0:00:11.2)
[05/30 23:20:32    481s] Info: pop threads available for lower-level modules during optimization.
[05/30 23:20:32    481s] Info: Destroy the CCOpt slew target map.
[05/30 23:20:32    481s] Set place::cacheFPlanSiteMark to 0
[05/30 23:20:32    481s] 
[05/30 23:20:32    481s] *** Summary of all messages that are not suppressed in this session:
[05/30 23:20:32    481s] Severity  ID               Count  Summary                                  
[05/30 23:20:32    481s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/30 23:20:32    481s] *** Message Summary: 1 warning(s), 0 error(s)
[05/30 23:20:32    481s] 
[05/30 23:20:32    481s] #% End ccopt_design (date=05/30 23:20:32, total cpu=0:02:25, real=0:02:27, peak res=1130.7M, current mem=1110.5M)
[05/30 23:22:53    497s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/30 23:22:53    497s] <CMD> optDesign -postCTS -hold
[05/30 23:22:53    497s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/30 23:22:53    497s] GigaOpt running with 1 threads.
[05/30 23:22:53    497s] Info: 1 threads available for lower-level modules during optimization.
[05/30 23:22:53    497s] #spOpts: N=45 mergeVia=F 
[05/30 23:22:53    497s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1332.3M
[05/30 23:22:53    497s] Core basic site is CoreSite
[05/30 23:22:53    497s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1332.3M
[05/30 23:22:53    497s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:22:53    497s] SiteArray: use 1,102,176 bytes
[05/30 23:22:53    497s] SiteArray: current memory after site array memory allocatiion 1332.3M
[05/30 23:22:53    497s] SiteArray: FP blocked sites are writable
[05/30 23:22:53    497s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.006, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.009, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1332.3M
[05/30 23:22:53    497s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:22:53    497s] Mark StBox On SiteArr starts
[05/30 23:22:53    497s] Mark StBox On SiteArr ends
[05/30 23:22:53    497s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.053, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.068, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.069, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1332.3M
[05/30 23:22:53    497s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    497s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:22:53    497s] Summary for sequential cells identification: 
[05/30 23:22:53    497s]   Identified SBFF number: 104
[05/30 23:22:53    497s]   Identified MBFF number: 0
[05/30 23:22:53    497s]   Identified SB Latch number: 0
[05/30 23:22:53    497s]   Identified MB Latch number: 0
[05/30 23:22:53    497s]   Not identified SBFF number: 16
[05/30 23:22:53    497s]   Not identified MBFF number: 0
[05/30 23:22:53    497s]   Not identified SB Latch number: 0
[05/30 23:22:53    497s]   Not identified MB Latch number: 0
[05/30 23:22:53    497s]   Number of sequential cells which are not FFs: 32
[05/30 23:22:53    497s]  Visiting view : setup_view
[05/30 23:22:53    497s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:22:53    497s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:22:53    497s]  Visiting view : hold_view
[05/30 23:22:53    497s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:22:53    497s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:22:53    497s]  Setting StdDelay to 23.90
[05/30 23:22:53    497s] Creating Cell Server, finished. 
[05/30 23:22:53    497s] 
[05/30 23:22:53    497s] #spOpts: N=45 mergeVia=F 
[05/30 23:22:53    498s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.039, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.039, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Starting DPlace-Init at level 1, MEM:1332.3M
[05/30 23:22:53    498s] #spOpts: N=45 mergeVia=F 
[05/30 23:22:53    498s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Starting CMU at level 4, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.040, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.040, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1332.3MB).
[05/30 23:22:53    498s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1332.3M
[05/30 23:22:53    498s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1332.3M
[05/30 23:22:53    498s] 
[05/30 23:22:53    498s] Creating Lib Analyzer ...
[05/30 23:22:54    498s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:22:54    498s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:22:54    498s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:22:54    498s] 
[05/30 23:22:54    499s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:19 mem=1332.3M
[05/30 23:22:54    499s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:19 mem=1332.3M
[05/30 23:22:54    499s] Creating Lib Analyzer, finished. 
[05/30 23:22:54    499s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1063.7M, totSessionCpu=0:08:19 **
[05/30 23:22:54    499s] *** optDesign -postCTS ***
[05/30 23:22:54    499s] DRC Margin: user margin 0.0
[05/30 23:22:54    499s] Hold Target Slack: user slack 0
[05/30 23:22:54    499s] Setup Target Slack: user slack 0;
[05/30 23:22:54    499s] setUsefulSkewMode -ecoRoute false
[05/30 23:22:54    499s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.000, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.032, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1292.8M
[05/30 23:22:54    499s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:54    499s] Deleting Cell Server ...
[05/30 23:22:54    499s] Deleting Lib Analyzer.
[05/30 23:22:54    499s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:22:54    499s] Summary for sequential cells identification: 
[05/30 23:22:54    499s]   Identified SBFF number: 104
[05/30 23:22:54    499s]   Identified MBFF number: 0
[05/30 23:22:54    499s]   Identified SB Latch number: 0
[05/30 23:22:54    499s]   Identified MB Latch number: 0
[05/30 23:22:54    499s]   Not identified SBFF number: 16
[05/30 23:22:54    499s]   Not identified MBFF number: 0
[05/30 23:22:54    499s]   Not identified SB Latch number: 0
[05/30 23:22:54    499s]   Not identified MB Latch number: 0
[05/30 23:22:54    499s]   Number of sequential cells which are not FFs: 32
[05/30 23:22:54    499s]  Visiting view : setup_view
[05/30 23:22:54    499s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:22:54    499s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:22:54    499s]  Visiting view : hold_view
[05/30 23:22:54    499s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:22:54    499s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:22:54    499s]  Setting StdDelay to 23.90
[05/30 23:22:54    499s] Creating Cell Server, finished. 
[05/30 23:22:54    499s] 
[05/30 23:22:54    499s] Deleting Cell Server ...
[05/30 23:22:54    499s] Start to check current routing status for nets...
[05/30 23:22:55    499s] All nets are already routed correctly.
[05/30 23:22:55    499s] End to check current routing status for nets (mem=1292.8M)
[05/30 23:22:55    499s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:22:55    499s] ### Creating PhyDesignMc. totSessionCpu=0:08:19 mem=1292.8M
[05/30 23:22:55    499s] OPERPROF: Starting DPlace-Init at level 1, MEM:1292.8M
[05/30 23:22:55    499s] #spOpts: N=45 mergeVia=F 
[05/30 23:22:55    499s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1292.8M
[05/30 23:22:55    499s] Core basic site is CoreSite
[05/30 23:22:55    499s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1292.8M
[05/30 23:22:55    499s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:22:55    499s] SiteArray: use 1,102,176 bytes
[05/30 23:22:55    499s] SiteArray: current memory after site array memory allocatiion 1292.8M
[05/30 23:22:55    499s] SiteArray: FP blocked sites are writable
[05/30 23:22:55    499s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.005, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.010, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1292.8M
[05/30 23:22:55    499s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:22:55    499s] Mark StBox On SiteArr starts
[05/30 23:22:55    499s] Mark StBox On SiteArr ends
[05/30 23:22:55    499s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.040, REAL:0.031, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.040, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.041, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1292.8MB).
[05/30 23:22:55    499s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:1292.8M
[05/30 23:22:55    499s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:19 mem=1292.8M
[05/30 23:22:55    499s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1292.8M
[05/30 23:22:55    499s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1292.8M
[05/30 23:22:55    499s] GigaOpt Hold Optimizer is used
[05/30 23:22:55    499s] End AAE Lib Interpolated Model. (MEM=1292.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:22:55    499s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:20 mem=1292.8M ***
[05/30 23:22:55    499s] 
[05/30 23:22:55    499s] Creating Lib Analyzer ...
[05/30 23:22:55    499s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:22:55    499s] Summary for sequential cells identification: 
[05/30 23:22:55    499s]   Identified SBFF number: 104
[05/30 23:22:55    499s]   Identified MBFF number: 0
[05/30 23:22:55    499s]   Identified SB Latch number: 0
[05/30 23:22:55    499s]   Identified MB Latch number: 0
[05/30 23:22:55    499s]   Not identified SBFF number: 16
[05/30 23:22:55    499s]   Not identified MBFF number: 0
[05/30 23:22:55    499s]   Not identified SB Latch number: 0
[05/30 23:22:55    499s]   Not identified MB Latch number: 0
[05/30 23:22:55    499s]   Number of sequential cells which are not FFs: 32
[05/30 23:22:55    499s]  Visiting view : setup_view
[05/30 23:22:55    499s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:22:55    499s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:22:55    499s]  Visiting view : hold_view
[05/30 23:22:55    499s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:22:55    499s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:22:55    499s]  Setting StdDelay to 23.90
[05/30 23:22:55    499s] Creating Cell Server, finished. 
[05/30 23:22:55    499s] 
[05/30 23:22:55    499s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:22:55    499s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:22:55    499s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:22:55    499s] 
[05/30 23:22:56    500s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:20 mem=1292.8M
[05/30 23:22:56    500s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:20 mem=1292.8M
[05/30 23:22:56    500s] Creating Lib Analyzer, finished. 
[05/30 23:22:56    500s] Effort level <high> specified for reg2reg path_group
[05/30 23:22:57    501s] End AAE Lib Interpolated Model. (MEM=1294.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:22:57    501s] **INFO: Starting Blocking QThread with 1 CPU
[05/30 23:22:57    501s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/30 23:22:57    501s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/30 23:22:57    501s] #################################################################################
[05/30 23:22:57    501s] # Design Stage: PreRoute
[05/30 23:22:57    501s] # Design Name: microcontroller_interface_8_8
[05/30 23:22:57    501s] # Design Mode: 45nm
[05/30 23:22:57    501s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:22:57    501s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:22:57    501s] # Signoff Settings: SI Off 
[05/30 23:22:57    501s] #################################################################################
[05/30 23:22:57    501s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:22:57    501s] Calculate delays in BcWc mode...
[05/30 23:22:57    501s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/30 23:22:57    501s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/30 23:22:57    501s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/30 23:22:57    501s] End AAE Lib Interpolated Model. (MEM=3.10547 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:22:57    501s] Total number of fetched objects 19810
[05/30 23:22:57    501s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/30 23:22:57    501s] End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
[05/30 23:22:57    501s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.4 REAL=0:00:04.0)
[05/30 23:22:57    501s] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 0.0M) ***
[05/30 23:22:57    501s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:06.2 mem=0.0M)
[05/30 23:22:57    501s] 
[05/30 23:22:57    501s] Active hold views:
[05/30 23:22:57    501s]  hold_view
[05/30 23:22:57    501s]   Dominating endpoints: 0
[05/30 23:22:57    501s]   Dominating TNS: -0.000
[05/30 23:22:57    501s] 
[05/30 23:22:57    501s] Done building cte hold timing graph (fixHold) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:06.3 mem=0.0M ***
[05/30 23:22:57    501s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:00:07.3 mem=0.0M ***
[05/30 23:22:57    501s] *** QThread HoldInit [finish] : cpu/real = 0:00:07.3/0:00:07.0 (1.0), mem = 0.0M
[05/30 23:23:04    508s]  
_______________________________________________________________________
[05/30 23:23:05    508s] Done building cte setup timing graph (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:08:29 mem=1294.8M ***
[05/30 23:23:05    509s] *info: category slack lower bound [L 0.0] default
[05/30 23:23:05    509s] *info: category slack lower bound [H 0.0] reg2reg 
[05/30 23:23:05    509s] --------------------------------------------------- 
[05/30 23:23:05    509s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/30 23:23:05    509s] --------------------------------------------------- 
[05/30 23:23:05    509s]          WNS    reg2regWNS
[05/30 23:23:05    509s]     4.790 ns      6.479 ns
[05/30 23:23:05    509s] --------------------------------------------------- 
[05/30 23:23:06    509s] Restoring Auto Hold Views:  hold_view
[05/30 23:23:06    509s] Restoring Active Hold Views:  hold_view 
[05/30 23:23:06    509s] Restoring Hold Target Slack: 0
[05/30 23:23:06    509s] 
[05/30 23:23:06    509s] *Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
[05/30 23:23:06    509s] *Info: worst delay setup view: setup_view
[05/30 23:23:06    509s] Footprint list for hold buffering (delay unit: ps)
[05/30 23:23:06    509s] =================================================================
[05/30 23:23:06    509s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/30 23:23:06    509s] ------------------------------------------------------------------
[05/30 23:23:06    509s] *Info:       13.9       3.18    5.0  41.48 CLKBUFX2LVT (A,Y)
[05/30 23:23:06    509s] *Info:       13.9       3.18    5.0  41.48 BUFX2LVT (A,Y)
[05/30 23:23:06    509s] *Info:       14.6       3.08    6.0  27.87 CLKBUFX3LVT (A,Y)
[05/30 23:23:06    509s] *Info:       14.6       3.08    6.0  27.87 BUFX3LVT (A,Y)
[05/30 23:23:06    509s] *Info:       16.5       3.12    7.0  21.08 CLKBUFX4LVT (A,Y)
[05/30 23:23:06    509s] *Info:       16.5       3.12    7.0  21.08 BUFX4LVT (A,Y)
[05/30 23:23:06    509s] *Info:       15.2       2.98    9.0  14.21 CLKBUFX6LVT (A,Y)
[05/30 23:23:06    509s] *Info:       15.2       2.98    9.0  14.21 BUFX6LVT (A,Y)
[05/30 23:23:06    509s] *Info:       28.9       3.26    9.0  82.72 DLY1X1LVT (A,Y)
[05/30 23:23:06    509s] *Info:       17.2       2.99   11.0  10.81 CLKBUFX8LVT (A,Y)
[05/30 23:23:06    509s] *Info:       17.2       2.99   11.0  10.81 BUFX8LVT (A,Y)
[05/30 23:23:06    509s] *Info:       38.4       3.19   11.0  21.08 DLY1X4LVT (A,Y)
[05/30 23:23:06    509s] *Info:       18.4       2.82   15.0   7.37 CLKBUFX12LVT (A,Y)
[05/30 23:23:06    509s] *Info:       18.4       2.82   15.0   7.37 BUFX12LVT (A,Y)
[05/30 23:23:06    509s] *Info:       54.5       3.47   17.0  82.72 DLY2X1LVT (A,Y)
[05/30 23:23:06    509s] *Info:       19.1       2.78   20.0   5.68 CLKBUFX16LVT (A,Y)
[05/30 23:23:06    509s] *Info:       19.1       2.78   20.0   5.68 BUFX16LVT (A,Y)
[05/30 23:23:06    509s] *Info:       64.1       3.39   20.0  21.08 DLY2X4LVT (A,Y)
[05/30 23:23:06    509s] *Info:       19.5       2.76   24.0   4.61 BUFX20LVT (A,Y)
[05/30 23:23:06    509s] *Info:       19.5       2.76   24.0   4.61 CLKBUFX20LVT (A,Y)
[05/30 23:23:06    509s] *Info:       80.1       3.54   24.0  82.72 DLY3X1LVT (A,Y)
[05/30 23:23:06    509s] *Info:       89.7       3.48   26.0  21.08 DLY3X4LVT (A,Y)
[05/30 23:23:06    509s] *Info:      105.8       3.57   29.0  82.72 DLY4X1LVT (A,Y)
[05/30 23:23:06    509s] *Info:      115.4       3.52   31.0  21.08 DLY4X4LVT (A,Y)
[05/30 23:23:06    509s] =================================================================
[05/30 23:23:06    509s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.033, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1302.8M
[05/30 23:23:06    509s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1302.8M
[05/30 23:23:06    510s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.790  |  6.479  |  4.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[05/30 23:23:06    510s] Deleting Lib Analyzer.
[05/30 23:23:06    510s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:23:06    510s] Summary for sequential cells identification: 
[05/30 23:23:06    510s]   Identified SBFF number: 104
[05/30 23:23:06    510s]   Identified MBFF number: 0
[05/30 23:23:06    510s]   Identified SB Latch number: 0
[05/30 23:23:06    510s]   Identified MB Latch number: 0
[05/30 23:23:06    510s]   Not identified SBFF number: 16
[05/30 23:23:06    510s]   Not identified MBFF number: 0
[05/30 23:23:06    510s]   Not identified SB Latch number: 0
[05/30 23:23:06    510s]   Not identified MB Latch number: 0
[05/30 23:23:06    510s]   Number of sequential cells which are not FFs: 32
[05/30 23:23:06    510s]  Visiting view : setup_view
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:23:06    510s]  Visiting view : hold_view
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:23:06    510s]  Setting StdDelay to 23.90
[05/30 23:23:06    510s] Creating Cell Server, finished. 
[05/30 23:23:06    510s] 
[05/30 23:23:06    510s] Deleting Cell Server ...
[05/30 23:23:06    510s] 
[05/30 23:23:06    510s] Creating Lib Analyzer ...
[05/30 23:23:06    510s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:23:06    510s] Summary for sequential cells identification: 
[05/30 23:23:06    510s]   Identified SBFF number: 104
[05/30 23:23:06    510s]   Identified MBFF number: 0
[05/30 23:23:06    510s]   Identified SB Latch number: 0
[05/30 23:23:06    510s]   Identified MB Latch number: 0
[05/30 23:23:06    510s]   Not identified SBFF number: 16
[05/30 23:23:06    510s]   Not identified MBFF number: 0
[05/30 23:23:06    510s]   Not identified SB Latch number: 0
[05/30 23:23:06    510s]   Not identified MB Latch number: 0
[05/30 23:23:06    510s]   Number of sequential cells which are not FFs: 32
[05/30 23:23:06    510s]  Visiting view : setup_view
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:23:06    510s]  Visiting view : hold_view
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:23:06    510s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:23:06    510s]  Setting StdDelay to 23.90
[05/30 23:23:06    510s] Creating Cell Server, finished. 
[05/30 23:23:06    510s] 
[05/30 23:23:06    510s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:23:06    510s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:23:06    510s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:23:06    510s] 
[05/30 23:23:07    510s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:31 mem=1302.8M
[05/30 23:23:07    510s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:31 mem=1302.8M
[05/30 23:23:07    510s] Creating Lib Analyzer, finished. 
[05/30 23:23:07    510s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1063.0M, totSessionCpu=0:08:31 **
[05/30 23:23:07    511s] ### Creating LA Mngr. totSessionCpu=0:08:31 mem=1391.2M
[05/30 23:23:07    511s] ### Creating LA Mngr, finished. totSessionCpu=0:08:31 mem=1391.2M
[05/30 23:23:07    511s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/30 23:23:07    511s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/30 23:23:07    511s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/30 23:23:07    511s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/30 23:23:07    511s] *info: Run optDesign holdfix with 1 thread.
[05/30 23:23:07    511s] Info: 53 nets with fixed/cover wires excluded.
[05/30 23:23:07    511s] Info: 53 clock nets excluded from IPO operation.
[05/30 23:23:07    511s] --------------------------------------------------- 
[05/30 23:23:07    511s]    Hold Timing Summary  - Initial 
[05/30 23:23:07    511s] --------------------------------------------------- 
[05/30 23:23:07    511s]  Target slack:       0.0000 ns
[05/30 23:23:07    511s]  View: hold_view 
[05/30 23:23:07    511s]    WNS:       0.0477
[05/30 23:23:07    511s]    TNS:       0.0000
[05/30 23:23:07    511s]    VP :            0
[05/30 23:23:07    511s]    Worst hold path end point: W_out_reg_2_/D 
[05/30 23:23:07    511s] --------------------------------------------------- 
[05/30 23:23:07    511s] *** Hold timing is met. Hold fixing is not needed 
[05/30 23:23:07    511s] **INFO: total 1 insts, 0 nets marked don't touch
[05/30 23:23:07    511s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[05/30 23:23:07    511s] **INFO: total 1 insts, 0 nets unmarked don't touch

[05/30 23:23:07    511s] 
[05/30 23:23:07    511s] Capturing REF for hold ...
[05/30 23:23:07    511s]    Hold Timing Snapshot: (REF)
[05/30 23:23:07    511s]              All PG WNS: 0.000
[05/30 23:23:07    511s]              All PG TNS: 0.000
[05/30 23:23:07    511s] 
[05/30 23:23:07    511s] Active setup views:
[05/30 23:23:07    511s]  setup_view
[05/30 23:23:07    511s]   Dominating endpoints: 0
[05/30 23:23:07    511s]   Dominating TNS: -0.000
[05/30 23:23:07    511s] 
[05/30 23:23:07    511s] [NR-eGR] Started earlyGlobalRoute kernel
[05/30 23:23:07    511s] [NR-eGR] Initial Peak syMemory usage = 1336.6 MB
[05/30 23:23:07    511s] (I)       Reading DB...
[05/30 23:23:07    511s] (I)       Read data from FE... (mem=1336.6M)
[05/30 23:23:07    511s] (I)       Read nodes and places... (mem=1336.6M)
[05/30 23:23:07    511s] (I)       Done Read nodes and places (cpu=0.010s, mem=1338.7M)
[05/30 23:23:07    511s] (I)       Read nets... (mem=1338.7M)
[05/30 23:23:07    511s] (I)       Done Read nets (cpu=0.060s, mem=1340.7M)
[05/30 23:23:07    511s] (I)       Done Read data from FE (cpu=0.070s, mem=1340.7M)
[05/30 23:23:07    511s] (I)       before initializing RouteDB syMemory usage = 1340.7 MB
[05/30 23:23:07    511s] (I)       congestionReportName   : 
[05/30 23:23:07    511s] (I)       layerRangeFor2DCongestion : 
[05/30 23:23:07    511s] (I)       buildTerm2TermWires    : 0
[05/30 23:23:07    511s] (I)       doTrackAssignment      : 1
[05/30 23:23:07    511s] (I)       dumpBookshelfFiles     : 0
[05/30 23:23:07    511s] (I)       numThreads             : 1
[05/30 23:23:07    511s] (I)       bufferingAwareRouting  : false
[05/30 23:23:07    511s] [NR-eGR] honorMsvRouteConstraint: false
[05/30 23:23:07    511s] (I)       honorPin               : false
[05/30 23:23:07    511s] (I)       honorPinGuide          : true
[05/30 23:23:07    511s] (I)       honorPartition         : false
[05/30 23:23:07    511s] (I)       honorPartitionAllowFeedthru: false
[05/30 23:23:07    511s] (I)       allowPartitionCrossover: false
[05/30 23:23:07    511s] (I)       honorSingleEntry       : true
[05/30 23:23:07    511s] (I)       honorSingleEntryStrong : true
[05/30 23:23:07    511s] (I)       handleViaSpacingRule   : false
[05/30 23:23:07    511s] (I)       handleEolSpacingRule   : false
[05/30 23:23:07    511s] (I)       PDConstraint           : none
[05/30 23:23:07    511s] (I)       expBetterNDRHandling   : false
[05/30 23:23:07    511s] [NR-eGR] honorClockSpecNDR      : 0
[05/30 23:23:07    511s] (I)       routingEffortLevel     : 3
[05/30 23:23:07    511s] (I)       effortLevel            : standard
[05/30 23:23:07    511s] [NR-eGR] minRouteLayer          : 2
[05/30 23:23:07    511s] [NR-eGR] maxRouteLayer          : 6
[05/30 23:23:07    511s] (I)       relaxedTopLayerCeiling : 127
[05/30 23:23:07    511s] (I)       relaxedBottomLayerFloor: 2
[05/30 23:23:07    511s] (I)       numRowsPerGCell        : 1
[05/30 23:23:07    511s] (I)       speedUpLargeDesign     : 0
[05/30 23:23:07    511s] (I)       multiThreadingTA       : 1
[05/30 23:23:07    511s] (I)       optimizationMode       : false
[05/30 23:23:07    511s] (I)       routeSecondPG          : false
[05/30 23:23:07    511s] (I)       scenicRatioForLayerRelax: 0.00
[05/30 23:23:07    511s] (I)       detourLimitForLayerRelax: 0.00
[05/30 23:23:07    511s] (I)       punchThroughDistance   : 500.00
[05/30 23:23:07    511s] (I)       scenicBound            : 1.15
[05/30 23:23:07    511s] (I)       maxScenicToAvoidBlk    : 100.00
[05/30 23:23:07    511s] (I)       source-to-sink ratio   : 0.00
[05/30 23:23:07    511s] (I)       targetCongestionRatioH : 1.00
[05/30 23:23:07    511s] (I)       targetCongestionRatioV : 1.00
[05/30 23:23:07    511s] (I)       layerCongestionRatio   : 0.70
[05/30 23:23:07    511s] (I)       m1CongestionRatio      : 0.10
[05/30 23:23:07    511s] (I)       m2m3CongestionRatio    : 0.70
[05/30 23:23:07    511s] (I)       localRouteEffort       : 1.00
[05/30 23:23:07    511s] (I)       numSitesBlockedByOneVia: 8.00
[05/30 23:23:07    511s] (I)       supplyScaleFactorH     : 1.00
[05/30 23:23:07    511s] (I)       supplyScaleFactorV     : 1.00
[05/30 23:23:07    511s] (I)       highlight3DOverflowFactor: 0.00
[05/30 23:23:07    511s] (I)       routeVias              : 
[05/30 23:23:07    511s] (I)       readTROption           : true
[05/30 23:23:07    511s] (I)       extraSpacingFactor     : 1.00
[05/30 23:23:07    511s] [NR-eGR] numTracksPerClockWire  : 0
[05/30 23:23:07    511s] (I)       routeSelectedNetsOnly  : false
[05/30 23:23:07    511s] (I)       clkNetUseMaxDemand     : false
[05/30 23:23:07    511s] (I)       extraDemandForClocks   : 0
[05/30 23:23:07    511s] (I)       steinerRemoveLayers    : false
[05/30 23:23:07    511s] (I)       demoteLayerScenicScale : 1.00
[05/30 23:23:07    511s] (I)       nonpreferLayerCostScale : 100.00
[05/30 23:23:07    511s] (I)       similarTopologyRoutingFast : false
[05/30 23:23:07    511s] (I)       spanningTreeRefinement : false
[05/30 23:23:07    511s] (I)       spanningTreeRefinementAlpha : -1.00
[05/30 23:23:07    511s] (I)       starting read tracks
[05/30 23:23:07    511s] (I)       build grid graph
[05/30 23:23:07    511s] (I)       build grid graph start
[05/30 23:23:07    511s] [NR-eGR] Metal1 has no routable track
[05/30 23:23:07    511s] [NR-eGR] Metal2 has single uniform track structure
[05/30 23:23:07    511s] [NR-eGR] Metal3 has single uniform track structure
[05/30 23:23:07    511s] [NR-eGR] Metal4 has single uniform track structure
[05/30 23:23:07    511s] [NR-eGR] Metal5 has single uniform track structure
[05/30 23:23:07    511s] [NR-eGR] Metal6 has single uniform track structure
[05/30 23:23:07    511s] (I)       build grid graph end
[05/30 23:23:07    511s] (I)       merge level 0
[05/30 23:23:07    511s] (I)       numViaLayers=11
[05/30 23:23:07    511s] (I)       Reading via M2_M1_VH for layer: 0 
[05/30 23:23:07    511s] (I)       Reading via M3_M2_HV for layer: 1 
[05/30 23:23:07    511s] (I)       Reading via M4_M3_VH for layer: 2 
[05/30 23:23:07    511s] (I)       Reading via M5_M4_HV for layer: 3 
[05/30 23:23:07    511s] (I)       Reading via M6_M5_VH for layer: 4 
[05/30 23:23:07    511s] (I)       Reading via M7_M6_HV for layer: 5 
[05/30 23:23:07    511s] (I)       Reading via M8_M7_VH for layer: 6 
[05/30 23:23:07    511s] (I)       Reading via M9_M8_HV for layer: 7 
[05/30 23:23:07    511s] (I)       Reading via M10_M9_VH for layer: 8 
[05/30 23:23:07    511s] (I)       Reading via M11_M10_HV for layer: 9 
[05/30 23:23:07    511s] (I)       end build via table
[05/30 23:23:07    511s] [NR-eGR] Read 0 PG shapes in 0.000 seconds
[05/30 23:23:07    511s] 
[05/30 23:23:07    511s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[05/30 23:23:07    511s] [NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[05/30 23:23:07    511s] (I)       readDataFromPlaceDB
[05/30 23:23:07    511s] (I)       Read net information..
[05/30 23:23:07    511s] [NR-eGR] Read numTotalNets=15095  numIgnoredNets=53
[05/30 23:23:07    511s] (I)       Read testcase time = 0.010 seconds
[05/30 23:23:07    511s] 
[05/30 23:23:07    511s] (I)       read default dcut vias
[05/30 23:23:07    511s] (I)       Reading via M2_M1_1x2_HV_N for layer: 0 
[05/30 23:23:07    511s] (I)       Reading via M3_M2_2x1_VH_E for layer: 1 
[05/30 23:23:07    511s] (I)       Reading via M4_M3_2x1_HV_E for layer: 2 
[05/30 23:23:07    511s] (I)       Reading via M5_M4_2x1_VH_E for layer: 3 
[05/30 23:23:07    511s] (I)       Reading via M6_M5_1x2_HV_N for layer: 4 
[05/30 23:23:07    511s] (I)       Reading via M7_M6_2x1_VH_E for layer: 5 
[05/30 23:23:07    511s] (I)       Reading via M8_M7_1x2_HV_N for layer: 6 
[05/30 23:23:07    511s] (I)       Reading via M9_M8_2x1_VH_E for layer: 7 
[05/30 23:23:07    511s] (I)       Reading via M10_M9_2x1_HV_E for layer: 8 
[05/30 23:23:07    511s] (I)       Reading via M11_M10_2x1_VH_E for layer: 9 
[05/30 23:23:07    511s] (I)       early_global_route_priority property id does not exist.
[05/30 23:23:07    511s] (I)       build grid graph start
[05/30 23:23:07    511s] (I)       build grid graph end
[05/30 23:23:07    511s] (I)       Model blockage into capacity
[05/30 23:23:07    511s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/30 23:23:07    511s] (I)       Modeling time = 0.000 seconds
[05/30 23:23:07    511s] 
[05/30 23:23:07    511s] (I)       Number of ignored nets = 53
[05/30 23:23:07    511s] (I)       Number of fixed nets = 53.  Ignored: Yes
[05/30 23:23:07    511s] (I)       Number of clock nets = 53.  Ignored: No
[05/30 23:23:07    511s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/30 23:23:07    511s] (I)       Number of special nets = 0.  Ignored: Yes
[05/30 23:23:07    511s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/30 23:23:07    511s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/30 23:23:07    511s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/30 23:23:07    511s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/30 23:23:07    511s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/30 23:23:07    511s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1343.2 MB
[05/30 23:23:07    511s] (I)       Ndr track 0 does not exist
[05/30 23:23:07    511s] (I)       Ndr track 0 does not exist
[05/30 23:23:07    511s] (I)       Layer1  viaCost=200.00
[05/30 23:23:07    511s] (I)       Layer2  viaCost=200.00
[05/30 23:23:07    511s] (I)       Layer3  viaCost=200.00
[05/30 23:23:07    511s] (I)       Layer4  viaCost=200.00
[05/30 23:23:07    511s] (I)       Layer5  viaCost=200.00
[05/30 23:23:07    511s] (I)       ---------------------Grid Graph Info--------------------
[05/30 23:23:07    511s] (I)       Routing area        : (2640, 2660) - (679200, 668800)
[05/30 23:23:07    511s] (I)       Core area           : (30000, 30020) - (649200, 638780)
[05/30 23:23:07    511s] (I)       Site width          :   400  (dbu)
[05/30 23:23:07    511s] (I)       Row height          :  3420  (dbu)
[05/30 23:23:07    511s] (I)       GCell width         :  3420  (dbu)
[05/30 23:23:07    511s] (I)       GCell height        :  3420  (dbu)
[05/30 23:23:07    511s] (I)       Grid                :   198   195     6
[05/30 23:23:07    511s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/30 23:23:07    511s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420
[05/30 23:23:07    511s] (I)       Horizontal capacity :     0     0  3420     0  3420     0
[05/30 23:23:07    511s] (I)       Default wire width  :   120   160   160   160   160   160
[05/30 23:23:07    511s] (I)       Default wire space  :   120   140   140   140   140   140
[05/30 23:23:07    511s] (I)       Default wire pitch  :   240   300   300   300   300   300
[05/30 23:23:07    511s] (I)       Default pitch size  :   240   400   380   400   380   400
[05/30 23:23:07    511s] (I)       First track coord   :     0   200   190   200   190   200
[05/30 23:23:07    511s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[05/30 23:23:07    511s] (I)       Total num of tracks :     0  1698  1760  1698  1760  1698
[05/30 23:23:07    511s] (I)       Num of masks        :     1     1     1     1     1     1
[05/30 23:23:07    511s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/30 23:23:07    511s] (I)       --------------------------------------------------------
[05/30 23:23:07    511s] 
[05/30 23:23:07    511s] [NR-eGR] ============ Routing rule table ============
[05/30 23:23:07    511s] [NR-eGR] Rule id: 0  Nets: 15042 
[05/30 23:23:07    511s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/30 23:23:07    511s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400
[05/30 23:23:07    511s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:23:07    511s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:23:07    511s] [NR-eGR] Rule id: 1  Nets: 0 
[05/30 23:23:07    511s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[05/30 23:23:07    511s] (I)       Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600  L6=600
[05/30 23:23:07    511s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[05/30 23:23:07    511s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/30 23:23:07    511s] [NR-eGR] ========================================
[05/30 23:23:07    511s] [NR-eGR] 
[05/30 23:23:07    511s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/30 23:23:07    511s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[05/30 23:23:07    511s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[05/30 23:23:07    511s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[05/30 23:23:07    511s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[05/30 23:23:07    511s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[05/30 23:23:07    511s] (I)       After initializing earlyGlobalRoute syMemory usage = 1344.8 MB
[05/30 23:23:07    511s] (I)       Loading and dumping file time : 0.11 seconds
[05/30 23:23:07    511s] (I)       ============= Initialization =============
[05/30 23:23:07    511s] (I)       totalPins=59554  totalGlobalPin=58471 (98.18%)
[05/30 23:23:07    511s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:23:07    511s] [NR-eGR] Layer group 1: route 15042 net(s) in layer range [2, 6]
[05/30 23:23:07    511s] (I)       ============  Phase 1a Route ============
[05/30 23:23:07    511s] (I)       Phase 1a runs 0.05 seconds
[05/30 23:23:07    511s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:23:07    511s] (I)       
[05/30 23:23:07    511s] (I)       ============  Phase 1b Route ============
[05/30 23:23:07    511s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:23:07    511s] (I)       
[05/30 23:23:07    511s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.693130e+05um
[05/30 23:23:07    511s] (I)       ============  Phase 1c Route ============
[05/30 23:23:07    511s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:23:07    511s] (I)       
[05/30 23:23:07    511s] (I)       ============  Phase 1d Route ============
[05/30 23:23:07    511s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:23:07    511s] (I)       
[05/30 23:23:07    511s] (I)       ============  Phase 1e Route ============
[05/30 23:23:07    511s] (I)       Phase 1e runs 0.00 seconds
[05/30 23:23:07    511s] (I)       Usage: 157493 = (80887 H, 76606 V) = (11.61% H, 7.71% V) = (1.383e+05um H, 1.310e+05um V)
[05/30 23:23:07    511s] (I)       
[05/30 23:23:07    511s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.693130e+05um
[05/30 23:23:07    511s] [NR-eGR] 
[05/30 23:23:07    511s] (I)       ============  Phase 1l Route ============
[05/30 23:23:07    511s] (I)       Phase 1l runs 0.03 seconds
[05/30 23:23:07    511s] (I)       
[05/30 23:23:07    511s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/30 23:23:07    511s] [NR-eGR]                        OverCon            
[05/30 23:23:07    511s] [NR-eGR]                         #Gcell     %Gcell
[05/30 23:23:07    511s] [NR-eGR]       Layer                (2)    OverCon 
[05/30 23:23:07    511s] [NR-eGR] ----------------------------------------------
[05/30 23:23:07    511s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/30 23:23:07    511s] [NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[05/30 23:23:07    511s] [NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[05/30 23:23:07    511s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/30 23:23:07    511s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/30 23:23:07    511s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/30 23:23:07    511s] [NR-eGR] ----------------------------------------------
[05/30 23:23:07    511s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[05/30 23:23:07    511s] [NR-eGR] 
[05/30 23:23:07    511s] (I)       Total Global Routing Runtime: 0.13 seconds
[05/30 23:23:07    511s] (I)       total 2D Cap : 1690290 = (696960 H, 993330 V)
[05/30 23:23:07    511s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/30 23:23:07    511s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/30 23:23:07    511s] [NR-eGR] End Peak syMemory usage = 1344.8 MB
[05/30 23:23:07    511s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
[05/30 23:23:07    511s] [hotspot] +------------+---------------+---------------+
[05/30 23:23:07    511s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:23:07    511s] [hotspot] +------------+---------------+---------------+
[05/30 23:23:07    511s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:23:07    511s] [hotspot] +------------+---------------+---------------+
[05/30 23:23:07    511s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:23:07    511s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:23:07    511s] Reported timing to dir ./timingReports
[05/30 23:23:07    511s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1111.7M, totSessionCpu=0:08:32 **
[05/30 23:23:07    511s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.030, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.030, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1338.1M
[05/30 23:23:07    511s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:07    511s] End AAE Lib Interpolated Model. (MEM=1338.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:23:07    511s] **INFO: Starting Blocking QThread with 1 CPU
[05/30 23:23:07    511s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/30 23:23:07    511s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[05/30 23:23:07    511s] #################################################################################
[05/30 23:23:07    511s] # Design Stage: PreRoute
[05/30 23:23:07    511s] # Design Name: microcontroller_interface_8_8
[05/30 23:23:07    511s] # Design Mode: 45nm
[05/30 23:23:07    511s] # Analysis Mode: MMMC Non-OCV 
[05/30 23:23:07    511s] # Parasitics Mode: No SPEF/RCDB
[05/30 23:23:07    511s] # Signoff Settings: SI Off 
[05/30 23:23:07    511s] #################################################################################
[05/30 23:23:07    511s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:23:07    511s] Calculate delays in BcWc mode...
[05/30 23:23:07    511s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/30 23:23:07    511s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/30 23:23:07    511s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/30 23:23:07    511s] End AAE Lib Interpolated Model. (MEM=2.41016 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:23:07    511s] Total number of fetched objects 19810
[05/30 23:23:07    511s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/30 23:23:07    511s] End delay calculation. (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
[05/30 23:23:07    511s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
[05/30 23:23:07    511s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 0.0M) ***
[05/30 23:23:07    511s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:00:12.3 mem=0.0M)
[05/30 23:23:07    511s] *** QThread HoldRpt [finish] : cpu/real = 0:00:05.8/0:00:06.0 (1.0), mem = 0.0M
[05/30 23:23:13    516s]  
_______________________________________________________________________
[05/30 23:23:16    518s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.790  |  6.479  |  4.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:06.8, REAL=0:00:09.0, MEM=1340.1M
[05/30 23:23:16    518s] **optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1111.7M, totSessionCpu=0:08:38 **
[05/30 23:23:16    518s] *** Finished optDesign ***
[05/30 23:23:16    518s] 
[05/30 23:23:16    518s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:20.3 real=0:00:22.1)
[05/30 23:23:16    518s] Info: pop threads available for lower-level modules during optimization.
[05/30 23:23:16    518s] Deleting Lib Analyzer.
[05/30 23:23:16    518s] Info: Destroy the CCOpt slew target map.
[05/30 23:23:49    522s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[05/30 23:23:49    522s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNALVT
[05/30 23:23:49    522s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/30 23:23:49    522s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/30 23:23:49    522s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/30 23:23:49    522s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/30 23:23:49    522s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/30 23:23:49    522s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/30 23:23:49    522s] Running Native NanoRoute ...
[05/30 23:23:49    522s] <CMD> routeDesign -globalDetail
[05/30 23:23:49    522s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.50 (MB), peak = 1136.37 (MB)
[05/30 23:23:49    522s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/30 23:23:49    522s] #**INFO: setDesignMode -flowEffort standard
[05/30 23:23:49    522s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/30 23:23:49    522s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/30 23:23:49    522s] OPERPROF: Starting checkPlace at level 1, MEM:1338.1M
[05/30 23:23:49    522s] #spOpts: N=45 
[05/30 23:23:49    522s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.002, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1338.1M
[05/30 23:23:49    522s] Core basic site is CoreSite
[05/30 23:23:49    522s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1338.1M
[05/30 23:23:49    522s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:23:49    522s] SiteArray: use 1,102,176 bytes
[05/30 23:23:49    522s] SiteArray: current memory after site array memory allocatiion 1338.1M
[05/30 23:23:49    522s] SiteArray: FP blocked sites are writable
[05/30 23:23:49    522s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.009, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.030, REAL:0.013, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.001, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.001, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.030, REAL:0.019, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.028, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.028, MEM:1338.1M
[05/30 23:23:49    522s] Begin checking placement ... (start mem=1338.1M, init mem=1338.1M)
[05/30 23:23:49    522s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.003, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.090, REAL:0.089, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.020, REAL:0.022, MEM:1338.1M
[05/30 23:23:49    522s] *info: Placed = 15026          (Fixed = 52)
[05/30 23:23:49    522s] *info: Unplaced = 0           
[05/30 23:23:49    522s] Placement Density:59.03%(55632/94236)
[05/30 23:23:49    522s] Placement Density (including fixed std cells):59.03%(55632/94236)
[05/30 23:23:49    522s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.010, REAL:0.003, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.012, MEM:1338.1M
[05/30 23:23:49    522s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1338.1M)
[05/30 23:23:49    522s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1338.1M
[05/30 23:23:49    522s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.216, MEM:1338.1M
[05/30 23:23:49    522s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/30 23:23:49    522s] 
[05/30 23:23:49    522s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/30 23:23:49    522s] *** Changed status on (53) nets in Clock.
[05/30 23:23:49    522s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1338.1M) ***
[05/30 23:23:49    522s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[05/30 23:23:49    522s] 
[05/30 23:23:49    522s] globalDetailRoute
[05/30 23:23:49    522s] 
[05/30 23:23:49    522s] #setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
[05/30 23:23:49    522s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/30 23:23:49    522s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/30 23:23:49    522s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/30 23:23:49    522s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/30 23:23:49    522s] #setNanoRouteMode -routeWithSiDriven false
[05/30 23:23:49    522s] #setNanoRouteMode -routeWithTimingDriven false
[05/30 23:23:49    522s] #Start globalDetailRoute on Mon May 30 23:23:49 2022
[05/30 23:23:49    522s] #
[05/30 23:23:49    522s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/30 23:23:50    522s] ### Net info: total nets: 15099
[05/30 23:23:50    522s] ### Net info: dirty nets: 21
[05/30 23:23:50    522s] ### Net info: marked as disconnected nets: 0
[05/30 23:23:50    522s] ### Net info: fully routed nets: 52
[05/30 23:23:50    522s] ### Net info: trivial (single pin) nets: 0
[05/30 23:23:50    522s] ### Net info: unrouted nets: 15046
[05/30 23:23:50    522s] ### Net info: re-extraction nets: 1
[05/30 23:23:50    522s] ### Net info: ignored nets: 0
[05/30 23:23:50    522s] ### Net info: skip routing nets: 0
[05/30 23:23:50    523s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/30 23:23:50    523s] #RTESIG:78da8dd04b0b82401405e0d6fd8acbe8c2206dee3c745c1ab80b8b30b762303e403474fc
[05/30 23:23:50    523s] #       ff196d35bbdbf3c1e15ccbcee23b10541e52f74529cb11923b2a2a197391cae0842a9fa3
[05/30 23:23:50    523s] #       c799ec2dfb7a4bb9e040c1693aa32b3d1c611af500a336a6e9aac3972055088c7b21fd1c
[05/30 23:23:50    523s] #       3865db176659a2945016eda8c179f67dbb8c189740a2248d9324ba6429016734c39caf68
[05/30 23:23:50    523s] #       1100a99baade70627666987e360b7fdb4886e06f3c44f2707ba614ec0f14f8405697edde
[05/30 23:23:50    523s] #       f668882e
[05/30 23:23:50    523s] #
[05/30 23:23:50    523s] #RTESIG:78da8dd04b0b82401405e0d6fd8acbe8c2206dee3c745c1ab80b8b30b762303e403474fc
[05/30 23:23:50    523s] #       ff196d35bbdbf3c1e15ccbcee23b10541e52f74529cb11923b2a2a197391cae0842a9fa3
[05/30 23:23:50    523s] #       c799ec2dfb7a4bb9e040c1693aa32b3d1c611af500a336a6e9aac3972055088c7b21fd1c
[05/30 23:23:50    523s] #       3865db176659a2945016eda8c179f67dbb8c189740a2248d9324ba6429016734c39caf68
[05/30 23:23:50    523s] #       1100a99baade70627666987e360b7fdb4886e06f3c44f2707ba614ec0f14f8405697edde
[05/30 23:23:50    523s] #       f668882e
[05/30 23:23:50    523s] #
[05/30 23:23:50    523s] #Start routing data preparation on Mon May 30 23:23:50 2022
[05/30 23:23:50    523s] #
[05/30 23:23:50    523s] #Minimum voltage of a net in the design = 0.000.
[05/30 23:23:50    523s] #Maximum voltage of a net in the design = 1.100.
[05/30 23:23:50    523s] #Voltage range [0.000 - 0.000] has 1 net.
[05/30 23:23:50    523s] #Voltage range [0.900 - 1.100] has 1 net.
[05/30 23:23:50    523s] #Voltage range [0.000 - 1.100] has 15097 nets.
[05/30 23:23:51    523s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/30 23:23:51    523s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:23:51    523s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/30 23:23:51    523s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/30 23:23:51    523s] #Regenerating Ggrids automatically.
[05/30 23:23:51    523s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/30 23:23:51    523s] #Using automatically generated G-grids.
[05/30 23:23:51    523s] #Done routing data preparation.
[05/30 23:23:51    523s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.20 (MB), peak = 1136.37 (MB)
[05/30 23:23:51    523s] #Merging special wires...
[05/30 23:23:51    523s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 211.31000 163.02000 ) on Metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #Connectivity extraction summary:
[05/30 23:23:51    523s] #1 routed nets are extracted.
[05/30 23:23:51    523s] #    1 (0.01%) extracted nets are partially routed.
[05/30 23:23:51    523s] #52 routed net(s) are imported.
[05/30 23:23:51    523s] #15042 (99.62%) nets are without wires.
[05/30 23:23:51    523s] #4 nets are fixed|skipped|trivial (not extracted).
[05/30 23:23:51    523s] #Total number of nets = 15099.
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #Finished routing data preparation on Mon May 30 23:23:51 2022
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #Cpu time = 00:00:01
[05/30 23:23:51    523s] #Elapsed time = 00:00:01
[05/30 23:23:51    523s] #Increased memory = 11.61 (MB)
[05/30 23:23:51    523s] #Total memory = 1075.61 (MB)
[05/30 23:23:51    523s] #Peak memory = 1136.37 (MB)
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #Start global routing on Mon May 30 23:23:51 2022
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #Number of eco nets is 1
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #Start global routing data preparation on Mon May 30 23:23:51 2022
[05/30 23:23:51    523s] #
[05/30 23:23:51    523s] #Start routing resource analysis on Mon May 30 23:23:51 2022
[05/30 23:23:51    523s] #
[05/30 23:23:51    524s] #Routing resource analysis is done on Mon May 30 23:23:51 2022
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #  Resource Analysis:
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/30 23:23:51    524s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/30 23:23:51    524s] #  --------------------------------------------------------------
[05/30 23:23:51    524s] #  Metal1         H        1760           0       13923    53.54%
[05/30 23:23:51    524s] #  Metal2         V        1698           0       13923     0.00%
[05/30 23:23:51    524s] #  Metal3         H        1760           0       13923     0.00%
[05/30 23:23:51    524s] #  Metal4         V        1698           0       13923     0.00%
[05/30 23:23:51    524s] #  Metal5         H        1760           0       13923     0.00%
[05/30 23:23:51    524s] #  Metal6         V        1698           0       13923     0.00%
[05/30 23:23:51    524s] #  --------------------------------------------------------------
[05/30 23:23:51    524s] #  Total                  10374       0.00%       83538     8.92%
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #  53 nets (0.35%) with 1 preferred extra spacing.
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #Global routing data preparation is done on Mon May 30 23:23:51 2022
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.70 (MB), peak = 1136.37 (MB)
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.70 (MB), peak = 1136.37 (MB)
[05/30 23:23:51    524s] #
[05/30 23:23:51    524s] #start global routing iteration 1...
[05/30 23:23:53    526s] #Initial_route: 1.69942
[05/30 23:24:00    533s] #Reroute: 7.10635
[05/30 23:24:00    533s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1143.55 (MB), peak = 1143.81 (MB)
[05/30 23:24:00    533s] #
[05/30 23:24:00    533s] #start global routing iteration 2...
[05/30 23:24:04    536s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1144.32 (MB), peak = 1144.33 (MB)
[05/30 23:24:04    536s] #
[05/30 23:24:04    536s] #
[05/30 23:24:04    536s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/30 23:24:04    536s] #Total number of routable nets = 15095.
[05/30 23:24:04    536s] #Total number of nets in the design = 15099.
[05/30 23:24:04    536s] #
[05/30 23:24:04    536s] #15043 routable nets have only global wires.
[05/30 23:24:04    536s] #52 routable nets have only detail routed wires.
[05/30 23:24:04    536s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 23:24:04    536s] #52 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 23:24:04    536s] #
[05/30 23:24:04    536s] #Routed nets constraints summary:
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #      Default                  1           15042  
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #        Total                  1           15042  
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #
[05/30 23:24:04    536s] #Routing constraints summary of the whole design:
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #      Default                 53           15042  
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #        Total                 53           15042  
[05/30 23:24:04    536s] #------------------------------------------------
[05/30 23:24:04    536s] #
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #                 OverCon       OverCon       OverCon          
[05/30 23:24:04    537s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/30 23:24:04    537s] #     Layer           (1)           (2)           (3)   OverCon
[05/30 23:24:04    537s] #  ------------------------------------------------------------
[05/30 23:24:04    537s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:24:04    537s] #  Metal2        5(0.04%)      2(0.01%)      1(0.01%)   (0.06%)
[05/30 23:24:04    537s] #  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:24:04    537s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:24:04    537s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:24:04    537s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:24:04    537s] #  ------------------------------------------------------------
[05/30 23:24:04    537s] #     Total      5(0.01%)      2(0.00%)      1(0.00%)   (0.01%)
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[05/30 23:24:04    537s] #  Overflow after GR: 0.00% H + 0.01% V
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] [hotspot] |            |   max hotspot | total hotspot |
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] [hotspot] | normalized |          0.00 |          0.00 |
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:24:04    537s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:24:04    537s] #Hotspot report including placement blocked areas
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] [hotspot] |   Metal1(H)   |        649.00 |        867.00 |
[05/30 23:24:04    537s] [hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[05/30 23:24:04    537s] [hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[05/30 23:24:04    537s] [hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[05/30 23:24:04    537s] [hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[05/30 23:24:04    537s] [hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] [hotspot] |   worst    |(Metal1   649.00 |(Metal1   867.00 |
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] [hotspot] | all layers |          0.00 |          0.00 |
[05/30 23:24:04    537s] [hotspot] +------------+---------------+---------------+
[05/30 23:24:04    537s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/30 23:24:04    537s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/30 23:24:04    537s] #Complete Global Routing.
[05/30 23:24:04    537s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:24:04    537s] #Total wire length = 283488 um.
[05/30 23:24:04    537s] #Total half perimeter of net bounding box = 235836 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal1 = 447 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal2 = 80020 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal3 = 119276 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal4 = 58869 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal5 = 24285 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal6 = 590 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:24:04    537s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:24:04    537s] #Total number of vias = 120876
[05/30 23:24:04    537s] #Up-Via Summary (total 120876):
[05/30 23:24:04    537s] #           
[05/30 23:24:04    537s] #-----------------------
[05/30 23:24:04    537s] # Metal1          63392
[05/30 23:24:04    537s] # Metal2          44698
[05/30 23:24:04    537s] # Metal3          11332
[05/30 23:24:04    537s] # Metal4           1418
[05/30 23:24:04    537s] # Metal5             36
[05/30 23:24:04    537s] #-----------------------
[05/30 23:24:04    537s] #                120876 
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #Max overcon = 3 tracks.
[05/30 23:24:04    537s] #Total overcon = 0.01%.
[05/30 23:24:04    537s] #Worst layer Gcell overcon rate = 0.00%.
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #Global routing statistics:
[05/30 23:24:04    537s] #Cpu time = 00:00:13
[05/30 23:24:04    537s] #Elapsed time = 00:00:13
[05/30 23:24:04    537s] #Increased memory = 69.01 (MB)
[05/30 23:24:04    537s] #Total memory = 1144.76 (MB)
[05/30 23:24:04    537s] #Peak memory = 1144.98 (MB)
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #Finished global routing on Mon May 30 23:24:04 2022
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #
[05/30 23:24:04    537s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.51 (MB), peak = 1144.98 (MB)
[05/30 23:24:04    537s] #Start Track Assignment.
[05/30 23:24:07    540s] #Done with 29065 horizontal wires in 1 hboxes and 27743 vertical wires in 1 hboxes.
[05/30 23:24:10    543s] #Done with 6798 horizontal wires in 1 hboxes and 7160 vertical wires in 1 hboxes.
[05/30 23:24:11    544s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/30 23:24:11    544s] #
[05/30 23:24:11    544s] #Track assignment summary:
[05/30 23:24:11    544s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/30 23:24:11    544s] #------------------------------------------------------------------------
[05/30 23:24:11    544s] # Metal1       446.50 	  0.00%  	  0.00% 	  0.00%
[05/30 23:24:11    544s] # Metal2     78581.00 	  0.07%  	  0.00% 	  0.00%
[05/30 23:24:11    544s] # Metal3    107606.95 	  0.14%  	  0.00% 	  0.01%
[05/30 23:24:11    544s] # Metal4     49759.41 	  0.04%  	  0.00% 	  0.03%
[05/30 23:24:11    544s] # Metal5     23877.60 	  0.00%  	  0.00% 	  0.00%
[05/30 23:24:11    544s] # Metal6       592.72 	  0.00%  	  0.00% 	  0.00%
[05/30 23:24:11    544s] #------------------------------------------------------------------------
[05/30 23:24:11    544s] # All      260864.18  	  0.09% 	  0.00% 	  0.00%
[05/30 23:24:11    544s] #Complete Track Assignment.
[05/30 23:24:11    544s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:24:11    544s] #Total wire length = 300956 um.
[05/30 23:24:11    544s] #Total half perimeter of net bounding box = 235836 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal1 = 13695 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal2 = 79333 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal3 = 123636 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal4 = 59170 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal5 = 24518 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal6 = 604 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:24:11    544s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:24:11    544s] #Total number of vias = 120876
[05/30 23:24:11    544s] #Up-Via Summary (total 120876):
[05/30 23:24:11    544s] #           
[05/30 23:24:11    544s] #-----------------------
[05/30 23:24:11    544s] # Metal1          63392
[05/30 23:24:11    544s] # Metal2          44698
[05/30 23:24:11    544s] # Metal3          11332
[05/30 23:24:11    544s] # Metal4           1418
[05/30 23:24:11    544s] # Metal5             36
[05/30 23:24:11    544s] #-----------------------
[05/30 23:24:11    544s] #                120876 
[05/30 23:24:11    544s] #
[05/30 23:24:11    544s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1132.43 (MB), peak = 1144.98 (MB)
[05/30 23:24:11    544s] #
[05/30 23:24:11    544s] #number of short segments in preferred routing layers
[05/30 23:24:11    544s] #	Metal3    Total 
[05/30 23:24:11    544s] #	1         1         
[05/30 23:24:11    544s] #
[05/30 23:24:11    544s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/30 23:24:11    544s] #Cpu time = 00:00:21
[05/30 23:24:11    544s] #Elapsed time = 00:00:21
[05/30 23:24:11    544s] #Increased memory = 68.63 (MB)
[05/30 23:24:11    544s] #Total memory = 1132.62 (MB)
[05/30 23:24:11    544s] #Peak memory = 1144.98 (MB)
[05/30 23:24:11    544s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:24:12    544s] #
[05/30 23:24:12    544s] #Start Detail Routing..
[05/30 23:24:12    544s] #start initial detail routing ...
[05/30 23:24:12    544s] ### For initial detail routing, marked 52 dont-route nets (design has 0 dirty nets, 0 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[05/30 23:26:19    671s] #   number of violations = 90
[05/30 23:26:19    671s] #
[05/30 23:26:19    671s] #    By Layer and Type :
[05/30 23:26:19    671s] #	         EOLSpc    Short   Totals
[05/30 23:26:19    671s] #	Metal1        1       75       76
[05/30 23:26:19    671s] #	Metal2        0       14       14
[05/30 23:26:19    671s] #	Totals        1       89       90
[05/30 23:26:19    671s] #50 out of 15026 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.1%.
[05/30 23:26:19    671s] #9.6% of the total area is being checked for drcs
[05/30 23:26:21    673s] #9.6% of the total area was checked
[05/30 23:26:22    673s] #   number of violations = 90
[05/30 23:26:22    673s] #
[05/30 23:26:22    673s] #    By Layer and Type :
[05/30 23:26:22    673s] #	         EOLSpc    Short   Totals
[05/30 23:26:22    673s] #	Metal1        1       75       76
[05/30 23:26:22    673s] #	Metal2        0       14       14
[05/30 23:26:22    673s] #	Totals        1       89       90
[05/30 23:26:22    673s] #cpu time = 00:02:09, elapsed time = 00:02:10, memory = 1176.75 (MB), peak = 1177.42 (MB)
[05/30 23:26:22    674s] #start 1st optimization iteration ...
[05/30 23:26:25    677s] #   number of violations = 8
[05/30 23:26:25    677s] #
[05/30 23:26:25    677s] #    By Layer and Type :
[05/30 23:26:25    677s] #	         MetSpc    Short   Totals
[05/30 23:26:25    677s] #	Metal1        0        0        0
[05/30 23:26:25    677s] #	Metal2        4        4        8
[05/30 23:26:25    677s] #	Totals        4        4        8
[05/30 23:26:25    677s] #    number of process antenna violations = 10
[05/30 23:26:25    677s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1174.60 (MB), peak = 1178.20 (MB)
[05/30 23:26:25    677s] #start 2nd optimization iteration ...
[05/30 23:26:26    678s] #   number of violations = 5
[05/30 23:26:26    678s] #
[05/30 23:26:26    678s] #    By Layer and Type :
[05/30 23:26:26    678s] #	         MetSpc    Short   Totals
[05/30 23:26:26    678s] #	Metal1        0        0        0
[05/30 23:26:26    678s] #	Metal2        2        3        5
[05/30 23:26:26    678s] #	Totals        2        3        5
[05/30 23:26:26    678s] #    number of process antenna violations = 10
[05/30 23:26:26    678s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.79 (MB), peak = 1178.20 (MB)
[05/30 23:26:26    678s] #start 3rd optimization iteration ...
[05/30 23:26:26    678s] #   number of violations = 0
[05/30 23:26:26    678s] #    number of process antenna violations = 10
[05/30 23:26:26    678s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.02 (MB), peak = 1178.20 (MB)
[05/30 23:26:26    678s] #Complete Detail Routing.
[05/30 23:26:26    678s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:26:26    678s] #Total wire length = 302501 um.
[05/30 23:26:26    678s] #Total half perimeter of net bounding box = 235836 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal1 = 8240 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal2 = 91962 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal3 = 117367 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal4 = 60342 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal5 = 23988 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal6 = 602 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:26:26    678s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:26:26    678s] #Total number of vias = 131027
[05/30 23:26:26    678s] #Up-Via Summary (total 131027):
[05/30 23:26:26    678s] #           
[05/30 23:26:26    678s] #-----------------------
[05/30 23:26:26    678s] # Metal1          65243
[05/30 23:26:26    678s] # Metal2          51787
[05/30 23:26:26    678s] # Metal3          12528
[05/30 23:26:26    678s] # Metal4           1444
[05/30 23:26:26    678s] # Metal5             25
[05/30 23:26:26    678s] #-----------------------
[05/30 23:26:26    678s] #                131027 
[05/30 23:26:26    678s] #
[05/30 23:26:26    678s] #Total number of DRC violations = 0
[05/30 23:26:26    678s] #Cpu time = 00:02:15
[05/30 23:26:26    678s] #Elapsed time = 00:02:15
[05/30 23:26:26    678s] #Increased memory = -18.61 (MB)
[05/30 23:26:26    678s] #Total memory = 1114.02 (MB)
[05/30 23:26:26    678s] #Peak memory = 1178.20 (MB)
[05/30 23:26:26    678s] #
[05/30 23:26:26    678s] #start routing for process antenna violation fix ...
[05/30 23:26:27    679s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:26:27    679s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1118.65 (MB), peak = 1178.20 (MB)
[05/30 23:26:27    679s] #
[05/30 23:26:27    679s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:26:27    679s] #Total wire length = 302502 um.
[05/30 23:26:27    679s] #Total half perimeter of net bounding box = 235836 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal1 = 8240 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal2 = 91962 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal3 = 117362 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal4 = 60336 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal5 = 23994 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:26:27    679s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:26:27    679s] #Total number of vias = 131039
[05/30 23:26:27    679s] #Up-Via Summary (total 131039):
[05/30 23:26:27    679s] #           
[05/30 23:26:27    679s] #-----------------------
[05/30 23:26:27    679s] # Metal1          65243
[05/30 23:26:27    679s] # Metal2          51787
[05/30 23:26:27    679s] # Metal3          12530
[05/30 23:26:27    679s] # Metal4           1452
[05/30 23:26:27    679s] # Metal5             27
[05/30 23:26:27    679s] #-----------------------
[05/30 23:26:27    679s] #                131039 
[05/30 23:26:27    679s] #
[05/30 23:26:27    679s] #Total number of DRC violations = 0
[05/30 23:26:27    679s] #Total number of net violated process antenna rule = 0
[05/30 23:26:27    679s] #
[05/30 23:26:29    681s] #
[05/30 23:26:29    681s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:26:29    681s] #Total wire length = 302502 um.
[05/30 23:26:29    681s] #Total half perimeter of net bounding box = 235836 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal1 = 8240 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal2 = 91962 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal3 = 117362 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal4 = 60336 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal5 = 23994 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:26:29    681s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:26:29    681s] #Total number of vias = 131039
[05/30 23:26:29    681s] #Up-Via Summary (total 131039):
[05/30 23:26:29    681s] #           
[05/30 23:26:29    681s] #-----------------------
[05/30 23:26:29    681s] # Metal1          65243
[05/30 23:26:29    681s] # Metal2          51787
[05/30 23:26:29    681s] # Metal3          12530
[05/30 23:26:29    681s] # Metal4           1452
[05/30 23:26:29    681s] # Metal5             27
[05/30 23:26:29    681s] #-----------------------
[05/30 23:26:29    681s] #                131039 
[05/30 23:26:29    681s] #
[05/30 23:26:29    681s] #Total number of DRC violations = 0
[05/30 23:26:29    681s] #Total number of net violated process antenna rule = 0
[05/30 23:26:29    681s] #
[05/30 23:26:29    681s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:26:30    682s] #
[05/30 23:26:30    682s] #Start Post Route wire spreading..
[05/30 23:26:30    682s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:26:30    682s] #
[05/30 23:26:30    682s] #Start DRC checking..
[05/30 23:26:43    695s] #   number of violations = 0
[05/30 23:26:43    695s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1145.82 (MB), peak = 1178.20 (MB)
[05/30 23:26:43    695s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/30 23:26:43    695s] #Total number of DRC violations = 0
[05/30 23:26:43    695s] #Total number of net violated process antenna rule = 0
[05/30 23:26:43    695s] #
[05/30 23:26:43    695s] #Start data preparation for wire spreading...
[05/30 23:26:43    695s] #
[05/30 23:26:43    695s] #Data preparation is done on Mon May 30 23:26:43 2022
[05/30 23:26:43    695s] #
[05/30 23:26:43    695s] #
[05/30 23:26:43    695s] #Start Post Route Wire Spread.
[05/30 23:26:46    698s] #Done with 6700 horizontal wires in 2 hboxes and 4787 vertical wires in 2 hboxes.
[05/30 23:26:46    698s] #Complete Post Route Wire Spread.
[05/30 23:26:46    698s] #
[05/30 23:26:46    698s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:26:46    698s] #Total wire length = 306771 um.
[05/30 23:26:46    698s] #Total half perimeter of net bounding box = 235836 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal1 = 8322 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal2 = 92895 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal3 = 119634 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal4 = 61251 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal5 = 24060 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:26:46    698s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:26:46    698s] #Total number of vias = 131039
[05/30 23:26:46    698s] #Up-Via Summary (total 131039):
[05/30 23:26:46    698s] #           
[05/30 23:26:46    698s] #-----------------------
[05/30 23:26:46    698s] # Metal1          65243
[05/30 23:26:46    698s] # Metal2          51787
[05/30 23:26:46    698s] # Metal3          12530
[05/30 23:26:46    698s] # Metal4           1452
[05/30 23:26:46    698s] # Metal5             27
[05/30 23:26:46    698s] #-----------------------
[05/30 23:26:46    698s] #                131039 
[05/30 23:26:46    698s] #
[05/30 23:26:46    698s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:26:46    698s] #
[05/30 23:26:46    698s] #Start DRC checking..
[05/30 23:26:59    711s] #   number of violations = 0
[05/30 23:26:59    711s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1171.89 (MB), peak = 1178.20 (MB)
[05/30 23:26:59    711s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/30 23:26:59    711s] #Total number of DRC violations = 0
[05/30 23:26:59    711s] #Total number of net violated process antenna rule = 0
[05/30 23:27:00    712s] #   number of violations = 0
[05/30 23:27:00    712s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1116.88 (MB), peak = 1178.20 (MB)
[05/30 23:27:00    712s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/30 23:27:00    712s] #Total number of DRC violations = 0
[05/30 23:27:00    712s] #Total number of net violated process antenna rule = 0
[05/30 23:27:00    712s] #Post Route wire spread is done.
[05/30 23:27:00    712s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:27:00    712s] #Total wire length = 306771 um.
[05/30 23:27:00    712s] #Total half perimeter of net bounding box = 235836 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal1 = 8322 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal2 = 92895 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal3 = 119634 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal4 = 61251 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal5 = 24060 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:27:00    712s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:27:00    712s] #Total number of vias = 131039
[05/30 23:27:00    712s] #Up-Via Summary (total 131039):
[05/30 23:27:00    712s] #           
[05/30 23:27:00    712s] #-----------------------
[05/30 23:27:00    712s] # Metal1          65243
[05/30 23:27:00    712s] # Metal2          51787
[05/30 23:27:00    712s] # Metal3          12530
[05/30 23:27:00    712s] # Metal4           1452
[05/30 23:27:00    712s] # Metal5             27
[05/30 23:27:00    712s] #-----------------------
[05/30 23:27:00    712s] #                131039 
[05/30 23:27:00    712s] #
[05/30 23:27:00    712s] #detailRoute Statistics:
[05/30 23:27:00    712s] #Cpu time = 00:02:48
[05/30 23:27:00    712s] #Elapsed time = 00:02:49
[05/30 23:27:00    712s] #Increased memory = -17.11 (MB)
[05/30 23:27:00    712s] #Total memory = 1115.52 (MB)
[05/30 23:27:00    712s] #Peak memory = 1178.20 (MB)
[05/30 23:27:01    713s] #
[05/30 23:27:01    713s] #globalDetailRoute statistics:
[05/30 23:27:01    713s] #Cpu time = 00:03:11
[05/30 23:27:01    713s] #Elapsed time = 00:03:11
[05/30 23:27:01    713s] #Increased memory = -34.84 (MB)
[05/30 23:27:01    713s] #Total memory = 1076.72 (MB)
[05/30 23:27:01    713s] #Peak memory = 1178.20 (MB)
[05/30 23:27:01    713s] #Number of warnings = 2
[05/30 23:27:01    713s] #Total number of warnings = 24
[05/30 23:27:01    713s] #Number of fails = 0
[05/30 23:27:01    713s] #Total number of fails = 0
[05/30 23:27:01    713s] #Complete globalDetailRoute on Mon May 30 23:27:01 2022
[05/30 23:27:01    713s] #
[05/30 23:27:01    713s] #routeDesign: cpu time = 00:03:11, elapsed time = 00:03:12, memory = 1057.21 (MB), peak = 1178.20 (MB)
[05/30 23:27:01    713s] 
[05/30 23:27:01    713s] *** Summary of all messages that are not suppressed in this session:
[05/30 23:27:01    713s] Severity  ID               Count  Summary                                  
[05/30 23:27:01    713s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/30 23:27:01    713s] *** Message Summary: 1 warning(s), 0 error(s)
[05/30 23:27:01    713s] 
[05/30 23:27:01    713s] ### 
[05/30 23:27:01    713s] ###   Scalability Statistics
[05/30 23:27:01    713s] ### 
[05/30 23:27:01    713s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:27:01    713s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/30 23:27:01    713s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:27:01    713s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/30 23:27:01    713s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/30 23:27:01    713s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/30 23:27:01    713s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/30 23:27:01    713s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/30 23:27:01    713s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/30 23:27:01    713s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/30 23:27:01    713s] ###   Global Routing                |        00:00:13|        00:00:13|             1.0|
[05/30 23:27:01    713s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[05/30 23:27:01    713s] ###   Detail Routing                |        00:02:15|        00:02:15|             1.0|
[05/30 23:27:01    713s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[05/30 23:27:01    713s] ###   Entire Command                |        00:03:11|        00:03:12|             1.0|
[05/30 23:27:01    713s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:27:01    713s] ### 
[05/30 23:28:04    720s] <CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 }
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
[05/30 23:28:04    720s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:28:05    721s] ************************
[05/30 23:28:05    721s] Timing Aware on 
[05/30 23:28:05    721s] P/G Nets: 2
[05/30 23:28:05    721s] Signal Nets: 15044
[05/30 23:28:05    721s] Clock Nets: 53
[05/30 23:28:05    721s] ************************
[05/30 23:28:05    721s] Density calculation ...... Slot :   1 of   1
[05/30 23:28:08    724s] Density calculation ...... Slot :   1 of   1
[05/30 23:28:11    727s] End of Density Calculation : cpu time : 0:00:07.0, real time : 0:00:07.0, peak mem : 1481.16 megs
[05/30 23:28:11    727s] Process data during iteration   1 in region   0 of 1.
[05/30 23:28:14    730s] End metal filling: cpu:  0:00:09.7,  real:  0:00:10.0,  peak mem:  1539.16  megs.
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:28:46    734s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/30 23:28:46    734s] 
[05/30 23:28:46    734s] ******** Start: VERIFY DENSITY ********
[05/30 23:28:46    734s] Density calculation ...... Slot :   1 of   1
[05/30 23:28:49    737s] 
[05/30 23:28:49    737s] A total of 27 density violation(s).
[05/30 23:28:49    737s] Windows < Min. Density = 27
[05/30 23:28:49    737s] Windows > Max. Density = 0
[05/30 23:28:49    737s] Windows < Min. Union. Density = 0
[05/30 23:28:49    737s] Windows > Max. Union. Density = 0
[05/30 23:28:49    737s] 
[05/30 23:28:49    737s] ******** End: VERIFY DENSITY ********
[05/30 23:28:49    737s] VMD: elapsed time: 3.00
[05/30 23:28:49    737s]      (CPU Time: 0:00:03.5  MEM: 0.000M)
[05/30 23:28:49    737s] 
[05/30 23:28:53    738s] <CMD> setLayerPreference violation -isVisible 1
[05/30 23:28:53    738s] <CMD> violationBrowser -all -no_display_false
[05/30 23:28:56    739s] <CMD_INTERNAL> violationBrowserClose
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/30 23:29:12    741s] <CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
[05/30 23:29:33    744s] <CMD> addMetalFill -layer { Metal2 Metal3 }
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Value -2 out of range [-1, 2147483647]!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option '2'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Unknown option '0'!
[05/30 23:29:33    744s] **WARN: (from .metalfill_16162.conf) Value -2 out of range [-1, 2147483647]!
[05/30 23:29:33    744s] ************************
[05/30 23:29:33    744s] Timing Aware on 
[05/30 23:29:33    744s] P/G Nets: 2
[05/30 23:29:33    744s] Signal Nets: 15045
[05/30 23:29:33    744s] Clock Nets: 53
[05/30 23:29:33    744s] ************************
[05/30 23:29:33    744s] Density calculation ...... Slot :   1 of   1
[05/30 23:29:34    745s] Density calculation ...... Slot :   1 of   1
[05/30 23:29:35    745s] End of Density Calculation : cpu time : 0:00:01.6, real time : 0:00:02.0, peak mem : 1534.61 megs
[05/30 23:29:35    745s] Process data during iteration   1 in region   0 of 1.
[05/30 23:29:36    746s] End metal filling: cpu:  0:00:02.8,  real:  0:00:03.0,  peak mem:  1534.61  megs.
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:29:42    747s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/30 23:29:42    747s] 
[05/30 23:29:42    747s] ******** Start: VERIFY DENSITY ********
[05/30 23:29:42    747s] Density calculation ...... Slot :   1 of   1
[05/30 23:29:46    751s] 
[05/30 23:29:46    751s] A total of 14 density violation(s).
[05/30 23:29:46    751s] Windows < Min. Density = 14
[05/30 23:29:46    751s] Windows > Max. Density = 0
[05/30 23:29:46    751s] Windows < Min. Union. Density = 0
[05/30 23:29:46    751s] Windows > Max. Union. Density = 0
[05/30 23:29:46    751s] 
[05/30 23:29:46    751s] ******** End: VERIFY DENSITY ********
[05/30 23:29:46    751s] VMD: elapsed time: 4.00
[05/30 23:29:46    751s]      (CPU Time: 0:00:03.6  MEM: 0.000M)
[05/30 23:29:46    751s] 
[05/30 23:29:56    752s] <CMD> setLayerPreference violation -isVisible 1
[05/30 23:29:57    753s] <CMD> violationBrowser -all -no_display_false
[05/30 23:29:59    753s] <CMD_INTERNAL> violationBrowserClose
[05/30 23:30:35    758s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
[05/30 23:31:00    761s] <CMD> setExtractRCMode -engine postRoute -effortLevel high -coupled true -capFilterMode relAndCoup -coupling_c_th 0.1 -total_c_th 0 -relative_c_th 1
[05/30 23:31:27    764s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/30 23:31:27    764s] <CMD> optDesign -postRoute
[05/30 23:31:27    764s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/30 23:31:27    764s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/30 23:31:27    764s] #spOpts: N=45 
[05/30 23:31:27    764s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1534.6M
[05/30 23:31:27    764s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1534.6M
[05/30 23:31:27    764s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:27    764s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1534.6M
[05/30 23:31:27    764s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1534.6M
[05/30 23:31:27    764s] Core basic site is CoreSite
[05/30 23:31:28    764s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1534.6M
[05/30 23:31:28    764s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:31:28    764s] SiteArray: use 1,102,176 bytes
[05/30 23:31:28    764s] SiteArray: current memory after site array memory allocatiion 1534.6M
[05/30 23:31:28    764s] SiteArray: FP blocked sites are writable
[05/30 23:31:28    764s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.006, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.010, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1534.6M
[05/30 23:31:28    764s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:31:28    764s] Mark StBox On SiteArr starts
[05/30 23:31:28    764s] Mark StBox On SiteArr ends
[05/30 23:31:28    764s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.003, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.004, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.073, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.073, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.005, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.008, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1534.6M
[05/30 23:31:28    764s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    765s] #spOpts: N=45 mergeVia=F 
[05/30 23:31:28    765s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.037, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.037, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.003, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    765s] Switching SI Aware to true by default in postroute mode   
[05/30 23:31:28    765s] GigaOpt running with 1 threads.
[05/30 23:31:28    765s] Info: 1 threads available for lower-level modules during optimization.
[05/30 23:31:28    765s] OPERPROF: Starting DPlace-Init at level 1, MEM:1534.6M
[05/30 23:31:28    765s] #spOpts: N=45 mergeVia=F 
[05/30 23:31:28    765s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:28    765s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Starting CMU at level 4, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.041, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.041, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.003, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.005, MEM:1534.6M
[05/30 23:31:29    765s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1534.6MB).
[05/30 23:31:29    765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1534.6M
[05/30 23:31:29    765s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1534.6M
[05/30 23:31:29    765s] Initializing multi-corner resistance tables ...
[05/30 23:31:29    765s] 
[05/30 23:31:29    765s] Creating Lib Analyzer ...
[05/30 23:31:29    765s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:31:29    765s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:31:29    765s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:31:29    765s] 
[05/30 23:31:30    766s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:47 mem=1534.6M
[05/30 23:31:30    766s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:47 mem=1534.6M
[05/30 23:31:30    766s] Creating Lib Analyzer, finished. 
[05/30 23:31:30    767s] Effort level <high> specified for reg2reg path_group
[05/30 23:31:30    767s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1271.4M, totSessionCpu=0:12:47 **
[05/30 23:31:30    767s] Existing Dirty Nets : 0
[05/30 23:31:30    767s] New Signature Flow (optDesignCheckOptions) ....
[05/30 23:31:30    767s] #Created 488 library cell signatures
[05/30 23:31:30    767s] #Created 15100 NETS and 0 SPECIALNETS signatures
[05/30 23:31:30    767s] #Created 15026 instance signatures
[05/30 23:31:30    767s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.40 (MB), peak = 1334.83 (MB)
[05/30 23:31:30    767s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.41 (MB), peak = 1334.83 (MB)
[05/30 23:31:30    767s] OPERPROF: Starting checkPlace at level 1, MEM:1488.0M
[05/30 23:31:30    767s] #spOpts: N=45 
[05/30 23:31:30    767s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.002, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.052, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.052, MEM:1488.0M
[05/30 23:31:30    767s] Begin checking placement ... (start mem=1488.0M, init mem=1488.0M)
[05/30 23:31:30    767s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.076, MEM:1488.0M
[05/30 23:31:30    767s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.016, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.060, REAL:0.063, MEM:1488.0M
[05/30 23:31:31    767s] *info: Placed = 15026          (Fixed = 52)
[05/30 23:31:31    767s] *info: Unplaced = 0           
[05/30 23:31:31    767s] Placement Density:59.03%(55632/94236)
[05/30 23:31:31    767s] Placement Density (including fixed std cells):59.03%(55632/94236)
[05/30 23:31:31    767s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.003, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.011, MEM:1488.0M
[05/30 23:31:31    767s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=1488.0M)
[05/30 23:31:31    767s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Finished checkPlace at level 1, CPU:0.260, REAL:0.254, MEM:1488.0M
[05/30 23:31:31    767s]  Initial DC engine is -> aae
[05/30 23:31:31    767s]  
[05/30 23:31:31    767s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/30 23:31:31    767s]  
[05/30 23:31:31    767s]  
[05/30 23:31:31    767s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/30 23:31:31    767s]  
[05/30 23:31:31    767s] Reset EOS DB
[05/30 23:31:31    767s] Ignoring AAE DB Resetting ...
[05/30 23:31:31    767s]  Set Options for AAE Based Opt flow 
[05/30 23:31:31    767s] *** optDesign -postRoute ***
[05/30 23:31:31    767s] DRC Margin: user margin 0.0; extra margin 0
[05/30 23:31:31    767s] Setup Target Slack: user slack 0
[05/30 23:31:31    767s] Hold Target Slack: user slack 0
[05/30 23:31:31    767s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.005, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.007, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.003, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.004, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.040, REAL:0.043, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.055, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.056, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.003, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1488.0M
[05/30 23:31:31    767s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1488.0M
[05/30 23:31:31    767s] Deleting Cell Server ...
[05/30 23:31:31    767s] Deleting Lib Analyzer.
[05/30 23:31:31    767s] Multi-VT timing optimization disabled based on library information.
[05/30 23:31:31    767s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:31:31    767s] Summary for sequential cells identification: 
[05/30 23:31:31    767s]   Identified SBFF number: 104
[05/30 23:31:31    767s]   Identified MBFF number: 0
[05/30 23:31:31    767s]   Identified SB Latch number: 0
[05/30 23:31:31    767s]   Identified MB Latch number: 0
[05/30 23:31:31    767s]   Not identified SBFF number: 16
[05/30 23:31:31    767s]   Not identified MBFF number: 0
[05/30 23:31:31    767s]   Not identified SB Latch number: 0
[05/30 23:31:31    767s]   Not identified MB Latch number: 0
[05/30 23:31:31    767s]   Number of sequential cells which are not FFs: 32
[05/30 23:31:31    767s]  Visiting view : setup_view
[05/30 23:31:31    767s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:31:31    767s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:31:31    767s]  Visiting view : hold_view
[05/30 23:31:31    767s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:31:31    767s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:31:31    767s]  Setting StdDelay to 23.90
[05/30 23:31:31    767s] Creating Cell Server, finished. 
[05/30 23:31:31    767s] 
[05/30 23:31:31    768s] Deleting Cell Server ...
[05/30 23:31:31    768s] ** INFO : this run is activating 'postRoute' automaton
[05/30 23:31:31    768s] Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15100 using extraction engine 'postRoute' at effort level 'high' .
[05/30 23:31:31    768s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/30 23:31:31    768s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[05/30 23:31:33    769s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/30 23:31:33    769s] 
[05/30 23:31:33    769s] IQuantus Extraction engine initialization using 1 tech files:
[05/30 23:31:33    769s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/30 23:31:33    769s] 
[05/30 23:31:33    769s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:31:34    771s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.layermap.log'.
[05/30 23:31:34    771s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:31:34    771s] IQuantus Extraction engine initialized successfully.
[05/30 23:31:34    771s] 
[05/30 23:31:34    771s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/30 23:31:34    771s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:03.0  MEM: 1524.832M)
[05/30 23:31:34    771s] 
[05/30 23:31:34    771s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1524.895M)
[05/30 23:31:37    773s] Geometry processing of nets STARTED.................... DONE (NETS: 15095  Geometries: 360261  CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 1536.965M)
[05/30 23:31:39    775s] 
[05/30 23:31:39    775s] Extraction of Geometries STARTED.
[05/30 23:31:39    775s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:32:10    806s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:32:10    806s] Extraction of Geometries DONE (NETS: 15095  CPU Time: 0:00:30.1  Real Time: 0:00:31.0  MEM: 1713.438M)
[05/30 23:32:10    806s] 
[05/30 23:32:10    806s] Parasitic Network Creation STARTED
[05/30 23:32:10    806s] Creating parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for storing RC.
[05/30 23:32:10    806s] ....................
[05/30 23:32:11    808s] Number of Extracted Resistors     : 278947
[05/30 23:32:11    808s] Number of Extracted Ground Caps   : 294551
[05/30 23:32:11    808s] Number of Extracted Coupling Caps : 28192
[05/30 23:32:11    808s] Parasitic Network Creation DONE (Nets: 15095  CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1737.449M)
[05/30 23:32:11    808s] 
[05/30 23:32:11    808s] IQuantus Extraction engine is being closed... 
[05/30 23:32:12    808s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1737.445M)
[05/30 23:32:12    808s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:32:12    808s] processing rcdb (/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/30 23:32:12    808s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1737.445M)
[05/30 23:32:12    808s] IQuantus Fullchip Extraction DONE (CPU Time: 0:00:40.5  Real Time: 0:00:41.0  MEM: 1737.445M)
[05/30 23:32:12    808s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:32:12    808s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1737.4M)
[05/30 23:32:12    808s] End AAE Lib Interpolated Model. (MEM=1737.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:12    808s] **INFO: Starting Blocking QThread with 1 CPU
[05/30 23:32:12    808s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/30 23:32:12    808s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[05/30 23:32:12    808s] #################################################################################
[05/30 23:32:12    808s] # Design Stage: PostRoute
[05/30 23:32:12    808s] # Design Name: microcontroller_interface_8_8
[05/30 23:32:12    808s] # Design Mode: 45nm
[05/30 23:32:12    808s] # Analysis Mode: MMMC OCV 
[05/30 23:32:12    808s] # Parasitics Mode: SPEF/RCDB
[05/30 23:32:12    808s] # Signoff Settings: SI Off 
[05/30 23:32:12    808s] #################################################################################
[05/30 23:32:12    808s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:32:12    808s] Calculate late delays in OCV mode...
[05/30 23:32:12    808s] Calculate early delays in OCV mode...
[05/30 23:32:12    808s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/30 23:32:12    808s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/30 23:32:12    808s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/30 23:32:12    808s] End AAE Lib Interpolated Model. (MEM=22.9141 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:12    808s] Total number of fetched objects 19810
[05/30 23:32:12    808s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/30 23:32:12    808s] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[05/30 23:32:12    808s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.6 REAL=0:00:03.0)
[05/30 23:32:12    808s] *** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 0.0M) ***
[05/30 23:32:12    808s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:00:17.5 mem=0.0M)
[05/30 23:32:12    808s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:17.5 mem=0.0M ***
[05/30 23:32:12    808s] *** QThread HoldInit [finish] : cpu/real = 0:00:06.3/0:00:07.0 (0.9), mem = 0.0M
[05/30 23:32:19    814s]  
_______________________________________________________________________
[05/30 23:32:19    815s] Starting SI iteration 1 using Infinite Timing Windows
[05/30 23:32:19    815s] Begin IPO call back ...
[05/30 23:32:19    815s] End IPO call back ...
[05/30 23:32:19    815s] #################################################################################
[05/30 23:32:19    815s] # Design Stage: PostRoute
[05/30 23:32:19    815s] # Design Name: microcontroller_interface_8_8
[05/30 23:32:19    815s] # Design Mode: 45nm
[05/30 23:32:19    815s] # Analysis Mode: MMMC OCV 
[05/30 23:32:19    815s] # Parasitics Mode: SPEF/RCDB
[05/30 23:32:19    815s] # Signoff Settings: SI On 
[05/30 23:32:19    815s] #################################################################################
[05/30 23:32:20    815s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:32:20    815s] Setting infinite Tws ...
[05/30 23:32:20    815s] First Iteration Infinite Tw... 
[05/30 23:32:20    815s] Calculate early delays in OCV mode...
[05/30 23:32:20    815s] Calculate late delays in OCV mode...
[05/30 23:32:20    815s] Topological Sorting (REAL = 0:00:00.0, MEM = 1735.4M, InitMEM = 1735.4M)
[05/30 23:32:20    815s] Start delay calculation (fullDC) (1 T). (MEM=1735.45)
[05/30 23:32:20    815s] End AAE Lib Interpolated Model. (MEM=1751.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:26    821s] Total number of fetched objects 19810
[05/30 23:32:26    821s] AAE_INFO-618: Total number of nets in the design is 15100,  100.0 percent of the nets selected for SI analysis
[05/30 23:32:26    821s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/30 23:32:26    821s] End delay calculation. (MEM=1751.86 CPU=0:00:05.8 REAL=0:00:06.0)
[05/30 23:32:26    821s] End delay calculation (fullDC). (MEM=1751.86 CPU=0:00:06.3 REAL=0:00:06.0)
[05/30 23:32:26    821s] *** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1751.9M) ***
[05/30 23:32:27    822s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1751.9M)
[05/30 23:32:27    822s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 23:32:27    822s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1751.9M)
[05/30 23:32:27    822s] 
[05/30 23:32:27    822s] Executing IPO callback for view pruning ..
[05/30 23:32:27    822s] Starting SI iteration 2
[05/30 23:32:27    823s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:32:27    823s] Calculate early delays in OCV mode...
[05/30 23:32:27    823s] Calculate late delays in OCV mode...
[05/30 23:32:27    823s] Start delay calculation (fullDC) (1 T). (MEM=1639.86)
[05/30 23:32:27    823s] End AAE Lib Interpolated Model. (MEM=1639.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:28    823s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 74. 
[05/30 23:32:28    823s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 19810. 
[05/30 23:32:28    823s] Total number of fetched objects 19810
[05/30 23:32:28    823s] AAE_INFO-618: Total number of nets in the design is 15100,  31.6 percent of the nets selected for SI analysis
[05/30 23:32:28    823s] End delay calculation. (MEM=1646.02 CPU=0:00:00.6 REAL=0:00:01.0)
[05/30 23:32:28    823s] End delay calculation (fullDC). (MEM=1646.02 CPU=0:00:00.7 REAL=0:00:01.0)
[05/30 23:32:28    823s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1646.0M) ***
[05/30 23:32:29    824s] *** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:10.0 totSessionCpu=0:13:45 mem=1646.0M)
[05/30 23:32:29    824s] End AAE Lib Interpolated Model. (MEM=1646.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:29    825s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.032, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.032, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1646.0M
[05/30 23:32:29    825s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1646.0M
[05/30 23:32:30    825s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.569  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.022   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:01:00, mem = 1405.4M, totSessionCpu=0:13:46 **
[05/30 23:32:30    825s] Setting latch borrow mode to budget during optimization.
[05/30 23:32:31    826s] Info: Done creating the CCOpt slew target map.
[05/30 23:32:31    826s] Glitch fixing enabled
[05/30 23:32:31    826s] Running CCOpt-PRO on entire clock network
[05/30 23:32:31    826s] Net route status summary:
[05/30 23:32:31    826s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:32:31    826s]   Non-clock: 15047 (unrouted=5, trialRouted=0, noStatus=0, routed=15042, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:32:31    826s] Clock tree cells fixed by user: 0 out of 52 (0%)
[05/30 23:32:31    826s] PRO...
[05/30 23:32:31    826s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/30 23:32:31    826s] Initializing clock structures...
[05/30 23:32:31    826s]   Creating own balancer
[05/30 23:32:31    826s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/30 23:32:31    827s]   Initializing legalizer
[05/30 23:32:31    827s]   Using cell based legalization.
[05/30 23:32:31    827s] OPERPROF: Starting DPlace-Init at level 1, MEM:1617.4M
[05/30 23:32:31    827s] #spOpts: N=45 mergeVia=F 
[05/30 23:32:31    827s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.020, REAL:0.019, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.080, REAL:0.078, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.079, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1617.4M
[05/30 23:32:31    827s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1617.4M
[05/30 23:32:31    827s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1617.4MB).
[05/30 23:32:31    827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:1617.4M
[05/30 23:32:31    827s] (I)       Load db... (mem=1617.4M)
[05/30 23:32:31    827s] (I)       Read data from FE... (mem=1617.4M)
[05/30 23:32:31    827s] (I)       Read nodes and places... (mem=1617.4M)
[05/30 23:32:31    827s] (I)       Number of ignored instance 0
[05/30 23:32:31    827s] (I)       numMoveCells=14974, numMacros=0  numPads=75  numMultiRowHeightInsts=0
[05/30 23:32:31    827s] (I)       Done Read nodes and places (cpu=0.040s, mem=1620.6M)
[05/30 23:32:31    827s] (I)       Read rows... (mem=1620.6M)
[05/30 23:32:31    827s] (I)       Done Read rows (cpu=0.000s, mem=1620.6M)
[05/30 23:32:31    827s] (I)       Done Read data from FE (cpu=0.050s, mem=1620.6M)
[05/30 23:32:31    827s] (I)       Done Load db (cpu=0.050s, mem=1620.6M)
[05/30 23:32:31    827s] (I)       Constructing placeable region... (mem=1620.6M)
[05/30 23:32:31    827s] (I)       Constructing bin map
[05/30 23:32:31    827s] (I)       Initialize bin information with width=34200 height=34200
[05/30 23:32:31    827s] (I)       Done constructing bin map
[05/30 23:32:31    827s] (I)       Removing 0 blocked bin with high fixed inst density
[05/30 23:32:31    827s] (I)       Compute region effective width... (mem=1620.6M)
[05/30 23:32:31    827s] (I)       Done Compute region effective width (cpu=0.000s, mem=1620.6M)
[05/30 23:32:31    827s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1620.6M)
[05/30 23:32:31    827s]   Removing CTS place status from clock tree and sinks.
[05/30 23:32:31    827s] Removed CTS place status from 52 clock cells (out of 54 ) and 0 clock sinks (out of 0 ).
[05/30 23:32:31    827s]   Reconstructing clock tree datastructures...
[05/30 23:32:31    827s]     Validating CTS configuration...
[05/30 23:32:31    827s]     Checking module port directions...
[05/30 23:32:31    827s]     Leaving CCOpt scope...
[05/30 23:32:32    827s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:32:32    827s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:32:32    827s]     Non-default CCOpt properties:
[05/30 23:32:32    827s]     adjacent_rows_legal: 1 (default: false)
[05/30 23:32:32    827s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/30 23:32:32    827s]     cell_density is set for at least one key
[05/30 23:32:32    827s]     clock_nets_detailed_routed: 1 (default: false)
[05/30 23:32:32    827s]     cts_max_thread_override: 1 (default: auto)
[05/30 23:32:32    827s]     force_design_routing_status: 1 (default: auto)
[05/30 23:32:32    827s]     preferred_extra_space is set for at least one key
[05/30 23:32:32    827s]     route_type is set for at least one key
[05/30 23:32:32    827s]     source_driver is set for at least one key
[05/30 23:32:32    827s]     target_insertion_delay is set for at least one key
[05/30 23:32:32    827s]     target_max_trans_sdc is set for at least one key
[05/30 23:32:32    827s]     target_skew is set for at least one key
[05/30 23:32:32    827s]     target_skew_wire is set for at least one key
[05/30 23:32:32    827s]     Route type trimming info:
[05/30 23:32:32    827s]       No route type modifications were made.
[05/30 23:32:32    827s] Accumulated time to calculate placeable region: 0
[05/30 23:32:32    827s] (I)       Initializing Steiner engine. 
[05/30 23:32:32    827s] End AAE Lib Interpolated Model. (MEM=1626.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:32    827s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 7 of 16 cells
[05/30 23:32:32    827s]     Original list had 16 cells:
[05/30 23:32:32    827s]     CLKBUFX20LVT BUFX20LVT CLKBUFX16LVT BUFX16LVT CLKBUFX12LVT BUFX12LVT CLKBUFX8LVT BUFX8LVT CLKBUFX6LVT BUFX6LVT CLKBUFX4LVT BUFX4LVT CLKBUFX3LVT BUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/30 23:32:32    827s]     New trimmed list has 9 cells:
[05/30 23:32:32    827s]     CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT 
[05/30 23:32:32    827s] Accumulated time to calculate placeable region: 0
[05/30 23:32:32    827s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 9 of 19 cells
[05/30 23:32:32    827s]     Original list had 19 cells:
[05/30 23:32:32    827s]     CLKINVX20LVT INVX20LVT INVX16LVT CLKINVX16LVT INVX12LVT CLKINVX12LVT INVX8LVT CLKINVX8LVT INVX6LVT CLKINVX6LVT INVX4LVT CLKINVX4LVT INVX3LVT CLKINVX3LVT INVX2LVT CLKINVX2LVT INVX1LVT CLKINVX1LVT INVXLLVT 
[05/30 23:32:32    827s]     New trimmed list has 10 cells:
[05/30 23:32:32    827s]     CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT 
[05/30 23:32:32    827s] Accumulated time to calculate placeable region: 0
[05/30 23:32:32    827s] Accumulated time to calculate placeable region: 0
[05/30 23:32:33    829s]     Clock tree balancer configuration for clock_tree clk:
[05/30 23:32:33    829s]     Non-default CCOpt properties:
[05/30 23:32:33    829s]       cell_density: 1 (default: 0.75)
[05/30 23:32:33    829s]       route_type (leaf): default_route_type_leaf (default: default)
[05/30 23:32:33    829s]       route_type (trunk): default_route_type_nonleaf (default: default)
[05/30 23:32:33    829s]       route_type (top): default_route_type_nonleaf (default: default)
[05/30 23:32:33    829s]       source_driver: INVX1LVT/A INVX1LVT/Y (default: )
[05/30 23:32:33    829s]     For power domain auto-default:
[05/30 23:32:33    829s]       Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
[05/30 23:32:33    829s]       Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
[05/30 23:32:33    829s]       Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
[05/30 23:32:33    829s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 94236.048um^2
[05/30 23:32:33    829s]     Top Routing info:
[05/30 23:32:33    829s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:32:33    829s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/30 23:32:33    829s]     Trunk Routing info:
[05/30 23:32:33    829s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:32:33    829s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/30 23:32:33    829s]     Leaf Routing info:
[05/30 23:32:33    829s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/30 23:32:33    829s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/30 23:32:33    829s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[05/30 23:32:33    829s]       Slew time target (leaf):    0.100ns
[05/30 23:32:33    829s]       Slew time target (trunk):   0.100ns
[05/30 23:32:33    829s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/30 23:32:33    829s]       Buffer unit delay: 0.076ns
[05/30 23:32:33    829s]       Buffer max distance: 693.333um
[05/30 23:32:33    829s]     Fastest wire driving cells and distances:
[05/30 23:32:33    829s]       Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
[05/30 23:32:33    829s]       Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.702um, saturatedSlew=0.083ns, speed=7481.014um per ns, cellArea=11.589um^2 per 1000um}
[05/30 23:32:33    829s]       Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     Logic Sizing Table:
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     ----------------------------------------------------------
[05/30 23:32:33    829s]     Cell    Instance count    Source    Eligible library cells
[05/30 23:32:33    829s]     ----------------------------------------------------------
[05/30 23:32:33    829s]       (empty table)
[05/30 23:32:33    829s]     ----------------------------------------------------------
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     Clock tree balancer configuration for skew_group clk/constraint_basic:
[05/30 23:32:33    829s]       Sources:                     pin clk
[05/30 23:32:33    829s]       Total number of sinks:       4758
[05/30 23:32:33    829s]       Delay constrained sinks:     4758
[05/30 23:32:33    829s]       Non-leaf sinks:              0
[05/30 23:32:33    829s]       Ignore pins:                 0
[05/30 23:32:33    829s]      Timing corner slow_corner:setup.late:
[05/30 23:32:33    829s]       Skew target:                 0.076ns
[05/30 23:32:33    829s]     Primary reporting skew group is skew_group clk/constraint_basic with 4758 clock sinks.
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     Via Selection for Estimated Routes (rule default):
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     ------------------------------------------------------------------------
[05/30 23:32:33    829s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/30 23:32:33    829s]     Range                            (Ohm)    (fF)     (fs)     Only
[05/30 23:32:33    829s]     ------------------------------------------------------------------------
[05/30 23:32:33    829s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[05/30 23:32:33    829s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[05/30 23:32:33    829s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[05/30 23:32:33    829s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[05/30 23:32:33    829s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[05/30 23:32:33    829s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[05/30 23:32:33    829s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[05/30 23:32:33    829s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[05/30 23:32:33    829s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[05/30 23:32:33    829s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[05/30 23:32:33    829s]     ------------------------------------------------------------------------
[05/30 23:32:33    829s]     
[05/30 23:32:33    829s]     No ideal or dont_touch nets found in the clock tree
[05/30 23:32:33    829s] 
[05/30 23:32:33    829s] Filtering reasons for cell type: buffer
[05/30 23:32:33    829s] =======================================
[05/30 23:32:33    829s] 
[05/30 23:32:33    829s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:32:33    829s] Clock trees    Power domain    Reason              Library cells
[05/30 23:32:33    829s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:32:33    829s] all            auto-default    Library trimming    { BUFX12LVT BUFX16LVT BUFX20LVT BUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT
[05/30 23:32:33    829s]                                                      CLKBUFX12LVT CLKBUFX16LVT CLKBUFX2LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT
[05/30 23:32:33    829s]                                                      CLKBUFX8LVT }
[05/30 23:32:33    829s] -------------------------------------------------------------------------------------------------------------------------------
[05/30 23:32:33    829s] 
[05/30 23:32:33    829s] Filtering reasons for cell type: inverter
[05/30 23:32:33    829s] =========================================
[05/30 23:32:33    829s] 
[05/30 23:32:33    829s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:32:33    829s] Clock trees    Power domain    Reason              Library cells
[05/30 23:32:33    829s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:32:33    829s] all            auto-default    Library trimming    { CLKINVX12LVT CLKINVX16LVT CLKINVX1LVT CLKINVX2LVT CLKINVX3LVT CLKINVX4LVT
[05/30 23:32:33    829s]                                                      CLKINVX6LVT CLKINVX8LVT INVX12LVT INVX1LVT INVX20LVT INVX2LVT INVX3LVT
[05/30 23:32:33    829s]                                                      INVX4LVT INVX6LVT INVX8LVT INVXLLVT }
[05/30 23:32:33    829s] ------------------------------------------------------------------------------------------------------------------------------
[05/30 23:32:33    829s] 
[05/30 23:32:33    829s] 
[05/30 23:32:33    829s]     Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
[05/30 23:32:33    829s]     CCOpt configuration status: all checks passed.
[05/30 23:32:33    829s]   Reconstructing clock tree datastructures done.
[05/30 23:32:33    829s] Initializing clock structures done.
[05/30 23:32:33    829s] PRO...
[05/30 23:32:33    829s]   PRO active optimizations:
[05/30 23:32:33    829s]    - DRV fixing with cell sizing
[05/30 23:32:33    829s]   
[05/30 23:32:34    829s]   Detected clock skew data from CTS
[05/30 23:32:34    829s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:32:34    829s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:32:34    829s]   Clock DAG stats PRO initial state:
[05/30 23:32:34    829s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:32:34    829s]     cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:32:34    829s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:32:34    829s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:32:34    829s]     wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.379pF, total=1.505pF
[05/30 23:32:34    829s]     wire lengths     : top=0.000um, trunk=1909.430um, leaf=17784.760um, total=19694.190um
[05/30 23:32:34    829s]   Clock DAG net violations PRO initial state: none
[05/30 23:32:34    829s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/30 23:32:34    829s]     Trunk : target=0.100ns count=5 avg=0.065ns sd=0.021ns min=0.041ns max=0.084ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:32:34    829s]     Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.082ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:32:34    829s]   Clock DAG library cell distribution PRO initial state {count}:
[05/30 23:32:34    829s]      Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:32:34    829s]   Primary reporting skew group PRO initial state:
[05/30 23:32:34    829s]     skew_group default.clk/constraint_basic: unconstrained
[05/30 23:32:34    829s]   Skew group summary PRO initial state:
[05/30 23:32:34    829s]     skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.283, avg=0.278, sd=0.003], skew [0.010 vs 0.076], 100% {0.273, 0.283} (wid=0.010 ws=0.006) (gid=0.275 gs=0.009)
[05/30 23:32:34    829s]   Clock network insertion delays are now [0.273ns, 0.283ns] average 0.278ns std.dev 0.003ns
[05/30 23:32:34    829s]   Recomputing CTS skew targets...
[05/30 23:32:34    829s]   Resolving skew group constraints...
[05/30 23:32:34    829s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/30 23:32:34    829s]   Resolving skew group constraints done.
[05/30 23:32:34    829s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/30 23:32:34    829s]   Fixing DRVs...
[05/30 23:32:34    829s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/30 23:32:34    829s]   CCOpt-PRO: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/30 23:32:34    829s]   
[05/30 23:32:34    829s]   PRO Statistics: Fix DRVs (cell sizing):
[05/30 23:32:34    829s]   =======================================
[05/30 23:32:34    829s]   
[05/30 23:32:34    829s]   Cell changes by Net Type:
[05/30 23:32:34    829s]   
[05/30 23:32:34    829s]   ---------------------------------------------------------------------------------------------------------
[05/30 23:32:34    829s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/30 23:32:34    829s]   ---------------------------------------------------------------------------------------------------------
[05/30 23:32:34    829s]   top                0            0           0            0                    0                  0
[05/30 23:32:34    829s]   trunk              0            0           0            0                    0                  0
[05/30 23:32:34    829s]   leaf               0            0           0            0                    0                  0
[05/30 23:32:34    829s]   ---------------------------------------------------------------------------------------------------------
[05/30 23:32:34    829s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[05/30 23:32:34    829s]   ---------------------------------------------------------------------------------------------------------
[05/30 23:32:34    829s]   
[05/30 23:32:34    829s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/30 23:32:34    829s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/30 23:32:34    829s]   
[05/30 23:32:34    830s]   Clock DAG stats PRO after DRV fixing:
[05/30 23:32:34    830s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:32:34    830s]     cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:32:34    830s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:32:34    830s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:32:34    830s]     wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.379pF, total=1.505pF
[05/30 23:32:34    830s]     wire lengths     : top=0.000um, trunk=1909.430um, leaf=17784.760um, total=19694.190um
[05/30 23:32:34    830s]   Clock DAG net violations PRO after DRV fixing: none
[05/30 23:32:34    830s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/30 23:32:34    830s]     Trunk : target=0.100ns count=5 avg=0.065ns sd=0.021ns min=0.041ns max=0.084ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:32:34    830s]     Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.082ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:32:34    830s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[05/30 23:32:34    830s]      Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:32:34    830s]   Primary reporting skew group PRO after DRV fixing:
[05/30 23:32:34    830s]     skew_group default.clk/constraint_basic: unconstrained
[05/30 23:32:34    830s]   Skew group summary PRO after DRV fixing:
[05/30 23:32:34    830s]     skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.283, avg=0.278, sd=0.003], skew [0.010 vs 0.076], 100% {0.273, 0.283} (wid=0.010 ws=0.006) (gid=0.275 gs=0.009)
[05/30 23:32:34    830s]   Clock network insertion delays are now [0.273ns, 0.283ns] average 0.278ns std.dev 0.003ns
[05/30 23:32:34    830s]   Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] Slew Diagnostics: After DRV fixing
[05/30 23:32:34    830s] ==================================
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] Global Causes:
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] -------------------------------------
[05/30 23:32:34    830s] Cause
[05/30 23:32:34    830s] -------------------------------------
[05/30 23:32:34    830s] DRV fixing with buffering is disabled
[05/30 23:32:34    830s] -------------------------------------
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] Top 5 overslews:
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] ---------------------------------
[05/30 23:32:34    830s] Overslew    Causes    Driving Pin
[05/30 23:32:34    830s] ---------------------------------
[05/30 23:32:34    830s]   (empty table)
[05/30 23:32:34    830s] ---------------------------------
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] -------------------
[05/30 23:32:34    830s] Cause    Occurences
[05/30 23:32:34    830s] -------------------
[05/30 23:32:34    830s]   (empty table)
[05/30 23:32:34    830s] -------------------
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] Violation diagnostics counts from the 0 nodes that have violations:
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s] -------------------
[05/30 23:32:34    830s] Cause    Occurences
[05/30 23:32:34    830s] -------------------
[05/30 23:32:34    830s]   (empty table)
[05/30 23:32:34    830s] -------------------
[05/30 23:32:34    830s] 
[05/30 23:32:34    830s]   Reconnecting optimized routes...
[05/30 23:32:34    830s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:32:34    830s]   Set dirty flag on 0 insts, 0 nets
[05/30 23:32:34    830s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[05/30 23:32:34    830s] End AAE Lib Interpolated Model. (MEM=1664.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:35    830s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/30 23:32:35    830s]   Clock DAG stats PRO final:
[05/30 23:32:35    830s]     cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
[05/30 23:32:35    830s]     cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
[05/30 23:32:35    830s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/30 23:32:35    830s]     sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/30 23:32:35    830s]     wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.379pF, total=1.505pF
[05/30 23:32:35    830s]     wire lengths     : top=0.000um, trunk=1909.430um, leaf=17784.760um, total=19694.190um
[05/30 23:32:35    830s]   Clock DAG net violations PRO final: none
[05/30 23:32:35    830s]   Clock DAG primary half-corner transition distribution PRO final:
[05/30 23:32:35    830s]     Trunk : target=0.100ns count=5 avg=0.065ns sd=0.021ns min=0.041ns max=0.084ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:32:35    830s]     Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.082ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[05/30 23:32:35    830s]   Clock DAG library cell distribution PRO final {count}:
[05/30 23:32:35    830s]      Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
[05/30 23:32:35    830s]   Primary reporting skew group PRO final:
[05/30 23:32:35    830s]     skew_group default.clk/constraint_basic: unconstrained
[05/30 23:32:35    830s]   Skew group summary PRO final:
[05/30 23:32:35    830s]     skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.283, avg=0.278, sd=0.003], skew [0.010 vs 0.076], 100% {0.273, 0.283} (wid=0.010 ws=0.006) (gid=0.275 gs=0.009)
[05/30 23:32:35    830s]   Clock network insertion delays are now [0.273ns, 0.283ns] average 0.278ns std.dev 0.003ns
[05/30 23:32:35    830s] PRO done.
[05/30 23:32:35    830s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/30 23:32:35    830s] numClockCells = 54, numClockCellsFixed = 0, numClockCellsRestored = 52, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/30 23:32:35    830s] Net route status summary:
[05/30 23:32:35    830s]   Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:32:35    830s]   Non-clock: 15047 (unrouted=5, trialRouted=0, noStatus=0, routed=15042, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
[05/30 23:32:35    830s] Updating delays...
[05/30 23:32:35    831s] Updating delays done.
[05/30 23:32:35    831s] PRO done. (took cpu=0:00:04.3 real=0:00:04.3)
[05/30 23:32:36    831s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1719.6M
[05/30 23:32:36    831s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1719.6M
[05/30 23:32:36    831s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1719.6M
[05/30 23:32:36    831s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1719.6M
[05/30 23:32:36    832s] **INFO: Start fixing DRV (Mem = 1634.21M) ...
[05/30 23:32:36    832s] Begin: GigaOpt DRV Optimization
[05/30 23:32:36    832s] Glitch fixing enabled
[05/30 23:32:36    832s] Info: 53 clock nets excluded from IPO operation.
[05/30 23:32:36    832s] End AAE Lib Interpolated Model. (MEM=1634.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:32:36    832s] PhyDesignGrid: maxLocalDensity 0.96
[05/30 23:32:36    832s] ### Creating PhyDesignMc. totSessionCpu=0:13:52 mem=1634.2M
[05/30 23:32:36    832s] OPERPROF: Starting DPlace-Init at level 1, MEM:1634.2M
[05/30 23:32:36    832s] #spOpts: N=45 mergeVia=F 
[05/30 23:32:36    832s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.036, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.037, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1634.2M
[05/30 23:32:36    832s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1634.2M
[05/30 23:32:36    832s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1634.2MB).
[05/30 23:32:36    832s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:1634.2M
[05/30 23:32:36    832s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:52 mem=1634.2M
[05/30 23:32:37    832s] ### Creating LA Mngr. totSessionCpu=0:13:52 mem=1735.8M
[05/30 23:32:38    833s] ### Creating LA Mngr, finished. totSessionCpu=0:13:53 mem=1751.8M
[05/30 23:32:38    833s] 
[05/30 23:32:38    833s] Creating Lib Analyzer ...
[05/30 23:32:38    833s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:32:38    833s] Total number of usable inverters from Lib Analyzer: 13 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT CLKINVX12LVT CLKINVX20LVT)
[05/30 23:32:38    833s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:32:38    833s] 
[05/30 23:32:39    834s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:54 mem=1751.8M
[05/30 23:32:39    834s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:54 mem=1751.8M
[05/30 23:32:39    834s] Creating Lib Analyzer, finished. 
[05/30 23:32:40    835s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/30 23:32:40    835s] **INFO: Disabling fanout fix in postRoute stage.
[05/30 23:32:40    835s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1770.9M
[05/30 23:32:40    835s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1770.9M
[05/30 23:32:40    836s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:32:40    836s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/30 23:32:40    836s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:32:40    836s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/30 23:32:40    836s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:32:41    836s] Info: violation cost 0.743609 (cap = 0.000000, tran = 0.743609, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:32:41    836s] |     9|    18|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.03|     0.00|       0|       0|       0|  59.03|          |         |
[05/30 23:32:41    836s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:32:41    836s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.03|     0.00|       0|       0|       9|  59.04| 0:00:00.0|  1791.9M|
[05/30 23:32:41    836s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/30 23:32:41    836s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.03|     0.00|       0|       0|       0|  59.04| 0:00:00.0|  1791.9M|
[05/30 23:32:41    836s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/30 23:32:41    836s] 
[05/30 23:32:41    836s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1791.9M) ***
[05/30 23:32:41    836s] 
[05/30 23:32:41    836s] Begin: glitch net info
[05/30 23:32:41    836s] glitch slack range: number of glitch nets
[05/30 23:32:41    836s] glitch slack < -0.32 : 0
[05/30 23:32:41    836s] -0.32 < glitch slack < -0.28 : 0
[05/30 23:32:41    836s] -0.28 < glitch slack < -0.24 : 0
[05/30 23:32:41    836s] -0.24 < glitch slack < -0.2 : 0
[05/30 23:32:41    836s] -0.2 < glitch slack < -0.16 : 0
[05/30 23:32:41    836s] -0.16 < glitch slack < -0.12 : 0
[05/30 23:32:41    836s] -0.12 < glitch slack < -0.08 : 0
[05/30 23:32:41    836s] -0.08 < glitch slack < -0.04 : 0
[05/30 23:32:41    836s] -0.04 < glitch slack : 0
[05/30 23:32:41    836s] End: glitch net info
[05/30 23:32:41    837s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1772.9M
[05/30 23:32:41    837s] #spOpts: N=45 
[05/30 23:32:41    837s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.001, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.060, REAL:0.054, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.060, REAL:0.055, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:41    837s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1772.9MB).
[05/30 23:32:41    837s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.081, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.082, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:   Starting RefinePlace at level 2, MEM:1772.9M
[05/30 23:32:41    837s] *** Starting refinePlace (0:13:57 mem=1772.9M) ***
[05/30 23:32:41    837s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.036e+03)
[05/30 23:32:41    837s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1772.9M
[05/30 23:32:41    837s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1772.9M
[05/30 23:32:41    837s] Starting refinePlace ...
[05/30 23:32:42    837s]   Spread Effort: high, post-route mode, useDDP on.
[05/30 23:32:42    837s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1772.9MB) @(0:13:57 - 0:13:57).
[05/30 23:32:42    837s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:32:42    837s] wireLenOptFixPriorityInst 4758 inst fixed
[05/30 23:32:42    837s] 
[05/30 23:32:42    837s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:32:42    837s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:32:42    837s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1772.9MB) @(0:13:57 - 0:13:58).
[05/30 23:32:42    837s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:32:42    837s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1772.9MB
[05/30 23:32:42    837s] Statistics of distance of Instance movement in refine placement:
[05/30 23:32:42    837s]   maximum (X+Y) =         0.00 um
[05/30 23:32:42    837s]   mean    (X+Y) =         0.00 um
[05/30 23:32:42    837s] Summary Report:
[05/30 23:32:42    837s] Instances move: 0 (out of 14974 movable)
[05/30 23:32:42    837s] Instances flipped: 0
[05/30 23:32:42    837s] Mean displacement: 0.00 um
[05/30 23:32:42    837s] Max displacement: 0.00 um 
[05/30 23:32:42    837s] Total instances moved : 0
[05/30 23:32:42    837s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.350, REAL:0.360, MEM:1772.9M
[05/30 23:32:42    837s] Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.036e+03)
[05/30 23:32:42    837s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1772.9MB
[05/30 23:32:42    837s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1772.9MB) @(0:13:57 - 0:13:58).
[05/30 23:32:42    837s] *** Finished refinePlace (0:13:58 mem=1772.9M) ***
[05/30 23:32:42    837s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.420, REAL:0.424, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.002, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.570, REAL:0.573, MEM:1772.9M
[05/30 23:32:42    837s] #spOpts: N=45 
[05/30 23:32:42    837s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.010, REAL:0.000, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.035, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.036, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.009, MEM:1772.9M
[05/30 23:32:42    837s] default core: bins with density > 0.750 = 20.68 % ( 67 / 324 )
[05/30 23:32:42    837s] Density distribution unevenness ratio = 16.979%
[05/30 23:32:42    837s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1772.9M
[05/30 23:32:42    837s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/30 23:32:42    837s] End: GigaOpt DRV Optimization
[05/30 23:32:42    837s] **optDesign ... cpu = 0:01:10, real = 0:01:12, mem = 1484.8M, totSessionCpu=0:13:58 **
[05/30 23:32:42    837s] *info:
[05/30 23:32:42    837s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1718.27M).
[05/30 23:32:42    837s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1718.3M
[05/30 23:32:42    837s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1718.3M
[05/30 23:32:43    838s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1718.3M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.032  |  6.569  |  5.032  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:13, mem = 1484.8M, totSessionCpu=0:13:59 **
[05/30 23:32:43    838s]   DRV Snapshot: (REF)
[05/30 23:32:43    838s]          Tran DRV: 0
[05/30 23:32:43    838s]           Cap DRV: 0
[05/30 23:32:43    838s]        Fanout DRV: 0
[05/30 23:32:43    838s]            Glitch: 0
[05/30 23:32:43    838s] *** Timing Is met
[05/30 23:32:43    838s] *** Check timing (0:00:00.0)
[05/30 23:32:43    838s] *** Setup timing is met (target slack 0ns)
[05/30 23:32:43    839s]   Timing Snapshot: (REF)
[05/30 23:32:43    839s]      Weighted WNS: 0.000
[05/30 23:32:43    839s]       All  PG WNS: 0.000
[05/30 23:32:43    839s]       High PG WNS: 0.000
[05/30 23:32:43    839s]       All  PG TNS: 0.000
[05/30 23:32:43    839s]       High PG TNS: 0.000
[05/30 23:32:43    839s]    Category Slack: { [L, 5.032] [H, 6.569] }
[05/30 23:32:43    839s] 
[05/30 23:32:43    839s] Running postRoute recovery in preEcoRoute mode
[05/30 23:32:43    839s] **optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 1475.6M, totSessionCpu=0:13:59 **
[05/30 23:32:44    839s]   DRV Snapshot: (TGT)
[05/30 23:32:44    839s]          Tran DRV: 0
[05/30 23:32:44    839s]           Cap DRV: 0
[05/30 23:32:44    839s]        Fanout DRV: 0
[05/30 23:32:44    839s]            Glitch: 0
[05/30 23:32:44    839s] Checking DRV degradation...
[05/30 23:32:44    839s] 
[05/30 23:32:44    839s] Recovery Manager:
[05/30 23:32:44    839s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/30 23:32:44    839s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/30 23:32:44    839s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/30 23:32:44    839s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/30 23:32:44    839s] 
[05/30 23:32:44    839s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/30 23:32:44    839s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1710.74M, totSessionCpu=0:14:00).
[05/30 23:32:44    839s] **optDesign ... cpu = 0:01:12, real = 0:01:14, mem = 1475.7M, totSessionCpu=0:14:00 **
[05/30 23:32:44    839s] 
[05/30 23:32:44    840s]   Timing/DRV Snapshot: (REF)
[05/30 23:32:44    840s]      Weighted WNS: 0.000
[05/30 23:32:44    840s]       All  PG WNS: 0.000
[05/30 23:32:44    840s]       High PG WNS: 0.000
[05/30 23:32:44    840s]       All  PG TNS: 0.000
[05/30 23:32:44    840s]       High PG TNS: 0.000
[05/30 23:32:44    840s]          Tran DRV: 0
[05/30 23:32:44    840s]           Cap DRV: 0
[05/30 23:32:44    840s]        Fanout DRV: 0
[05/30 23:32:44    840s]            Glitch: 0
[05/30 23:32:44    840s]    Category Slack: { [L, 5.032] [H, 6.569] }
[05/30 23:32:44    840s] 
[05/30 23:32:44    840s] ### Creating LA Mngr. totSessionCpu=0:14:00 mem=1710.7M
[05/30 23:32:44    840s] ### Creating LA Mngr, finished. totSessionCpu=0:14:00 mem=1710.7M
[05/30 23:32:44    840s] Default Rule : ""
[05/30 23:32:44    840s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[05/30 23:32:44    840s] Worst Slack : 6.569 ns
[05/30 23:32:45    840s] Total 0 nets layer assigned (0.2).
[05/30 23:32:45    840s] GigaOpt: setting up router preferences
[05/30 23:32:45    840s] GigaOpt: 0 nets assigned router directives
[05/30 23:32:45    840s] 
[05/30 23:32:45    840s] Start Assign Priority Nets ...
[05/30 23:32:45    840s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/30 23:32:45    840s] Existing Priority Nets 0 (0.0%)
[05/30 23:32:45    840s] Assigned Priority Nets 0 (0.0%)
[05/30 23:32:45    840s] ### Creating LA Mngr. totSessionCpu=0:14:00 mem=1710.7M
[05/30 23:32:45    840s] ### Creating LA Mngr, finished. totSessionCpu=0:14:00 mem=1710.7M
[05/30 23:32:45    840s] Default Rule : ""
[05/30 23:32:45    840s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[05/30 23:32:45    840s] Worst Slack : 5.032 ns
[05/30 23:32:45    840s] Total 0 nets layer assigned (0.3).
[05/30 23:32:45    840s] GigaOpt: setting up router preferences
[05/30 23:32:45    840s] GigaOpt: 0 nets assigned router directives
[05/30 23:32:45    840s] 
[05/30 23:32:45    840s] Start Assign Priority Nets ...
[05/30 23:32:45    840s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/30 23:32:45    840s] Existing Priority Nets 0 (0.0%)
[05/30 23:32:45    840s] Assigned Priority Nets 0 (0.0%)
[05/30 23:32:45    840s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.029, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1765.4M
[05/30 23:32:45    840s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1765.4M
[05/30 23:32:46    841s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.032  |  6.569  |  5.032  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:16, mem = 1428.9M, totSessionCpu=0:14:01 **
[05/30 23:32:46    841s] -routeWithEco false                       # bool, default=false
[05/30 23:32:46    841s] -routeWithEco true                        # bool, default=false, user setting
[05/30 23:32:46    841s] -routeSelectedNetOnly false               # bool, default=false
[05/30 23:32:46    841s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/30 23:32:46    841s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/30 23:32:46    841s] Existing Dirty Nets : 0
[05/30 23:32:46    841s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/30 23:32:46    841s] Reset Dirty Nets : 0
[05/30 23:32:46    841s] 
[05/30 23:32:46    841s] globalDetailRoute
[05/30 23:32:46    841s] 
[05/30 23:32:46    841s] #setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
[05/30 23:32:46    841s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/30 23:32:46    841s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/30 23:32:46    841s] #setNanoRouteMode -routeWithEco true
[05/30 23:32:46    841s] #setNanoRouteMode -routeWithSiDriven false
[05/30 23:32:46    841s] #setNanoRouteMode -routeWithTimingDriven false
[05/30 23:32:46    841s] #Start globalDetailRoute on Mon May 30 23:32:46 2022
[05/30 23:32:46    841s] #
[05/30 23:32:46    841s] Closing parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d'. 15104 times net's RC data read were performed.
[05/30 23:32:46    841s] ### Net info: total nets: 15100
[05/30 23:32:46    841s] ### Net info: dirty nets: 0
[05/30 23:32:46    841s] ### Net info: marked as disconnected nets: 0
[05/30 23:32:47    842s] ### Net info: fully routed nets: 15060
[05/30 23:32:47    842s] ### Net info: trivial (single pin) nets: 0
[05/30 23:32:47    842s] ### Net info: unrouted nets: 5
[05/30 23:32:47    842s] ### Net info: re-extraction nets: 35
[05/30 23:32:47    842s] ### Net info: ignored nets: 0
[05/30 23:32:47    842s] ### Net info: skip routing nets: 0
[05/30 23:32:47    842s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/30 23:32:47    842s] #RTESIG:78da8dd0cd0a82401486e1d65dc561723141da9cf9d17159e02e2cc2dc46c128826838e3
[05/30 23:32:47    842s] #       fd67d0529bcef67b7817671394d91508ea0859f8628cdf11f22b6aa6380f91a9648ffa3e
[05/30 23:32:47    842s] #       4db723596f82f3a540a611b88852f639a055db3fdc0e466b06b0c6b9a6abb75f894a41f5
[05/30 23:32:47    842s] #       68ad01faecfb761e71a1801cf222cbf3c3a92c0850eb86699fd70225b861fc5914b1f69b
[05/30 23:32:47    842s] #       34f51a2913af511c2106da74ced466583002fd1d91fa5fa5e41f21c9ff08253190c54faf
[05/30 23:32:47    842s] #       de0f309e0d
[05/30 23:32:47    842s] #
[05/30 23:32:47    842s] #Loading the last recorded routing design signature
[05/30 23:32:47    843s] #Summary of the placement changes since last routing:
[05/30 23:32:47    843s] #  Number of instances resized = 9
[05/30 23:32:47    843s] #  Total number of placement changes (moved instances are counted twice) = 9
[05/30 23:32:47    843s] #RTESIG:78da8dd0cd0a82401486e1d65dc561723141da9cf9d17159e02e2cc2dc46c128826838e3
[05/30 23:32:47    843s] #       fd67d0529bcef67b7817671394d91508ea0859f8628cdf11f22b6aa6380f91a9648ffa3e
[05/30 23:32:47    843s] #       4db723596f82f3a540a611b88852f639a055db3fdc0e466b06b0c6b9a6abb75f894a41f5
[05/30 23:32:47    843s] #       68ad01faecfb761e71a1801cf222cbf3c3a92c0850eb86699fd70225b861fc5914b1f69b
[05/30 23:32:47    843s] #       34f51a2913af511c2106da74ced466583002fd1d91fa5fa5e41f21c9ff08253190c54faf
[05/30 23:32:47    843s] #       de0f309e0d
[05/30 23:32:47    843s] #
[05/30 23:32:47    843s] #Start routing data preparation on Mon May 30 23:32:47 2022
[05/30 23:32:47    843s] #
[05/30 23:32:48    843s] #Minimum voltage of a net in the design = 0.000.
[05/30 23:32:48    843s] #Maximum voltage of a net in the design = 1.100.
[05/30 23:32:48    843s] #Voltage range [0.000 - 1.100] has 15098 nets.
[05/30 23:32:48    843s] #Voltage range [0.000 - 0.000] has 1 net.
[05/30 23:32:48    843s] #Voltage range [0.900 - 1.100] has 1 net.
[05/30 23:32:48    844s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/30 23:32:48    844s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:32:48    844s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/30 23:32:48    844s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/30 23:32:49    844s] #Regenerating Ggrids automatically.
[05/30 23:32:49    844s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/30 23:32:49    844s] #Using automatically generated G-grids.
[05/30 23:32:49    844s] #Done routing data preparation.
[05/30 23:32:49    844s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.98 (MB), peak = 1543.57 (MB)
[05/30 23:32:49    844s] #Merging special wires...
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 268.50000 78.94000 ) on Metal1 for NET n7904. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 267.70000 53.68000 ) on Metal1 for NET n7558. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 81.90000 72.10000 ) on Metal1 for NET n10450. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 243.10000 102.88000 ) on Metal1 for NET n8069. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 81.70000 71.96500 ) on Metal1 for NET n10451. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 310.10000 245.20000 ) on Metal1 for NET n9550. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 230.70000 132.47500 ) on Metal1 for NET n8121. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 268.11000 78.93000 ) on Metal1 for NET n7906. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 230.90000 132.34000 ) on Metal1 for NET n8120. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 237.70000 142.73500 ) on Metal1 for NET n8669. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 257.91000 217.85000 ) on Metal1 for NET n8521. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 267.55500 53.42000 ) on Metal1 for NET n7562. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 309.95500 244.94000 ) on Metal1 for NET n9564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 77.30000 129.05500 ) on Metal1 for NET n10459. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 268.30000 78.80500 ) on Metal1 for NET n7905. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 258.15500 217.58000 ) on Metal1 for NET n8523. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 230.75500 132.08000 ) on Metal1 for NET n8129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 267.50000 53.81500 ) on Metal1 for NET n7559. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 309.90000 245.33500 ) on Metal1 for NET n9551. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 257.58500 217.71500 ) on Metal1 for NET n8522. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:32:49    844s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[05/30 23:32:49    844s] #To increase the message display limit, refer to the product command reference manual.
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Connectivity extraction summary:
[05/30 23:32:49    844s] #45 routed nets are extracted.
[05/30 23:32:49    844s] #    35 (0.23%) extracted nets are partially routed.
[05/30 23:32:49    844s] #15050 routed net(s) are imported.
[05/30 23:32:49    844s] #5 nets are fixed|skipped|trivial (not extracted).
[05/30 23:32:49    844s] #Total number of nets = 15100.
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Found 0 nets for post-route si or timing fixing.
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Finished routing data preparation on Mon May 30 23:32:49 2022
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Cpu time = 00:00:01
[05/30 23:32:49    844s] #Elapsed time = 00:00:01
[05/30 23:32:49    844s] #Increased memory = 4.04 (MB)
[05/30 23:32:49    844s] #Total memory = 1416.98 (MB)
[05/30 23:32:49    844s] #Peak memory = 1543.57 (MB)
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Start global routing on Mon May 30 23:32:49 2022
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Number of eco nets is 35
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Start global routing data preparation on Mon May 30 23:32:49 2022
[05/30 23:32:49    844s] #
[05/30 23:32:49    844s] #Start routing resource analysis on Mon May 30 23:32:49 2022
[05/30 23:32:49    844s] #
[05/30 23:32:50    845s] #Routing resource analysis is done on Mon May 30 23:32:50 2022
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #  Resource Analysis:
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/30 23:32:50    845s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/30 23:32:50    845s] #  --------------------------------------------------------------
[05/30 23:32:50    845s] #  Metal1         H        1760           0       13923    53.54%
[05/30 23:32:50    845s] #  Metal2         V        1698           0       13923     0.00%
[05/30 23:32:50    845s] #  Metal3         H        1760           0       13923     0.00%
[05/30 23:32:50    845s] #  Metal4         V        1698           0       13923     0.00%
[05/30 23:32:50    845s] #  Metal5         H        1760           0       13923     0.00%
[05/30 23:32:50    845s] #  Metal6         V        1698           0       13923     0.00%
[05/30 23:32:50    845s] #  --------------------------------------------------------------
[05/30 23:32:50    845s] #  Total                  10374       0.00%       83538     8.92%
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #  53 nets (0.35%) with 1 preferred extra spacing.
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #Global routing data preparation is done on Mon May 30 23:32:50 2022
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.09 (MB), peak = 1543.57 (MB)
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.09 (MB), peak = 1543.57 (MB)
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #start global routing iteration 1...
[05/30 23:32:50    845s] #Initial_route: 0.00110
[05/30 23:32:50    845s] #Reroute: 0.00136
[05/30 23:32:50    845s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.02 (MB), peak = 1543.57 (MB)
[05/30 23:32:50    845s] #
[05/30 23:32:50    845s] #start global routing iteration 2...
[05/30 23:32:50    846s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.02 (MB), peak = 1543.57 (MB)
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
[05/30 23:32:50    846s] #Total number of routable nets = 15095.
[05/30 23:32:50    846s] #Total number of nets in the design = 15100.
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #35 routable nets have only global wires.
[05/30 23:32:50    846s] #15060 routable nets have only detail routed wires.
[05/30 23:32:50    846s] #53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #Routed nets constraints summary:
[05/30 23:32:50    846s] #-----------------------------
[05/30 23:32:50    846s] #        Rules   Unconstrained  
[05/30 23:32:50    846s] #-----------------------------
[05/30 23:32:50    846s] #      Default              35  
[05/30 23:32:50    846s] #-----------------------------
[05/30 23:32:50    846s] #        Total              35  
[05/30 23:32:50    846s] #-----------------------------
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #Routing constraints summary of the whole design:
[05/30 23:32:50    846s] #------------------------------------------------
[05/30 23:32:50    846s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 23:32:50    846s] #------------------------------------------------
[05/30 23:32:50    846s] #      Default                 53           15042  
[05/30 23:32:50    846s] #------------------------------------------------
[05/30 23:32:50    846s] #        Total                 53           15042  
[05/30 23:32:50    846s] #------------------------------------------------
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #                 OverCon          
[05/30 23:32:50    846s] #                  #Gcell    %Gcell
[05/30 23:32:50    846s] #     Layer           (1)   OverCon
[05/30 23:32:50    846s] #  --------------------------------
[05/30 23:32:50    846s] #  Metal1        0(0.00%)   (0.00%)
[05/30 23:32:50    846s] #  Metal2        0(0.00%)   (0.00%)
[05/30 23:32:50    846s] #  Metal3        0(0.00%)   (0.00%)
[05/30 23:32:50    846s] #  Metal4        0(0.00%)   (0.00%)
[05/30 23:32:50    846s] #  Metal5        0(0.00%)   (0.00%)
[05/30 23:32:50    846s] #  Metal6        0(0.00%)   (0.00%)
[05/30 23:32:50    846s] #  --------------------------------
[05/30 23:32:50    846s] #     Total      0(0.00%)   (0.00%)
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/30 23:32:50    846s] #  Overflow after GR: 0.00% H + 0.00% V
[05/30 23:32:50    846s] #
[05/30 23:32:50    846s] #Complete Global Routing.
[05/30 23:32:51    846s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:32:51    846s] #Total wire length = 306765 um.
[05/30 23:32:51    846s] #Total half perimeter of net bounding box = 235837 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal1 = 8320 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal2 = 92891 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal3 = 119634 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal4 = 61251 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal5 = 24060 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:32:51    846s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:32:51    846s] #Total number of vias = 131032
[05/30 23:32:51    846s] #Up-Via Summary (total 131032):
[05/30 23:32:51    846s] #           
[05/30 23:32:51    846s] #-----------------------
[05/30 23:32:51    846s] # Metal1          65238
[05/30 23:32:51    846s] # Metal2          51785
[05/30 23:32:51    846s] # Metal3          12530
[05/30 23:32:51    846s] # Metal4           1452
[05/30 23:32:51    846s] # Metal5             27
[05/30 23:32:51    846s] #-----------------------
[05/30 23:32:51    846s] #                131032 
[05/30 23:32:51    846s] #
[05/30 23:32:51    846s] #Max overcon = 0 track.
[05/30 23:32:51    846s] #Total overcon = 0.00%.
[05/30 23:32:51    846s] #Worst layer Gcell overcon rate = 0.00%.
[05/30 23:32:51    846s] #
[05/30 23:32:51    846s] #Global routing statistics:
[05/30 23:32:51    846s] #Cpu time = 00:00:02
[05/30 23:32:51    846s] #Elapsed time = 00:00:02
[05/30 23:32:51    846s] #Increased memory = 4.29 (MB)
[05/30 23:32:51    846s] #Total memory = 1421.28 (MB)
[05/30 23:32:51    846s] #Peak memory = 1543.57 (MB)
[05/30 23:32:51    846s] #
[05/30 23:32:51    846s] #Finished global routing on Mon May 30 23:32:51 2022
[05/30 23:32:51    846s] #
[05/30 23:32:51    846s] #
[05/30 23:32:51    846s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.11 (MB), peak = 1543.57 (MB)
[05/30 23:32:51    846s] #Start Track Assignment.
[05/30 23:32:52    847s] #Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/30 23:32:53    848s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/30 23:32:53    848s] #Complete Track Assignment.
[05/30 23:32:53    848s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:32:53    848s] #Total wire length = 306772 um.
[05/30 23:32:53    848s] #Total half perimeter of net bounding box = 235837 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal1 = 8320 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal2 = 92895 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal3 = 119637 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal4 = 61251 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal5 = 24060 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:32:53    848s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:32:53    848s] #Total number of vias = 131032
[05/30 23:32:53    848s] #Up-Via Summary (total 131032):
[05/30 23:32:53    848s] #           
[05/30 23:32:53    848s] #-----------------------
[05/30 23:32:53    848s] # Metal1          65238
[05/30 23:32:53    848s] # Metal2          51785
[05/30 23:32:53    848s] # Metal3          12530
[05/30 23:32:53    848s] # Metal4           1452
[05/30 23:32:53    848s] # Metal5             27
[05/30 23:32:53    848s] #-----------------------
[05/30 23:32:53    848s] #                131032 
[05/30 23:32:53    848s] #
[05/30 23:32:53    848s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1467.22 (MB), peak = 1543.57 (MB)
[05/30 23:32:53    848s] #
[05/30 23:32:53    848s] #number of short segments in preferred routing layers
[05/30 23:32:53    848s] #	
[05/30 23:32:53    848s] #	
[05/30 23:32:53    848s] #
[05/30 23:32:53    848s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/30 23:32:53    848s] #Cpu time = 00:00:05
[05/30 23:32:53    848s] #Elapsed time = 00:00:06
[05/30 23:32:53    848s] #Increased memory = 54.28 (MB)
[05/30 23:32:53    848s] #Total memory = 1467.22 (MB)
[05/30 23:32:53    848s] #Peak memory = 1543.57 (MB)
[05/30 23:32:53    848s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:32:54    849s] #
[05/30 23:32:54    849s] #Start Detail Routing..
[05/30 23:32:54    849s] #start initial detail routing ...
[05/30 23:32:54    849s] ### For initial detail routing, marked 15035 dont-route nets (design has 0 dirty nets, 18 dirty-areas, pro-iter=0,is-in-pro:0)
[05/30 23:32:55    851s] # ECO: 2.4% of the total area was rechecked for DRC, and 2.4% required routing.
[05/30 23:32:56    851s] #   number of violations = 0
[05/30 23:32:56    851s] #9 out of 15026 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/30 23:32:56    851s] #0.0% of the total area is being checked for drcs
[05/30 23:32:56    851s] #0.0% of the total area was checked
[05/30 23:32:56    851s] #   number of violations = 0
[05/30 23:32:56    851s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1467.28 (MB), peak = 1543.57 (MB)
[05/30 23:32:56    851s] #Complete Detail Routing.
[05/30 23:32:56    851s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:32:56    851s] #Total wire length = 306766 um.
[05/30 23:32:56    851s] #Total half perimeter of net bounding box = 235837 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal1 = 8321 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal2 = 92883 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal3 = 119638 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal4 = 61255 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal5 = 24060 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:32:56    851s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:32:56    851s] #Total number of vias = 131047
[05/30 23:32:56    851s] #Up-Via Summary (total 131047):
[05/30 23:32:56    851s] #           
[05/30 23:32:56    851s] #-----------------------
[05/30 23:32:56    851s] # Metal1          65243
[05/30 23:32:56    851s] # Metal2          51793
[05/30 23:32:56    851s] # Metal3          12532
[05/30 23:32:56    851s] # Metal4           1452
[05/30 23:32:56    851s] # Metal5             27
[05/30 23:32:56    851s] #-----------------------
[05/30 23:32:56    851s] #                131047 
[05/30 23:32:56    851s] #
[05/30 23:32:56    851s] #Total number of DRC violations = 0
[05/30 23:32:56    851s] #Cpu time = 00:00:03
[05/30 23:32:56    851s] #Elapsed time = 00:00:03
[05/30 23:32:56    851s] #Increased memory = -41.39 (MB)
[05/30 23:32:56    851s] #Total memory = 1425.82 (MB)
[05/30 23:32:56    851s] #Peak memory = 1543.57 (MB)
[05/30 23:32:56    851s] #
[05/30 23:32:56    851s] #start routing for process antenna violation fix ...
[05/30 23:32:56    851s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:32:57    853s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.11 (MB), peak = 1543.57 (MB)
[05/30 23:32:57    853s] #
[05/30 23:32:57    853s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:32:57    853s] #Total wire length = 306766 um.
[05/30 23:32:57    853s] #Total half perimeter of net bounding box = 235837 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal1 = 8321 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal2 = 92883 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal3 = 119638 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal4 = 61255 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal5 = 24060 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:32:57    853s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:32:57    853s] #Total number of vias = 131047
[05/30 23:32:57    853s] #Up-Via Summary (total 131047):
[05/30 23:32:57    853s] #           
[05/30 23:32:57    853s] #-----------------------
[05/30 23:32:57    853s] # Metal1          65243
[05/30 23:32:57    853s] # Metal2          51793
[05/30 23:32:57    853s] # Metal3          12532
[05/30 23:32:57    853s] # Metal4           1452
[05/30 23:32:57    853s] # Metal5             27
[05/30 23:32:57    853s] #-----------------------
[05/30 23:32:57    853s] #                131047 
[05/30 23:32:57    853s] #
[05/30 23:32:57    853s] #Total number of DRC violations = 0
[05/30 23:32:57    853s] #Total number of net violated process antenna rule = 0
[05/30 23:32:57    853s] #
[05/30 23:32:59    854s] #
[05/30 23:32:59    854s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:32:59    854s] #Total wire length = 306766 um.
[05/30 23:32:59    854s] #Total half perimeter of net bounding box = 235837 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal1 = 8321 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal2 = 92883 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal3 = 119638 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal4 = 61255 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal5 = 24060 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:32:59    854s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:32:59    854s] #Total number of vias = 131047
[05/30 23:32:59    854s] #Up-Via Summary (total 131047):
[05/30 23:32:59    854s] #           
[05/30 23:32:59    854s] #-----------------------
[05/30 23:32:59    854s] # Metal1          65243
[05/30 23:32:59    854s] # Metal2          51793
[05/30 23:32:59    854s] # Metal3          12532
[05/30 23:32:59    854s] # Metal4           1452
[05/30 23:32:59    854s] # Metal5             27
[05/30 23:32:59    854s] #-----------------------
[05/30 23:32:59    854s] #                131047 
[05/30 23:32:59    854s] #
[05/30 23:32:59    854s] #Total number of DRC violations = 0
[05/30 23:32:59    854s] #Total number of net violated process antenna rule = 0
[05/30 23:32:59    854s] #
[05/30 23:33:00    855s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:33:00    855s] #
[05/30 23:33:00    855s] #Start Post Route wire spreading..
[05/30 23:33:00    855s] #
[05/30 23:33:00    855s] #Start data preparation for wire spreading...
[05/30 23:33:00    855s] #
[05/30 23:33:00    855s] #Data preparation is done on Mon May 30 23:33:00 2022
[05/30 23:33:00    855s] #
[05/30 23:33:01    856s] #
[05/30 23:33:01    856s] #Start Post Route Wire Spread.
[05/30 23:33:04    859s] #Done with 476 horizontal wires in 2 hboxes and 549 vertical wires in 2 hboxes.
[05/30 23:33:04    859s] #Complete Post Route Wire Spread.
[05/30 23:33:04    859s] #
[05/30 23:33:04    859s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:33:04    859s] #Total wire length = 307025 um.
[05/30 23:33:04    859s] #Total half perimeter of net bounding box = 235837 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal1 = 8324 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal2 = 92924 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal3 = 119777 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal4 = 61330 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal5 = 24062 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:33:04    859s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:33:04    859s] #Total number of vias = 131047
[05/30 23:33:04    859s] #Up-Via Summary (total 131047):
[05/30 23:33:04    859s] #           
[05/30 23:33:04    859s] #-----------------------
[05/30 23:33:04    859s] # Metal1          65243
[05/30 23:33:04    859s] # Metal2          51793
[05/30 23:33:04    859s] # Metal3          12532
[05/30 23:33:04    859s] # Metal4           1452
[05/30 23:33:04    859s] # Metal5             27
[05/30 23:33:04    859s] #-----------------------
[05/30 23:33:04    859s] #                131047 
[05/30 23:33:04    859s] #
[05/30 23:33:05    860s] #   number of violations = 0
[05/30 23:33:05    860s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1471.35 (MB), peak = 1543.57 (MB)
[05/30 23:33:05    860s] #CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
[05/30 23:33:05    860s] #Total number of DRC violations = 0
[05/30 23:33:05    860s] #Total number of net violated process antenna rule = 0
[05/30 23:33:05    860s] #Post Route wire spread is done.
[05/30 23:33:05    860s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:33:05    860s] #Total wire length = 307025 um.
[05/30 23:33:05    860s] #Total half perimeter of net bounding box = 235837 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal1 = 8324 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal2 = 92924 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal3 = 119777 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal4 = 61330 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal5 = 24062 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal6 = 608 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:33:05    860s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:33:05    860s] #Total number of vias = 131047
[05/30 23:33:05    860s] #Up-Via Summary (total 131047):
[05/30 23:33:05    860s] #           
[05/30 23:33:05    860s] #-----------------------
[05/30 23:33:05    860s] # Metal1          65243
[05/30 23:33:05    860s] # Metal2          51793
[05/30 23:33:05    860s] # Metal3          12532
[05/30 23:33:05    860s] # Metal4           1452
[05/30 23:33:05    860s] # Metal5             27
[05/30 23:33:05    860s] #-----------------------
[05/30 23:33:05    860s] #                131047 
[05/30 23:33:05    860s] #
[05/30 23:33:05    860s] #detailRoute Statistics:
[05/30 23:33:05    860s] #Cpu time = 00:00:12
[05/30 23:33:05    860s] #Elapsed time = 00:00:12
[05/30 23:33:05    860s] #Increased memory = -40.86 (MB)
[05/30 23:33:05    860s] #Total memory = 1426.36 (MB)
[05/30 23:33:05    860s] #Peak memory = 1543.57 (MB)
[05/30 23:33:05    860s] #Updating routing design signature
[05/30 23:33:05    860s] #Created 488 library cell signatures
[05/30 23:33:05    860s] #Created 15100 NETS and 0 SPECIALNETS signatures
[05/30 23:33:05    860s] #Created 15026 instance signatures
[05/30 23:33:05    860s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.36 (MB), peak = 1543.57 (MB)
[05/30 23:33:05    860s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.36 (MB), peak = 1543.57 (MB)
[05/30 23:33:06    861s] #
[05/30 23:33:06    861s] #globalDetailRoute statistics:
[05/30 23:33:06    861s] #Cpu time = 00:00:20
[05/30 23:33:06    861s] #Elapsed time = 00:00:20
[05/30 23:33:06    861s] #Increased memory = -40.23 (MB)
[05/30 23:33:06    861s] #Total memory = 1388.71 (MB)
[05/30 23:33:06    861s] #Peak memory = 1543.57 (MB)
[05/30 23:33:06    861s] #Number of warnings = 21
[05/30 23:33:06    861s] #Total number of warnings = 45
[05/30 23:33:06    861s] #Number of fails = 0
[05/30 23:33:06    861s] #Total number of fails = 0
[05/30 23:33:06    861s] #Complete globalDetailRoute on Mon May 30 23:33:06 2022
[05/30 23:33:06    861s] #
[05/30 23:33:06    861s] ### 
[05/30 23:33:06    861s] ###   Scalability Statistics
[05/30 23:33:06    861s] ### 
[05/30 23:33:06    861s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:33:06    861s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/30 23:33:06    861s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:33:06    861s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/30 23:33:06    861s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/30 23:33:06    861s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/30 23:33:06    861s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/30 23:33:06    861s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/30 23:33:06    861s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/30 23:33:06    861s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/30 23:33:06    861s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[05/30 23:33:06    861s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[05/30 23:33:06    861s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[05/30 23:33:06    861s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[05/30 23:33:06    861s] ###   Entire Command                |        00:00:20|        00:00:20|             1.0|
[05/30 23:33:06    861s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:33:06    861s] ### 
[05/30 23:33:06    861s] **optDesign ... cpu = 0:01:34, real = 0:01:36, mem = 1369.2M, totSessionCpu=0:14:21 **
[05/30 23:33:06    861s] -routeWithEco false                       # bool, default=false
[05/30 23:33:06    861s] -routeSelectedNetOnly false               # bool, default=false
[05/30 23:33:06    861s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/30 23:33:06    861s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/30 23:33:06    861s] New Signature Flow (restoreNanoRouteOptions) ....
[05/30 23:33:06    861s] Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15100 using extraction engine 'postRoute' at effort level 'high' .
[05/30 23:33:06    861s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/30 23:33:07    862s] Region and/or Nets changed are small. Going for incremental extraction
[05/30 23:33:07    862s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/30 23:33:07    862s] 
[05/30 23:33:07    862s] IQuantus Extraction engine initialization using 1 tech files:
[05/30 23:33:07    862s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/30 23:33:07    862s] 
[05/30 23:33:07    862s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:33:09    864s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.layermap.log'.
[05/30 23:33:09    864s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:33:09    864s] IQuantus Extraction engine initialized successfully.
[05/30 23:33:09    864s] 
[05/30 23:33:09    864s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/30 23:33:09    864s] Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:03.1  Real Time: 0:00:03.0  MEM: 1660.113M)
[05/30 23:33:09    864s] 
[05/30 23:33:09    864s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1660.176M)
[05/30 23:33:11    866s] Geometry processing of nets STARTED.................... DONE (NETS: 15095  Geometries: 363601  CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 1660.246M)
[05/30 23:33:14    868s] 
[05/30 23:33:14    868s] Extraction of Geometries STARTED.
[05/30 23:33:14    868s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:33:44    899s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:33:44    899s] Extraction of Geometries DONE (NETS: 15095  CPU Time: 0:00:30.5  Real Time: 0:00:30.0  MEM: 1794.469M)
[05/30 23:33:44    899s] 
[05/30 23:33:44    899s] Parasitic Stitching STARTED
[05/30 23:33:44    899s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:33:45    899s] Creating parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC_new_incr.rcdb.d' for storing RC.
[05/30 23:33:45    899s] ....................
[05/30 23:33:47    901s] Number of nets added/deleted/changed/impacted is 0/0/819/7987 respectively. Log file is 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.1.modifiedParasiticNets.log.gz'.
[05/30 23:33:47    901s] Closing parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d'. 24324 times net's RC data read were performed.
[05/30 23:33:47    901s] Number of Extracted Resistors     : 282189
[05/30 23:33:47    901s] Number of Extracted Ground Caps   : 297801
[05/30 23:33:47    901s] Number of Extracted Coupling Caps : 28210
[05/30 23:33:47    901s] Parasitic Stitching DONE (Nets: 15095  CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 1795.215M)
[05/30 23:33:47    901s] 
[05/30 23:33:47    901s] IQuantus Extraction engine is being closed... 
[05/30 23:33:47    901s] +----------------------------------------------------------------------------------------+
[05/30 23:33:47    901s] |                                Incremental Extraction Statistics                       |
[05/30 23:33:47    901s] +--+----------------------+----------------------+---------------------------------------+
[05/30 23:33:47    901s] |S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
[05/30 23:33:47    901s] |No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
[05/30 23:33:47    901s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[05/30 23:33:47    901s] | 0|   15095|     0|     0|   15095|     0|     0|0:00:30.1|0:00:01.2|0:00:08.7|0:00:40.1|
[05/30 23:33:47    901s] | 1|   15095|     0|     0|   15095|   819|  7987|0:00:30.5|0:00:02.4|0:00:07.8|0:00:40.6|
[05/30 23:33:47    901s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[05/30 23:33:47    901s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1795.211M)
[05/30 23:33:47    901s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:33:47    901s] processing rcdb (/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/30 23:33:48    902s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=1795.211M)
[05/30 23:33:48    902s] IQuantus Incremental Extraction DONE (CPU Time: 0:00:41.0  Real Time: 0:00:42.0  MEM: 1795.211M)
[05/30 23:33:48    902s] **optDesign ... cpu = 0:02:15, real = 0:02:18, mem = 1434.6M, totSessionCpu=0:15:02 **
[05/30 23:33:48    902s] Starting SI iteration 1 using Infinite Timing Windows
[05/30 23:33:48    902s] Begin IPO call back ...
[05/30 23:33:48    902s] End IPO call back ...
[05/30 23:33:48    902s] #################################################################################
[05/30 23:33:48    902s] # Design Stage: PostRoute
[05/30 23:33:48    902s] # Design Name: microcontroller_interface_8_8
[05/30 23:33:48    902s] # Design Mode: 45nm
[05/30 23:33:48    902s] # Analysis Mode: MMMC OCV 
[05/30 23:33:48    902s] # Parasitics Mode: SPEF/RCDB
[05/30 23:33:48    902s] # Signoff Settings: SI On 
[05/30 23:33:48    902s] #################################################################################
[05/30 23:33:49    903s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:33:49    903s] Setting infinite Tws ...
[05/30 23:33:49    903s] First Iteration Infinite Tw... 
[05/30 23:33:49    903s] Calculate early delays in OCV mode...
[05/30 23:33:49    903s] Calculate late delays in OCV mode...
[05/30 23:33:49    903s] Topological Sorting (REAL = 0:00:00.0, MEM = 1710.3M, InitMEM = 1708.0M)
[05/30 23:33:49    903s] Start delay calculation (fullDC) (1 T). (MEM=1710.34)
[05/30 23:33:49    903s] Initializing multi-corner resistance tables ...
[05/30 23:33:50    904s] End AAE Lib Interpolated Model. (MEM=1726.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:33:50    904s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:33:50    904s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1728.8M)
[05/30 23:33:50    904s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:33:56    910s] Total number of fetched objects 19810
[05/30 23:33:56    910s] AAE_INFO-618: Total number of nets in the design is 15100,  100.0 percent of the nets selected for SI analysis
[05/30 23:33:57    911s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/30 23:33:57    911s] End delay calculation. (MEM=1776.44 CPU=0:00:06.7 REAL=0:00:07.0)
[05/30 23:33:57    911s] End delay calculation (fullDC). (MEM=1776.44 CPU=0:00:07.4 REAL=0:00:08.0)
[05/30 23:33:57    911s] *** CDM Built up (cpu=0:00:08.2  real=0:00:09.0  mem= 1776.4M) ***
[05/30 23:33:58    911s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.4M)
[05/30 23:33:58    911s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 23:33:58    912s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1776.4M)
[05/30 23:33:58    912s] Starting SI iteration 2
[05/30 23:33:58    912s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:33:58    912s] Calculate early delays in OCV mode...
[05/30 23:33:58    912s] Calculate late delays in OCV mode...
[05/30 23:33:58    912s] Start delay calculation (fullDC) (1 T). (MEM=1739.84)
[05/30 23:33:58    912s] End AAE Lib Interpolated Model. (MEM=1739.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:33:59    913s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 76. 
[05/30 23:33:59    913s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 19810. 
[05/30 23:33:59    913s] Total number of fetched objects 19810
[05/30 23:33:59    913s] AAE_INFO-618: Total number of nets in the design is 15100,  31.6 percent of the nets selected for SI analysis
[05/30 23:33:59    913s] End delay calculation. (MEM=1745.99 CPU=0:00:00.6 REAL=0:00:01.0)
[05/30 23:33:59    913s] End delay calculation (fullDC). (MEM=1745.99 CPU=0:00:00.7 REAL=0:00:01.0)
[05/30 23:33:59    913s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1746.0M) ***
[05/30 23:34:00    914s] *** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:15:14 mem=1746.0M)
[05/30 23:34:00    914s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.029, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.029, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.004, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1746.0M
[05/30 23:34:00    914s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1746.0M
[05/30 23:34:00    914s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.570  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1480.7M, totSessionCpu=0:15:15 **
[05/30 23:34:00    914s] **optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1480.7M, totSessionCpu=0:15:15 **
[05/30 23:34:00    914s] Executing marking Critical Nets1
[05/30 23:34:00    914s] *** Timing Is met
[05/30 23:34:00    914s] *** Check timing (0:00:00.0)
[05/30 23:34:00    914s] Running postRoute recovery in postEcoRoute mode
[05/30 23:34:00    914s] **optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1480.7M, totSessionCpu=0:15:15 **
[05/30 23:34:01    915s]   Timing/DRV Snapshot: (TGT)
[05/30 23:34:01    915s]      Weighted WNS: 0.000
[05/30 23:34:01    915s]       All  PG WNS: 0.000
[05/30 23:34:01    915s]       High PG WNS: 0.000
[05/30 23:34:01    915s]       All  PG TNS: 0.000
[05/30 23:34:01    915s]       High PG TNS: 0.000
[05/30 23:34:01    915s]          Tran DRV: 0
[05/30 23:34:01    915s]           Cap DRV: 0
[05/30 23:34:01    915s]        Fanout DRV: 0
[05/30 23:34:01    915s]            Glitch: 0
[05/30 23:34:01    915s]    Category Slack: { [L, 5.033] [H, 6.570] }
[05/30 23:34:01    915s] 
[05/30 23:34:01    915s] Checking setup slack degradation ...
[05/30 23:34:01    915s] 
[05/30 23:34:01    915s] Recovery Manager:
[05/30 23:34:01    915s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[05/30 23:34:01    915s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[05/30 23:34:01    915s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/30 23:34:01    915s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/30 23:34:01    915s] 
[05/30 23:34:01    915s] Checking DRV degradation...
[05/30 23:34:01    915s] 
[05/30 23:34:01    915s] Recovery Manager:
[05/30 23:34:01    915s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/30 23:34:01    915s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/30 23:34:01    915s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/30 23:34:01    915s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/30 23:34:01    915s] 
[05/30 23:34:01    915s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/30 23:34:01    915s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1708.84M, totSessionCpu=0:15:16).
[05/30 23:34:01    915s] **optDesign ... cpu = 0:02:28, real = 0:02:31, mem = 1480.7M, totSessionCpu=0:15:16 **
[05/30 23:34:01    915s] 
[05/30 23:34:01    915s] Latch borrow mode reset to max_borrow
[05/30 23:34:02    916s] Reported timing to dir ./timingReports
[05/30 23:34:02    916s] **optDesign ... cpu = 0:02:29, real = 0:02:32, mem = 1480.7M, totSessionCpu=0:15:16 **
[05/30 23:34:02    916s] End AAE Lib Interpolated Model. (MEM=1708.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:34:02    916s] Begin: glitch net info
[05/30 23:34:02    916s] glitch slack range: number of glitch nets
[05/30 23:34:02    916s] glitch slack < -0.32 : 0
[05/30 23:34:02    916s] -0.32 < glitch slack < -0.28 : 0
[05/30 23:34:02    916s] -0.28 < glitch slack < -0.24 : 0
[05/30 23:34:02    916s] -0.24 < glitch slack < -0.2 : 0
[05/30 23:34:02    916s] -0.2 < glitch slack < -0.16 : 0
[05/30 23:34:02    916s] -0.16 < glitch slack < -0.12 : 0
[05/30 23:34:02    916s] -0.12 < glitch slack < -0.08 : 0
[05/30 23:34:02    916s] -0.08 < glitch slack < -0.04 : 0
[05/30 23:34:02    916s] -0.04 < glitch slack : 0
[05/30 23:34:02    916s] End: glitch net info
[05/30 23:34:02    916s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.030, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1708.8M
[05/30 23:34:02    916s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.570  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:30, real = 0:02:34, mem = 1480.7M, totSessionCpu=0:15:18 **
[05/30 23:34:04    917s]  ReSet Options after AAE Based Opt flow 
[05/30 23:34:04    917s] Deleting Cell Server ...
[05/30 23:34:04    917s] Deleting Lib Analyzer.
[05/30 23:34:04    917s] *** Finished optDesign ***
[05/30 23:34:04    917s] 
[05/30 23:34:04    917s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:33 real=  0:02:36)
[05/30 23:34:04    917s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:34:04    917s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:22 real=  0:01:23)
[05/30 23:34:04    917s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.3 real=0:00:19.0)
[05/30 23:34:04    917s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:34:04    917s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[05/30 23:34:04    917s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.0 real=0:00:07.0)
[05/30 23:34:04    917s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[05/30 23:34:04    917s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[05/30 23:34:04    917s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:19.8 real=0:00:19.9)
[05/30 23:34:04    917s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.6 real=0:00:12.6)
[05/30 23:34:04    917s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:34:04    917s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[05/30 23:34:04    917s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:34:04    917s] Info: pop threads available for lower-level modules during optimization.
[05/30 23:34:04    917s] Info: Destroy the CCOpt slew target map.
[05/30 23:34:04    917s] <CMD> optDesign -postRoute -hold
[05/30 23:34:04    917s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/30 23:34:04    917s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/30 23:34:04    917s] GigaOpt running with 1 threads.
[05/30 23:34:04    917s] Info: 1 threads available for lower-level modules during optimization.
[05/30 23:34:04    917s] #spOpts: N=45 mergeVia=F 
[05/30 23:34:04    917s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1708.8M
[05/30 23:34:04    917s] Core basic site is CoreSite
[05/30 23:34:04    917s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1708.8M
[05/30 23:34:04    917s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:34:04    917s] SiteArray: use 1,102,176 bytes
[05/30 23:34:04    917s] SiteArray: current memory after site array memory allocatiion 1708.8M
[05/30 23:34:04    917s] SiteArray: FP blocked sites are writable
[05/30 23:34:04    917s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.005, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.007, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1708.8M
[05/30 23:34:04    917s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:34:04    917s] Mark StBox On SiteArr starts
[05/30 23:34:04    917s] Mark StBox On SiteArr ends
[05/30 23:34:04    917s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.010, REAL:0.003, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.010, REAL:0.004, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.046, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.059, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.060, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.004, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.007, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1708.8M
[05/30 23:34:04    917s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:34:04    918s] Summary for sequential cells identification: 
[05/30 23:34:04    918s]   Identified SBFF number: 104
[05/30 23:34:04    918s]   Identified MBFF number: 0
[05/30 23:34:04    918s]   Identified SB Latch number: 0
[05/30 23:34:04    918s]   Identified MB Latch number: 0
[05/30 23:34:04    918s]   Not identified SBFF number: 16
[05/30 23:34:04    918s]   Not identified MBFF number: 0
[05/30 23:34:04    918s]   Not identified SB Latch number: 0
[05/30 23:34:04    918s]   Not identified MB Latch number: 0
[05/30 23:34:04    918s]   Number of sequential cells which are not FFs: 32
[05/30 23:34:04    918s]  Visiting view : setup_view
[05/30 23:34:04    918s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:34:04    918s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:34:04    918s]  Visiting view : hold_view
[05/30 23:34:04    918s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:34:04    918s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:34:04    918s]  Setting StdDelay to 23.90
[05/30 23:34:04    918s] Creating Cell Server, finished. 
[05/30 23:34:04    918s] 
[05/30 23:34:04    918s] #spOpts: N=45 mergeVia=F 
[05/30 23:34:04    918s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.033, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.003, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Starting DPlace-Init at level 1, MEM:1708.8M
[05/30 23:34:04    918s] #spOpts: N=45 mergeVia=F 
[05/30 23:34:04    918s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Starting CMU at level 4, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.034, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.034, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.003, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.005, MEM:1708.8M
[05/30 23:34:04    918s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1708.8MB).
[05/30 23:34:04    918s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1708.8M
[05/30 23:34:04    918s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1708.8M
[05/30 23:34:04    918s] 
[05/30 23:34:04    918s] Creating Lib Analyzer ...
[05/30 23:34:04    918s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:34:04    918s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:34:04    918s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:34:04    918s] 
[05/30 23:34:05    919s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:19 mem=1724.8M
[05/30 23:34:05    919s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:19 mem=1724.8M
[05/30 23:34:05    919s] Creating Lib Analyzer, finished. 
[05/30 23:34:05    919s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1483.4M, totSessionCpu=0:15:19 **
[05/30 23:34:05    919s] Existing Dirty Nets : 0
[05/30 23:34:05    919s] New Signature Flow (optDesignCheckOptions) ....
[05/30 23:34:05    919s] #Created 488 library cell signatures
[05/30 23:34:05    919s] #Created 15100 NETS and 0 SPECIALNETS signatures
[05/30 23:34:05    919s] #Created 15026 instance signatures
[05/30 23:34:05    919s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1483.45 (MB), peak = 1567.96 (MB)
[05/30 23:34:06    919s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1483.45 (MB), peak = 1567.96 (MB)
[05/30 23:34:06    919s] OPERPROF: Starting checkPlace at level 1, MEM:1724.8M
[05/30 23:34:06    919s] #spOpts: N=45 
[05/30 23:34:06    919s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.043, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.044, MEM:1724.8M
[05/30 23:34:06    919s] Begin checking placement ... (start mem=1724.8M, init mem=1724.8M)
[05/30 23:34:06    919s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.050, REAL:0.053, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.010, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.050, REAL:0.042, MEM:1724.8M
[05/30 23:34:06    919s] *info: Placed = 15026          (Fixed = 52)
[05/30 23:34:06    919s] *info: Unplaced = 0           
[05/30 23:34:06    919s] Placement Density:59.04%(55635/94236)
[05/30 23:34:06    919s] Placement Density (including fixed std cells):59.04%(55635/94236)
[05/30 23:34:06    919s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.002, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.010, REAL:0.009, MEM:1724.8M
[05/30 23:34:06    919s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1724.8M)
[05/30 23:34:06    919s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Finished checkPlace at level 1, CPU:0.190, REAL:0.189, MEM:1724.8M
[05/30 23:34:06    919s]  Initial DC engine is -> aae
[05/30 23:34:06    919s]  
[05/30 23:34:06    919s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/30 23:34:06    919s]  
[05/30 23:34:06    919s]  
[05/30 23:34:06    919s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/30 23:34:06    919s]  
[05/30 23:34:06    919s] Reset EOS DB
[05/30 23:34:06    919s] Ignoring AAE DB Resetting ...
[05/30 23:34:06    919s]  Set Options for AAE Based Opt flow 
[05/30 23:34:06    919s] *** optDesign -postRoute ***
[05/30 23:34:06    919s] DRC Margin: user margin 0.0; extra margin 0
[05/30 23:34:06    919s] Setup Target Slack: user slack 0
[05/30 23:34:06    919s] Hold Target Slack: user slack 0
[05/30 23:34:06    919s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.004, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.007, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.003, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.003, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.030, REAL:0.040, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.051, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.052, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.003, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.006, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1724.8M
[05/30 23:34:06    919s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1724.8M
[05/30 23:34:06    919s] Deleting Cell Server ...
[05/30 23:34:06    919s] Deleting Lib Analyzer.
[05/30 23:34:06    919s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:34:06    919s] Summary for sequential cells identification: 
[05/30 23:34:06    919s]   Identified SBFF number: 104
[05/30 23:34:06    919s]   Identified MBFF number: 0
[05/30 23:34:06    919s]   Identified SB Latch number: 0
[05/30 23:34:06    919s]   Identified MB Latch number: 0
[05/30 23:34:06    919s]   Not identified SBFF number: 16
[05/30 23:34:06    919s]   Not identified MBFF number: 0
[05/30 23:34:06    919s]   Not identified SB Latch number: 0
[05/30 23:34:06    919s]   Not identified MB Latch number: 0
[05/30 23:34:06    919s]   Number of sequential cells which are not FFs: 32
[05/30 23:34:06    919s]  Visiting view : setup_view
[05/30 23:34:06    919s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:34:06    919s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:34:06    919s]  Visiting view : hold_view
[05/30 23:34:06    919s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:34:06    919s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:34:06    919s]  Setting StdDelay to 23.90
[05/30 23:34:06    919s] Creating Cell Server, finished. 
[05/30 23:34:06    919s] 
[05/30 23:34:06    919s] Deleting Cell Server ...
[05/30 23:34:06    919s] ** INFO : this run is activating 'postRoute' automaton
[05/30 23:34:06    919s] Closing parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d'. 15095 times net's RC data read were performed.
[05/30 23:34:06    919s] Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15100 using extraction engine 'postRoute' at effort level 'high' .
[05/30 23:34:06    919s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/30 23:34:08    921s] No changed net or region found. No need to perform incremental extraction.
[05/30 23:34:08    921s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.032, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.032, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.032, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1732.0M
[05/30 23:34:08    921s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1732.0M
[05/30 23:34:08    921s] GigaOpt Hold Optimizer is used
[05/30 23:34:08    921s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:34:08    921s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1748.1M)
[05/30 23:34:08    921s] End AAE Lib Interpolated Model. (MEM=1748.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:34:08    921s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:15:22 mem=1748.1M ***
[05/30 23:34:08    921s] 
[05/30 23:34:08    921s] Creating Lib Analyzer ...
[05/30 23:34:08    921s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:34:08    921s] Summary for sequential cells identification: 
[05/30 23:34:08    921s]   Identified SBFF number: 104
[05/30 23:34:08    921s]   Identified MBFF number: 0
[05/30 23:34:08    921s]   Identified SB Latch number: 0
[05/30 23:34:08    921s]   Identified MB Latch number: 0
[05/30 23:34:08    921s]   Not identified SBFF number: 16
[05/30 23:34:08    921s]   Not identified MBFF number: 0
[05/30 23:34:08    921s]   Not identified SB Latch number: 0
[05/30 23:34:08    921s]   Not identified MB Latch number: 0
[05/30 23:34:08    921s]   Number of sequential cells which are not FFs: 32
[05/30 23:34:08    921s]  Visiting view : setup_view
[05/30 23:34:08    921s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:34:08    921s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:34:08    921s]  Visiting view : hold_view
[05/30 23:34:08    921s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:34:08    921s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:34:08    921s]  Setting StdDelay to 23.90
[05/30 23:34:08    921s] Creating Cell Server, finished. 
[05/30 23:34:08    921s] 
[05/30 23:34:08    921s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:34:08    921s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:34:08    921s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:34:08    921s] 
[05/30 23:34:09    922s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:22 mem=1748.1M
[05/30 23:34:09    922s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:22 mem=1748.1M
[05/30 23:34:09    922s] Creating Lib Analyzer, finished. 
[05/30 23:34:09    922s] Effort level <high> specified for reg2reg path_group
[05/30 23:34:10    923s] End AAE Lib Interpolated Model. (MEM=1748.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:34:10    923s] **INFO: Starting Blocking QThread with 1 CPU
[05/30 23:34:10    923s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/30 23:34:10    923s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[05/30 23:34:10    923s] Starting SI iteration 1 using Infinite Timing Windows
[05/30 23:34:10    923s] Begin IPO call back ...
[05/30 23:34:10    923s] End IPO call back ...
[05/30 23:34:10    923s] #################################################################################
[05/30 23:34:10    923s] # Design Stage: PostRoute
[05/30 23:34:10    923s] # Design Name: microcontroller_interface_8_8
[05/30 23:34:10    923s] # Design Mode: 45nm
[05/30 23:34:10    923s] # Analysis Mode: MMMC OCV 
[05/30 23:34:10    923s] # Parasitics Mode: SPEF/RCDB
[05/30 23:34:10    923s] # Signoff Settings: SI On 
[05/30 23:34:10    923s] #################################################################################
[05/30 23:34:10    923s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:34:10    923s] Setting infinite Tws ...
[05/30 23:34:10    923s] First Iteration Infinite Tw... 
[05/30 23:34:10    923s] Calculate late delays in OCV mode...
[05/30 23:34:10    923s] Calculate early delays in OCV mode...
[05/30 23:34:10    923s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/30 23:34:10    923s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/30 23:34:10    923s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/30 23:34:10    923s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:34:10    923s] Total number of fetched objects 19810
[05/30 23:34:10    923s] AAE_INFO-618: Total number of nets in the design is 15100,  100.0 percent of the nets selected for SI analysis
[05/30 23:34:10    923s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/30 23:34:10    923s] End delay calculation. (MEM=0 CPU=0:00:06.6 REAL=0:00:07.0)
[05/30 23:34:10    923s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.2 REAL=0:00:07.0)
[05/30 23:34:10    923s] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 0.0M) ***
[05/30 23:34:10    923s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/30 23:34:10    923s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 23:34:10    923s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[05/30 23:34:10    923s] 
[05/30 23:34:10    923s] Executing IPO callback for view pruning ..
[05/30 23:34:10    923s] Starting SI iteration 2
[05/30 23:34:10    923s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:34:10    923s] Calculate late delays in OCV mode...
[05/30 23:34:10    923s] Calculate early delays in OCV mode...
[05/30 23:34:10    923s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/30 23:34:10    923s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:34:10    923s] Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
[05/30 23:34:10    923s] Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 160. 
[05/30 23:34:10    923s] Total number of fetched objects 19810
[05/30 23:34:10    923s] AAE_INFO-618: Total number of nets in the design is 15100,  66.4 percent of the nets selected for SI analysis
[05/30 23:34:10    923s] End delay calculation. (MEM=0 CPU=0:00:02.4 REAL=0:00:03.0)
[05/30 23:34:10    923s] End delay calculation (fullDC). (MEM=0 CPU=0:00:02.5 REAL=0:00:03.0)
[05/30 23:34:10    923s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 0.0M) ***
[05/30 23:34:10    923s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:00:31.5 mem=0.0M)
[05/30 23:34:10    923s] 
[05/30 23:34:10    923s] Active hold views:
[05/30 23:34:10    923s]  hold_view
[05/30 23:34:10    923s]   Dominating endpoints: 0
[05/30 23:34:10    923s]   Dominating TNS: -0.000
[05/30 23:34:10    923s] 
[05/30 23:34:10    923s] Done building cte hold timing graph (fixHold) cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:00:31.6 mem=0.0M ***
[05/30 23:34:10    923s] Timing Data dump into file /tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/coe_eosdata_4m2874/hold_view.twf, for view: hold_view 
[05/30 23:34:10    923s] 	 Dumping view 1 hold_view 
[05/30 23:34:10    923s] Done building hold timer [65562 node(s), 87038 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=0:00:33.9 mem=0.0M ***
[05/30 23:34:10    923s] *** QThread HoldInit [finish] : cpu/real = 0:00:15.9/0:00:16.0 (1.0), mem = 0.0M
[05/30 23:34:26    938s]  
_______________________________________________________________________
[05/30 23:34:26    938s] Done building cte setup timing graph (fixHold) cpu=0:00:17.4 real=0:00:18.0 totSessionCpu=0:15:39 mem=1748.1M ***
[05/30 23:34:27    939s] Setting latch borrow mode to budget during optimization.
[05/30 23:34:28    940s] *info: category slack lower bound [L 0.0] default
[05/30 23:34:28    940s] *info: category slack lower bound [H 0.0] reg2reg 
[05/30 23:34:28    940s] --------------------------------------------------- 
[05/30 23:34:28    940s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/30 23:34:28    940s] --------------------------------------------------- 
[05/30 23:34:28    940s]          WNS    reg2regWNS
[05/30 23:34:28    940s]     5.033 ns      6.570 ns
[05/30 23:34:28    940s] --------------------------------------------------- 
[05/30 23:34:28    940s]   Timing Snapshot: (REF)
[05/30 23:34:28    940s]      Weighted WNS: 0.000
[05/30 23:34:28    940s]       All  PG WNS: 0.000
[05/30 23:34:28    940s]       High PG WNS: 0.000
[05/30 23:34:28    940s]       All  PG TNS: 0.000
[05/30 23:34:28    940s]       High PG TNS: 0.000
[05/30 23:34:28    940s]    Category Slack: { [L, 5.033] [H, 6.570] }
[05/30 23:34:28    940s] 
[05/30 23:34:28    940s] Restoring Auto Hold Views:  hold_view
[05/30 23:34:28    940s] Restoring Active Hold Views:  hold_view 
[05/30 23:34:28    940s] Restoring Hold Target Slack: 0
[05/30 23:34:28    940s] Loading timing data from /tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/coe_eosdata_4m2874/hold_view.twf 
[05/30 23:34:28    940s] 	 Loading view 1 hold_view 
[05/30 23:34:28    940s] 
[05/30 23:34:28    940s] *Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
[05/30 23:34:28    940s] *Info: worst delay setup view: setup_view
[05/30 23:34:28    940s] Footprint list for hold buffering (delay unit: ps)
[05/30 23:34:28    940s] =================================================================
[05/30 23:34:28    940s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/30 23:34:28    940s] ------------------------------------------------------------------
[05/30 23:34:28    940s] *Info:       13.9       3.18    5.0  41.48 CLKBUFX2LVT (A,Y)
[05/30 23:34:28    940s] *Info:       13.9       3.18    5.0  41.48 BUFX2LVT (A,Y)
[05/30 23:34:28    940s] *Info:       14.6       3.08    6.0  27.87 CLKBUFX3LVT (A,Y)
[05/30 23:34:28    940s] *Info:       14.6       3.08    6.0  27.87 BUFX3LVT (A,Y)
[05/30 23:34:28    940s] *Info:       16.5       3.12    7.0  21.08 CLKBUFX4LVT (A,Y)
[05/30 23:34:28    940s] *Info:       16.5       3.12    7.0  21.08 BUFX4LVT (A,Y)
[05/30 23:34:28    940s] *Info:       15.2       2.98    9.0  14.21 CLKBUFX6LVT (A,Y)
[05/30 23:34:28    940s] *Info:       15.2       2.98    9.0  14.21 BUFX6LVT (A,Y)
[05/30 23:34:28    940s] *Info:       28.9       3.26    9.0  82.72 DLY1X1LVT (A,Y)
[05/30 23:34:28    940s] *Info:       17.2       2.99   11.0  10.81 CLKBUFX8LVT (A,Y)
[05/30 23:34:28    940s] *Info:       17.2       2.99   11.0  10.81 BUFX8LVT (A,Y)
[05/30 23:34:28    940s] *Info:       38.4       3.19   11.0  21.08 DLY1X4LVT (A,Y)
[05/30 23:34:28    940s] *Info:       18.4       2.82   15.0   7.37 CLKBUFX12LVT (A,Y)
[05/30 23:34:28    940s] *Info:       18.4       2.82   15.0   7.37 BUFX12LVT (A,Y)
[05/30 23:34:28    940s] *Info:       54.5       3.47   17.0  82.72 DLY2X1LVT (A,Y)
[05/30 23:34:28    940s] *Info:       19.1       2.78   20.0   5.68 CLKBUFX16LVT (A,Y)
[05/30 23:34:28    940s] *Info:       19.1       2.78   20.0   5.68 BUFX16LVT (A,Y)
[05/30 23:34:28    940s] *Info:       64.1       3.39   20.0  21.08 DLY2X4LVT (A,Y)
[05/30 23:34:28    940s] *Info:       19.5       2.76   24.0   4.61 BUFX20LVT (A,Y)
[05/30 23:34:28    940s] *Info:       19.5       2.76   24.0   4.61 CLKBUFX20LVT (A,Y)
[05/30 23:34:28    940s] *Info:       80.1       3.54   24.0  82.72 DLY3X1LVT (A,Y)
[05/30 23:34:28    940s] *Info:       89.7       3.48   26.0  21.08 DLY3X4LVT (A,Y)
[05/30 23:34:28    940s] *Info:      105.8       3.57   29.0  82.72 DLY4X1LVT (A,Y)
[05/30 23:34:28    940s] *Info:      115.4       3.52   31.0  21.08 DLY4X4LVT (A,Y)
[05/30 23:34:28    940s] =================================================================
[05/30 23:34:28    940s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.004, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1756.1M
[05/30 23:34:28    940s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1756.1M
[05/30 23:34:28    941s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.570  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.062  | -0.062  | -0.045  |
|           TNS (ns):|-194.881 |-194.790 | -0.092  |
|    Violating Paths:|  4756   |  4743   |   13    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
------------------------------------------------------------
Deleting Cell Server ...
[05/30 23:34:28    941s] Deleting Lib Analyzer.
[05/30 23:34:28    941s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:34:28    941s] Summary for sequential cells identification: 
[05/30 23:34:28    941s]   Identified SBFF number: 104
[05/30 23:34:28    941s]   Identified MBFF number: 0
[05/30 23:34:28    941s]   Identified SB Latch number: 0
[05/30 23:34:28    941s]   Identified MB Latch number: 0
[05/30 23:34:28    941s]   Not identified SBFF number: 16
[05/30 23:34:28    941s]   Not identified MBFF number: 0
[05/30 23:34:28    941s]   Not identified SB Latch number: 0
[05/30 23:34:28    941s]   Not identified MB Latch number: 0
[05/30 23:34:28    941s]   Number of sequential cells which are not FFs: 32
[05/30 23:34:28    941s]  Visiting view : setup_view
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:34:28    941s]  Visiting view : hold_view
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:34:28    941s]  Setting StdDelay to 23.90
[05/30 23:34:28    941s] Creating Cell Server, finished. 
[05/30 23:34:28    941s] 
[05/30 23:34:28    941s] Deleting Cell Server ...
[05/30 23:34:28    941s] 
[05/30 23:34:28    941s] Creating Lib Analyzer ...
[05/30 23:34:28    941s] Creating Cell Server ...(0, 0, 0, 0)
[05/30 23:34:28    941s] Summary for sequential cells identification: 
[05/30 23:34:28    941s]   Identified SBFF number: 104
[05/30 23:34:28    941s]   Identified MBFF number: 0
[05/30 23:34:28    941s]   Identified SB Latch number: 0
[05/30 23:34:28    941s]   Identified MB Latch number: 0
[05/30 23:34:28    941s]   Not identified SBFF number: 16
[05/30 23:34:28    941s]   Not identified MBFF number: 0
[05/30 23:34:28    941s]   Not identified SB Latch number: 0
[05/30 23:34:28    941s]   Not identified MB Latch number: 0
[05/30 23:34:28    941s]   Number of sequential cells which are not FFs: 32
[05/30 23:34:28    941s]  Visiting view : setup_view
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = 0
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/30 23:34:28    941s]  Visiting view : hold_view
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 0
[05/30 23:34:28    941s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[05/30 23:34:28    941s]  Setting StdDelay to 23.90
[05/30 23:34:28    941s] Creating Cell Server, finished. 
[05/30 23:34:28    941s] 
[05/30 23:34:28    941s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT BUFX6LVT CLKBUFX8LVT BUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT BUFX16LVT CLKBUFX20LVT BUFX20LVT)
[05/30 23:34:28    941s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLLVT INVX1LVT INVX2LVT CLKINVX1LVT INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX6LVT CLKINVX6LVT INVX8LVT CLKINVX8LVT INVX12LVT CLKINVX12LVT INVX16LVT CLKINVX16LVT INVX20LVT CLKINVX20LVT)
[05/30 23:34:28    941s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT)
[05/30 23:34:28    941s] 
[05/30 23:34:29    941s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:42 mem=1756.1M
[05/30 23:34:29    941s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:42 mem=1756.1M
[05/30 23:34:29    941s] Creating Lib Analyzer, finished. 
[05/30 23:34:30    942s] **optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 1488.4M, totSessionCpu=0:15:42 **
[05/30 23:34:30    942s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/30 23:34:30    942s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/30 23:34:30    942s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[05/30 23:34:30    942s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[05/30 23:34:30    942s] *info: Run optDesign holdfix with 1 thread.
[05/30 23:34:30    942s] Info: 53 clock nets excluded from IPO operation.
[05/30 23:34:30    942s] --------------------------------------------------- 
[05/30 23:34:30    942s]    Hold Timing Summary  - Initial 
[05/30 23:34:30    942s] --------------------------------------------------- 
[05/30 23:34:30    942s]  Target slack:       0.0000 ns
[05/30 23:34:30    942s]  View: hold_view 
[05/30 23:34:30    942s]    WNS:      -0.0624
[05/30 23:34:30    942s]    TNS:    -194.8832
[05/30 23:34:30    942s]    VP :         4756
[05/30 23:34:30    942s]    Worst hold path end point: W_out_reg_2_/D 
[05/30 23:34:30    942s] --------------------------------------------------- 
[05/30 23:34:30    942s] Info: Done creating the CCOpt slew target map.
[05/30 23:34:30    942s] PhyDesignGrid: maxLocalDensity 0.98
[05/30 23:34:30    942s] ### Creating PhyDesignMc. totSessionCpu=0:15:43 mem=1819.8M
[05/30 23:34:30    942s] OPERPROF: Starting DPlace-Init at level 1, MEM:1819.8M
[05/30 23:34:30    942s] #spOpts: N=45 mergeVia=F 
[05/30 23:34:30    942s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.029, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.029, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1819.8M
[05/30 23:34:30    942s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1819.8MB).
[05/30 23:34:30    942s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:1819.8M
[05/30 23:34:30    942s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:43 mem=1819.8M
[05/30 23:34:30    942s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1819.8M
[05/30 23:34:30    942s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1819.8M
[05/30 23:34:30    943s] 
[05/30 23:34:30    943s] *** Starting Core Fixing (fixHold) cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:15:43 mem=1819.8M density=59.038% ***
[05/30 23:34:30    943s] Optimizer Target Slack 0.000 StdDelay is 0.024  
[05/30 23:34:30    943s] ### Creating LA Mngr. totSessionCpu=0:15:43 mem=1820.8M
[05/30 23:34:30    943s] ### Creating LA Mngr, finished. totSessionCpu=0:15:43 mem=1820.8M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.570  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

Density: 59.038%
------------------------------------------------------------
[05/30 23:34:31    943s] 
[05/30 23:34:31    943s] Phase I ......
[05/30 23:34:31    943s] *info: Hold Batch Commit is enabled
[05/30 23:34:31    943s] *info: Levelized Batch Commit is enabled
[05/30 23:34:31    943s] Executing transform: ECO Safe Resize
[05/30 23:34:31    943s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:34:31    943s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/30 23:34:31    943s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:34:31    943s] Worst hold path end point:
[05/30 23:34:31    943s]   W_out_reg_2_/D
[05/30 23:34:31    943s]     net: W[2] (nrTerm=3)
[05/30 23:34:31    943s] |   0|  -0.062|  -194.88|    4756|          0|       0(     0)|    59.04%|   0:00:00.0|  1830.8M|
[05/30 23:34:32    944s] Worst hold path end point:
[05/30 23:34:32    944s]   W_out_reg_2_/D
[05/30 23:34:32    944s]     net: W[2] (nrTerm=3)
[05/30 23:34:32    944s] |   1|  -0.062|  -194.88|    4756|          0|       0(     0)|    59.04%|   0:00:01.0|  1849.9M|
[05/30 23:34:32    944s] 
[05/30 23:34:32    944s] Capturing REF for hold ...
[05/30 23:34:32    944s]    Hold Timing Snapshot: (REF)
[05/30 23:34:32    944s]              All PG WNS: -0.062
[05/30 23:34:32    944s]              All PG TNS: -194.883
[05/30 23:34:32    944s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:34:32    944s] Executing transform: AddBuffer + LegalResize
[05/30 23:34:32    944s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:34:32    944s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/30 23:34:32    944s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:34:32    944s] Worst hold path end point:
[05/30 23:34:32    944s]   W_out_reg_2_/D
[05/30 23:34:32    944s]     net: W[2] (nrTerm=3)
[05/30 23:34:32    944s] |   0|  -0.062|  -194.88|    4756|          0|       0(     0)|    59.04%|   0:00:00.0|  1849.9M|
[05/30 23:35:50   1022s] Worst hold path end point:
[05/30 23:35:50   1022s]   DUT3_next_state_reg_0_/D
[05/30 23:35:50   1022s]     net: n7168 (nrTerm=2)
[05/30 23:35:50   1022s] |   1|  -0.053|   -33.98|    1236|       3948|       5(     0)|    75.30%|     0:01:18|  1955.6M|
[05/30 23:36:06   1038s] Worst hold path end point:
[05/30 23:36:06   1038s]   DUT2_operand_array_reg_53__6_/D
[05/30 23:36:06   1038s]     net: n1976 (nrTerm=2)
[05/30 23:36:06   1038s] |   2|  -0.051|   -22.98|     622|        599|      53(     0)|    76.89%|   0:00:16.0|  1937.9M|
[05/30 23:36:14   1046s] Worst hold path end point:
[05/30 23:36:14   1046s]   DUT2_instruction_array_reg_28__6_/D
[05/30 23:36:14   1046s]     net: n3983 (nrTerm=2)
[05/30 23:36:14   1046s] |   3|  -0.049|   -18.31|     557|        277|       3(     0)|    77.51%|   0:00:08.0|  1935.6M|
[05/30 23:36:21   1053s] Worst hold path end point:
[05/30 23:36:21   1053s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:21   1053s]     net: n1901 (nrTerm=2)
[05/30 23:36:21   1053s] |   4|  -0.047|    -6.87|     392|        463|       0(     0)|    78.50%|   0:00:07.0|  1935.6M|
[05/30 23:36:25   1057s] Worst hold path end point:
[05/30 23:36:25   1057s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:25   1057s]     net: n1901 (nrTerm=2)
[05/30 23:36:25   1057s] |   5|  -0.047|    -2.79|     133|        259|      12(     0)|    79.00%|   0:00:04.0|  1935.6M|
[05/30 23:36:28   1059s] Worst hold path end point:
[05/30 23:36:28   1059s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:28   1059s]     net: n1901 (nrTerm=2)
[05/30 23:36:28   1059s] |   6|  -0.047|    -1.95|     107|         33|       2(     0)|    79.06%|   0:00:02.0|  1935.6M|
[05/30 23:36:28   1060s] Worst hold path end point:
[05/30 23:36:28   1060s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:28   1060s]     net: n1901 (nrTerm=2)
[05/30 23:36:28   1060s] |   7|  -0.047|    -1.88|      99|          8|       1(     0)|    79.08%|   0:00:01.0|  1935.6M|
[05/30 23:36:28   1060s] Worst hold path end point:
[05/30 23:36:28   1060s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:28   1060s]     net: n1901 (nrTerm=2)
[05/30 23:36:28   1060s] |   8|  -0.047|    -1.86|      96|          3|       0(     0)|    79.08%|   0:00:00.0|  1935.6M|
[05/30 23:36:29   1060s] Worst hold path end point:
[05/30 23:36:29   1060s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:29   1060s]     net: n1901 (nrTerm=2)
[05/30 23:36:29   1060s] |   9|  -0.047|    -1.86|      96|          0|       0(     0)|    79.08%|   0:00:01.0|  1935.6M|
[05/30 23:36:29   1060s] 
[05/30 23:36:29   1060s] Capturing REF for hold ...
[05/30 23:36:29   1060s]    Hold Timing Snapshot: (REF)
[05/30 23:36:29   1060s]              All PG WNS: -0.047
[05/30 23:36:29   1060s]              All PG TNS: -1.861
[05/30 23:36:29   1060s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:36:29   1060s] 
[05/30 23:36:29   1060s] *info:    Total 5590 cells added for Phase I
[05/30 23:36:29   1060s] *info:    Total 76 instances resized for Phase I
[05/30 23:36:29   1060s] *info:        in which 0 FF resizing 
[05/30 23:36:29   1061s] --------------------------------------------------- 
[05/30 23:36:29   1061s]    Hold Timing Summary  - Phase I 
[05/30 23:36:29   1061s] --------------------------------------------------- 
[05/30 23:36:29   1061s]  Target slack:       0.0000 ns
[05/30 23:36:29   1061s]  View: hold_view 
[05/30 23:36:29   1061s]    WNS:      -0.0471
[05/30 23:36:29   1061s]    TNS:      -1.8610
[05/30 23:36:29   1061s]    VP :           96
[05/30 23:36:29   1061s]    Worst hold path end point: DUT2_operand_array_reg_127__6_/D 
[05/30 23:36:29   1061s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.727  |  6.470  |  4.727  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

Density: 79.085%
------------------------------------------------------------
[05/30 23:36:29   1061s] 
[05/30 23:36:29   1061s] Phase II ......
[05/30 23:36:29   1061s] *info: Hold Batch Commit is enabled
[05/30 23:36:29   1061s] *info: Levelized Batch Commit is enabled
[05/30 23:36:29   1061s] Executing transform: AddBuffer
[05/30 23:36:29   1061s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:36:29   1061s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/30 23:36:29   1061s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:36:29   1061s] Worst hold path end point:
[05/30 23:36:29   1061s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:29   1061s]     net: n1901 (nrTerm=2)
[05/30 23:36:29   1061s] |   0|  -0.047|    -1.86|      96|          0|       0(     0)|    79.08%|   0:00:00.0|  1945.6M|
[05/30 23:36:32   1064s] Worst hold path end point:
[05/30 23:36:32   1064s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:32   1064s]     net: n1901 (nrTerm=2)
[05/30 23:36:32   1064s] |   1|  -0.047|    -1.79|      93|          5|       0(     0)|    79.09%|   0:00:03.0|  1935.6M|
[05/30 23:36:32   1064s] Worst hold path end point:
[05/30 23:36:32   1064s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:32   1064s]     net: n1901 (nrTerm=2)
[05/30 23:36:32   1064s] |   2|  -0.047|    -1.79|      92|          1|       0(     0)|    79.10%|   0:00:00.0|  1935.6M|
[05/30 23:36:32   1064s] Worst hold path end point:
[05/30 23:36:32   1064s]   DUT2_operand_array_reg_127__6_/D
[05/30 23:36:32   1064s]     net: n1901 (nrTerm=2)
[05/30 23:36:32   1064s] |   3|  -0.047|    -1.79|      92|          0|       0(     0)|    79.10%|   0:00:00.0|  1935.6M|
[05/30 23:36:32   1064s] 
[05/30 23:36:32   1064s] Capturing REF for hold ...
[05/30 23:36:32   1064s]    Hold Timing Snapshot: (REF)
[05/30 23:36:32   1064s]              All PG WNS: -0.047
[05/30 23:36:32   1064s]              All PG TNS: -1.790
[05/30 23:36:32   1064s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/30 23:36:32   1064s] 
[05/30 23:36:32   1064s] *info:    Total 6 cells added for Phase II
[05/30 23:36:32   1064s] --------------------------------------------------- 
[05/30 23:36:32   1064s]    Hold Timing Summary  - Phase II 
[05/30 23:36:32   1064s] --------------------------------------------------- 
[05/30 23:36:32   1064s]  Target slack:       0.0000 ns
[05/30 23:36:32   1064s]  View: hold_view 
[05/30 23:36:32   1064s]    WNS:      -0.0471
[05/30 23:36:32   1064s]    TNS:      -1.7904
[05/30 23:36:32   1064s]    VP :           92
[05/30 23:36:32   1064s]    Worst hold path end point: DUT2_operand_array_reg_127__6_/D 
[05/30 23:36:32   1064s] --------------------------------------------------- 

------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.727  |  6.470  |  4.727  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

Density: 79.096%
------------------------------------------------------------
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] =======================================================================
[05/30 23:36:33   1065s]                 Reasons for remaining hold violations
[05/30 23:36:33   1065s] =======================================================================
[05/30 23:36:33   1065s] *info: Total 276 net(s) have violated hold timing slacks.
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] Buffering failure reasons
[05/30 23:36:33   1065s] ------------------------------------------------
[05/30 23:36:33   1065s] *info:    59 net(s): Could not be fixed because of no legal loc.
[05/30 23:36:33   1065s] *info:    85 net(s): Could not be fixed because of DRV degradation.
[05/30 23:36:33   1065s] *info:   115 net(s): Could not be fixed because of routing congestion.
[05/30 23:36:33   1065s] *info:    17 net(s): Could not be fixed because of internal reason: SkipEvalRCNode.
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] Resizing failure reasons
[05/30 23:36:33   1065s] ------------------------------------------------
[05/30 23:36:33   1065s] *info:   181 net(s): Could not be fixed because of hold slack degradation.
[05/30 23:36:33   1065s] *info:    93 net(s): Could not be fixed because all the cells are filtered.
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] *** Finished Core Fixing (fixHold) cpu=0:02:24 real=0:02:25 totSessionCpu=0:17:45 mem=1945.6M density=79.096% ***
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] *info:
[05/30 23:36:33   1065s] *info: Added a total of 5596 cells to fix/reduce hold violation
[05/30 23:36:33   1065s] *info:          in which 4301 termBuffering
[05/30 23:36:33   1065s] *info:          in which 0 dummyBuffering
[05/30 23:36:33   1065s] *info:
[05/30 23:36:33   1065s] *info: Summary: 
[05/30 23:36:33   1065s] *info:         1044 cells of type 'CLKBUFX2LVT' (5.0, 	41.478) used
[05/30 23:36:33   1065s] *info:           89 cells of type 'CLKBUFX3LVT' (6.0, 	27.873) used
[05/30 23:36:33   1065s] *info:          256 cells of type 'CLKBUFX4LVT' (7.0, 	21.081) used
[05/30 23:36:33   1065s] *info:           26 cells of type 'CLKBUFX6LVT' (9.0, 	14.211) used
[05/30 23:36:33   1065s] *info:          515 cells of type 'DLY1X1LVT' (9.0, 	82.722) used
[05/30 23:36:33   1065s] *info:           25 cells of type 'CLKBUFX8LVT' (11.0, 	10.810) used
[05/30 23:36:33   1065s] *info:         3306 cells of type 'DLY1X4LVT' (11.0, 	21.083) used
[05/30 23:36:33   1065s] *info:            8 cells of type 'CLKBUFX12LVT' (15.0, 	7.372) used
[05/30 23:36:33   1065s] *info:          284 cells of type 'DLY2X1LVT' (17.0, 	82.722) used
[05/30 23:36:33   1065s] *info:            3 cells of type 'CLKBUFX16LVT' (20.0, 	5.680) used
[05/30 23:36:33   1065s] *info:           29 cells of type 'DLY2X4LVT' (20.0, 	21.083) used
[05/30 23:36:33   1065s] *info:            2 cells of type 'BUFX20LVT' (24.0, 	4.614) used
[05/30 23:36:33   1065s] *info:            4 cells of type 'DLY3X1LVT' (24.0, 	82.722) used
[05/30 23:36:33   1065s] *info:            1 cell  of type 'DLY3X4LVT' (26.0, 	21.083) used
[05/30 23:36:33   1065s] *info:            3 cells of type 'DLY4X1LVT' (29.0, 	82.723) used
[05/30 23:36:33   1065s] *info:            1 cell  of type 'DLY4X4LVT' (31.0, 	21.083) used
[05/30 23:36:33   1065s] *info:
[05/30 23:36:33   1065s] *info: Total 76 instances resized
[05/30 23:36:33   1065s] *info:       in which 0 FF resizing
[05/30 23:36:33   1065s] *info:
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] *** Finish Post Route Hold Fixing (cpu=0:02:24 real=0:02:25 totSessionCpu=0:17:45 mem=1945.6M density=79.096%) ***
[05/30 23:36:33   1065s] **INFO: total 14841 insts, 0 nets marked don't touch
[05/30 23:36:33   1065s] **INFO: total 14841 insts, 0 nets marked don't touch DB property
[05/30 23:36:33   1065s] **INFO: total 14841 insts, 0 nets unmarked don't touch

[05/30 23:36:33   1065s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1926.6M
[05/30 23:36:33   1065s] #spOpts: N=45 
[05/30 23:36:33   1065s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.001, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.002, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.040, REAL:0.059, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.040, REAL:0.060, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:33   1065s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1926.6MB).
[05/30 23:36:33   1065s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.086, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.087, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:   Starting RefinePlace at level 2, MEM:1926.6M
[05/30 23:36:33   1065s] *** Starting refinePlace (0:17:45 mem=1926.6M) ***
[05/30 23:36:33   1065s] Total net bbox length = 5.420e+05 (2.965e+05 2.456e+05) (ext = 7.033e+03)
[05/30 23:36:33   1065s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1926.6M
[05/30 23:36:33   1065s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1926.6M
[05/30 23:36:33   1065s] Starting refinePlace ...
[05/30 23:36:33   1065s]   Spread Effort: high, post-route mode, useDDP on.
[05/30 23:36:33   1065s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1926.6MB) @(0:17:45 - 0:17:46).
[05/30 23:36:33   1065s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:36:33   1065s] wireLenOptFixPriorityInst 4758 inst fixed
[05/30 23:36:33   1065s] 
[05/30 23:36:33   1065s] Running Spiral with 1 thread in Normal Mode  fetchWidth=72 
[05/30 23:36:34   1065s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:36:34   1065s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1926.6MB) @(0:17:46 - 0:17:46).
[05/30 23:36:34   1065s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 23:36:34   1065s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1926.6MB
[05/30 23:36:34   1065s] Statistics of distance of Instance movement in refine placement:
[05/30 23:36:34   1065s]   maximum (X+Y) =         0.00 um
[05/30 23:36:34   1065s]   mean    (X+Y) =         0.00 um
[05/30 23:36:34   1065s] Summary Report:
[05/30 23:36:34   1065s] Instances move: 0 (out of 20570 movable)
[05/30 23:36:34   1065s] Instances flipped: 0
[05/30 23:36:34   1065s] Mean displacement: 0.00 um
[05/30 23:36:34   1065s] Max displacement: 0.00 um 
[05/30 23:36:34   1065s] Total instances moved : 0
[05/30 23:36:34   1065s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.410, REAL:0.418, MEM:1926.6M
[05/30 23:36:34   1065s] Total net bbox length = 5.420e+05 (2.965e+05 2.456e+05) (ext = 7.033e+03)
[05/30 23:36:34   1065s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1926.6MB
[05/30 23:36:34   1065s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1926.6MB) @(0:17:45 - 0:17:46).
[05/30 23:36:34   1065s] *** Finished refinePlace (0:17:46 mem=1926.6M) ***
[05/30 23:36:34   1065s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.470, REAL:0.480, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.003, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.610, REAL:0.651, MEM:1926.6M
[05/30 23:36:34   1065s] #spOpts: N=45 
[05/30 23:36:34   1065s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:34   1065s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.039, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.039, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.011, MEM:1926.6M
[05/30 23:36:34   1066s] default core: bins with density > 0.750 = 87.35 % ( 283 / 324 )
[05/30 23:36:34   1066s] Density distribution unevenness ratio = 8.666%
[05/30 23:36:34   1066s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1926.6M
[05/30 23:36:34   1066s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.033, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.034, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1852.8M
[05/30 23:36:34   1066s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1852.8M
[05/30 23:36:35   1067s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.727  |  6.470  |  4.727  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (5)       |   -0.003   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.096%
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1588.9M, totSessionCpu=0:17:47 **
[05/30 23:36:35   1067s] -routeWithEco false                       # bool, default=false
[05/30 23:36:35   1067s] -routeWithEco true                        # bool, default=false, user setting
[05/30 23:36:35   1067s] -routeSelectedNetOnly false               # bool, default=false
[05/30 23:36:35   1067s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/30 23:36:35   1067s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/30 23:36:35   1067s] Existing Dirty Nets : 10313
[05/30 23:36:35   1067s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/30 23:36:35   1067s] Reset Dirty Nets : 10313
[05/30 23:36:35   1067s] 
[05/30 23:36:35   1067s] globalDetailRoute
[05/30 23:36:35   1067s] 
[05/30 23:36:35   1067s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[05/30 23:36:35   1067s] #setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
[05/30 23:36:35   1067s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/30 23:36:35   1067s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/30 23:36:35   1067s] #setNanoRouteMode -routeWithEco true
[05/30 23:36:35   1067s] #setNanoRouteMode -routeWithSiDriven false
[05/30 23:36:35   1067s] #setNanoRouteMode -routeWithTimingDriven false
[05/30 23:36:35   1067s] #Start globalDetailRoute on Mon May 30 23:36:35 2022
[05/30 23:36:35   1067s] #
[05/30 23:36:35   1067s] Closing parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d'. 19023 times net's RC data read were performed.
[05/30 23:36:36   1067s] ### Net info: total nets: 20696
[05/30 23:36:36   1067s] ### Net info: dirty nets: 0
[05/30 23:36:36   1067s] ### Net info: marked as disconnected nets: 0
[05/30 23:36:36   1068s] ### Net info: fully routed nets: 10367
[05/30 23:36:36   1068s] ### Net info: trivial (single pin) nets: 0
[05/30 23:36:36   1068s] ### Net info: unrouted nets: 4306
[05/30 23:36:36   1068s] ### Net info: re-extraction nets: 6023
[05/30 23:36:36   1068s] ### Net info: ignored nets: 0
[05/30 23:36:36   1068s] ### Net info: skip routing nets: 0
[05/30 23:36:36   1068s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[05/30 23:36:36   1068s] #RTESIG:78da8d904d0b824014455bf72b1e538b09d2e6cd8733b334681716616ec56014413474fc
[05/30 23:36:36   1068s] #       ff456dabe96eefe15cb8ab7571b8004113238bee8cf11221bba0618af30899d23b34e5b3
[05/30 23:36:36   1068s] #       baeec972b53e9d73440318b35780d6dd50f92dcc931b6172deb77db37973d26a20d5ec07
[05/30 23:36:36   1068s] #       0274f2e3b3f8882133085cc4362844540aeaaa9b1cd0db30749f212e149034cb0f59961e
[05/30 23:36:36   1068s] #       8b3c302e50821fe79f46616d9091520719c51112a06def5de3c62f8cc0b047d8f00d4afe
[05/30 23:36:36   1068s] #       2192fc0f914e807c7d71f1000d1faa34
[05/30 23:36:36   1068s] #
[05/30 23:36:36   1068s] #Loading the last recorded routing design signature
[05/30 23:36:36   1068s] #Created 5596 NETS and 0 SPECIALNETS new signatures
[05/30 23:36:37   1068s] #Summary of the placement changes since last routing:
[05/30 23:36:37   1068s] #  Number of instances added (including moved) = 5600
[05/30 23:36:37   1068s] #  Number of instances deleted (including moved) = 4
[05/30 23:36:37   1068s] #  Number of instances resized = 2
[05/30 23:36:37   1068s] #  Total number of placement changes (moved instances are counted twice) = 5606
[05/30 23:36:37   1068s] #RTESIG:78da8d904d0b824014455bf72b1e538b09d2e6cd8733b334681716616ec56014413474fc
[05/30 23:36:37   1068s] #       ff456dabe96eefe15cb8ab7571b8004113238bee8cf11221bba0618af30899d23b34e5b3
[05/30 23:36:37   1068s] #       baeec972b53e9d73440318b35780d6dd50f92dcc931b6172deb77db37973d26a20d5ec07
[05/30 23:36:37   1068s] #       0274f2e3b3f8882133085cc4362844540aeaaa9b1cd0db30749f212e149034cb0f59961e
[05/30 23:36:37   1068s] #       8b3c302e50821fe79f46616d9091520719c51112a06def5de3c62f8cc0b047d8f00d4afe
[05/30 23:36:37   1068s] #       2192fc0f914e807c7d71f1000d1faa34
[05/30 23:36:37   1068s] #
[05/30 23:36:37   1068s] #Start routing data preparation on Mon May 30 23:36:37 2022
[05/30 23:36:37   1068s] #
[05/30 23:36:37   1068s] #Minimum voltage of a net in the design = 0.000.
[05/30 23:36:37   1068s] #Maximum voltage of a net in the design = 1.100.
[05/30 23:36:37   1068s] #Voltage range [0.000 - 1.100] has 20694 nets.
[05/30 23:36:37   1068s] #Voltage range [0.000 - 0.000] has 1 net.
[05/30 23:36:37   1068s] #Voltage range [0.900 - 1.100] has 1 net.
[05/30 23:36:39   1070s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/30 23:36:39   1070s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/30 23:36:39   1070s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/30 23:36:39   1070s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/30 23:36:39   1071s] #Regenerating Ggrids automatically.
[05/30 23:36:39   1071s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/30 23:36:39   1071s] #Using automatically generated G-grids.
[05/30 23:36:39   1071s] #Done routing data preparation.
[05/30 23:36:39   1071s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1569.85 (MB), peak = 1684.98 (MB)
[05/30 23:36:39   1071s] #Merging special wires...
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 162.04000 62.23500 ) on Metal1 for NET FE_OFN29_n1517. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 168.34500 101.36500 ) on Metal1 for NET addr[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 186.10000 46.59500 ) on Metal1 for NET opInstruction[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 196.70000 53.43500 ) on Metal1 for NET opInstruction[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 198.99500 21.01500 ) on Metal1 for NET opInstruction[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 145.90000 79.18500 ) on Metal1 for NET instruction_out[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 189.81000 82.48000 ) on Metal1 for NET instruction_out[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 171.35000 84.07500 ) on Metal1 for NET FE_OFN1645_n11684. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 189.95000 66.97500 ) on Metal1 for NET n11689. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 194.75000 65.64500 ) on Metal1 for NET n11689. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 179.30000 87.57000 ) on Metal1 for NET addr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 179.70000 53.43500 ) on Metal1 for NET opInstruction[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 190.10000 58.66500 ) on Metal1 for NET op_wr. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 200.81000 82.48000 ) on Metal1 for NET instruction_out[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 178.50000 63.69500 ) on Metal1 for NET instruction_out[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 240.90000 34.64000 ) on Metal1 for NET FE_PHN5696_PC_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 204.33500 162.87000 ) on Metal1 for NET FE_PHN5696_PC_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 244.90000 176.55500 ) on Metal1 for NET PC[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 229.41000 36.46000 ) on Metal1 for NET FE_PHN5713_PC_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 212.13500 156.03000 ) on Metal1 for NET FE_PHN5713_PC_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 23:36:39   1071s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[05/30 23:36:39   1071s] #To increase the message display limit, refer to the product command reference manual.
[05/30 23:36:39   1071s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET DUT2_instruction_array[546]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[05/30 23:36:40   1071s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET DUT2_instruction_array[2065]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Connectivity extraction summary:
[05/30 23:36:40   1071s] #6023 routed nets are extracted.
[05/30 23:36:40   1071s] #    6021 (29.09%) extracted nets are partially routed.
[05/30 23:36:40   1071s] #10367 routed net(s) are imported.
[05/30 23:36:40   1071s] #4301 (20.78%) nets are without wires.
[05/30 23:36:40   1071s] #5 nets are fixed|skipped|trivial (not extracted).
[05/30 23:36:40   1071s] #Total number of nets = 20696.
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Found 0 nets for post-route si or timing fixing.
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Finished routing data preparation on Mon May 30 23:36:40 2022
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Cpu time = 00:00:03
[05/30 23:36:40   1071s] #Elapsed time = 00:00:03
[05/30 23:36:40   1071s] #Increased memory = 5.78 (MB)
[05/30 23:36:40   1071s] #Total memory = 1571.20 (MB)
[05/30 23:36:40   1071s] #Peak memory = 1684.98 (MB)
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Start global routing on Mon May 30 23:36:40 2022
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Number of eco nets is 6021
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Start global routing data preparation on Mon May 30 23:36:40 2022
[05/30 23:36:40   1071s] #
[05/30 23:36:40   1071s] #Start routing resource analysis on Mon May 30 23:36:40 2022
[05/30 23:36:40   1071s] #
[05/30 23:36:41   1073s] #Routing resource analysis is done on Mon May 30 23:36:41 2022
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #  Resource Analysis:
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/30 23:36:41   1073s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/30 23:36:41   1073s] #  --------------------------------------------------------------
[05/30 23:36:41   1073s] #  Metal1         H        1760           0       13923    74.52%
[05/30 23:36:41   1073s] #  Metal2         V        1698           0       13923     0.00%
[05/30 23:36:41   1073s] #  Metal3         H        1760           0       13923     0.00%
[05/30 23:36:41   1073s] #  Metal4         V        1698           0       13923     0.00%
[05/30 23:36:41   1073s] #  Metal5         H        1760           0       13923     0.00%
[05/30 23:36:41   1073s] #  Metal6         V        1698           0       13923     0.00%
[05/30 23:36:41   1073s] #  --------------------------------------------------------------
[05/30 23:36:41   1073s] #  Total                  10374       0.00%       83538    12.42%
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #  53 nets (0.26%) with 1 preferred extra spacing.
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #Global routing data preparation is done on Mon May 30 23:36:41 2022
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1573.92 (MB), peak = 1684.98 (MB)
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1573.92 (MB), peak = 1684.98 (MB)
[05/30 23:36:41   1073s] #
[05/30 23:36:41   1073s] #start global routing iteration 1...
[05/30 23:36:43   1075s] #Initial_route: 1.48412
[05/30 23:36:45   1076s] #Reroute: 1.43861
[05/30 23:36:45   1076s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1622.56 (MB), peak = 1684.98 (MB)
[05/30 23:36:45   1076s] #
[05/30 23:36:45   1076s] #start global routing iteration 2...
[05/30 23:36:46   1077s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1622.75 (MB), peak = 1684.98 (MB)
[05/30 23:36:46   1077s] #
[05/30 23:36:46   1077s] #
[05/30 23:36:46   1077s] #Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
[05/30 23:36:46   1077s] #Total number of routable nets = 20691.
[05/30 23:36:46   1077s] #Total number of nets in the design = 20696.
[05/30 23:36:46   1077s] #
[05/30 23:36:46   1077s] #10322 routable nets have only global wires.
[05/30 23:36:46   1077s] #10369 routable nets have only detail routed wires.
[05/30 23:36:46   1077s] #53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 23:36:46   1077s] #
[05/30 23:36:46   1077s] #Routed nets constraints summary:
[05/30 23:36:46   1077s] #-----------------------------
[05/30 23:36:46   1077s] #        Rules   Unconstrained  
[05/30 23:36:46   1077s] #-----------------------------
[05/30 23:36:46   1077s] #      Default           10322  
[05/30 23:36:46   1077s] #-----------------------------
[05/30 23:36:46   1077s] #        Total           10322  
[05/30 23:36:46   1077s] #-----------------------------
[05/30 23:36:46   1077s] #
[05/30 23:36:46   1077s] #Routing constraints summary of the whole design:
[05/30 23:36:46   1077s] #------------------------------------------------
[05/30 23:36:46   1077s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 23:36:46   1077s] #------------------------------------------------
[05/30 23:36:46   1077s] #      Default                 53           20638  
[05/30 23:36:46   1077s] #------------------------------------------------
[05/30 23:36:46   1077s] #        Total                 53           20638  
[05/30 23:36:46   1077s] #------------------------------------------------
[05/30 23:36:46   1077s] #
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #                 OverCon       OverCon       OverCon       OverCon          
[05/30 23:36:46   1078s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/30 23:36:46   1078s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[05/30 23:36:46   1078s] #  --------------------------------------------------------------------------
[05/30 23:36:46   1078s] #  Metal1       22(0.42%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.42%)
[05/30 23:36:46   1078s] #  Metal2      138(0.99%)     37(0.27%)      5(0.04%)      1(0.01%)   (1.30%)
[05/30 23:36:46   1078s] #  Metal3        1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
[05/30 23:36:46   1078s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:36:46   1078s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:36:46   1078s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 23:36:46   1078s] #  --------------------------------------------------------------------------
[05/30 23:36:46   1078s] #     Total    161(0.21%)     37(0.05%)      5(0.01%)      1(0.00%)   (0.27%)
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[05/30 23:36:46   1078s] #  Overflow after GR: 0.03% H + 0.24% V
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #Complete Global Routing.
[05/30 23:36:46   1078s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:36:46   1078s] #Total wire length = 625057 um.
[05/30 23:36:46   1078s] #Total half perimeter of net bounding box = 558241 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal1 = 8986 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal2 = 133691 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal3 = 205575 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal4 = 136815 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal5 = 117574 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal6 = 22416 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:36:46   1078s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:36:46   1078s] #Total number of vias = 169474
[05/30 23:36:46   1078s] #Up-Via Summary (total 169474):
[05/30 23:36:46   1078s] #           
[05/30 23:36:46   1078s] #-----------------------
[05/30 23:36:46   1078s] # Metal1          76681
[05/30 23:36:46   1078s] # Metal2          63947
[05/30 23:36:46   1078s] # Metal3          20877
[05/30 23:36:46   1078s] # Metal4           6862
[05/30 23:36:46   1078s] # Metal5           1107
[05/30 23:36:46   1078s] #-----------------------
[05/30 23:36:46   1078s] #                169474 
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #Max overcon = 4 tracks.
[05/30 23:36:46   1078s] #Total overcon = 0.27%.
[05/30 23:36:46   1078s] #Worst layer Gcell overcon rate = 0.01%.
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #Global routing statistics:
[05/30 23:36:46   1078s] #Cpu time = 00:00:06
[05/30 23:36:46   1078s] #Elapsed time = 00:00:06
[05/30 23:36:46   1078s] #Increased memory = 51.89 (MB)
[05/30 23:36:46   1078s] #Total memory = 1623.10 (MB)
[05/30 23:36:46   1078s] #Peak memory = 1684.98 (MB)
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #Finished global routing on Mon May 30 23:36:46 2022
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #
[05/30 23:36:46   1078s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.74 (MB), peak = 1684.98 (MB)
[05/30 23:36:46   1078s] #Start Track Assignment.
[05/30 23:36:50   1082s] #Done with 11312 horizontal wires in 1 hboxes and 11845 vertical wires in 1 hboxes.
[05/30 23:36:54   1085s] #Done with 1639 horizontal wires in 1 hboxes and 1816 vertical wires in 1 hboxes.
[05/30 23:36:54   1085s] #Complete Track Assignment.
[05/30 23:36:54   1086s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:36:54   1086s] #Total wire length = 639573 um.
[05/30 23:36:54   1086s] #Total half perimeter of net bounding box = 558241 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal1 = 11681 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal2 = 138171 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal3 = 212223 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal4 = 136830 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal5 = 118143 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal6 = 22524 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:36:54   1086s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:36:54   1086s] #Total number of vias = 169474
[05/30 23:36:54   1086s] #Up-Via Summary (total 169474):
[05/30 23:36:54   1086s] #           
[05/30 23:36:54   1086s] #-----------------------
[05/30 23:36:54   1086s] # Metal1          76681
[05/30 23:36:54   1086s] # Metal2          63947
[05/30 23:36:54   1086s] # Metal3          20877
[05/30 23:36:54   1086s] # Metal4           6862
[05/30 23:36:54   1086s] # Metal5           1107
[05/30 23:36:54   1086s] #-----------------------
[05/30 23:36:54   1086s] #                169474 
[05/30 23:36:54   1086s] #
[05/30 23:36:54   1086s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1666.55 (MB), peak = 1684.98 (MB)
[05/30 23:36:54   1086s] #
[05/30 23:36:54   1086s] #number of short segments in preferred routing layers
[05/30 23:36:54   1086s] #	
[05/30 23:36:54   1086s] #	
[05/30 23:36:54   1086s] #
[05/30 23:36:54   1086s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/30 23:36:54   1086s] #Cpu time = 00:00:17
[05/30 23:36:54   1086s] #Elapsed time = 00:00:18
[05/30 23:36:54   1086s] #Increased memory = 101.30 (MB)
[05/30 23:36:54   1086s] #Total memory = 1666.55 (MB)
[05/30 23:36:54   1086s] #Peak memory = 1684.98 (MB)
[05/30 23:36:55   1086s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:36:55   1087s] #
[05/30 23:36:55   1087s] #Start Detail Routing..
[05/30 23:36:55   1087s] #start initial detail routing ...
[05/30 23:36:56   1087s] ### For initial detail routing, marked 9221 dont-route nets (design has 0 dirty nets, 16690 dirty-areas, pro-iter=0,is-in-pro:0)
[05/30 23:38:40   1192s] # ECO: 0.8% of the total area was rechecked for DRC, and 90.3% required routing.
[05/30 23:38:40   1192s] #   number of violations = 538
[05/30 23:38:40   1192s] #
[05/30 23:38:40   1192s] #    By Layer and Type :
[05/30 23:38:40   1192s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[05/30 23:38:40   1192s] #	Metal1        0        1       16        0       17
[05/30 23:38:40   1192s] #	Metal2       25        0      492        4      521
[05/30 23:38:40   1192s] #	Totals       25        1      508        4      538
[05/30 23:38:40   1192s] #5602 out of 20622 instances (27.2%) need to be verified(marked ipoed), dirty area = 17.8%.
[05/30 23:38:41   1192s] #0.0% of the total area is being checked for drcs
[05/30 23:38:41   1192s] #0.0% of the total area was checked
[05/30 23:38:41   1192s] #   number of violations = 538
[05/30 23:38:41   1192s] #
[05/30 23:38:41   1192s] #    By Layer and Type :
[05/30 23:38:41   1192s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[05/30 23:38:41   1192s] #	Metal1        0        1       16        0       17
[05/30 23:38:41   1192s] #	Metal2       25        0      492        4      521
[05/30 23:38:41   1192s] #	Totals       25        1      508        4      538
[05/30 23:38:41   1192s] #cpu time = 00:01:45, elapsed time = 00:01:45, memory = 1658.90 (MB), peak = 1684.98 (MB)
[05/30 23:38:41   1193s] #start 1st optimization iteration ...
[05/30 23:39:07   1218s] #   number of violations = 5
[05/30 23:39:07   1218s] #
[05/30 23:39:07   1218s] #    By Layer and Type :
[05/30 23:39:07   1218s] #	         MetSpc    Short   Totals
[05/30 23:39:07   1218s] #	Metal1        1        0        1
[05/30 23:39:07   1218s] #	Metal2        1        2        3
[05/30 23:39:07   1218s] #	Metal3        0        1        1
[05/30 23:39:07   1218s] #	Totals        2        3        5
[05/30 23:39:07   1218s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1639.13 (MB), peak = 1684.98 (MB)
[05/30 23:39:07   1218s] #start 2nd optimization iteration ...
[05/30 23:39:07   1219s] #   number of violations = 0
[05/30 23:39:07   1219s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1639.28 (MB), peak = 1684.98 (MB)
[05/30 23:39:07   1219s] #Complete Detail Routing.
[05/30 23:39:08   1219s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:39:08   1219s] #Total wire length = 626574 um.
[05/30 23:39:08   1219s] #Total half perimeter of net bounding box = 558241 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal1 = 5261 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal2 = 127555 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal3 = 201501 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal4 = 142871 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal5 = 125864 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal6 = 23522 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:39:08   1219s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:39:08   1219s] #Total number of vias = 185985
[05/30 23:39:08   1219s] #Up-Via Summary (total 185985):
[05/30 23:39:08   1219s] #           
[05/30 23:39:08   1219s] #-----------------------
[05/30 23:39:08   1219s] # Metal1          77007
[05/30 23:39:08   1219s] # Metal2          72783
[05/30 23:39:08   1219s] # Metal3          26110
[05/30 23:39:08   1219s] # Metal4           8729
[05/30 23:39:08   1219s] # Metal5           1356
[05/30 23:39:08   1219s] #-----------------------
[05/30 23:39:08   1219s] #                185985 
[05/30 23:39:08   1219s] #
[05/30 23:39:08   1219s] #Total number of DRC violations = 0
[05/30 23:39:08   1219s] #Cpu time = 00:02:13
[05/30 23:39:08   1219s] #Elapsed time = 00:02:13
[05/30 23:39:08   1219s] #Increased memory = -53.78 (MB)
[05/30 23:39:08   1219s] #Total memory = 1612.77 (MB)
[05/30 23:39:08   1219s] #Peak memory = 1684.98 (MB)
[05/30 23:39:08   1219s] #
[05/30 23:39:08   1219s] #start routing for process antenna violation fix ...
[05/30 23:39:08   1219s] ### max drc and si pitch = 3420 ( 1.71000 um) MT-safe pitch = 1380 ( 0.69000 um) patch pitch = 7000 ( 3.50000 um)
[05/30 23:39:10   1221s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1614.06 (MB), peak = 1684.98 (MB)
[05/30 23:39:10   1221s] #
[05/30 23:39:10   1221s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:39:10   1221s] #Total wire length = 626574 um.
[05/30 23:39:10   1221s] #Total half perimeter of net bounding box = 558241 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal1 = 5261 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal2 = 127555 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal3 = 201501 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal4 = 142871 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal5 = 125864 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal6 = 23522 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:39:10   1221s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:39:10   1221s] #Total number of vias = 185985
[05/30 23:39:10   1221s] #Up-Via Summary (total 185985):
[05/30 23:39:10   1221s] #           
[05/30 23:39:10   1221s] #-----------------------
[05/30 23:39:10   1221s] # Metal1          77007
[05/30 23:39:10   1221s] # Metal2          72783
[05/30 23:39:10   1221s] # Metal3          26110
[05/30 23:39:10   1221s] # Metal4           8729
[05/30 23:39:10   1221s] # Metal5           1356
[05/30 23:39:10   1221s] #-----------------------
[05/30 23:39:10   1221s] #                185985 
[05/30 23:39:10   1221s] #
[05/30 23:39:10   1221s] #Total number of DRC violations = 0
[05/30 23:39:10   1221s] #Total number of net violated process antenna rule = 0
[05/30 23:39:10   1221s] #
[05/30 23:39:12   1224s] #
[05/30 23:39:12   1224s] #Total number of nets with non-default rule or having extra spacing = 53
[05/30 23:39:12   1224s] #Total wire length = 626574 um.
[05/30 23:39:12   1224s] #Total half perimeter of net bounding box = 558241 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal1 = 5261 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal2 = 127555 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal3 = 201501 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal4 = 142871 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal5 = 125864 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal6 = 23522 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal7 = 0 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal8 = 0 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal9 = 0 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal10 = 0 um.
[05/30 23:39:12   1224s] #Total wire length on LAYER Metal11 = 0 um.
[05/30 23:39:12   1224s] #Total number of vias = 185985
[05/30 23:39:12   1224s] #Up-Via Summary (total 185985):
[05/30 23:39:12   1224s] #           
[05/30 23:39:12   1224s] #-----------------------
[05/30 23:39:12   1224s] # Metal1          77007
[05/30 23:39:12   1224s] # Metal2          72783
[05/30 23:39:12   1224s] # Metal3          26110
[05/30 23:39:12   1224s] # Metal4           8729
[05/30 23:39:12   1224s] # Metal5           1356
[05/30 23:39:12   1224s] #-----------------------
[05/30 23:39:12   1224s] #                185985 
[05/30 23:39:12   1224s] #
[05/30 23:39:12   1224s] #Total number of DRC violations = 0
[05/30 23:39:12   1224s] #Total number of net violated process antenna rule = 0
[05/30 23:39:12   1224s] #
[05/30 23:39:12   1224s] #detailRoute Statistics:
[05/30 23:39:12   1224s] #Cpu time = 00:02:18
[05/30 23:39:12   1224s] #Elapsed time = 00:02:18
[05/30 23:39:12   1224s] #Increased memory = -52.17 (MB)
[05/30 23:39:12   1224s] #Total memory = 1614.38 (MB)
[05/30 23:39:12   1224s] #Peak memory = 1684.98 (MB)
[05/30 23:39:12   1224s] #Updating routing design signature
[05/30 23:39:12   1224s] #Created 488 library cell signatures
[05/30 23:39:12   1224s] #Created 20696 NETS and 0 SPECIALNETS signatures
[05/30 23:39:12   1224s] #Created 20622 instance signatures
[05/30 23:39:12   1224s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.55 (MB), peak = 1684.98 (MB)
[05/30 23:39:13   1224s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.55 (MB), peak = 1684.98 (MB)
[05/30 23:39:13   1225s] #
[05/30 23:39:13   1225s] #globalDetailRoute statistics:
[05/30 23:39:13   1225s] #Cpu time = 00:02:38
[05/30 23:39:13   1225s] #Elapsed time = 00:02:38
[05/30 23:39:13   1225s] #Increased memory = -18.62 (MB)
[05/30 23:39:13   1225s] #Total memory = 1570.32 (MB)
[05/30 23:39:13   1225s] #Peak memory = 1684.98 (MB)
[05/30 23:39:13   1225s] #Number of warnings = 23
[05/30 23:39:13   1225s] #Total number of warnings = 68
[05/30 23:39:13   1225s] #Number of fails = 0
[05/30 23:39:13   1225s] #Total number of fails = 0
[05/30 23:39:13   1225s] #Complete globalDetailRoute on Mon May 30 23:39:13 2022
[05/30 23:39:13   1225s] #
[05/30 23:39:13   1225s] ### 
[05/30 23:39:13   1225s] ###   Scalability Statistics
[05/30 23:39:13   1225s] ### 
[05/30 23:39:13   1225s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:39:13   1225s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/30 23:39:13   1225s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:39:13   1225s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/30 23:39:13   1225s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/30 23:39:13   1225s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/30 23:39:13   1225s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/30 23:39:13   1225s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/30 23:39:13   1225s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/30 23:39:13   1225s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[05/30 23:39:13   1225s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[05/30 23:39:13   1225s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[05/30 23:39:13   1225s] ###   Detail Routing                |        00:02:13|        00:02:13|             1.0|
[05/30 23:39:13   1225s] ###   Antenna Fixing                |        00:00:05|        00:00:05|             1.0|
[05/30 23:39:13   1225s] ###   Entire Command                |        00:02:38|        00:02:38|             1.0|
[05/30 23:39:13   1225s] ### --------------------------------+----------------+----------------+----------------+
[05/30 23:39:13   1225s] ### 
[05/30 23:39:13   1225s] **optDesign ... cpu = 0:05:06, real = 0:05:08, mem = 1550.7M, totSessionCpu=0:20:25 **
[05/30 23:39:13   1225s] -routeWithEco false                       # bool, default=false
[05/30 23:39:13   1225s] -routeSelectedNetOnly false               # bool, default=false
[05/30 23:39:13   1225s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/30 23:39:13   1225s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/30 23:39:13   1225s] New Signature Flow (restoreNanoRouteOptions) ....
[05/30 23:39:13   1225s] Extraction called for design 'microcontroller_interface_8_8' of instances=20622 and nets=20696 using extraction engine 'postRoute' at effort level 'high' .
[05/30 23:39:13   1225s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/30 23:39:14   1226s] Nets changed is large. Going for full-chip extraction
[05/30 23:39:17   1228s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/30 23:39:17   1228s] 
[05/30 23:39:17   1228s] IQuantus Extraction engine initialization using 1 tech files:
[05/30 23:39:17   1228s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/30 23:39:17   1228s] 
[05/30 23:39:17   1228s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:39:18   1229s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:39:14_16162_ywBQyS/extr.microcontroller_interface_8_8.layermap.log'.
[05/30 23:39:18   1229s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:39:18   1229s] IQuantus Extraction engine initialized successfully.
[05/30 23:39:18   1229s] 
[05/30 23:39:18   1229s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:39:14_16162_ywBQyS/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/30 23:39:18   1229s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 1852.918M)
[05/30 23:39:18   1229s] 
[05/30 23:39:18   1229s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1852.980M)
[05/30 23:39:22   1232s] Geometry processing of nets STARTED.................... DONE (NETS: 20691  Geometries: 465180  CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 1853.051M)
[05/30 23:39:25   1235s] 
[05/30 23:39:25   1235s] Extraction of Geometries STARTED.
[05/30 23:39:25   1235s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:40:20   1291s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:40:20   1291s] Extraction of Geometries DONE (NETS: 20691  CPU Time: 0:00:55.1  Real Time: 0:00:55.0  MEM: 1980.719M)
[05/30 23:40:20   1291s] 
[05/30 23:40:20   1291s] Parasitic Network Creation STARTED
[05/30 23:40:20   1291s] Creating parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for storing RC.
[05/30 23:40:21   1291s] ...................
[05/30 23:40:22   1293s] Number of Extracted Resistors     : 349051
[05/30 23:40:22   1293s] Number of Extracted Ground Caps   : 370856
[05/30 23:40:22   1293s] Number of Extracted Coupling Caps : 95200
[05/30 23:40:22   1293s] Parasitic Network Creation DONE (Nets: 20691  CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1980.723M)
[05/30 23:40:22   1293s] 
[05/30 23:40:22   1293s] IQuantus Extraction engine is being closed... 
[05/30 23:40:23   1293s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1980.719M)
[05/30 23:40:23   1293s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:40:23   1293s] processing rcdb (/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/30 23:40:23   1294s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=1980.719M)
[05/30 23:40:23   1294s] IQuantus Fullchip Extraction DONE (CPU Time: 0:01:09  Real Time: 0:01:10  MEM: 1980.719M)
[05/30 23:40:23   1294s] **optDesign ... cpu = 0:06:15, real = 0:06:18, mem = 1617.8M, totSessionCpu=0:21:34 **
[05/30 23:40:23   1294s] Starting SI iteration 1 using Infinite Timing Windows
[05/30 23:40:23   1294s] Begin IPO call back ...
[05/30 23:40:24   1294s] End IPO call back ...
[05/30 23:40:24   1295s] #################################################################################
[05/30 23:40:24   1295s] # Design Stage: PostRoute
[05/30 23:40:24   1295s] # Design Name: microcontroller_interface_8_8
[05/30 23:40:24   1295s] # Design Mode: 45nm
[05/30 23:40:24   1295s] # Analysis Mode: MMMC OCV 
[05/30 23:40:24   1295s] # Parasitics Mode: SPEF/RCDB
[05/30 23:40:24   1295s] # Signoff Settings: SI On 
[05/30 23:40:24   1295s] #################################################################################
[05/30 23:40:25   1295s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:40:25   1295s] Setting infinite Tws ...
[05/30 23:40:25   1295s] First Iteration Infinite Tw... 
[05/30 23:40:25   1295s] Calculate early delays in OCV mode...
[05/30 23:40:25   1295s] Calculate late delays in OCV mode...
[05/30 23:40:25   1295s] Topological Sorting (REAL = 0:00:00.0, MEM = 1890.5M, InitMEM = 1887.4M)
[05/30 23:40:25   1295s] Start delay calculation (fullDC) (1 T). (MEM=1890.55)
[05/30 23:40:25   1295s] Initializing multi-corner resistance tables ...
[05/30 23:40:25   1296s] End AAE Lib Interpolated Model. (MEM=1906.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:40:25   1296s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d' for reading.
[05/30 23:40:25   1296s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1907.0M)
[05/30 23:40:25   1296s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:40:36   1306s] Total number of fetched objects 25406
[05/30 23:40:36   1306s] AAE_INFO-618: Total number of nets in the design is 20696,  100.0 percent of the nets selected for SI analysis
[05/30 23:40:36   1306s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/30 23:40:36   1306s] End delay calculation. (MEM=1954.65 CPU=0:00:10.1 REAL=0:00:10.0)
[05/30 23:40:36   1306s] End delay calculation (fullDC). (MEM=1954.65 CPU=0:00:10.8 REAL=0:00:11.0)
[05/30 23:40:36   1306s] *** CDM Built up (cpu=0:00:11.7  real=0:00:12.0  mem= 1954.7M) ***
[05/30 23:40:37   1307s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1954.7M)
[05/30 23:40:37   1307s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 23:40:37   1307s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1954.7M)
[05/30 23:40:37   1307s] Starting SI iteration 2
[05/30 23:40:37   1307s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:40:37   1307s] Calculate early delays in OCV mode...
[05/30 23:40:37   1307s] Calculate late delays in OCV mode...
[05/30 23:40:37   1307s] Start delay calculation (fullDC) (1 T). (MEM=1917.77)
[05/30 23:40:37   1307s] End AAE Lib Interpolated Model. (MEM=1917.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:40:38   1309s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 157. 
[05/30 23:40:38   1309s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 25406. 
[05/30 23:40:38   1309s] Total number of fetched objects 25406
[05/30 23:40:38   1309s] AAE_INFO-618: Total number of nets in the design is 20696,  26.2 percent of the nets selected for SI analysis
[05/30 23:40:38   1309s] End delay calculation. (MEM=1923.92 CPU=0:00:01.2 REAL=0:00:01.0)
[05/30 23:40:38   1309s] End delay calculation (fullDC). (MEM=1923.92 CPU=0:00:01.4 REAL=0:00:01.0)
[05/30 23:40:38   1309s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1923.9M) ***
[05/30 23:40:40   1310s] *** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=0:21:50 mem=1923.9M)
[05/30 23:40:40   1310s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.033, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.033, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1923.9M
[05/30 23:40:40   1310s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1923.9M
[05/30 23:40:40   1311s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.469  |  6.108  |  4.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    128 (565)     |   -0.149   |    128 (565)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.096%
------------------------------------------------------------
**optDesign ... cpu = 0:06:32, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:51 **
[05/30 23:40:41   1311s] **optDesign ... cpu = 0:06:32, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:51 **
[05/30 23:40:41   1311s] GigaOpt: LEF-safe recovery is disabled in the current flow
[05/30 23:40:41   1311s] Running postRoute recovery in postEcoRoute mode
[05/30 23:40:41   1311s] **optDesign ... cpu = 0:06:32, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:51 **
[05/30 23:40:41   1312s]   Timing/DRV Snapshot: (TGT)
[05/30 23:40:41   1312s]      Weighted WNS: 0.000
[05/30 23:40:41   1312s]       All  PG WNS: 0.000
[05/30 23:40:41   1312s]       High PG WNS: 0.000
[05/30 23:40:41   1312s]       All  PG TNS: 0.000
[05/30 23:40:41   1312s]       High PG TNS: 0.000
[05/30 23:40:41   1312s]          Tran DRV: 128
[05/30 23:40:41   1312s]           Cap DRV: 0
[05/30 23:40:41   1312s]        Fanout DRV: 0
[05/30 23:40:41   1312s]            Glitch: 4
[05/30 23:40:41   1312s]    Category Slack: { [L, 4.469] [H, 6.108] }
[05/30 23:40:41   1312s] 
[05/30 23:40:41   1312s] Checking setup slack degradation ...
[05/30 23:40:41   1312s] 
[05/30 23:40:41   1312s] Recovery Manager:
[05/30 23:40:41   1312s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/30 23:40:41   1312s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/30 23:40:41   1312s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/30 23:40:41   1312s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/30 23:40:41   1312s] 
[05/30 23:40:41   1312s] **INFO: DRV recovery is disabled in current flow
[05/30 23:40:41   1312s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1886.77M, totSessionCpu=0:21:52).
[05/30 23:40:41   1312s] **optDesign ... cpu = 0:06:33, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:52 **
[05/30 23:40:41   1312s] 
[05/30 23:40:41   1312s] Latch borrow mode reset to max_borrow
[05/30 23:40:42   1313s] Reported timing to dir ./timingReports
[05/30 23:40:42   1313s] **optDesign ... cpu = 0:06:34, real = 0:06:37, mem = 1676.7M, totSessionCpu=0:21:53 **
[05/30 23:40:42   1313s] End AAE Lib Interpolated Model. (MEM=1886.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:40:42   1313s] Begin: glitch net info
[05/30 23:40:42   1313s] glitchNet FE_PHN4177_DUT2_operand_array_145 slk -0.0243 siFix 0 extSpace 0 prio 0
[05/30 23:40:42   1313s] glitchNet DUT2_instruction_array[3432] slk -0.0126 siFix 0 extSpace 0 prio 0
[05/30 23:40:42   1313s] glitchNet DUT2_instruction_array[2080] slk -0.0081 siFix 0 extSpace 0 prio 0
[05/30 23:40:42   1313s] glitchNet DUT2_instruction_array[1403] slk -0.0009 siFix 0 extSpace 0 prio 0
[05/30 23:40:42   1313s] glitch slack range: number of glitch nets
[05/30 23:40:42   1313s] glitch slack < -0.32 : 0
[05/30 23:40:42   1313s] -0.32 < glitch slack < -0.28 : 0
[05/30 23:40:42   1313s] -0.28 < glitch slack < -0.24 : 0
[05/30 23:40:42   1313s] -0.24 < glitch slack < -0.2 : 0
[05/30 23:40:42   1313s] -0.2 < glitch slack < -0.16 : 0
[05/30 23:40:42   1313s] -0.16 < glitch slack < -0.12 : 0
[05/30 23:40:42   1313s] -0.12 < glitch slack < -0.08 : 0
[05/30 23:40:42   1313s] -0.08 < glitch slack < -0.04 : 0
[05/30 23:40:42   1313s] -0.04 < glitch slack : 4
[05/30 23:40:42   1313s] End: glitch net info
[05/30 23:40:42   1313s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.001, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.034, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.035, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.005, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1886.8M
[05/30 23:40:42   1313s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:40:42   1313s] End AAE Lib Interpolated Model. (MEM=1886.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:40:42   1313s] **INFO: Starting Blocking QThread with 1 CPU
[05/30 23:40:42   1313s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/30 23:40:42   1313s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/30 23:40:42   1313s] Starting SI iteration 1 using Infinite Timing Windows
[05/30 23:40:42   1313s] Begin IPO call back ...
[05/30 23:40:42   1313s] End IPO call back ...
[05/30 23:40:42   1313s] #################################################################################
[05/30 23:40:42   1313s] # Design Stage: PostRoute
[05/30 23:40:42   1313s] # Design Name: microcontroller_interface_8_8
[05/30 23:40:42   1313s] # Design Mode: 45nm
[05/30 23:40:42   1313s] # Analysis Mode: MMMC OCV 
[05/30 23:40:42   1313s] # Parasitics Mode: SPEF/RCDB
[05/30 23:40:42   1313s] # Signoff Settings: SI On 
[05/30 23:40:42   1313s] #################################################################################
[05/30 23:40:42   1313s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:40:42   1313s] Setting infinite Tws ...
[05/30 23:40:42   1313s] First Iteration Infinite Tw... 
[05/30 23:40:42   1313s] Calculate late delays in OCV mode...
[05/30 23:40:42   1313s] Calculate early delays in OCV mode...
[05/30 23:40:42   1313s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/30 23:40:42   1313s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/30 23:40:42   1313s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[05/30 23:40:42   1313s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:40:42   1313s] Total number of fetched objects 25406
[05/30 23:40:42   1313s] AAE_INFO-618: Total number of nets in the design is 20696,  100.0 percent of the nets selected for SI analysis
[05/30 23:40:42   1313s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/30 23:40:42   1313s] End delay calculation. (MEM=0 CPU=0:00:09.3 REAL=0:00:10.0)
[05/30 23:40:42   1313s] End delay calculation (fullDC). (MEM=0 CPU=0:00:09.9 REAL=0:00:10.0)
[05/30 23:40:42   1313s] *** CDM Built up (cpu=0:00:10.3  real=0:00:11.0  mem= 0.0M) ***
[05/30 23:40:42   1313s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/30 23:40:42   1313s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 23:40:42   1313s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 0.0M)
[05/30 23:40:42   1313s] Starting SI iteration 2
[05/30 23:40:42   1313s] AAE_INFO: 1 threads acquired from CTE.
[05/30 23:40:42   1313s] Calculate late delays in OCV mode...
[05/30 23:40:42   1313s] Calculate early delays in OCV mode...
[05/30 23:40:42   1313s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/30 23:40:42   1313s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 23:40:42   1313s] Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
[05/30 23:40:42   1313s] Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 205. 
[05/30 23:40:42   1313s] Total number of fetched objects 25406
[05/30 23:40:42   1313s] AAE_INFO-618: Total number of nets in the design is 20696,  76.3 percent of the nets selected for SI analysis
[05/30 23:40:42   1313s] End delay calculation. (MEM=0 CPU=0:00:07.3 REAL=0:00:07.0)
[05/30 23:40:42   1313s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.5 REAL=0:00:07.0)
[05/30 23:40:42   1313s] *** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 0.0M) ***
[05/30 23:40:42   1313s] *** Done Building Timing Graph (cpu=0:00:20.9 real=0:00:22.0 totSessionCpu=0:00:54.9 mem=0.0M)
[05/30 23:40:42   1313s] *** QThread HoldRpt [finish] : cpu/real = 0:00:22.4/0:00:23.0 (1.0), mem = 0.0M
[05/30 23:41:05   1335s]  
_______________________________________________________________________
[05/30 23:41:08   1337s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.469  |  6.108  |  4.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.048  | -0.048  |  0.012  |
|           TNS (ns):| -3.989  | -3.989  |  0.000  |
|    Violating Paths:|   733   |   733   |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    128 (565)     |   -0.149   |    128 (565)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.096%
Total number of glitch violations: 4
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:24.3, REAL=0:00:26.0, MEM=1888.8M
[05/30 23:41:08   1337s] **optDesign ... cpu = 0:06:58, real = 0:07:03, mem = 1676.7M, totSessionCpu=0:22:17 **
[05/30 23:41:08   1337s]  ReSet Options after AAE Based Opt flow 
[05/30 23:41:08   1337s] *** Finished optDesign ***
[05/30 23:41:08   1337s] 
[05/30 23:41:08   1337s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:00 real=  0:07:04)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:10 real=  0:01:11)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:02:26 real=  0:02:27)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:38 real=  0:02:38)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.3 real=0:00:17.4)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[05/30 23:41:08   1337s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/30 23:41:08   1337s] Info: pop threads available for lower-level modules during optimization.
[05/30 23:41:08   1337s] Deleting Lib Analyzer.
[05/30 23:41:08   1337s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1886.8M)
[05/30 23:41:08   1337s] Info: Destroy the CCOpt slew target map.
[05/30 23:41:44   1341s] <CMD> getFillerMode -quiet
[05/30 23:42:01   1343s] <CMD> addFiller -cell FILL8LVT FILL64LVT FILL4LVT FILL32LVT FILL2LVT FILL16LVT FILL1LVT -prefix FILLER
[05/30 23:42:01   1343s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/30 23:42:01   1343s] Type 'man IMPSP-5217' for more detail.
[05/30 23:42:01   1343s] OPERPROF: Starting DPlace-Init at level 1, MEM:1886.8M
[05/30 23:42:01   1343s] #spOpts: N=45 
[05/30 23:42:01   1343s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1886.8M
[05/30 23:42:01   1343s] Core basic site is CoreSite
[05/30 23:42:01   1343s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1886.8M
[05/30 23:42:01   1343s] SiteArray: one-level site array dimensions = 178 x 1548
[05/30 23:42:01   1343s] SiteArray: use 1,102,176 bytes
[05/30 23:42:01   1343s] SiteArray: current memory after site array memory allocatiion 1886.8M
[05/30 23:42:01   1343s] SiteArray: FP blocked sites are writable
[05/30 23:42:01   1343s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.007, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.010, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1886.8M
[05/30 23:42:01   1343s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1886.8M
[05/30 23:42:01   1343s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 23:42:01   1343s] Mark StBox On SiteArr starts
[05/30 23:42:02   1343s] Mark StBox On SiteArr ends
[05/30 23:42:02   1343s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.490, REAL:0.478, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.490, REAL:0.480, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.001, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.540, REAL:0.537, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1886.8M
[05/30 23:42:02   1343s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.002, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.560, REAL:0.557, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.560, REAL:0.558, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:02   1344s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=1886.8MB).
[05/30 23:42:02   1344s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.600, REAL:0.603, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1886.8M
[05/30 23:42:02   1344s]   Signal wire search tree: 434405 elements. (cpu=0:00:00.2, mem=0.0M)
[05/30 23:42:02   1344s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.240, REAL:0.237, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1886.8M
[05/30 23:42:02   1344s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1886.8M
[05/30 23:42:03   1345s] *INFO: Adding fillers to top-module.
[05/30 23:42:03   1345s] *INFO:   Added 313 filler insts (cell FILL64LVT / prefix FILLER).
[05/30 23:42:03   1345s] *INFO:   Added 69 filler insts (cell FILL32LVT / prefix FILLER).
[05/30 23:42:03   1345s] *INFO:   Added 109 filler insts (cell FILL16LVT / prefix FILLER).
[05/30 23:42:03   1345s] *INFO:   Added 291 filler insts (cell FILL8LVT / prefix FILLER).
[05/30 23:42:03   1345s] *INFO:   Added 2674 filler insts (cell FILL4LVT / prefix FILLER).
[05/30 23:42:03   1345s] *INFO:   Added 6702 filler insts (cell FILL2LVT / prefix FILLER).
[05/30 23:42:03   1345s] *INFO:   Added 7139 filler insts (cell FILL1LVT / prefix FILLER).
[05/30 23:42:03   1345s] *INFO: Total 17297 filler insts added - prefix FILLER (CPU: 0:00:02.0).
[05/30 23:42:03   1345s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:1.160, REAL:1.168, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1886.8M
[05/30 23:42:03   1345s] For 17297 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/30 23:42:03   1345s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.010, REAL:0.007, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:1.180, REAL:1.176, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:1.180, REAL:1.177, MEM:1886.8M
[05/30 23:42:03   1345s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/30 23:42:03   1345s] *INFO: Second pass addFiller without DRC checking.
[05/30 23:42:03   1345s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1886.8M
[05/30 23:42:03   1345s] *INFO: Adding fillers to top-module.
[05/30 23:42:03   1345s] *INFO:   Added 0 filler inst  (cell FILL64LVT / prefix FILLER_incr).
[05/30 23:42:03   1345s] *INFO:   Added 0 filler inst  (cell FILL32LVT / prefix FILLER_incr).
[05/30 23:42:03   1345s] *INFO:   Added 0 filler inst  (cell FILL16LVT / prefix FILLER_incr).
[05/30 23:42:03   1345s] *INFO:   Added 0 filler inst  (cell FILL8LVT / prefix FILLER_incr).
[05/30 23:42:03   1345s] *INFO:   Added 0 filler inst  (cell FILL4LVT / prefix FILLER_incr).
[05/30 23:42:03   1345s] *INFO:   Added 0 filler inst  (cell FILL2LVT / prefix FILLER_incr).
[05/30 23:42:03   1345s] *INFO:   Added 50 filler insts (cell FILL1LVT / prefix FILLER_incr).
[05/30 23:42:03   1345s] *INFO: Total 50 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/30 23:42:03   1345s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.010, REAL:0.011, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1886.8M
[05/30 23:42:03   1345s] For 50 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/30 23:42:03   1345s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.000, REAL:0.001, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.010, REAL:0.013, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.010, REAL:0.013, MEM:1886.8M
[05/30 23:42:03   1345s] Pre-route DRC Violation:	50
[05/30 23:42:03   1345s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1886.8M
[05/30 23:42:03   1345s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1886.8M
[05/30 23:42:11   1346s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/30 23:42:11   1346s] <CMD> verifyGeometry
[05/30 23:42:11   1346s]  *** Starting Verify Geometry (MEM: 1886.8) ***
[05/30 23:42:11   1346s] 
[05/30 23:42:11   1346s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/30 23:42:11   1346s]   VERIFY GEOMETRY ...... Starting Verification
[05/30 23:42:11   1346s]   VERIFY GEOMETRY ...... Initializing
[05/30 23:42:11   1346s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/30 23:42:11   1346s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/30 23:42:11   1346s]                   ...... bin size: 1920
[05/30 23:42:11   1346s]   VERIFY GEOMETRY ...... SubArea : 1 of 9
[05/30 23:42:12   1347s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[05/30 23:42:12   1347s] VG: elapsed time: 1.00
[05/30 23:42:12   1347s] Begin Summary ...
[05/30 23:42:12   1347s]   Cells       : 0
[05/30 23:42:12   1347s]   SameNet     : 0
[05/30 23:42:12   1347s]   Wiring      : 0
[05/30 23:42:12   1347s]   Antenna     : 0
[05/30 23:42:12   1347s]   Short       : 1000
[05/30 23:42:12   1347s]   Overlap     : 0
[05/30 23:42:12   1347s] End Summary
[05/30 23:42:12   1347s] 
[05/30 23:42:12   1347s]   Verification Complete : 1000 Viols.  0 Wrngs.
[05/30 23:42:12   1347s] 
[05/30 23:42:12   1347s] **********End: VERIFY GEOMETRY**********
[05/30 23:42:12   1347s]  *** verify geometry (CPU: 0:00:00.9  MEM: 127.7M)
[05/30 23:42:12   1347s] 
[05/30 23:42:12   1347s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/30 23:42:17   1347s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/30 23:42:17   1347s] VERIFY_CONNECTIVITY use new engine.
[05/30 23:42:17   1347s] 
[05/30 23:42:17   1347s] ******** Start: VERIFY CONNECTIVITY ********
[05/30 23:42:17   1347s] Start Time: Mon May 30 23:42:17 2022
[05/30 23:42:17   1347s] 
[05/30 23:42:17   1347s] Design Name: microcontroller_interface_8_8
[05/30 23:42:17   1347s] Database Units: 2000
[05/30 23:42:17   1347s] Design Boundary: (0.0000, 0.0000) (339.6000, 334.4000)
[05/30 23:42:17   1347s] Error Limit = 1000; Warning Limit = 50
[05/30 23:42:17   1347s] Check all nets
[05/30 23:42:17   1348s] **** 23:42:17 **** Processed 5000 nets.
[05/30 23:42:18   1348s] **** 23:42:18 **** Processed 10000 nets.
[05/30 23:42:18   1349s] **** 23:42:18 **** Processed 15000 nets.
[05/30 23:42:18   1349s] **** 23:42:18 **** Processed 20000 nets.
[05/30 23:42:19   1350s] Net vdd!: has special routes with opens, has regular routing with opens.
[05/30 23:42:20   1350s] Net vss!: has special routes with opens, has regular routing with opens.
[05/30 23:42:20   1350s] 
[05/30 23:42:20   1350s] Begin Summary 
[05/30 23:42:20   1350s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[05/30 23:42:20   1350s]     179 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/30 23:42:20   1350s]     181 total info(s) created.
[05/30 23:42:20   1350s] End Summary
[05/30 23:42:20   1350s] 
[05/30 23:42:20   1350s] End Time: Mon May 30 23:42:20 2022
[05/30 23:42:20   1350s] Time Elapsed: 0:00:03.0
[05/30 23:42:20   1350s] 
[05/30 23:42:20   1350s] ******** End: VERIFY CONNECTIVITY ********
[05/30 23:42:20   1350s]   Verification Complete : 181 Viols.  0 Wrngs.
[05/30 23:42:20   1350s]   (CPU Time: 0:00:02.8  MEM: 0.000M)
[05/30 23:42:20   1350s] 
[05/30 23:42:30   1352s] <CMD> verifyProcessAntenna -report microcontroller_interface_8_8.antenna.rpt -error 1000
[05/30 23:42:30   1352s] 
[05/30 23:42:30   1352s] ******* START VERIFY ANTENNA ********
[05/30 23:42:30   1352s] Report File: microcontroller_interface_8_8.antenna.rpt
[05/30 23:42:30   1352s] LEF Macro File: microcontroller_interface_8_8.antenna.lef
[05/30 23:42:31   1352s] 5000 nets processed: 0 violations
[05/30 23:42:32   1353s] 10000 nets processed: 0 violations
[05/30 23:42:32   1353s] 15000 nets processed: 0 violations
[05/30 23:42:33   1354s] 20000 nets processed: 0 violations
[05/30 23:42:33   1354s] Verification Complete: 0 Violations
[05/30 23:42:33   1354s] ******* DONE VERIFY ANTENNA ********
[05/30 23:42:33   1354s] (CPU Time: 0:00:02.6  MEM: 0.000M)
[05/30 23:42:33   1354s] 
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[05/30 23:42:43   1355s] <CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt
[05/30 23:42:43   1355s] 
[05/30 23:42:43   1355s] ******** Start: VERIFY DENSITY ********
[05/30 23:42:43   1355s] Density calculation ...... Slot :   1 of   1
[05/30 23:42:50   1363s] 
[05/30 23:42:50   1363s] No density violations were found.
[05/30 23:42:50   1363s] 
[05/30 23:42:50   1363s] ******** End: VERIFY DENSITY ********
[05/30 23:42:50   1363s] VMD: elapsed time: 7.00
[05/30 23:42:50   1363s]      (CPU Time: 0:00:07.3  MEM: 0.000M)
[05/30 23:42:50   1363s] 
[05/30 23:43:36   1371s] <CMD> saveNetlist ../netlist/microcontroller_interface_8_8_layout.v
[05/30 23:43:36   1371s] Writing Netlist "../netlist/microcontroller_interface_8_8_layout.v" ...
[05/30 23:43:50   1373s] <CMD> writeTimingCon -sdc ../timing/postlayout.sdc
[05/30 23:43:50   1373s] **WARN: (IMPSYC-6106):	Using the -sdc parameter produces a constraint file containing SDC standard constraints only. This may cause some design constraints to be dropped.
[05/30 23:44:19   1378s] <CMD> reset_parasitics
[05/30 23:44:19   1378s] **WARN: (IMPEXT-1285):	The data for incremental IQuantus extraction is deleted because when the reset_parasitics command is invoked, the parasitic data is reset. This forces the next IQuantus extraction run to be full chip.
[05/30 23:44:19   1378s] Closing parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_J0jhIC.rcdb.d'. 20691 times net's RC data read were performed.
[05/30 23:44:19   1378s] Performing RC Extraction ...
[05/30 23:44:19   1378s] <CMD> extractRC
[05/30 23:44:19   1378s] Extraction called for design 'microcontroller_interface_8_8' of instances=37969 and nets=20696 using extraction engine 'postRoute' at effort level 'high' .
[05/30 23:44:19   1378s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
[05/30 23:44:19   1378s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[05/30 23:44:21   1380s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[05/30 23:44:21   1380s] 
[05/30 23:44:21   1380s] IQuantus Extraction engine initialization using 1 tech files:
[05/30 23:44:21   1380s] 	../techlibs/qrcTechFile at temperature 25C . 
[05/30 23:44:21   1380s] 
[05/30 23:44:21   1380s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:44:24   1382s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:44:19_16162_fUKKY6/extr.microcontroller_interface_8_8.layermap.log'.
[05/30 23:44:24   1382s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:44:24   1382s] IQuantus Extraction engine initialized successfully.
[05/30 23:44:24   1382s] 
[05/30 23:44:24   1382s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:44:19_16162_fUKKY6/extr.microcontroller_interface_8_8.extraction_options.log'.
[05/30 23:44:24   1382s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 2030.516M)
[05/30 23:44:24   1382s] 
[05/30 23:44:24   1382s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 2030.578M)
[05/30 23:44:28   1386s] Geometry processing of nets STARTED.................... DONE (NETS: 20691  Geometries: 465180  CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 2030.648M)
[05/30 23:44:31   1390s] 
[05/30 23:44:31   1390s] Extraction of Geometries STARTED.
[05/30 23:44:31   1390s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:45:30   1448s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[05/30 23:45:30   1448s] Extraction of Geometries DONE (NETS: 20691  CPU Time: 0:00:57.5  Real Time: 0:00:59.0  MEM: 2090.488M)
[05/30 23:45:30   1448s] 
[05/30 23:45:30   1448s] Parasitic Network Creation STARTED
[05/30 23:45:30   1448s] Creating parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_pFEeXs.rcdb.d' for storing RC.
[05/30 23:45:30   1448s] ...................
[05/30 23:45:32   1450s] Number of Extracted Resistors     : 349051
[05/30 23:45:32   1450s] Number of Extracted Ground Caps   : 370856
[05/30 23:45:32   1450s] Number of Extracted Coupling Caps : 95184
[05/30 23:45:32   1450s] Parasitic Network Creation DONE (Nets: 20691  CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 2106.496M)
[05/30 23:45:32   1450s] 
[05/30 23:45:32   1450s] IQuantus Extraction engine is being closed... 
[05/30 23:45:32   1450s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2106.492M)
[05/30 23:45:32   1450s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_pFEeXs.rcdb.d' for reading.
[05/30 23:45:32   1450s] processing rcdb (/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_pFEeXs.rcdb.d) for hinst (top) of cell (microcontroller_interface_8_8);
[05/30 23:45:33   1451s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=2106.492M)
[05/30 23:45:33   1451s] IQuantus Fullchip Extraction DONE (CPU Time: 0:01:13  Real Time: 0:01:14  MEM: 2106.492M)
[05/30 23:45:33   1451s] <CMD> rcOut -spef ../timing/microcontroller_interface_8_8.spef -rc_corner rc_basic
[05/30 23:45:33   1451s] Opening parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_pFEeXs.rcdb.d' for reading.
[05/30 23:45:33   1451s] RC Out has the following PVT Info:
[05/30 23:45:33   1451s]    RC:rc_basic
[05/30 23:45:33   1451s] Dumping Spef file.....
[05/30 23:45:33   1451s] Printing D_NET...
[05/30 23:45:34   1452s] RC Out from RCDB Completed (CPU Time= 0:00:01.4  MEM= 2084.0M)
[05/30 23:45:34   1452s] Closing parasitic data file '/tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/microcontroller_interface_8_8_16162_pFEeXs.rcdb.d'. 20691 times net's RC data read were performed.
