
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/blaine/.Xilinx/Vivado/2019.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2019.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/blaine/.Xilinx/Vivado/strategies/Vivado Implementation Defaults.Vivado Implementation 2019.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/blaine/.Xilinx/Vivado/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2019.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/blaine/.Xilinx/Vivado/strategies/Vivado Implementation Defaults_3.Vivado Implementation 2019.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/blaine/.Xilinx/Vivado/strategies/Vivado Implementation Defaults_4.Vivado Implementation 2019.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/strategies/VDI2019.psg'
WARNING: [Runs 36-389] Strategy 'Johns Reporting': Report spec 'write_qor_suggestions' version '1.0' doesn't exist in report.xml
WARNING: [Runs 36-389] Strategy 'Johns Reporting': Report spec 'write_qor_suggestions' version '1.0' doesn't exist in report.xml
INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'yes', using local Tcl Store at '/home/blaine/.Xilinx/Vivado/2021.1/XilinxTclStore'.
Sourcing tcl script '/home/blaine/.Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.438 ; gain = 2.023 ; free physical = 66716 ; free virtual = 218399
0 Beta devices matching pattern found, 0 enabled.
source top.tcl -notrace

1. Read QOR Suggestions Summary
-------------------------------

Read QOR Suggestions Summary
+---------------------------------------------+---------------+-------+
|              Suggestion Summary             | Incr Friendly | Total |
+---------------------------------------------+---------------+-------+
| Total Number of Enabled Suggestions         |             1 |     8 |
|   Automatic                                 |             1 |     5 |
|   Manual                                    |             0 |     3 |
|   APPLICABLE_FOR                            |               |       |
|    synth_design                             |             0 |     3 |
|    opt_design                               |             0 |     0 |
|     That overlap with synthesis suggestions |             0 |     0 |
|    place_design                             |             1 |     5 |
|    postplace_phys_opt_design                |             0 |     0 |
|    route_design                             |             0 |     0 |
|    postroute_phys_opt_design                |             0 |     0 |
| Total Number of Disabled Suggestions        |             0 |     0 |
+---------------------------------------------+---------------+-------+


Checking for duplicate suggestions
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-21-1624615463220418
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-2-1624619194946136
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-2-1624619194946136
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-33-1624615463220473 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_TIMING-33-1624615463220473 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-19-1624615463220560 & RQS_CLOCK-15-1624619194946768
No duplicate suggestions found
INFO: [Implflow 47-1266] Can not restore QoR suggestion with ID RQS_TIMING-19-2. New suggestion ID is RQS_TIMING-19-1.
numEnabledStrategySuggestions: 0 enabledStrategySuggsRead: 0
INFO: [Vivado_Tcl 4-1103] Successfully read QoR suggestions file: /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs.
Command: link_design -top top -part xqvu3p-ffrc1517-2LV-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xqvu3p-ffrc1517-2LV-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2852.441 ; gain = 0.000 ; free physical = 65881 ; free virtual = 217565
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/OriginalConstraints/new/constraints.xdc]
Finished Parsing XDC File [/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/OriginalConstraints/new/constraints.xdc]
Parsing XDC File [/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/synth_rqs_copy_1/top/top.xdc]
Finished Parsing XDC File [/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/synth_rqs_copy_1/top/top.xdc]
Checking for duplicate suggestions
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-21-1624615463220418
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-2-1624619194946136
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-9-1624615463220243
2d. Putting RQS_CLOCK-9-1624615463220243 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-9 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_CLOCK-9 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-21-1624615463220418
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-2-1624619194946136
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-9-1624615463220243 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-2-1624619194946136
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-21-1624615463220418
2d. Putting RQS_CLOCK-21-1624615463220418 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-21 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_CLOCK-21 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-2-1624619194946136
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-21-1624615463220418 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_CLOCK-2-1624619194946136
2d. Putting RQS_CLOCK-2-1624619194946136 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-2 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_CLOCK-2 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_CLOCK-1-1624619194946735
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-2-1624619194946136 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_CLOCK-1-1624619194946735
2d. Putting RQS_CLOCK-1-1624619194946735 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-1 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_CLOCK-1 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-44-1624615463220516
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_CLOCK-1-1624619194946735 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_TIMING-44-1624615463220516
2d. Putting RQS_TIMING-44-1624615463220516 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_TIMING-44 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_TIMING-44 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_TIMING-33-1624615463220473
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_TIMING-44-1624615463220516 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-33-1624615463220473 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_TIMING-33-1624615463220473 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-33-1624615463220473 & RQS_TIMING-33-1624615463220473
2d. Putting RQS_TIMING-33-1624615463220473 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_TIMING-33 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_TIMING-33 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
1d. Comparing RQS_TIMING-33-1624615463220473 & RQS_TIMING-19-1624615463220560
1d. Comparing RQS_TIMING-33-1624615463220473 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-19-1624615463220560 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_TIMING-19-1624615463220560 & RQS_TIMING-19-1624615463220560
2d. Putting RQS_TIMING-19-1624615463220560 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_TIMING-19 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_TIMING-19 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
1d. Comparing RQS_TIMING-19-1624615463220560 & RQS_CLOCK-15-1624619194946768
1d. Comparing RQS_CLOCK-15-1624619194946768 & RQS_CLOCK-15-1624619194946768
2d. Putting RQS_CLOCK-15-1624619194946768 for deletion
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-15 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs got overwritten with Suggestion with ID RQS_CLOCK-15 from file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.srcs/utils_1/imports/project_2/rqs_report1.rqs
Found 8 duplicate suggestions
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.809 ; gain = 0.000 ; free physical = 65765 ; free virtual = 217448
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2937.809 ; gain = 212.371 ; free physical = 65765 ; free virtual = 217448
INFO: [Common 17-600] The following parameters have non-default value.
qor.assessment.verbose
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3087.609 ; gain = 130.383 ; free physical = 65776 ; free virtual = 217459

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1548917c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3263.434 ; gain = 175.824 ; free physical = 65623 ; free virtual = 217306

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 158cce19e

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3451.340 ; gain = 0.004 ; free physical = 65458 ; free virtual = 217141
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 158cce19e

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3451.340 ; gain = 0.004 ; free physical = 65458 ; free virtual = 217141
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150697319

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3451.340 ; gain = 0.004 ; free physical = 65458 ; free virtual = 217141
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 150697319

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3451.340 ; gain = 0.004 ; free physical = 65458 ; free virtual = 217141
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 150697319

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3451.340 ; gain = 0.004 ; free physical = 65458 ; free virtual = 217141
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 150697319

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3451.340 ; gain = 0.004 ; free physical = 65458 ; free virtual = 217141
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3451.340 ; gain = 0.000 ; free physical = 65458 ; free virtual = 217141
Ending Logic Optimization Task | Checksum: 16b945ee3

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3451.340 ; gain = 0.004 ; free physical = 65458 ; free virtual = 217141

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16b945ee3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3451.340 ; gain = 0.000 ; free physical = 65458 ; free virtual = 217141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16b945ee3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3451.340 ; gain = 0.000 ; free physical = 65458 ; free virtual = 217141

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3451.340 ; gain = 0.000 ; free physical = 65458 ; free virtual = 217141
Ending Netlist Obfuscation Task | Checksum: 16b945ee3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3451.340 ; gain = 0.000 ; free physical = 65458 ; free virtual = 217141
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:02:32 . Memory (MB): peak = 3451.340 ; gain = 513.531 ; free physical = 65458 ; free virtual = 217141
INFO: [Common 17-600] The following parameters have non-default value.
qor.assessment.verbose
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3491.359 ; gain = 0.004 ; free physical = 65447 ; free virtual = 217133
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/impl_3/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/impl_3/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 4742.453 ; gain = 1235.078 ; free physical = 64599 ; free virtual = 216284
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Applying QoR Suggestions in the Placer
INFO: [Implflow 47-998] Applying enabled RQS suggestion for pre place_design: RQS_CLOCK-1-1
Command: set_property CLOCK_DELAY_GROUP RQSGroupRouted [get_nets { mmcm_inst/clk_600_i mmcm_inst/clk_300_i  }] 
Spliting Failed to Apply RQS Suggestion: RQS_CLOCK-1-1
INFO: [Implflow 47-1003] Valid TCL Command After Split: 
set_property CLOCK_DELAY_GROUP RQSGroupRouted [get_nets {mmcm_inst/clk_600_i mmcm_inst/clk_300_i }]
INFO: [Implflow 47-1002] InValid TCL Command After Split: 
INFO: [Implflow 47-998] Applying enabled RQS suggestion for pre place_design: RQS_CLOCK-9-1
Command: set_property CLKFBOUT_MULT_F 15 [get_cells {mmcm_inst/MMCME4_ADV_inst}]
set_property CLKOUT0_DIVIDE_F 2.5 [get_cells {mmcm_inst/MMCME4_ADV_inst}]
set_property CLKOUT1_DIVIDE 5 [get_cells {mmcm_inst/MMCME4_ADV_inst}] 
Spliting Failed to Apply RQS Suggestion: RQS_CLOCK-9-1
INFO: [Implflow 47-1003] Valid TCL Command After Split: 
set_property CLKFBOUT_MULT_F 15 [get_cells {mmcm_inst/MMCME4_ADV_inst }]
set_property CLKOUT0_DIVIDE_F 2.5 [get_cells {mmcm_inst/MMCME4_ADV_inst }]
set_property CLKOUT1_DIVIDE 5 [get_cells {mmcm_inst/MMCME4_ADV_inst }]
INFO: [Implflow 47-1002] InValid TCL Command After Split: 
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64590 ; free virtual = 216275
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 111c62bb5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64590 ; free virtual = 216275
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64590 ; free virtual = 216275

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 120d71313

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64611 ; free virtual = 216296

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16a13ecd5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64576 ; free virtual = 216261

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16a13ecd5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64576 ; free virtual = 216261
Phase 1 Placer Initialization | Checksum: 16a13ecd5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64573 ; free virtual = 216258

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2078d5c48

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64551 ; free virtual = 216236

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 139d13022

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64549 ; free virtual = 216234

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 139d13022

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64520 ; free virtual = 216205

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1003574ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64521 ; free virtual = 216206

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1003574ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64521 ; free virtual = 216206
Phase 2.1.1 Partition Driven Placement | Checksum: 1003574ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64527 ; free virtual = 216212
Phase 2.1 Floorplanning | Checksum: 9c8c3e30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64527 ; free virtual = 216212

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 9c8c3e30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64527 ; free virtual = 216212

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cb580f9b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64527 ; free virtual = 216212

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net clk600_to_clk300_ffs_i/a1_2r_reg_fret_n_0. Replicated 11 times.
INFO: [Physopt 32-571] Net data_in_600_i_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-81] Processed net clk300_to_clk600_ffs_i/a_r2. Replicated 11 times.
INFO: [Physopt 32-571] Net data_in_300_i_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-81] Processed net clk300_to_clk600_ffs_i/a1_2r_reg_fret_n_0. Replicated 12 times.
INFO: [Physopt 32-81] Processed net clk600_to_clk300_ffs_i/a_r2. Replicated 12 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 69 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 69 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64517 ; free virtual = 216202
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64517 ; free virtual = 216202

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |          0.000  |          0.091  |           69  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          0.000  |          0.091  |           69  |              0  |                     4  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 128d2a3dd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64520 ; free virtual = 216205
Phase 2.4 Global Placement Core | Checksum: 120ca77cf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199
Phase 2 Global Placement | Checksum: 120ca77cf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64518 ; free virtual = 216203

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 169d6a800

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64525 ; free virtual = 216210

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 97e8cb01

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64521 ; free virtual = 216206

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: e037b29f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64501 ; free virtual = 216186

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c1712d34

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64499 ; free virtual = 216184

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 12a03c282

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64471 ; free virtual = 216156
Phase 3.3 Small Shape DP | Checksum: 21b89ed53

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64500 ; free virtual = 216185

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16a4b8c72

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64498 ; free virtual = 216183

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 150040a58

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64498 ; free virtual = 216183

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: dc0bcdf3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64498 ; free virtual = 216183
Phase 3 Detail Placement | Checksum: dc0bcdf3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64498 ; free virtual = 216183

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 190565a10

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.082 | TNS=-0.082 |
Phase 1 Physical Synthesis Initialization | Checksum: 2400bd952

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64497 ; free virtual = 216182
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ab745459

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64498 ; free virtual = 216183
Phase 4.1.1.1 BUFG Insertion | Checksum: 190565a10

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64499 ; free virtual = 216184

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.055. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17c1d16d3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64501 ; free virtual = 216186

Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64501 ; free virtual = 216186
Phase 4.1 Post Commit Optimization | Checksum: 17c1d16d3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64501 ; free virtual = 216186
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64499 ; free virtual = 216184

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e0c50d7f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e0c50d7f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199
Phase 4.3 Placer Reporting | Checksum: 1e0c50d7f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 251680a03

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199
Ending Placer Task | Checksum: 199df9d27

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64514 ; free virtual = 216199
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:26 ; elapsed = 00:03:16 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64611 ; free virtual = 216296
INFO: [Common 17-600] The following parameters have non-default value.
qor.assessment.verbose
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64602 ; free virtual = 216296
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/impl_3/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64575 ; free virtual = 216263
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64610 ; free virtual = 216298
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:02:26 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64579 ; free virtual = 216267
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64567 ; free virtual = 216264
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/impl_3/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5d735a24 ConstDB: 0 ShapeSum: d7c44c57 RouteDB: 64a7f6ac

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64323 ; free virtual = 216013
Phase 1 Build RT Design | Checksum: a2eaf81a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64318 ; free virtual = 216008
Post Restoration Checksum: NetGraph: e34e2e11 NumContArr: 5e1c484d Constraints: 5a0b83f5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19b75fa53

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64251 ; free virtual = 215941

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19b75fa53

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4742.453 ; gain = 0.000 ; free physical = 64251 ; free virtual = 215941

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 9389a23b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4970.547 ; gain = 228.094 ; free physical = 64241 ; free virtual = 215931

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18a6d592f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4970.547 ; gain = 228.094 ; free physical = 64239 ; free virtual = 215929
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.062  | TNS=0.000  | WHS=-0.366 | THS=-1248.654|

Phase 2 Router Initialization | Checksum: 2519b05df

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4970.547 ; gain = 228.094 ; free physical = 64236 ; free virtual = 215925

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10880
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10417
  Number of Partially Routed Nets     = 463
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2519b05df

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4970.547 ; gain = 228.094 ; free physical = 64234 ; free virtual = 215923
Phase 3 Initial Routing | Checksum: 31d2f507c

Time (s): cpu = 00:03:08 ; elapsed = 00:00:35 . Memory (MB): peak = 4970.547 ; gain = 228.094 ; free physical = 64141 ; free virtual = 215831

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.01|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.02|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.02|     2x2|      0.02|     8x8|      0.29|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.23|     4x4|      0.29|   16x16|      0.40|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
WEST
	INT_X2Y12->INT_X17Y19 (CLEM_X2Y12->CLEL_R_X17Y19)
	INT_X8Y12->INT_X15Y19 (CMAC_X7Y0->CLEL_R_X15Y19)
	INT_X8Y11->INT_X15Y18 (CMAC_X7Y0->CLEL_R_X15Y18)
	INT_X8Y10->INT_X15Y17 (CMAC_X7Y0->CLEL_R_X15Y17)
	INT_X8Y14->INT_X15Y21 (CMAC_X7Y0->CLEL_R_X15Y21)
INFO: [Route 35-580] Design has 4002 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|        clk_600_clk_wiz_0 |        clk_300_clk_wiz_0 |                                                          clk600_to_clk300_ffs_i/expanded_sig2_reg[1645]/D|
|        clk_600_clk_wiz_0 |        clk_300_clk_wiz_0 |                                                          clk600_to_clk300_ffs_i/expanded_sig2_reg[1643]/D|
|        clk_600_clk_wiz_0 |        clk_300_clk_wiz_0 |                                                          clk600_to_clk300_ffs_i/expanded_sig2_reg[1642]/D|
|        clk_600_clk_wiz_0 |        clk_300_clk_wiz_0 |                                                          clk600_to_clk300_ffs_i/expanded_sig2_reg[1644]/D|
|        clk_600_clk_wiz_0 |        clk_300_clk_wiz_0 |                                                           clk600_to_clk300_ffs_i/expanded_sig2_reg[550]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3584
 Number of Nodes with overlaps = 1482
 Number of Nodes with overlaps = 1179
 Number of Nodes with overlaps = 732
 Number of Nodes with overlaps = 702
 Number of Nodes with overlaps = 456
 Number of Nodes with overlaps = 534
 Number of Nodes with overlaps = 477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.170 | TNS=-56.105| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 18771c8cc

Time (s): cpu = 02:01:38 ; elapsed = 00:19:57 . Memory (MB): peak = 5250.660 ; gain = 508.207 ; free physical = 63990 ; free virtual = 215681

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.366 | TNS=-98.128| WHS=-0.038 | THS=-0.080 |

Phase 4.2 Global Iteration 1 | Checksum: 228003dd6

Time (s): cpu = 02:02:05 ; elapsed = 00:20:04 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64033 ; free virtual = 215724

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.191 | TNS=-82.339| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2d7fccbda

Time (s): cpu = 02:03:30 ; elapsed = 00:20:48 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 63985 ; free virtual = 215676

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1629
 Number of Nodes with overlaps = 673
 Number of Nodes with overlaps = 399
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.204 | TNS=-17.482| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 20e30604d

Time (s): cpu = 02:12:44 ; elapsed = 00:24:17 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64035 ; free virtual = 215725
Phase 4 Rip-up And Reroute | Checksum: 20e30604d

Time (s): cpu = 02:12:44 ; elapsed = 00:24:17 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64035 ; free virtual = 215725

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16b6e4572

Time (s): cpu = 02:12:46 ; elapsed = 00:24:18 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64041 ; free virtual = 215732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.191 | TNS=-82.339| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e0b8fb7d

Time (s): cpu = 02:12:54 ; elapsed = 00:24:19 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64021 ; free virtual = 215712

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0b8fb7d

Time (s): cpu = 02:12:54 ; elapsed = 00:24:19 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64021 ; free virtual = 215712
Phase 5 Delay and Skew Optimization | Checksum: 1e0b8fb7d

Time (s): cpu = 02:12:54 ; elapsed = 00:24:19 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64021 ; free virtual = 215712

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bdf4b091

Time (s): cpu = 02:12:56 ; elapsed = 00:24:20 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64022 ; free virtual = 215713
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.191 | TNS=-80.016| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bdf4b091

Time (s): cpu = 02:12:56 ; elapsed = 00:24:20 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64022 ; free virtual = 215713
Phase 6 Post Hold Fix | Checksum: 1bdf4b091

Time (s): cpu = 02:12:56 ; elapsed = 00:24:20 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64022 ; free virtual = 215712

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.759081 %
  Global Horizontal Routing Utilization  = 1.10262 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.4601%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.8199%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 68.2692%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1fd091210

Time (s): cpu = 02:12:57 ; elapsed = 00:24:20 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64017 ; free virtual = 215708

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fd091210

Time (s): cpu = 02:12:57 ; elapsed = 00:24:20 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64016 ; free virtual = 215707

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fd091210

Time (s): cpu = 02:12:58 ; elapsed = 00:24:21 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64016 ; free virtual = 215707

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1fd091210

Time (s): cpu = 02:12:58 ; elapsed = 00:24:21 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64019 ; free virtual = 215710

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.191 | TNS=-80.016| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1fd091210

Time (s): cpu = 02:12:59 ; elapsed = 00:24:21 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64020 ; free virtual = 215710
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.191 | TNS=-80.016 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1fd091210

Time (s): cpu = 02:13:12 ; elapsed = 00:24:30 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 63996 ; free virtual = 215687

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.191 | TNS=-80.016 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.187. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[614].
INFO: [Physopt 32-952] Improved path group WNS = -0.187. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[757].
INFO: [Physopt 32-952] Improved path group WNS = -0.185. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1394].
INFO: [Physopt 32-952] Improved path group WNS = -0.177. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1797].
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/a_r.
INFO: [Physopt 32-952] Improved path group WNS = -0.175. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[115].
INFO: [Physopt 32-952] Improved path group WNS = -0.170. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[170].
INFO: [Physopt 32-952] Improved path group WNS = -0.168. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1388].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[489].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig1[489].
INFO: [Physopt 32-952] Improved path group WNS = -0.155. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[1343].
INFO: [Physopt 32-952] Improved path group WNS = -0.152. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[878].
INFO: [Physopt 32-952] Improved path group WNS = -0.149. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[733].
INFO: [Physopt 32-952] Improved path group WNS = -0.142. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[1738].
INFO: [Physopt 32-952] Improved path group WNS = -0.136. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[863].
INFO: [Physopt 32-952] Improved path group WNS = -0.134. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[1457].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[1527].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig1[1527].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.168 | TNS=-78.372 | WHS=0.003 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 175916e39

Time (s): cpu = 02:13:17 ; elapsed = 00:24:33 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 63994 ; free virtual = 215685
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5282.672 ; gain = 0.000 ; free physical = 63994 ; free virtual = 215685
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.168 | TNS=-78.372 | WHS=0.003 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1818baf47

Time (s): cpu = 02:13:17 ; elapsed = 00:24:33 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64009 ; free virtual = 215700
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:13:17 ; elapsed = 00:24:33 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64286 ; free virtual = 215977
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:13:27 ; elapsed = 00:26:59 . Memory (MB): peak = 5282.672 ; gain = 540.219 ; free physical = 64286 ; free virtual = 215977
INFO: [Common 17-600] The following parameters have non-default value.
qor.assessment.verbose
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5282.672 ; gain = 0.000 ; free physical = 64270 ; free virtual = 215972
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/impl_3/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/impl_3/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /group/xcoswmktg/blaine/TUTORIAL/2021.1/FinalFiles/Lab2/project_2/project_2.runs/impl_3/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
164 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 05:50:53 2021...
