<!-- HTML header for doxygen 1.8.7-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>RZT Flexible Software Package Documentation: Clock Generation Circuit (r_cgc)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <script type="text/javascript" src="search/lunr.js"></script>
    <link href="search/lunrsearch.css" rel="stylesheet" type="text/css">
    <script src="search/lunr_index.js"></script>
    <script src="search/lunrclient.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_scaled.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">RZT Flexible Software Package Documentation
   &#160;<span id="projectnumber">Release v2.2.0</span>
   </div>
  </td>
   <td>        <br /><div id="MSearchBox" class="MSearchBoxInactive">
 
    <form id="lunrSearchForm" name="lunrSearchForm">
      <span class="left" >
          <img id="MSearchSelect" src="search/mag_sel.png"
               alt=""/>
         <input class="search-input" id="MSearchField" name="q" placeholder="Search" type="text"> 
      </span>
      <span class="right">
          &nbsp; 
      </span>
        <!--<input type="submit" value="Search">-->
    </form>
</div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___c_g_c.html','');});
</script>

<script src="search/mark.min.js"></script>
<script type="text/javascript">
  $(document).ready(function() { 
    var options = {         // allows highlighting across element boundaries.
      "acrossElements": true
    };
    var bodyText = $("div.contents").text(); // try contents instead of body. 
    // If using body: Problem may be that text inside <script> tags is included in .text() - but not in cheerio?
    // If using div.contents - works 
    var fullURL = $(location).attr('href');
    var splitURL = fullURL.split("?");  // Get param string: content after "?" in URL
    if (splitURL.length > 1) {          // If any content after "?"
      var paramStr = splitURL[1];
      var params = paramStr.split("&"); // Split params on "&"
      for (i = 0; i < params.length; i++) {
        var paramPair = params[i].split("=");
        if (paramPair[0] == "pos") {     // If any param starts "pos", get the content after "="
          posStr = paramPair[1];
          var splitPos = posStr.split(",");
          var termArray = [];
        // termArray will have the search terms
            for (i=0; i < splitPos.length; i += 2) {
            start = splitPos[i];
            len = splitPos[i+1]; // Needs error detection! Vulnerable if non-even # of pos entries
            term = bodyText.substr(start,len);
            if (termArray.includes(term) == false) {     // List all unique terms
                termArray.push(bodyText.substr(start,len)); 
            }
          } 
    //      console.log(termArray);
          var context = document.querySelector("div.contents");
          var instance = new Mark(context);
          for(i=0;i<termArray.length; i+=1) {
            instance.mark(termArray[i],options);  // Use Mark.js to mark all terms in termArray
            }    
          var firstMark = document.querySelector("mark");
          firstMark.scrollIntoView(true);
          //      console.log($("mark").first().text()); // Trying to scroll to first Mark element. 
        }
            }
    }
  });
</script>

<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />

<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>


<!-- Lunr search results -->
<div id="lunrResultBox" style="
        position: fixed;
        border: 1px solid black;
        background-color: WhiteSmoke;  
        padding: 10px;
        width: 500px;
        height: 500px;
        top: 30;
        right: 0;
        overflow: auto;
        display: none">
    <button onclick="closeLunrResults()" style="float: right;">X</button>
    <div class="resultCount" id="resultCount"></div>
    <div id="searchResults"></div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">Clock Generation Circuit (r_cgc)<div class="ingroups"><a class="el" href="group___r_e_n_e_s_a_s___m_o_d_u_l_e_s.html">Modules</a> &raquo; <a class="el" href="group___r_e_n_e_s_a_s___s_y_s_t_e_m___m_o_d_u_l_e_s.html">System</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga84e412218c7f8074623d521bfc331a3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga84e412218c7f8074623d521bfc331a3c">R_CGC_Open</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, <a class="el" href="group___c_g_c___a_p_i.html#structcgc__cfg__t">cgc_cfg_t</a> const *const p_cfg)</td></tr>
<tr class="separator:ga84e412218c7f8074623d521bfc331a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fc7fb47f71f67b1ce1c17cea0ec04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga203fc7fb47f71f67b1ce1c17cea0ec04">R_CGC_ClocksCfg</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, <a class="el" href="group___c_g_c___a_p_i.html#structcgc__clocks__cfg__t">cgc_clocks_cfg_t</a> const *const p_clock_cfg)</td></tr>
<tr class="separator:ga203fc7fb47f71f67b1ce1c17cea0ec04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6dbd3c1987e7b4b24c1e9a481ce24d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga9c6dbd3c1987e7b4b24c1e9a481ce24d">R_CGC_ClockStart</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, <a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a> clock_source, <a class="el" href="group___c_g_c___a_p_i.html#structcgc__pll__cfg__t">cgc_pll_cfg_t</a> const *const p_pll_cfg)</td></tr>
<tr class="separator:ga9c6dbd3c1987e7b4b24c1e9a481ce24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3141746cc5f5662df296769487e224"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga6f3141746cc5f5662df296769487e224">R_CGC_ClockStop</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, <a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a> clock_source)</td></tr>
<tr class="separator:ga6f3141746cc5f5662df296769487e224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d44db762e24e44085a7c07228acaf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga37d44db762e24e44085a7c07228acaf9">R_CGC_ClockCheck</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, <a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a> clock_source)</td></tr>
<tr class="separator:ga37d44db762e24e44085a7c07228acaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f14fdc1ec5733550f503bd6868f98cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga7f14fdc1ec5733550f503bd6868f98cd">R_CGC_SystemClockSet</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, <a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a> clock_source, <a class="el" href="group___c_g_c___a_p_i.html#structcgc__divider__cfg__t">cgc_divider_cfg_t</a> const *const p_divider_cfg)</td></tr>
<tr class="separator:ga7f14fdc1ec5733550f503bd6868f98cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e037474dd1e9ebd92c3e3746517557"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga52e037474dd1e9ebd92c3e3746517557">R_CGC_SystemClockGet</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, <a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a> *const p_clock_source, <a class="el" href="group___c_g_c___a_p_i.html#structcgc__divider__cfg__t">cgc_divider_cfg_t</a> *const p_divider_cfg)</td></tr>
<tr class="separator:ga52e037474dd1e9ebd92c3e3746517557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1991738554628217261f4044dea44c1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga1991738554628217261f4044dea44c1b">R_CGC_OscStopDetectEnable</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl)</td></tr>
<tr class="separator:ga1991738554628217261f4044dea44c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a02897dd353e879f32de19f7a4fd283"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga1a02897dd353e879f32de19f7a4fd283">R_CGC_OscStopDetectDisable</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl)</td></tr>
<tr class="separator:ga1a02897dd353e879f32de19f7a4fd283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00fa9cabb71b0cc504aa413c0d48b916"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga00fa9cabb71b0cc504aa413c0d48b916">R_CGC_OscStopStatusClear</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl)</td></tr>
<tr class="separator:ga00fa9cabb71b0cc504aa413c0d48b916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cff359496dfa7853159b22331377607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#ga6cff359496dfa7853159b22331377607">R_CGC_CallbackSet</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl, void(*p_callback)(<a class="el" href="group___c_g_c___a_p_i.html#structcgc__callback__args__t">cgc_callback_args_t</a> *), void const *const p_context, <a class="el" href="group___c_g_c___a_p_i.html#structcgc__callback__args__t">cgc_callback_args_t</a> *const p_callback_memory)</td></tr>
<tr class="separator:ga6cff359496dfa7853159b22331377607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a220e7ffbeb997676ba5d84a8c7983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#gaf4a220e7ffbeb997676ba5d84a8c7983">R_CGC_Close</a> (<a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const p_ctrl)</td></tr>
<tr class="separator:gaf4a220e7ffbeb997676ba5d84a8c7983"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Driver for the CGC peripheral on RZ microprocessor. This module implements the <a class="el" href="group___c_g_c___a_p_i.html">CGC Interface</a>. </p>
<dl class="section note"><dt>Note</dt><dd>This module is not required for the initial clock configuration. Initial clock settings are configurable on the <b>Clocks</b> tab of the FSP Configuration editor. The initial clock settings are applied by the BSP during the startup process before main.</dd></dl>
<h1><a class="anchor" id="r-cgc-overview"></a>
Overview</h1>
<h2><a class="anchor" id="r-cgc-features"></a>
Features</h2>
<p>The CGC module supports runtime modifications of clock settings. Key features include the following:</p><ul>
<li>Supports changing dividers for the internal clocks (provided they are supported on the device)<ul>
<li>Supports changing the clock provided to xSPIn (XSPI_CLKn)<a class="anchor" id="um_cgc_xspi_clock_set"></a></li>
<li>Supports changing the external bus clock (CKIO) and the clock supplied to BSC<a class="anchor" id="um_cgc_ckio_set"></a></li>
<li>Supports changing the clock supplied to CANFD (PCLKCAN)<a class="anchor" id="um_cgc_canfd_set"></a></li>
<li>Supports changing the Ethernet PHY reference clock (PLL1 divider clock or Main clock oscillator)<a class="anchor" id="um_cgc_PHY_reference_clock_set_PLL1_main_osc"></a></li>
<li>Supports changing SCI asynchronous serial clock (PCLKSCIn)<a class="anchor" id="um_cgc_sci_async_clock_set"></a></li>
<li>Supports changing SCIE asynchronous serial clock (PCLKSCIEn)<a class="anchor" id="um_cgc_scie_async_clock_set"></a></li>
<li>Supports changing SPI asynchronous serial clock (PCLKSPIn)<a class="anchor" id="um_cgc_spi_async_clock_set"></a></li>
<li>Supports changing the clock provided to LCDC (LCDC_clkd)<a class="anchor" id="um_cgc_lcdc_divider_set"></a></li>
<li>Supports changing the clock provided to ENCOUT (PCLKENCO)<a class="anchor" id="um_cgc_encout_clock_set"></a></li>
<li>Supports changing the frequency of the clock provided to CPU core<a class="anchor" id="um_cgc_cpu_clock_set"></a></li>
<li>Supports changing the base clock frequency for peripheral clocks<a class="anchor" id="um_cgc_base_clock_frequency_set"></a></li>
</ul>
</li>
<li>Supports changing the standby setting of PLL.</li>
<li>Supports starting or stopping the low-speed on-chip oscillator (LOCO).<a class="anchor" id="um_cgc_clock_start_loco"></a><a class="anchor" id="um_cgc_clock_stop_loco"></a></li>
<li>When the system core clock frequency changes, the following things are updated:<ul>
<li>The CMSIS standard global variable SystemCoreClock is updated to reflect the new clock frequency.<a class="anchor" id="um_cgc_system_clock_set_systemcoreclock"></a> <a class="anchor" id="um_cgc_system_clock_set_dividers"></a></li>
</ul>
</li>
<li>Supports changing dividers for the internal clocks</li>
</ul>
<p><a class="anchor" id="um_cgc_clock_start_pll0_on_main_osc"></a><a class="anchor" id="um_cgc_clock_stop_pll0"></a><a class="anchor" id="um_cgc_clock_start_pll1_on_main_osc"></a><a class="anchor" id="um_cgc_clock_stop_pll1"></a><a class="anchor" id="um_cgc_clock_start_pll2_on_main_osc"></a><a class="anchor" id="um_cgc_clock_stop_pll2"></a><a class="anchor" id="um_cgc_clock_start_pll3_on_main_osc"></a><a class="anchor" id="um_cgc_clock_stop_pll3"></a> </p><h2>Internal Clocks for RZ/T2M and RZ/T2L</h2>
<p>The RZ microprocessor have multiple internal clocks. Each clock domain has its own divider that can be updated in <a class="el" href="group___c_g_c.html#ga7f14fdc1ec5733550f503bd6868f98cd">R_CGC_SystemClockSet()</a>.</p>
<p>The internal clocks include:</p>
<ul>
<li>CPUnCLK: Core clock used for CR52 CPU0/1 core</li>
<li>ICLK: Clock used for DMAC, ICU, CPU AXIM, ENCIF and BSC</li>
<li>PCLKH/PCLKM/PCLKL/PCLKADC/PCLKGPTL: Peripheral clocks, refer to the table "Specifications of Clock Generation Circuit (Internal Clock)" in the hardware manual to see which peripherals are controlled by which clocks.</li>
<li>PCLKCAN: Peripheral module clock for CANFD</li>
<li>BSC_CLK/CKIO: External bus clock</li>
<li>XSPI_CLKn: xSPIn serial clock</li>
<li>ETHn_REFCLK: Reference clock to the external Ethernet PHY</li>
<li>PCLKSPIn: Peripheral module clock for SPIn (Asynchronous serial clock)</li>
<li>PCLKSCIn: Peripheral module clock for SCIn (Asynchronous serial clock)</li>
</ul>
<dl class="section warning"><dt>Warning</dt><dd>If CPU0CLK is used at 800MHz or 600MHz, MDW setting must be 1 (ATCM 1-wait state).</dd>
<dd>
Maximum XSPI_CLKn clock frequency is 75 MHz at 3.3 V.</dd></dl>
<h2>Internal Clocks for RZ/T2H</h2>
<p>The RZ microprocessor have multiple internal clocks. Each clock domain has its own divider that can be updated in <a class="el" href="group___c_g_c.html#ga7f14fdc1ec5733550f503bd6868f98cd">R_CGC_SystemClockSet()</a>.</p>
<p>The internal clocks include:</p>
<ul>
<li>CPUnCLK: Core clock used for CR52 CPU0/1 core</li>
<li>CA55CnCLK: Core clock used for CA55 CORE0 to 3</li>
<li>CA55SCLK: CA55 DSU clock</li>
<li>PCLKCAN: Peripheral module clock for CANFD</li>
<li>BSC_CLK/CKIO: External bus clock</li>
<li>XSPI_CLKn: xSPIn serial clock</li>
<li>ETHn_REFCLK: Reference clock to the external Ethernet PHY</li>
<li>PCLKSPIn: Peripheral module clock for SPIn (Asynchronous serial clock)</li>
<li>PCLKSCIn: Peripheral module clock for SCIn (Asynchronous serial clock)</li>
<li>PCLKSCIEn: Peripheral module clock for SCIEn (Asynchronous serial clock)</li>
<li>LCDC_clkd: LCDC clock</li>
<li>PCLKENCO: Peripheral module clock for ENCOUT</li>
</ul>
<dl class="section warning"><dt>Warning</dt><dd>If CPUnCLK is used at 1000MHz, MDW setting must be 1 (ATCM 1-wait state).</dd></dl>
<h1><a class="anchor" id="r-cgc-configuration"></a>
Configuration</h1>
<dl class="section note"><dt>Note</dt><dd>The initial clock settings are configurable on the <b>Clocks</b> tab of the FSP Configuration editor.</dd>
<dd>
The default stabilization times are determined based on development boards provided by Renesas, but are generally valid for most designs. Depending on the target board hardware configuration and requirements these values may need to be adjusted for reliability or startup speed.</dd></dl>
<p><h2>Build Time Configurations for r_cgc</h2>
The following build time configurations are defined in fsp_cfg/r_cgc_cfg.h:<br />
</p><table class="doxtable">
<tr>
<th>Configuration</th><th>Options</th><th>Default</th><th>Description </th></tr>
<tr>
<td>Parameter Checking</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Default (BSP)</li>
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Default (BSP) </td><td>If selected code for parameter checking is included in the build. </td></tr>
</table>
 <h2>Configurations for System &gt; Clock Generation Circuit (r_cgc)</h2>
This module can be added to the Stacks tab via New Stack &gt; System &gt; Clock Generation Circuit (r_cgc).<br />
</p><table class="doxtable">
<tr>
<th>Configuration</th><th>Options</th><th>Default</th><th>Description </th></tr>
<tr>
<td>Name</td><td>Name must be a valid C symbol</td><td>g_cgc0 </td><td>Module name. </td></tr>
</table>
</p>
<h2><a class="anchor" id="r-cgc-clock-configuration"></a>
Clock Configuration</h2>
<p>This module is used to configure the system clocks. There are no module specific clock configurations required to use it.</p>
<h1><a class="anchor" id="r-cgc-usage_notes"></a>
Usage Notes</h1>
<h2><a class="anchor" id="r-cgc-loco-stop-start"></a>
Starting or Stopping the low-speed on-chip oscillator (LOCO).</h2>
<dl class="section warning"><dt>Warning</dt><dd>Starting or Stopping the low-speed on-chip oscillator (LOCO) when using CLMA are subject to constraints described in the footnote of the section "LOCOCR: Low-Speed On-Chip Oscillator Control Register" in the hardware manual.</dd></dl>
<h1><a class="anchor" id="r-cgc-examples"></a>
Examples</h1>
<h2>Basic Example for RZ/T2M and RZ/T2L</h2>
<p>This is a basic example of minimal use of the CGC in an application for RZ/T2M and RZ/T2L.</p>
<div class="fragment"><div class="line"><span class="keywordtype">void</span> cgc_basic_example (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <a class="code" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> err = FSP_SUCCESS;</div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Initializes the CGC module. */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga84e412218c7f8074623d521bfc331a3c">R_CGC_Open</a>(&amp;g_cgc0_ctrl, &amp;g_cgc0_cfg);</div><div class="line"></div><div class="line">    <span class="comment">/* Handle any errors. This function should be defined by the user. */</span></div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Set divisors for CPU0  (and CPU1) clock to run at maximum frequency at 800 MHz.</span></div><div class="line"><span class="comment">     * Clock settings other than CPU are not intended to be changed, so set the default values. */</span></div><div class="line">    <a class="code" href="group___c_g_c___a_p_i.html#structcgc__divider__cfg__t">cgc_divider_cfg_t</a> dividers =</div><div class="line">    {</div><div class="line">        .sckcr_b.fselxspi0      = CGC_FSEL_XSPI_CLOCK_DIV_64,</div><div class="line">        .sckcr_b.divselxspi0    = CGC_DIVSEL_XSPI_CLOCK_DIV_3,</div><div class="line">        .sckcr_b.fselxspi1      = CGC_FSEL_XSPI_CLOCK_DIV_64,</div><div class="line">        .sckcr_b.divselxspi1    = CGC_DIVSEL_XSPI_CLOCK_DIV_3,</div><div class="line">        .sckcr_b.ckio_div       = CGC_CLOCK_OUT_CLOCK_DIV_4,</div><div class="line">        .sckcr_b.fselcanfd_div  = CGC_CANFD_CLOCK_DIV_20,</div><div class="line">        .sckcr_b.phy_sel        = CGC_PHY_CLOCK_MAIN_OSC,</div><div class="line">        .sckcr_b.spi0_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr_b.spi1_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr_b.spi2_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr_b.sci0_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr_b.sci1_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr_b.sci2_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr_b.sci3_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr_b.sci4_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line"></div><div class="line">        .sckcr2_b.fsel0cr52      = CGC_CPU_CLOCK_DIV_1,</div><div class="line"><span class="preprocessor"> #if 2 == BSP_FEATURE_BSP_CR52_CORE_NUM</span></div><div class="line">        .sckcr2_b.fsel1cr52      = CGC_CPU_CLOCK_DIV_1,</div><div class="line"><span class="preprocessor"> #endif</span></div><div class="line">        .sckcr2_b.div_sub_sel    = CGC_BASECLOCK_DIV_3,</div><div class="line">        .sckcr2_b.spi3_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr2_b.sci5_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="comment">/* Apply divisors to CPU0 clock. */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga7f14fdc1ec5733550f503bd6868f98cd">R_CGC_SystemClockSet</a>(&amp;g_cgc0_ctrl, <a class="code" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6a48802b93f6055b1194a32a17b867af4e">CGC_CLOCK_PLL0</a>, &amp;dividers);</div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line">}</div><div class="line"></div></div><!-- fragment --> <h2>Basic Example for RZ/T2H</h2>
<p>This is a basic example of minimal use of the CGC in an application for RZ/T2H.</p>
<div class="fragment"><div class="line"><span class="keywordtype">void</span> cgc_basic_example_t2h (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <a class="code" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> err = FSP_SUCCESS;</div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Initializes the CGC module. */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga84e412218c7f8074623d521bfc331a3c">R_CGC_Open</a>(&amp;g_cgc0_ctrl, &amp;g_cgc0_cfg);</div><div class="line"></div><div class="line">    <span class="comment">/* Handle any errors. This function should be defined by the user. */</span></div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Set divisors for CPU0  (and CPU1) clock to run at maximum frequency at 800 MHz.</span></div><div class="line"><span class="comment">     * Clock settings other than CPU are not intended to be changed, so set the default values. */</span></div><div class="line">    <a class="code" href="group___c_g_c___a_p_i.html#structcgc__divider__cfg__t">cgc_divider_cfg_t</a> dividers =</div><div class="line">    {</div><div class="line">        .sckcr_b.fselxspi0     = CGC_FSEL_XSPI_CLOCK_DIV_64,</div><div class="line">        .sckcr_b.divselxspi0   = CGC_DIVSEL_XSPI_CLOCK_DIV_3,</div><div class="line">        .sckcr_b.fselxspi1     = CGC_FSEL_XSPI_CLOCK_DIV_64,</div><div class="line">        .sckcr_b.divselxspi1   = CGC_DIVSEL_XSPI_CLOCK_DIV_3,</div><div class="line">        .sckcr_b.ckio_div      = CGC_CLOCK_OUT_CLOCK_DIV_4,</div><div class="line">        .sckcr_b.fselcanfd_div = CGC_CANFD_CLOCK_DIV_20,</div><div class="line">        .sckcr_b.phy_sel       = CGC_PHY_CLOCK_MAIN_OSC,</div><div class="line"></div><div class="line">        .sckcr2_b.cr52cpu0       = CGC_CPU_CLOCK_DIV_1,</div><div class="line">        .sckcr2_b.cr52cpu1       = CGC_CPU_CLOCK_DIV_1,</div><div class="line">        .sckcr2_b.ca55core0      = CGC_CPU_CLOCK_DIV_1,</div><div class="line">        .sckcr2_b.ca55core1      = CGC_CPU_CLOCK_DIV_1,</div><div class="line">        .sckcr2_b.ca55core2      = CGC_CPU_CLOCK_DIV_1,</div><div class="line">        .sckcr2_b.ca55core3      = CGC_CPU_CLOCK_DIV_1,</div><div class="line">        .sckcr2_b.ca55sclk       = CGC_CPU_CLOCK_DIV_1,</div><div class="line">        .sckcr2_b.spi3_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr2_b.sci5_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line"></div><div class="line">        .sckcr3_b.spi0_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.spi1_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.spi2_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.sci0_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.sci1_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.sci2_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.sci3_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.sci4_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr3_b.lcdc_div_sel   = CGC_LCDC_DIV_2,</div><div class="line"></div><div class="line">        .sckcr4_b.scie0_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie1_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie2_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie3_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie4_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie5_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie6_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie7_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie8_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie9_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie10_async_sel = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.scie11_async_sel = CGC_SCIE_ASYNC_CLOCK_96MHZ,</div><div class="line">        .sckcr4_b.encoutclk        = CGC_ENCOUT_CLOCK_20MHZ,</div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="comment">/* Apply divisors to CPU0 clock. */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga7f14fdc1ec5733550f503bd6868f98cd">R_CGC_SystemClockSet</a>(&amp;g_cgc0_ctrl, <a class="code" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6a48802b93f6055b1194a32a17b867af4e">CGC_CLOCK_PLL0</a>, &amp;dividers);</div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line">}</div><div class="line"></div></div><!-- fragment --> <h2>Configuring Multiple Clocks for RZ/T2M and RZ/T2L</h2>
<p>This example demonstrates configuring multiple clocks in a single function call using <a class="el" href="group___c_g_c.html#ga203fc7fb47f71f67b1ce1c17cea0ec04">R_CGC_ClocksCfg()</a> for RZ/T2M and RZ/T2L.</p>
<div class="fragment"><div class="line"><span class="keywordtype">void</span> cgc_clocks_cfg_example (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <a class="code" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> err = FSP_SUCCESS;</div><div class="line"></div><div class="line">    <span class="comment">/* Initializes the CGC module. */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga84e412218c7f8074623d521bfc331a3c">R_CGC_Open</a>(&amp;g_cgc0_ctrl, &amp;g_cgc0_cfg);</div><div class="line"></div><div class="line">    <span class="comment">/* Handle any errors. This function should be defined by the user. */</span></div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Set divisors for CPU0 (and CPU1) clock to run at minimum frequency at 150 MHz. */</span></div><div class="line">    <a class="code" href="group___c_g_c___a_p_i.html#structcgc__clocks__cfg__t">cgc_clocks_cfg_t</a> clocks_cfg;</div><div class="line"></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.fselxspi0      = CGC_FSEL_XSPI_CLOCK_DIV_64;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.divselxspi0    = CGC_DIVSEL_XSPI_CLOCK_DIV_3;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.fselxspi1      = CGC_FSEL_XSPI_CLOCK_DIV_64;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.divselxspi1    = CGC_DIVSEL_XSPI_CLOCK_DIV_3;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.ckio_div       = CGC_CLOCK_OUT_CLOCK_DIV_4;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.fselcanfd_div  = CGC_CANFD_CLOCK_DIV_20;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.phy_sel        = CGC_PHY_CLOCK_MAIN_OSC;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.spi0_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.spi1_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.spi2_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.sci0_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.sci1_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.sci2_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.sci3_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.sci4_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line"></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.fsel0cr52 = CGC_CPU_CLOCK_DIV_4;</div><div class="line"><span class="preprocessor"> #if 2 == BSP_FEATURE_BSP_CR52_CORE_NUM</span></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.fsel1cr52 = CGC_CPU_CLOCK_DIV_4;</div><div class="line"><span class="preprocessor"> #endif</span></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.div_sub_sel    = CGC_BASECLOCK_DIV_4;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.spi3_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.sci5_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line"></div><div class="line">    <span class="comment">/* Start the LOCO clock */</span></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a616ba1cfab671dc6183198ad0c6044ca">loco_state</a> = <a class="code" href="group___c_g_c___a_p_i.html#ga67f8525be602a7cce075f0b33d5f2ad8afc34723b6efeafd271fb3cfb365f8ec1">CGC_CLOCK_CHANGE_START</a>;</div><div class="line"></div><div class="line">    <span class="comment">/* Start the PLL1 clock */</span></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a65576b6ec7bf7e8b29f5d493350ca153">pll1_state</a> = <a class="code" href="group___c_g_c___a_p_i.html#ga67f8525be602a7cce075f0b33d5f2ad8afc34723b6efeafd271fb3cfb365f8ec1">CGC_CLOCK_CHANGE_START</a>;</div><div class="line"></div><div class="line">    <span class="comment">/* R_CGC_ClocksCfg() can be used to set clock divisors and</span></div><div class="line"><span class="comment">     * to start/stop LOCO and PLL1 clock</span></div><div class="line"><span class="comment">     */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga203fc7fb47f71f67b1ce1c17cea0ec04">R_CGC_ClocksCfg</a>(&amp;g_cgc0_ctrl, &amp;clocks_cfg);</div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Also, R_CGC_ClockStart() and R_CGC_ClockStop() can be used</span></div><div class="line"><span class="comment">     * to start/stop LOCO and PLL1 clock</span></div><div class="line"><span class="comment">     */</span></div><div class="line">}</div><div class="line"></div></div><!-- fragment --> <h2>Configuring Multiple Clocks for RZ/T2H</h2>
<p>This example demonstrates configuring multiple clocks in a single function call using <a class="el" href="group___c_g_c.html#ga203fc7fb47f71f67b1ce1c17cea0ec04">R_CGC_ClocksCfg()</a> for RZ/T2H.</p>
<div class="fragment"><div class="line"><span class="keywordtype">void</span> cgc_clocks_cfg_example_t2h (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <a class="code" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> err = FSP_SUCCESS;</div><div class="line"></div><div class="line">    <span class="comment">/* Initializes the CGC module. */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga84e412218c7f8074623d521bfc331a3c">R_CGC_Open</a>(&amp;g_cgc0_ctrl, &amp;g_cgc0_cfg);</div><div class="line"></div><div class="line">    <span class="comment">/* Handle any errors. This function should be defined by the user. */</span></div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Set divisors for CPU0 (and CPU1) clock to run at minimum frequency at 150 MHz. */</span></div><div class="line">    <a class="code" href="group___c_g_c___a_p_i.html#structcgc__clocks__cfg__t">cgc_clocks_cfg_t</a> clocks_cfg;</div><div class="line"></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.fselxspi0     = CGC_FSEL_XSPI_CLOCK_DIV_64;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.divselxspi0   = CGC_DIVSEL_XSPI_CLOCK_DIV_3;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.fselxspi1     = CGC_FSEL_XSPI_CLOCK_DIV_64;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.divselxspi1   = CGC_DIVSEL_XSPI_CLOCK_DIV_3;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.ckio_div      = CGC_CLOCK_OUT_CLOCK_DIV_4;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.fselcanfd_div = CGC_CANFD_CLOCK_DIV_20;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr_b.phy_sel       = CGC_PHY_CLOCK_MAIN_OSC;</div><div class="line"></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.cr52cpu0       = CGC_CPU_CLOCK_DIV_2;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.cr52cpu1       = CGC_CPU_CLOCK_DIV_2;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.ca55core0      = CGC_CPU_CLOCK_DIV_2;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.ca55core1      = CGC_CPU_CLOCK_DIV_2;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.ca55core2      = CGC_CPU_CLOCK_DIV_2;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.ca55core3      = CGC_CPU_CLOCK_DIV_2;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.ca55sclk       = CGC_CPU_CLOCK_DIV_2;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.spi3_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr2_b.sci5_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line"></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.spi0_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.spi1_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.spi2_async_sel = CGC_SPI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.sci0_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.sci1_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.sci2_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.sci3_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.sci4_async_sel = CGC_SCI_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr3_b.lcdc_div_sel   = CGC_LCDC_DIV_2;</div><div class="line"></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie0_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie1_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie2_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie3_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie4_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie5_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie6_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie7_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie8_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie9_async_sel  = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie10_async_sel = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.scie11_async_sel = CGC_SCIE_ASYNC_CLOCK_96MHZ;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a160f655d324ea23224112f5f030a95aa">divider_cfg</a>.sckcr4_b.encoutclk        = CGC_ENCOUT_CLOCK_20MHZ;</div><div class="line"></div><div class="line">    <span class="comment">/* Start the LOCO clock */</span></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a616ba1cfab671dc6183198ad0c6044ca">loco_state</a> = <a class="code" href="group___c_g_c___a_p_i.html#ga67f8525be602a7cce075f0b33d5f2ad8afc34723b6efeafd271fb3cfb365f8ec1">CGC_CLOCK_CHANGE_START</a>;</div><div class="line"></div><div class="line">    <span class="comment">/* Start PLL clocks */</span></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#ab682d7fe0b89cf42a08fe76c61c79700">pll0_state</a> = <a class="code" href="group___c_g_c___a_p_i.html#ga67f8525be602a7cce075f0b33d5f2ad8afc34723b6efeafd271fb3cfb365f8ec1">CGC_CLOCK_CHANGE_START</a>;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a1210d7b93c6177b79e1bed0c4aa283b9">pll2_state</a> = <a class="code" href="group___c_g_c___a_p_i.html#ga67f8525be602a7cce075f0b33d5f2ad8afc34723b6efeafd271fb3cfb365f8ec1">CGC_CLOCK_CHANGE_START</a>;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#ad1e10769d2f9a33c19539fa54ffefe80">pll3_state</a> = <a class="code" href="group___c_g_c___a_p_i.html#ga67f8525be602a7cce075f0b33d5f2ad8afc34723b6efeafd271fb3cfb365f8ec1">CGC_CLOCK_CHANGE_START</a>;</div><div class="line"></div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a111a27672fa10e649f00291a50ffad49">pll0_ssc_cfg</a>.pll_ssc_enable                    = CGC_PLL_SSC_ENABLE_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a111a27672fa10e649f00291a50ffad49">pll0_ssc_cfg</a>.pll_ssc_modulation_freq_ctrl      = CGC_PLL_SSC_MFR_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a111a27672fa10e649f00291a50ffad49">pll0_ssc_cfg</a>.pll_ssc_modulation_rate_ctrl      = CGC_PLL_SSC_MRR_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#aa0eb1cd97e62a756498cc61a9eb9ac1b">pll2_ssc_cfg</a>.pll_ssc_enable                    = CGC_PLL_SSC_ENABLE_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#aa0eb1cd97e62a756498cc61a9eb9ac1b">pll2_ssc_cfg</a>.pll_ssc_modulation_freq_ctrl      = CGC_PLL_SSC_MFR_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#aa0eb1cd97e62a756498cc61a9eb9ac1b">pll2_ssc_cfg</a>.pll_ssc_modulation_rate_ctrl      = CGC_PLL_SSC_MRR_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a3c2612cc2d7051fc49531257d693e51e">pll3_vco_cfg</a>.pll_divider_p                     = CGC_PLL_VCO_DIVIDER_P_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a3c2612cc2d7051fc49531257d693e51e">pll3_vco_cfg</a>.pll_divider_m                     = CGC_PLL_VCO_DIVIDER_M_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a3c2612cc2d7051fc49531257d693e51e">pll3_vco_cfg</a>.pll_divider_s                     = CGC_PLL_VCO_DIVIDER_S_DEFAULT;</div><div class="line">    clocks_cfg.<a class="code" href="group___c_g_c___a_p_i.html#a3c2612cc2d7051fc49531257d693e51e">pll3_vco_cfg</a>.pll_divider_delta_sigma_modulator = CGC_PLL_VCO_DIVIDER_K_DEFAULT;</div><div class="line"></div><div class="line">    <span class="comment">/* R_CGC_ClocksCfg() can be used to set clock divisors and</span></div><div class="line"><span class="comment">     * to start/stop LOCO and PLL1 clock</span></div><div class="line"><span class="comment">     */</span></div><div class="line">    err = <a class="code" href="group___c_g_c.html#ga203fc7fb47f71f67b1ce1c17cea0ec04">R_CGC_ClocksCfg</a>(&amp;g_cgc0_ctrl, &amp;clocks_cfg);</div><div class="line">    handle_error(err);</div><div class="line"></div><div class="line"></div><div class="line">    <span class="comment">/* Also, R_CGC_ClockStart() and R_CGC_ClockStop() can be used</span></div><div class="line"><span class="comment">     * to start/stop LOCO and PLL clocks</span></div><div class="line"><span class="comment">     */</span></div><div class="line">}</div><div class="line"></div></div><!-- fragment --><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcgc__instance__ctrl__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_g_c.html#structcgc__instance__ctrl__t">cgc_instance_ctrl_t</a></td></tr>
<tr class="separator:structcgc__instance__ctrl__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcgc__instance__ctrl__t" id="structcgc__instance__ctrl__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcgc__instance__ctrl__t">&#9670;&nbsp;</a></span>cgc_instance_ctrl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cgc_instance_ctrl_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CGC private control block. DO NOT MODIFY. Initialization occurs when <a class="el" href="group___c_g_c.html#ga84e412218c7f8074623d521bfc331a3c">R_CGC_Open()</a> is called. </p>
</div>
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga84e412218c7f8074623d521bfc331a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84e412218c7f8074623d521bfc331a3c">&#9670;&nbsp;</a></span>R_CGC_Open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_Open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#structcgc__cfg__t">cgc_cfg_t</a> const *const&#160;</td>
          <td class="paramname"><em>p_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the CGC API. Implements <a class="el" href="group___c_g_c___a_p_i.html#a8a967529fe693526df739cef3d44554b">cgc_api_t::open</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>CGC successfully initialized. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_ALREADY_OPEN</td><td>Module is already open. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga203fc7fb47f71f67b1ce1c17cea0ec04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203fc7fb47f71f67b1ce1c17cea0ec04">&#9670;&nbsp;</a></span>R_CGC_ClocksCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_ClocksCfg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#structcgc__clocks__cfg__t">cgc_clocks_cfg_t</a> const *const&#160;</td>
          <td class="paramname"><em>p_clock_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reconfigures all main system clocks. This API can be used for any of the following purposes:</p><ul>
<li>start or stop clocks</li>
</ul>
<p>If the requested system clock source has a stabilization flag, this function blocks waiting for the stabilization flag of the requested system clock source to be set. If the requested system clock source was just started and it has no stabilization flag, this function blocks for the stabilization time required by the requested system clock source according to the Electrical Characteristics section of the hardware manual. If the requested system clock source has no stabilization flag and it is already running, it is assumed to be stable and this function will not block.</p>
<p>Do not attempt to stop the requested clock source or the source of the PLL if the PLL will be running after this operation completes.</p>
<p>Implements <a class="el" href="group___c_g_c___a_p_i.html#a8d4e56a9498b38993937089284df6ff2">cgc_api_t::clocksCfg</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Clock configuration applied successfully. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_OPEN</td><td>Module is not open. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_STABILIZED</td><td>Clock not stabilized. </td></tr>
    <tr><td class="paramname">FSP_ERR_INVALID_ARGUMENT</td><td>Clock configuration setting is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9c6dbd3c1987e7b4b24c1e9a481ce24d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c6dbd3c1987e7b4b24c1e9a481ce24d">&#9670;&nbsp;</a></span>R_CGC_ClockStart()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_ClockStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a>&#160;</td>
          <td class="paramname"><em>clock_source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#structcgc__pll__cfg__t">cgc_pll_cfg_t</a> const *const&#160;</td>
          <td class="paramname"><em>p_pll_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start the specified clock if it is not currently active. Implements <a class="el" href="group___c_g_c___a_p_i.html#afa3b33b03b901dd93de0931edc34ef30">cgc_api_t::clockStart</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Clock initialized successfully. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_OPEN</td><td>Module is not open. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6f3141746cc5f5662df296769487e224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3141746cc5f5662df296769487e224">&#9670;&nbsp;</a></span>R_CGC_ClockStop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_ClockStop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a>&#160;</td>
          <td class="paramname"><em>clock_source</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop the specified clock if it is active. Implements <a class="el" href="group___c_g_c___a_p_i.html#aa99ddd59f6c23576e78a0887f9403047">cgc_api_t::clockStop</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Clock stopped successfully. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_OPEN</td><td>Module is not open. </td></tr>
    <tr><td class="paramname">FSP_ERR_IN_USE</td><td>Attempt to stop the current system clock or the PLL source clock. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_STABILIZED</td><td>Clock not stabilized after starting. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga37d44db762e24e44085a7c07228acaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d44db762e24e44085a7c07228acaf9">&#9670;&nbsp;</a></span>R_CGC_ClockCheck()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_ClockCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a>&#160;</td>
          <td class="paramname"><em>clock_source</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check the specified clock for stability. Implements <a class="el" href="group___c_g_c___a_p_i.html#ac039e340cd6d3e96a6d3c4a514ca8e18">cgc_api_t::clockCheck</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Clock is running and stable. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_OPEN</td><td>Module is not open. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_STABILIZED</td><td>Clock not stabilized. </td></tr>
    <tr><td class="paramname">FSP_ERR_CLOCK_INACTIVE</td><td>Clock not turned on. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f14fdc1ec5733550f503bd6868f98cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f14fdc1ec5733550f503bd6868f98cd">&#9670;&nbsp;</a></span>R_CGC_SystemClockSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_SystemClockSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a>&#160;</td>
          <td class="paramname"><em>clock_source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#structcgc__divider__cfg__t">cgc_divider_cfg_t</a> const *const&#160;</td>
          <td class="paramname"><em>p_divider_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the specified clock as the system clock and configure the internal dividers. Implements <a class="el" href="group___c_g_c___a_p_i.html#ac55d09984ea2ed00e0b9f67b21ca9953">cgc_api_t::systemClockSet</a>.</p>
<p>This function also updates the SystemCoreClock CMSIS global variable.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Operation performed successfully. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_OPEN</td><td>Module is not open. </td></tr>
    <tr><td class="paramname">FSP_ERR_CLOCK_INACTIVE</td><td>The specified clock source is inactive. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_STABILIZED</td><td>The clock source is not stabilized after being turned off or PLL clock source is not stable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga52e037474dd1e9ebd92c3e3746517557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e037474dd1e9ebd92c3e3746517557">&#9670;&nbsp;</a></span>R_CGC_SystemClockGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_SystemClockGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga4dcbe960cf591207eef834969b83f8a6">cgc_clock_t</a> *const&#160;</td>
          <td class="paramname"><em>p_clock_source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#structcgc__divider__cfg__t">cgc_divider_cfg_t</a> *const&#160;</td>
          <td class="paramname"><em>p_divider_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return the current system clock source and configuration. Implements <a class="el" href="group___c_g_c___a_p_i.html#aab4d84b9a18f5ff223fa9d5dbdf2104c">cgc_api_t::systemClockGet</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Parameters returned successfully. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_OPEN</td><td>Module is not open. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1991738554628217261f4044dea44c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1991738554628217261f4044dea44c1b">&#9670;&nbsp;</a></span>R_CGC_OscStopDetectEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_OscStopDetectEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the oscillation stop detection for the main clock. API not supported.</p>
<p>Implements <a class="el" href="group___c_g_c___a_p_i.html#ac5a6467d7f29870c48a7f4e0cc16f3fa">cgc_api_t::oscStopDetectEnable</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_ERR_UNSUPPORTED</td><td>API not supported. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1a02897dd353e879f32de19f7a4fd283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a02897dd353e879f32de19f7a4fd283">&#9670;&nbsp;</a></span>R_CGC_OscStopDetectDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_OscStopDetectDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable the oscillation stop detection for the main clock. API not supported.</p>
<p>Implements <a class="el" href="group___c_g_c___a_p_i.html#a7df2f7359a1521bf0d6ae79eaa8d396a">cgc_api_t::oscStopDetectDisable</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_ERR_UNSUPPORTED</td><td>API not supported. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga00fa9cabb71b0cc504aa413c0d48b916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00fa9cabb71b0cc504aa413c0d48b916">&#9670;&nbsp;</a></span>R_CGC_OscStopStatusClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_OscStopStatusClear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear the Oscillation Stop Detection Status register. API not supported.</p>
<p>Implements <a class="el" href="group___c_g_c___a_p_i.html#adec8be986fe880ef29ecc2eed9e89f41">cgc_api_t::oscStopStatusClear</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_ERR_UNSUPPORTED</td><td>API not supported. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6cff359496dfa7853159b22331377607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cff359496dfa7853159b22331377607">&#9670;&nbsp;</a></span>R_CGC_CallbackSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_CallbackSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(<a class="el" href="group___c_g_c___a_p_i.html#structcgc__callback__args__t">cgc_callback_args_t</a> *)&#160;</td>
          <td class="paramname"><em>p_callback</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void const *const&#160;</td>
          <td class="paramname"><em>p_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#structcgc__callback__args__t">cgc_callback_args_t</a> *const&#160;</td>
          <td class="paramname"><em>p_callback_memory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Updates the user callback and has option of providing memory for callback structure. Implements <a class="el" href="group___c_g_c___a_p_i.html#ae6320b1734cebe9041c65aa581ecb1c4">cgc_api_t::callbackSet</a></p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_ERR_UNSUPPORTED</td><td>API not supported. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf4a220e7ffbeb997676ba5d84a8c7983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a220e7ffbeb997676ba5d84a8c7983">&#9670;&nbsp;</a></span>R_CGC_Close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_CGC_Close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_g_c___a_p_i.html#ga7d46f6df6a02fa807190bc97103cb5b7">cgc_ctrl_t</a> *const&#160;</td>
          <td class="paramname"><em>p_ctrl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Closes the CGC module. Implements <a class="el" href="group___c_g_c___a_p_i.html#a13a62b83132e592aa8c9e0071312633a">cgc_api_t::close</a>.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>The module is successfully closed. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Invalid input argument. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_OPEN</td><td>Module is not open. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.7-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
        <li class="footer">FSP Release v2.2.0 User's Manual Copyright © (2024) Renesas Electronics Corporation. All Rights Reserved.</li>
  </ul>
</div>
</body>
</html>
