#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Apr 18 16:58:47 2023
# Process ID: 4218
# Current directory: /home/Mini-Lab-Project-on-Verilog/Updated_lab
# Command line: xsim -source {xsim.dir/work.generator_fifo_wrapper_tb/xsim_script.tcl}
# Log file: /home/Mini-Lab-Project-on-Verilog/Updated_lab/xsim.log
# Journal file: /home/Mini-Lab-Project-on-Verilog/Updated_lab/xsim.jou
# Running On: Arthur, OS: Linux, CPU Frequency: 2496.007 MHz, CPU Physical cores: 4, Host memory: 4001 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/work.generator_fifo_wrapper_tb/xsim_script.tcl
open_wave_config /home/Mini-Lab-Project-on-Verilog/Updated_lab/work.generator_fifo_wrapper_tb.wcfg
run all
