Analysis & Synthesis report for DE2_115_USB_DEVICE_LED
Sun Feb 20 18:10:10 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next
 12. State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state
 13. State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next
 14. State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state
 15. State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 25. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
 26. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 27. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 28. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 29. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 30. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 31. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 32. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 33. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 34. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 35. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 36. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 37. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 38. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0
 39. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 43. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
 44. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 45. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_demux:cmd_demux
 46. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux
 47. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_001
 48. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_002
 49. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_003
 50. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_004
 51. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_005
 52. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_006
 53. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_007
 54. Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_008
 55. Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 56. Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 57. Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 58. Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 59. Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001
 62. Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated
 65. Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated
 66. Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component
 67. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo
 68. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo
 69. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
 70. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo
 71. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 72. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 73. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 74. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 75. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 76. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 77. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 78. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 79. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo
 80. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 81. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 82. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 83. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 84. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 85. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 86. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 87. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 88. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator
 89. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator
 90. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 91. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator
 92. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator
 93. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator
 94. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent
 95. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent
 96. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 97. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent
100. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent
103. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent
106. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router|DE2_115_Qsys_mm_interconnect_0_router_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001|DE2_115_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_002|DE2_115_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_003|DE2_115_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_004|DE2_115_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_005|DE2_115_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter
115. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
118. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
119. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
120. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
121. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
122. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
123. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
124. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
125. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
126. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
127. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator
128. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator
129. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator
130. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator
131. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator
132. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator
133. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator
134. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator
135. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator
136. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator
137. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent
138. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent
139. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent
142. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent
145. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent
148. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent
151. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent
154. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent
157. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent
160. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent
163. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router|DE2_115_Qsys_mm_interconnect_1_router_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_001|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_002|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_003|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_004|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_005|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_006|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_007|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_008|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_009|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter
176. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
179. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
180. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
181. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
182. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
183. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
184. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
185. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
186. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
187. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer
188. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
189. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001
190. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
191. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002
192. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
193. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003
194. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
195. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller
196. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
197. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
198. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001
199. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
200. Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
201. Parameter Settings for Inferred Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0
202. Parameter Settings for Inferred Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0
203. altpll Parameter Settings by Entity Instance
204. scfifo Parameter Settings by Entity Instance
205. altsyncram Parameter Settings by Entity Instance
206. Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
207. Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001"
208. Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
209. Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller"
210. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
211. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_001|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode"
212. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router|DE2_115_Qsys_mm_interconnect_1_router_default_decode:the_default_decode"
213. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
214. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent"
215. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo"
216. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent"
217. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo"
218. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent"
219. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo"
220. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent"
221. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo"
222. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent"
223. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
224. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent"
225. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo"
226. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent"
227. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo"
228. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent"
229. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo"
230. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent"
231. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent"
232. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator"
233. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator"
234. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator"
235. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator"
236. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator"
237. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator"
238. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator"
239. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator"
240. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator"
241. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator"
242. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
243. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
244. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
245. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_003|DE2_115_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode"
246. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_002|DE2_115_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
247. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001|DE2_115_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
248. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router|DE2_115_Qsys_mm_interconnect_0_router_default_decode:the_default_decode"
249. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo"
250. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent"
251. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"
252. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent"
253. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo"
254. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent"
255. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
256. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
257. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent"
258. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent"
259. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator"
260. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator"
261. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator"
262. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
263. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
264. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator"
265. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module"
266. Port Connectivity Checks: "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"
267. Port Connectivity Checks: "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"
268. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0"
269. Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0"
270. Port Connectivity Checks: "DE2_115_Qsys:u0"
271. Post-Synthesis Netlist Statistics for Top Partition
272. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
273. Elapsed Time Per Partition
274. Analysis & Synthesis Messages
275. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 20 18:10:10 2022       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DE2_115_USB_DEVICE_LED                      ;
; Top-level Entity Name              ; DE2_115_USB_DEVICE_LED                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,752                                       ;
;     Total combinational functions  ; 3,688                                       ;
;     Dedicated logic registers      ; 2,883                                       ;
; Total registers                    ; 2883                                        ;
; Total pins                         ; 480                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 47,888                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                     ; Setting                ; Default Value          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                     ; EP4CE115F29C7          ;                        ;
; Top-level entity name                                                      ; DE2_115_USB_DEVICE_LED ; DE2_115_USB_DEVICE_LED ;
; Family name                                                                ; Cyclone IV E           ; Cyclone V              ;
; Use smart compilation                                                      ; On                     ; Off                    ;
; Maximum processors allowed for parallel compilation                        ; 2                      ;                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                                ; Off                    ; Off                    ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                    ;
; Preserve fewer node names                                                  ; On                     ; On                     ;
; OpenCore Plus hardware evaluation                                          ; Enable                 ; Enable                 ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto                   ; Auto                   ;
; Safe State Machine                                                         ; Off                    ; Off                    ;
; Extract Verilog State Machines                                             ; On                     ; On                     ;
; Extract VHDL State Machines                                                ; On                     ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                     ;
; Parallel Synthesis                                                         ; On                     ; On                     ;
; DSP Block Balancing                                                        ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                     ; On                     ;
; Power-Up Don't Care                                                        ; On                     ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                 ; On                     ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                    ;
; Optimization Technique                                                     ; Balanced               ; Balanced               ;
; Carry Chain Length                                                         ; 70                     ; 70                     ;
; Auto Carry Chains                                                          ; On                     ; On                     ;
; Auto Open-Drain Pins                                                       ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                    ;
; Auto ROM Replacement                                                       ; On                     ; On                     ;
; Auto RAM Replacement                                                       ; On                     ; On                     ;
; Auto DSP Block Replacement                                                 ; On                     ; On                     ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                     ; On                     ;
; Strict RAM Replacement                                                     ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                      ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                     ; On                     ;
; Report Parameter Settings                                                  ; On                     ; On                     ;
; Report Source Assignments                                                  ; On                     ; On                     ;
; Report Connectivity Checks                                                 ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                      ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                          ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                    ;
; Clock MUX Protection                                                       ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                    ;
; Block Design Naming                                                        ; Auto                   ; Auto                   ;
; SDC constraint protection                                                  ; Off                    ; Off                    ;
; Synthesis Effort                                                           ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                     ;
+----------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                          ; Library      ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; DE2_115_Qsys/synthesis/DE2_115_Qsys.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v                                                                 ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_reset_controller.v                                           ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_reset_synchronizer.v                                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv                                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_irq_mapper.sv                                          ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v                                    ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter.v                  ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_rsp_mux.sv                           ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_rsp_demux.sv                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_cmd_mux.sv                           ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_cmd_demux.sv                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router_001.sv                        ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router.sv                            ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_master_agent.sv                                       ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_master_translator.sv                                  ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v                                    ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux_001.sv                       ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux.sv                           ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_demux_001.sv                     ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_demux.sv                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_mux_001.sv                       ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_mux.sv                           ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_demux_001.sv                     ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_demux.sv                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_003.sv                        ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_002.sv                        ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_001.sv                        ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router.sv                            ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_timer_0.v                                              ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_switch_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_switch_pio.v                                           ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v                                              ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                            ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_avalon_dc_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_dc_fifo.v                                             ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                                 ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_led_red.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_led_red.v                                              ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_led_green.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_led_green.v                                            ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_lcd_16207_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_lcd_16207_0.v                                          ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v                                          ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0.v                                                ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v                                            ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk.v                         ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_tck.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_tck.v                            ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper.v                        ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_mult_cell.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_mult_cell.v                                  ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_test_bench.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_test_bench.v                                 ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_button_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_button_pio.v                                           ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/SEG7_LUT.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/SEG7_LUT.v                                                          ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/SEG7_LUT_8.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/SEG7_LUT_8.v                                                        ; DE2_115_Qsys ;
; DE2_115_Qsys/synthesis/submodules/CY7C67200_IF.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/CY7C67200_IF.v                                                      ; DE2_115_Qsys ;
; v/SDRAM_PLL.v                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/v/SDRAM_PLL.v                                                                                         ;              ;
; de2_115_usb_device_led.v                                                                              ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v                                                                              ;              ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                     ;              ;
; aglobal161.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                                                 ;              ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                ;              ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                              ;              ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                              ;              ;
; db/altpll_d3l2.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altpll_d3l2.tdf                                                                                    ;              ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;              ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;              ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;              ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;              ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;              ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;              ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                                                     ;              ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;              ;
; db/altsyncram_cjd1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_cjd1.tdf                                                                                ;              ;
; db/altsyncram_bad1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_bad1.tdf                                                                                ;              ;
; db/altsyncram_97d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_97d1.tdf                                                                                ;              ;
; db/altsyncram_fic1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_fic1.tdf                                                                                ;              ;
; altera_mult_add.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                            ;              ;
; db/altera_mult_add_vkp2.v                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altera_mult_add_vkp2.v                                                                             ;              ;
; altera_mult_add_rtl.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                          ;              ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                      ;              ;
; db/altsyncram_ac71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_ac71.tdf                                                                                ;              ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                       ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                  ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                              ;              ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                     ;              ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                  ;              ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                   ;              ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                   ;              ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                   ;              ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                   ;              ;
; db/scfifo_jr21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/scfifo_jr21.tdf                                                                                    ;              ;
; db/a_dpfifo_l011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_dpfifo_l011.tdf                                                                                  ;              ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_fefifo_7cf.tdf                                                                                   ;              ;
; db/cntr_do7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/cntr_do7.tdf                                                                                       ;              ;
; db/altsyncram_nio1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_nio1.tdf                                                                                ;              ;
; db/cntr_1ob.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/cntr_1ob.tdf                                                                                       ;              ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                            ;              ;
; altera_sld_agent_endpoint.vhd                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                  ;              ;
; altera_fabric_endpoint.vhd                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                     ;              ;
; altera_std_synchronizer_bundle.v                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                               ;              ;
; pzdyqx.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                     ;              ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ; altera_sld   ;
; db/ip/sld30835074/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;              ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;              ;
; db/altsyncram_asc1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_asc1.tdf                                                                                ;              ;
; db/altsyncram_msc1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_msc1.tdf                                                                                ;              ;
; lpm_mult.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                   ;              ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                ;              ;
; multcore.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                                                                                   ;              ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                   ;              ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                                                   ;              ;
; db/mult_jp01.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/mult_jp01.tdf                                                                                      ;              ;
; db/mult_j011.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/mult_j011.tdf                                                                                      ;              ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,752                                                                    ;
;                                             ;                                                                          ;
; Total combinational functions               ; 3688                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                          ;
;     -- 4 input functions                    ; 2062                                                                     ;
;     -- 3 input functions                    ; 1018                                                                     ;
;     -- <=2 input functions                  ; 608                                                                      ;
;                                             ;                                                                          ;
; Logic elements by mode                      ;                                                                          ;
;     -- normal mode                          ; 3406                                                                     ;
;     -- arithmetic mode                      ; 282                                                                      ;
;                                             ;                                                                          ;
; Total registers                             ; 2883                                                                     ;
;     -- Dedicated logic registers            ; 2883                                                                     ;
;     -- I/O registers                        ; 0                                                                        ;
;                                             ;                                                                          ;
; I/O pins                                    ; 480                                                                      ;
; Total memory bits                           ; 47888                                                                    ;
;                                             ;                                                                          ;
; Embedded Multiplier 9-bit elements          ; 6                                                                        ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 1                                                                        ;
;     -- PLLs                                 ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; SDRAM_PLL:PLL1|altpll:altpll_component|altpll_d3l2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 2874                                                                     ;
; Total fan-out                               ; 27116                                                                    ;
; Average fan-out                             ; 3.42                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |DE2_115_USB_DEVICE_LED                                                                                                                 ; 3688 (1)            ; 2883 (0)                  ; 47888       ; 6            ; 0       ; 3         ; 480  ; 0            ; |DE2_115_USB_DEVICE_LED                                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_USB_DEVICE_LED                        ; work         ;
;    |DE2_115_Qsys:u0|                                                                                                                    ; 3399 (0)            ; 2720 (0)                  ; 47888       ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_Qsys                                  ; DE2_115_Qsys ;
;       |CY7C67200_IF:cy7c67200_if_0|                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|CY7C67200_IF:cy7c67200_if_0                                                                                                                                                                                                                                                                                                                                      ; CY7C67200_IF                                  ; DE2_115_Qsys ;
;       |DE2_115_Qsys_button_pio:button_pio|                                                                                              ; 19 (19)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio                                                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys_button_pio                       ; DE2_115_Qsys ;
;       |DE2_115_Qsys_cpu_0:cpu_0|                                                                                                        ; 1835 (0)            ; 1466 (3)                  ; 46592       ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                                                         ; DE2_115_Qsys_cpu_0                            ; DE2_115_Qsys ;
;          |DE2_115_Qsys_cpu_0_cpu:cpu|                                                                                                   ; 1835 (1534)         ; 1463 (1125)               ; 46592       ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                                                              ; DE2_115_Qsys_cpu_0_cpu                        ; DE2_115_Qsys ;
;             |DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht                                                                                                                                                                                                                                                 ; DE2_115_Qsys_cpu_0_cpu_bht_module             ; DE2_115_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                        ; altsyncram_97d1                               ; work         ;
;             |DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|                                                      ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data                                                                                                                                                                                                                                         ; DE2_115_Qsys_cpu_0_cpu_ic_data_module         ; DE2_115_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                ; altsyncram_cjd1                               ; work         ;
;             |DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|                                                        ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag                                                                                                                                                                                                                                           ; DE2_115_Qsys_cpu_0_cpu_ic_tag_module          ; DE2_115_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                    ; work         ;
;                   |altsyncram_bad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated                                                                                                                                                                                  ; altsyncram_bad1                               ; work         ;
;             |DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|                                                     ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell                                                                                                                                                                                                                                        ; DE2_115_Qsys_cpu_0_cpu_mult_cell              ; DE2_115_Qsys ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                       ; mult_jp01                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                       ; mult_j011                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                       ; mult_j011                                     ; work         ;
;             |DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|                                                     ; 299 (42)            ; 273 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci                                                                                                                                                                                                                                        ; DE2_115_Qsys_cpu_0_cpu_nios2_oci              ; DE2_115_Qsys ;
;                |DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper                                                                                                                                              ; DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper    ; DE2_115_Qsys ;
;                   |DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk                                                      ; DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk     ; DE2_115_Qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work         ;
;                   |DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck                                                            ; DE2_115_Qsys_cpu_0_cpu_debug_slave_tck        ; DE2_115_Qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:DE2_115_Qsys_cpu_0_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_Qsys_cpu_0_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                        ; work         ;
;                |DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|                                    ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg                                                                                                                                                    ; DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg       ; DE2_115_Qsys ;
;                |DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break                                                                                                                                                      ; DE2_115_Qsys_cpu_0_cpu_nios2_oci_break        ; DE2_115_Qsys ;
;                |DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug                                                                                                                                                      ; DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug        ; DE2_115_Qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                       ; work         ;
;                |DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|                                            ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem                                                                                                                                                            ; DE2_115_Qsys_cpu_0_cpu_nios2_ocimem           ; DE2_115_Qsys ;
;                   |DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram                                                                           ; DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module   ; DE2_115_Qsys ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                               ; work         ;
;             |DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a                                                                                                                                                                                                                         ; DE2_115_Qsys_cpu_0_cpu_register_bank_a_module ; DE2_115_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                ; altsyncram_fic1                               ; work         ;
;             |DE2_115_Qsys_cpu_0_cpu_register_bank_b_module:DE2_115_Qsys_cpu_0_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_b_module:DE2_115_Qsys_cpu_0_cpu_register_bank_b                                                                                                                                                                                                                         ; DE2_115_Qsys_cpu_0_cpu_register_bank_b_module ; DE2_115_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_b_module:DE2_115_Qsys_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_b_module:DE2_115_Qsys_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                ; altsyncram_fic1                               ; work         ;
;       |DE2_115_Qsys_jtag_uart_0:jtag_uart_0|                                                                                            ; 140 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys_jtag_uart_0                      ; DE2_115_Qsys ;
;          |DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                     ; DE2_115_Qsys_jtag_uart_0_scfifo_r             ; DE2_115_Qsys ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                        ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                             ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                        ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                           ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                  ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                        ; cntr_1ob                                      ; work         ;
;          |DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                     ; DE2_115_Qsys_jtag_uart_0_scfifo_w             ; DE2_115_Qsys ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                        ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                             ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                        ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                           ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                  ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                        ; cntr_1ob                                      ; work         ;
;          |alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|                                                                 ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                ; alt_jtag_atlantic                             ; work         ;
;       |DE2_115_Qsys_lcd_16207_0:lcd_16207_0|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_lcd_16207_0:lcd_16207_0                                                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys_lcd_16207_0                      ; DE2_115_Qsys ;
;       |DE2_115_Qsys_led_green:led_green|                                                                                                ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_led_green:led_green                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys_led_green                        ; DE2_115_Qsys ;
;       |DE2_115_Qsys_led_red:led_red|                                                                                                    ; 20 (20)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_led_red:led_red                                                                                                                                                                                                                                                                                                                                     ; DE2_115_Qsys_led_red                          ; DE2_115_Qsys ;
;       |DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|                                                                                ; 376 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys_mm_interconnect_0                ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; DE2_115_Qsys_mm_interconnect_0_cmd_demux      ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; DE2_115_Qsys_mm_interconnect_0_cmd_demux_001  ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                       ; 56 (48)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                          ; DE2_115_Qsys_mm_interconnect_0_cmd_mux_001    ; DE2_115_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                      ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                       ; 72 (63)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                          ; DE2_115_Qsys_mm_interconnect_0_cmd_mux_001    ; DE2_115_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 9 (9)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                      ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_router:router|                                                                                 ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; DE2_115_Qsys_mm_interconnect_0_router         ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_router_001:router_001|                                                                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; DE2_115_Qsys_mm_interconnect_0_router_001     ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                      ; DE2_115_Qsys_mm_interconnect_0_rsp_demux_001  ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                      ; DE2_115_Qsys_mm_interconnect_0_rsp_demux_001  ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; DE2_115_Qsys_mm_interconnect_0_rsp_mux        ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                          ; DE2_115_Qsys_mm_interconnect_0_rsp_mux_001    ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|                                                           ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|                                                                              ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_merlin_master_translator:cpu_0_data_master_translator|                                                                 ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator               ; DE2_115_Qsys ;
;          |altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                     ; DE2_115_Qsys ;
;          |altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                     ; DE2_115_Qsys ;
;          |altera_merlin_slave_agent:sdram_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                     ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                                               ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                 ; DE2_115_Qsys ;
;       |DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|                                                                                ; 259 (0)             ; 187 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys_mm_interconnect_1                ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_1_cmd_demux:cmd_demux|                                                                           ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; DE2_115_Qsys_mm_interconnect_1_cmd_demux      ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_1_router:router|                                                                                 ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                    ; DE2_115_Qsys_mm_interconnect_1_router         ; DE2_115_Qsys ;
;          |DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|                                                                               ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; DE2_115_Qsys_mm_interconnect_1_rsp_mux        ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|                                                               ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|                                                                           ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; DE2_115_Qsys ;
;          |altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                    ; DE2_115_Qsys ;
;          |altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                     ; DE2_115_Qsys ;
;          |altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                     ; DE2_115_Qsys ;
;          |altera_merlin_slave_agent:switch_pio_s1_agent|                                                                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                     ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|                                                                 ; 13 (13)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|                                                          ; 9 (9)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:led_green_s1_translator|                                                                       ; 7 (7)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:led_red_s1_translator|                                                                         ; 7 (7)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:seg7_display_avalon_slave_translator|                                                          ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:switch_pio_s1_translator|                                                                      ; 5 (5)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 8 (8)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 8 (8)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; DE2_115_Qsys ;
;          |altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|                                                          ; 20 (20)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                 ; DE2_115_Qsys ;
;       |DE2_115_Qsys_sdram_0:sdram_0|                                                                                                    ; 327 (255)           ; 338 (210)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0                                                                                                                                                                                                                                                                                                                                     ; DE2_115_Qsys_sdram_0                          ; DE2_115_Qsys ;
;          |DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|                                          ; 72 (72)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module                                                                                                                                                                                                                                                 ; DE2_115_Qsys_sdram_0_input_efifo_module       ; DE2_115_Qsys ;
;       |DE2_115_Qsys_switch_pio:switch_pio|                                                                                              ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio                                                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys_switch_pio                       ; DE2_115_Qsys ;
;       |DE2_115_Qsys_timer_0:timer_0|                                                                                                    ; 133 (133)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                     ; DE2_115_Qsys_timer_0                          ; DE2_115_Qsys ;
;       |DE2_115_Qsys_timer_0:timer_1|                                                                                                    ; 136 (136)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1                                                                                                                                                                                                                                                                                                                                     ; DE2_115_Qsys_timer_0                          ; DE2_115_Qsys ;
;       |SEG7_LUT_8:seg7_display|                                                                                                         ; 56 (0)              ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display                                                                                                                                                                                                                                                                                                                                          ; SEG7_LUT_8                                    ; DE2_115_Qsys ;
;          |SEG7_LUT:u0|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;          |SEG7_LUT:u1|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;          |SEG7_LUT:u2|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;          |SEG7_LUT:u3|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;          |SEG7_LUT:u4|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;          |SEG7_LUT:u5|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;          |SEG7_LUT:u6|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u6                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;          |SEG7_LUT:u7|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u7                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                                      ; DE2_115_Qsys ;
;       |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|                                                               ; 55 (13)             ; 130 (5)                   ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                                ; altera_avalon_mm_clock_crossing_bridge        ; DE2_115_Qsys ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 21 (21)             ; 67 (55)                   ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_dc_fifo                         ; DE2_115_Qsys ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                  ; altera_dcfifo_synchronizer_bundle             ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                          ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                          ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                          ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle             ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                            ; altsyncram                                    ; work         ;
;                |altsyncram_asc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated                                                                                                                                                                                                             ; altsyncram_asc1                               ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 21 (21)             ; 58 (46)                   ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_dc_fifo                         ; DE2_115_Qsys ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                  ; altera_dcfifo_synchronizer_bundle             ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                          ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                          ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                          ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle             ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                 ; DE2_115_Qsys ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                            ; altsyncram                                    ; work         ;
;                |altsyncram_msc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated                                                                                                                                                                                                             ; altsyncram_msc1                               ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                      ; DE2_115_Qsys ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle                ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                              ; altera_std_synchronizer                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                      ; DE2_115_Qsys ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle                ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                              ; altera_std_synchronizer                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                      ; DE2_115_Qsys ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle                ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                              ; altera_std_synchronizer                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                        ; altera_irq_clock_crosser                      ; DE2_115_Qsys ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_bundle                ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                  ; altera_std_synchronizer                       ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                       ; DE2_115_Qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                     ; DE2_115_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                     ; DE2_115_Qsys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                       ; DE2_115_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                     ; DE2_115_Qsys ;
;    |SDRAM_PLL:PLL1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|SDRAM_PLL:PLL1                                                                                                                                                                                                                                                                                                                                                                   ; SDRAM_PLL                                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|SDRAM_PLL:PLL1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                           ; altpll                                        ; work         ;
;          |altpll_d3l2:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|SDRAM_PLL:PLL1|altpll:altpll_component|altpll_d3l2:auto_generated                                                                                                                                                                                                                                                                                                                ; altpll_d3l2                                   ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                    ; pzdyqx                                        ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                       ; pzdyqx_impl                                   ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                         ; GHVD5181                                      ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                       ; LQYT7093                                      ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                     ; KIFI3548                                      ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                     ; LQYT7093                                      ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                     ; PUDL0439                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                              ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 164 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 164 (118)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                 ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                         ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                       ; sld_shadow_jsm                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_b_module:DE2_115_Qsys_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 4            ; 40           ; 4            ; 40           ; 160   ; None ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 4            ; 28           ; 4            ; 28           ; 112   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                           ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                   ; IP Include File   ;
+--------+----------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                       ;                   ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                   ;                   ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                         ;                   ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                       ;                   ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE2_115_USB_DEVICE_LED|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                         ;                   ;
; N/A    ; Qsys                                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0                                                                                                                                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_pio                      ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio                                                                                                                                                                                                                                                                                        ; DE2_115_Qsys.qsys ;
; Altera ; altera_nios2_gen2                      ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht                                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data                                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag                                                                                                                                                                                                    ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_b_module:DE2_115_Qsys_cpu_0_cpu_register_bank_b                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace|DE2_115_Qsys_cpu_0_cpu_nios2_oci_td_mode:DE2_115_Qsys_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo|DE2_115_Qsys_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_compute_input_tm_cnt ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_cnt_inc                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_wrptr_inc             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_im:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_im                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_itrace:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_itrace                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_pib:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_pib                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram                                    ;                   ;
; Altera ; altera_irq_mapper                      ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                        ; DE2_115_Qsys.qsys ;
; Altera ; altera_irq_clock_crosser               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys.qsys ;
; Altera ; altera_irq_clock_crosser               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_irq_clock_crosser               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_irq_clock_crosser               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_jtag_uart                ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_lcd_16207                ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_lcd_16207_0:lcd_16207_0                                                                                                                                                                                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_pio                      ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_led_green:led_green                                                                                                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_pio                      ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_led_red:led_red                                                                                                                                                                                                                                                                                              ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_mm_clock_crossing_bridge ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                         ; DE2_115_Qsys.qsys ;
; Altera ; altera_mm_interconnect                 ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_master_agent             ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_master_translator        ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                                    ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_master_agent             ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent                                                                                                                                                                                                                ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_master_translator        ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                            ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                            ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator                                                                                                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_mm_interconnect                 ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter               ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; error_adapter                          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                            ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo                                                                                                                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent                                                                                                                                                                                                                ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator                                                                                                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent                                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent                                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_master_agent             ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter          ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_master_translator        ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator                                                                                                                                                                                                 ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                             ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_002                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_003                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_004                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_005                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_006                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_007                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_008                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_router                   ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_009                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_007                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_008                                                                                                                                                                                                                   ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent                                                                                                                                                                                                                ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                           ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator                                                                                                                                                                                                      ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                            ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                  ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent              ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                               ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; DE2_115_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator         ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                     ; DE2_115_Qsys.qsys ;
; Altera ; altera_reset_controller                ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; DE2_115_Qsys.qsys ;
; Altera ; altera_reset_controller                ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller     ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0                                                                                                                                                                                                                                                                                              ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_pio                      ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio                                                                                                                                                                                                                                                                                        ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_timer                    ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                              ; DE2_115_Qsys.qsys ;
; Altera ; altera_avalon_timer                    ; 16.1    ; N/A          ; N/A           ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1                                                                                                                                                                                                                                                                                              ; DE2_115_Qsys.qsys ;
+--------+----------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next ;
+------------+------------+------------+------------+-----------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                              ;
+------------+------------+------------+------------+-----------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                       ;
+------------+------------+------------+------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 82                                                                                                                                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|av_readdata_pre[9..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[16..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[18..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_addr[4,5]                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[4..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[5..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_im:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_im:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[20,22,24,29]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[20,22,24,29]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                  ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                  ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][64]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][71]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][71]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                          ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                  ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_addr[12]                                                                                                                                                                                                                                                                          ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_badaddr_reg_baddr[0..26]                                                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|last_dest_id[3]                                                                                                                                                                             ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|last_channel[8]                                                                                                                                                                             ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                    ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                            ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                             ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                             ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                                                                            ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                              ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|av_readdata_pre[0]                                                                                                                                                                          ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                      ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][103]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                   ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|prev_request[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][71]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][72]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[39]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|last_channel[0]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next~9                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next~10                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next~13                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next~14                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next~16                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next~4                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next~5                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next~6                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state~15                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize.011 ; Merged with DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize.001 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 780                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0]                                                                                                                                                                                              ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|prev_request[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][102],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][102],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][102],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][102],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][102],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][102],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][102],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][86]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][85],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][85],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][85],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][85],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][85],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][85],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][85]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][71]                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][102]                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][102],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][102],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][102],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][102],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][102],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][102],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                     ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                  ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                            ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                     ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                                                                                                                                                                                              ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][102],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                          ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                             ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[25]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[24]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[24]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[23]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[22]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[22]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[21]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[21]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[20]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[20]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[19]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[19]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[18]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[18]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[17]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[17]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[16]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[16]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[15]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[15]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[14]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[14]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[13]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[13]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[12]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[12]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[11]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[11]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[10]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[10]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[9]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[9]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[8]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[8]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[7]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[7]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[6]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[6]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[5]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[5]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[4]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                            ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[26]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                         ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                         ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                  ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                  ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                    ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                            ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                            ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                            ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                            ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                              ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                     ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[1]                                                                                                                                                                                              ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|prev_request[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[31]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                                                                                                                                                              ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[30]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[30]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[29]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[29]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[28]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[28]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[20]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[22]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[24]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[29]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[27]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[26]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[25]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[24]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[24]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[23]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[22]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[22]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[21]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[21]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[20]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[20]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[19]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[19]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[18]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[18]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[31]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[30]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[30]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[29]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[29]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[28]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[28]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                               ; Lost Fanouts              ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[39]                                                                                                                                                                                        ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                     ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                     ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|readdata[27]                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2883  ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 223   ;
; Number of registers using Asynchronous Clear ; 2302  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1953  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                                                                                                                                              ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                                                               ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                               ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                               ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[4]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[6]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[7]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[10]                                                                                                                                                                                                                                                               ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[11]                                                                                                                                                                                                                                                               ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|internal_counter[13]                                                                                                                                                                                                                                                               ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                ; 21      ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 601     ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[3]                                                                                                                                                                                                                                                                           ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                          ; 4       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_addr[12]                                                                                                                                                                                                                                                                         ; 11      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                           ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                          ; 14      ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 6       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[13]                                                                                                                                                                                                                                                                ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                                                                                                                                ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                                                                                                                                 ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                                                                                                                                 ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                                                                                                                                 ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                      ; 11      ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                             ; 4       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 7       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                ; 15      ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                      ; 3       ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                                                                                                          ; 5       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                          ; 3       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                    ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                    ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                    ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                    ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                    ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                       ; 1       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                         ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                              ; 9       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[13]                                                                                                                                                                                                                                                              ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[13]                                                                                                                                                                                                                                                              ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[11]                                                                                                                                                                                                                                                              ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[11]                                                                                                                                                                                                                                                              ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                                                              ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[10]                                                                                                                                                                                                                                                              ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[7]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[7]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[6]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[4]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 93                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                   ; Megafunction                                                                                                               ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[5..38,42..47]             ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0 ; RAM  ;
; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[0..19,21,23,25..28,30,31] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[3]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[1]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[3]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_slow_inst_result[21]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|MonDReg[28]                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|MonDReg[12]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break|break_readreg[4]                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_pipe_flush_waddr[20]                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|MonAReg[2]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_bank[0]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[12]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|active_dqm[3]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router|src_data                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|E_logic_result[26]                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|D_src2_reg[12]                                                                                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|Selector35                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_115_USB_DEVICE_LED|DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|Selector28                                                                                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_USB_DEVICE_LED|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+------------------------------------+-------+------+------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                   ;
+------------------------------------+-------+------+------------------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo                       ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo                       ;
+------------------------------------+-------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0 ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0        ;
+-----------------------------+-------+------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------------+
; Assignment        ; Value ; From ; To                                             ;
+-------------------+-------+------+------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]         ;
+-------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 6                 ; Signed Integer                  ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 25                ; Signed Integer                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; -3000             ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; altpll_d3l2       ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                   ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                                   ;
; HDL_ADDR_WIDTH      ; 10    ; Signed Integer                                                                                   ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                                   ;
; COMMAND_FIFO_DEPTH  ; 4     ; Signed Integer                                                                                   ;
; RESPONSE_FIFO_DEPTH ; 4     ; Signed Integer                                                                                   ;
; MASTER_SYNC_DEPTH   ; 2     ; Signed Integer                                                                                   ;
; SLAVE_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                   ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL           ; 50    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH                ; 4     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                            ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                            ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                            ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                            ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                            ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                            ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                            ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                            ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                            ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                            ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH                ; 4     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                            ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                            ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                            ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                            ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                            ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                            ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                            ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                            ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                            ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                            ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 9     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router|DE2_115_Qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001|DE2_115_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_002|DE2_115_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_003|DE2_115_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_004|DE2_115_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_005|DE2_115_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                           ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 10    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 3     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 3     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 3     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 3     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 3     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 3     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 3     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 64    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 64    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 62    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 62    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 61    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 61    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 10    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router|DE2_115_Qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_001|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_002|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_003|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_004|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_005|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_006|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_007|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_008|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_009|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                            ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                            ;
+--------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003 ;
+--------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 40                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 40                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_asc1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 28                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 28                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_msc1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; SDRAM_PLL:PLL1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                         ;
; Entity Instance            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                     ;
; Entity Instance                           ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 40                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 40                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 28                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 28                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_001|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router|DE2_115_Qsys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_red_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_green_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cy7c67200_if_0_hpi_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcd_16207_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_003|DE2_115_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_002|DE2_115_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001|DE2_115_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router|DE2_115_Qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0" ;
+---------------+--------+----------+----------------------------------+
; Port          ; Type   ; Severity ; Details                          ;
+---------------+--------+----------+----------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected           ;
+---------------+--------+----------+----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Qsys:u0"                    ;
+------------------------------+-------+----------+--------------+
; Port                         ; Type  ; Severity ; Details      ;
+------------------------------+-------+----------+--------------+
; clk_100_clk_in_reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+------------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 535                         ;
; cycloneiii_ff         ; 2720                        ;
;     CLR               ; 706                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 13                          ;
;     ENA               ; 329                         ;
;     ENA CLR           ; 1344                        ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 142                         ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 7                           ;
;     plain             ; 123                         ;
; cycloneiii_io_obuf    ; 143                         ;
; cycloneiii_lcell_comb ; 3416                        ;
;     arith             ; 269                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 105                         ;
;     normal            ; 3147                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 271                         ;
;         3 data inputs ; 845                         ;
;         4 data inputs ; 1932                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 238                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.11                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Feb 20 18:09:32 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_USB_DEVICE_LED -c DE2_115_USB_DEVICE_LED
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/de2_115_qsys.v
    Info (12023): Found entity 1: DE2_115_Qsys File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_Qsys_irq_mapper File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_1_rsp_mux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_1_rsp_demux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_1_cmd_mux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_1_cmd_demux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_1_router_001_default_decode File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_Qsys_mm_interconnect_1_router_001 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_1_router_default_decode File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_Qsys_mm_interconnect_1_router File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_rsp_mux_001 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_rsp_mux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_rsp_demux_001 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_rsp_demux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_cmd_mux_001 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_cmd_mux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_cmd_demux_001 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_cmd_demux File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_router_003_default_decode File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE2_115_Qsys_mm_interconnect_0_router_003 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_router_002_default_decode File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE2_115_Qsys_mm_interconnect_0_router_002 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_router_001_default_decode File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_Qsys_mm_interconnect_0_router_001 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE2_115_Qsys_mm_interconnect_0_router_default_decode File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_Qsys_mm_interconnect_0_router File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_timer_0.v
    Info (12023): Found entity 1: DE2_115_Qsys_timer_0 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_switch_pio.v
    Info (12023): Found entity 1: DE2_115_Qsys_switch_pio File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_switch_pio.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_sdram_0.v
    Info (12023): Found entity 1: DE2_115_Qsys_sdram_0_input_efifo_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v Line: 21
    Info (12023): Found entity 2: DE2_115_Qsys_sdram_0 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_sdram_0_test_component.v
    Info (12023): Found entity 1: DE2_115_Qsys_sdram_0_test_component_ram_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0_test_component.v Line: 21
    Info (12023): Found entity 2: DE2_115_Qsys_sdram_0_test_component File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_led_red.v
    Info (12023): Found entity 1: DE2_115_Qsys_led_red File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_led_red.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_led_green.v
    Info (12023): Found entity 1: DE2_115_Qsys_led_green File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_led_green.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_lcd_16207_0.v
    Info (12023): Found entity 1: DE2_115_Qsys_lcd_16207_0 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_lcd_16207_0.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_jtag_uart_0.v
    Info (12023): Found entity 1: DE2_115_Qsys_jtag_uart_0_sim_scfifo_w File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: DE2_115_Qsys_jtag_uart_0_scfifo_w File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: DE2_115_Qsys_jtag_uart_0_sim_scfifo_r File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: DE2_115_Qsys_jtag_uart_0_scfifo_r File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: DE2_115_Qsys_jtag_uart_0 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_cpu_0.v
    Info (12023): Found entity 1: DE2_115_Qsys_cpu_0 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0.v Line: 9
Info (12021): Found 24 design units, including 24 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_cpu_0_cpu.v
    Info (12023): Found entity 1: DE2_115_Qsys_cpu_0_cpu_ic_data_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 21
    Info (12023): Found entity 2: DE2_115_Qsys_cpu_0_cpu_ic_tag_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 89
    Info (12023): Found entity 3: DE2_115_Qsys_cpu_0_cpu_bht_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 158
    Info (12023): Found entity 4: DE2_115_Qsys_cpu_0_cpu_register_bank_a_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 227
    Info (12023): Found entity 5: DE2_115_Qsys_cpu_0_cpu_register_bank_b_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 293
    Info (12023): Found entity 6: DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 359
    Info (12023): Found entity 7: DE2_115_Qsys_cpu_0_cpu_nios2_oci_break File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 505
    Info (12023): Found entity 8: DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 798
    Info (12023): Found entity 9: DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1059
    Info (12023): Found entity 10: DE2_115_Qsys_cpu_0_cpu_nios2_oci_itrace File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1248
    Info (12023): Found entity 11: DE2_115_Qsys_cpu_0_cpu_nios2_oci_td_mode File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1431
    Info (12023): Found entity 12: DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1499
    Info (12023): Found entity 13: DE2_115_Qsys_cpu_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1581
    Info (12023): Found entity 14: DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1653
    Info (12023): Found entity 15: DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1696
    Info (12023): Found entity 16: DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1743
    Info (12023): Found entity 17: DE2_115_Qsys_cpu_0_cpu_nios2_oci_pib File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2229
    Info (12023): Found entity 18: DE2_115_Qsys_cpu_0_cpu_nios2_oci_im File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2252
    Info (12023): Found entity 19: DE2_115_Qsys_cpu_0_cpu_nios2_performance_monitors File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2322
    Info (12023): Found entity 20: DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2339
    Info (12023): Found entity 21: DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2432
    Info (12023): Found entity 22: DE2_115_Qsys_cpu_0_cpu_nios2_ocimem File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2497
    Info (12023): Found entity 23: DE2_115_Qsys_cpu_0_cpu_nios2_oci File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2678
    Info (12023): Found entity 24: DE2_115_Qsys_cpu_0_cpu File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3223
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_cpu_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_cpu_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE2_115_Qsys_cpu_0_cpu_debug_slave_tck File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_cpu_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_cpu_0_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_Qsys_cpu_0_cpu_mult_cell File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_cpu_0_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_Qsys_cpu_0_cpu_test_bench File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/de2_115_qsys_button_pio.v
    Info (12023): Found entity 1: DE2_115_Qsys_button_pio File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_button_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_qsys/synthesis/submodules/cy7c67200_if.v
    Info (12023): Found entity 1: CY7C67200_IF File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/CY7C67200_IF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: SDRAM_PLL File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/v/SDRAM_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/v/Reset_Delay.v Line: 1
Warning (10037): Verilog HDL or VHDL warning at DE2_115_Qsys_sdram_0.v(318): conditional expression evaluates to a constant File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at DE2_115_Qsys_sdram_0.v(328): conditional expression evaluates to a constant File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at DE2_115_Qsys_sdram_0.v(338): conditional expression evaluates to a constant File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at DE2_115_Qsys_sdram_0.v(682): conditional expression evaluates to a constant File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v Line: 682
Warning (12125): Using design file de2_115_usb_device_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115_USB_DEVICE_LED File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 42
Info (12127): Elaborating entity "DE2_115_USB_DEVICE_LED" for the top level hierarchy
Warning (10034): Output port "VGA_B" at de2_115_usb_device_led.v(301) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
Warning (10034): Output port "VGA_G" at de2_115_usb_device_led.v(304) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
Warning (10034): Output port "VGA_R" at de2_115_usb_device_led.v(306) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
Warning (10034): Output port "ENET0_TX_DATA" at de2_115_usb_device_led.v(339) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 339
Warning (10034): Output port "ENET1_TX_DATA" at de2_115_usb_device_led.v(357) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 357
Warning (10034): Output port "SRAM_ADDR" at de2_115_usb_device_led.v(396) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
Warning (10034): Output port "FL_ADDR" at de2_115_usb_device_led.v(405) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
Warning (10034): Output port "HSMC_TX_D_P" at de2_115_usb_device_led.v(433) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
Warning (10034): Output port "SMA_CLKOUT" at de2_115_usb_device_led.v(252) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 252
Warning (10034): Output port "UART_CTS" at de2_115_usb_device_led.v(283) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 283
Warning (10034): Output port "UART_TXD" at de2_115_usb_device_led.v(286) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 286
Warning (10034): Output port "SD_CLK" at de2_115_usb_device_led.v(295) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 295
Warning (10034): Output port "VGA_BLANK_N" at de2_115_usb_device_led.v(302) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 302
Warning (10034): Output port "VGA_CLK" at de2_115_usb_device_led.v(303) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 303
Warning (10034): Output port "VGA_HS" at de2_115_usb_device_led.v(305) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 305
Warning (10034): Output port "VGA_SYNC_N" at de2_115_usb_device_led.v(307) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 307
Warning (10034): Output port "VGA_VS" at de2_115_usb_device_led.v(308) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 308
Warning (10034): Output port "AUD_DACDAT" at de2_115_usb_device_led.v(314) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 314
Warning (10034): Output port "AUD_XCK" at de2_115_usb_device_led.v(316) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 316
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115_usb_device_led.v(319) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 319
Warning (10034): Output port "I2C_SCLK" at de2_115_usb_device_led.v(323) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 323
Warning (10034): Output port "ENET0_GTX_CLK" at de2_115_usb_device_led.v(327) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 327
Warning (10034): Output port "ENET0_MDC" at de2_115_usb_device_led.v(329) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 329
Warning (10034): Output port "ENET0_RST_N" at de2_115_usb_device_led.v(331) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 331
Warning (10034): Output port "ENET0_TX_EN" at de2_115_usb_device_led.v(340) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 340
Warning (10034): Output port "ENET0_TX_ER" at de2_115_usb_device_led.v(341) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 341
Warning (10034): Output port "ENET1_GTX_CLK" at de2_115_usb_device_led.v(345) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 345
Warning (10034): Output port "ENET1_MDC" at de2_115_usb_device_led.v(347) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 347
Warning (10034): Output port "ENET1_RST_N" at de2_115_usb_device_led.v(349) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 349
Warning (10034): Output port "ENET1_TX_EN" at de2_115_usb_device_led.v(358) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 358
Warning (10034): Output port "ENET1_TX_ER" at de2_115_usb_device_led.v(359) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 359
Warning (10034): Output port "TD_RESET_N" at de2_115_usb_device_led.v(366) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 366
Warning (10034): Output port "SRAM_CE_N" at de2_115_usb_device_led.v(397) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 397
Warning (10034): Output port "SRAM_LB_N" at de2_115_usb_device_led.v(399) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 399
Warning (10034): Output port "SRAM_OE_N" at de2_115_usb_device_led.v(400) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 400
Warning (10034): Output port "SRAM_UB_N" at de2_115_usb_device_led.v(401) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 401
Warning (10034): Output port "SRAM_WE_N" at de2_115_usb_device_led.v(402) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 402
Warning (10034): Output port "FL_CE_N" at de2_115_usb_device_led.v(406) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 406
Warning (10034): Output port "FL_OE_N" at de2_115_usb_device_led.v(408) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 408
Warning (10034): Output port "FL_WE_N" at de2_115_usb_device_led.v(411) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 411
Warning (10034): Output port "HSMC_CLKOUT_P1" at de2_115_usb_device_led.v(426) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 426
Warning (10034): Output port "HSMC_CLKOUT_P2" at de2_115_usb_device_led.v(427) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 427
Warning (10034): Output port "HSMC_CLKOUT0" at de2_115_usb_device_led.v(428) has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 428
Info (12128): Elaborating entity "SDRAM_PLL" for hierarchy "SDRAM_PLL:PLL1" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 456
Info (12128): Elaborating entity "altpll" for hierarchy "SDRAM_PLL:PLL1|altpll:altpll_component" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/v/SDRAM_PLL.v Line: 98
Info (12130): Elaborated megafunction instantiation "SDRAM_PLL:PLL1|altpll:altpll_component" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/v/SDRAM_PLL.v Line: 98
Info (12133): Instantiated megafunction "SDRAM_PLL:PLL1|altpll:altpll_component" with the following parameter: File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/v/SDRAM_PLL.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-3000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "6"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_d3l2.tdf
    Info (12023): Found entity 1: altpll_d3l2 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altpll_d3l2.tdf Line: 26
Info (12128): Elaborating entity "altpll_d3l2" for hierarchy "SDRAM_PLL:PLL1|altpll:altpll_component|altpll_d3l2:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DE2_115_Qsys" for hierarchy "DE2_115_Qsys:u0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 504
Info (12128): Elaborating entity "CY7C67200_IF" for hierarchy "DE2_115_Qsys:u0|CY7C67200_IF:cy7c67200_if_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 174
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 189
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|SEG7_LUT:u0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/SEG7_LUT_8.v Line: 19
Info (12128): Elaborating entity "DE2_115_Qsys_button_pio" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 201
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 231
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0.v Line: 67
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_test_bench" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_test_bench:the_DE2_115_Qsys_cpu_0_cpu_test_bench" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 5506
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_ic_data_module" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 6508
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_ic_tag_module" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 6574
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf
    Info (12023): Found entity 1: altsyncram_bad1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_bad1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bad1" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_bht_module" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 6772
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_97d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_register_bank_a_module" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 7719
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_fic1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_a_module:DE2_115_Qsys_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_register_bank_b_module" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_register_bank_b_module:DE2_115_Qsys_cpu_0_cpu_register_bank_b" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 7737
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_mult_cell" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 8322
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altera_mult_add_vkp2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altera_mult_add_vkp2.v Line: 117
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 8756
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2895
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 429
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_break" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_break:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_break" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2925
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_xbrk" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2948
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dbrk" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2975
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_itrace" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_itrace:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_itrace" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3013
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3028
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_td_mode" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_dtrace|DE2_115_Qsys_cpu_0_cpu_nios2_oci_td_mode:DE2_115_Qsys_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1549
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3043
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo|DE2_115_Qsys_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1862
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1871
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo|DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 1880
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_pib" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_pib:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_pib" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3048
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_oci_im" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_im:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_im" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3062
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3081
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_nios2_ocimem" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3101
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2648
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 2472
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram_module:DE2_115_Qsys_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3203
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_debug_slave_tck" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_Qsys_cpu_0_cpu_debug_slave_phy" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_Qsys_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_Qsys_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_Qsys_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE2_115_Qsys_jtag_uart_0" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 244
Info (12128): Elaborating entity "DE2_115_Qsys_jtag_uart_0_scfifo_w" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "DE2_115_Qsys_jtag_uart_0_scfifo_r" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "DE2_115_Qsys_lcd_16207_0" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_lcd_16207_0:lcd_16207_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 259
Info (12128): Elaborating entity "DE2_115_Qsys_led_green" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_led_green:led_green" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 270
Info (12128): Elaborating entity "DE2_115_Qsys_led_red" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_led_red:led_red" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 281
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 317
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "DE2_115_Qsys_sdram_0" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 340
Info (12128): Elaborating entity "DE2_115_Qsys_sdram_0_input_efifo_module" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_sdram_0.v Line: 298
Info (12128): Elaborating entity "DE2_115_Qsys_switch_pio" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 348
Info (12128): Elaborating entity "DE2_115_Qsys_timer_0" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 359
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 422
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 440
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 500
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 564
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 628
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 756
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 837
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 918
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1002
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1043
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1293
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1418
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1434
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router_default_decode" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router:router|DE2_115_Qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router_001" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1450
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_001:router_001|DE2_115_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router_002" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_002" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1466
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_002:router_002|DE2_115_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router_003" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_003" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1482
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_router_003_default_decode" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_router_003:router_003|DE2_115_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1564
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_cmd_demux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1599
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1622
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_cmd_mux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1639
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_cmd_mux_001" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1662
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_cmd_mux_001.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_rsp_demux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1719
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_rsp_demux_001" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1742
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_rsp_mux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1817
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1840
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0.v Line: 1869
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 478
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 677
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 741
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 805
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 869
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 933
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 997
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 1334
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 1418
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_display_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 1459
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_router" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 2475
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_router_default_decode" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router:router|DE2_115_Qsys_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router.sv Line: 194
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_router_001" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_001" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 2491
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_router_001_default_decode" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_router_001:router_001|DE2_115_Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 2669
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_cmd_demux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 2734
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_cmd_mux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 2751
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_rsp_demux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 2904
Info (12128): Elaborating entity "DE2_115_Qsys_mm_interconnect_1_rsp_mux" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1.v Line: 3105
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_mm_interconnect_1_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|DE2_115_Qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_Qsys_irq_mapper" for hierarchy "DE2_115_Qsys:u0|DE2_115_Qsys_irq_mapper:irq_mapper" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 489
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 500
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE2_115_Qsys:u0|altera_reset_controller:rst_controller" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 596
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/DE2_115_Qsys.v Line: 659
Warning (12020): Port "jdo" on the entity instantiation of "the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.v Line: 3013
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.20.18:09:51 Progress: Loading sld30835074/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld30835074/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 40
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 40
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "40"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "40"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_asc1.tdf
    Info (12023): Found entity 1: altsyncram_asc1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_asc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "28"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "28"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msc1.tdf
    Info (12023): Found entity 1: altsyncram_msc1 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/altsyncram_msc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/mult_jp01.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_mult_cell:the_DE2_115_Qsys_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/db/mult_j011.tdf Line: 29
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 289
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 290
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 291
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 292
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 296
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 297
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 297
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 297
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 297
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 312
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 313
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 315
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 320
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 324
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 330
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 348
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 398
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 407
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 415
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 429
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 429
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 429
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 429
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 436
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 436
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 436
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 436
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 436
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 436
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 436
Info (13000): Registers with preset signals will power-up high File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 252
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 275
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 278
    Warning (13410): Pin "UART_CTS" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 283
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 286
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 295
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 301
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 302
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 303
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 304
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 305
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 306
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 307
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 308
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 314
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 316
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 319
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 323
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 327
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 329
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 331
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 339
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 339
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 339
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 339
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 340
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 341
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 345
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 347
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 349
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 357
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 357
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 357
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 357
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 358
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 359
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 366
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 387
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 396
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 397
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 399
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 400
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 401
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 402
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 405
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 406
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 408
    Warning (13410): Pin "FL_RST_N" is stuck at VCC File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 409
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 411
    Warning (13410): Pin "FL_WP_N" is stuck at VCC File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 412
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 426
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 427
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 428
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 433
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 125 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_USB_DEVICE_LED.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 65 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 246
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 247
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 248
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 251
    Warning (15610): No output dependent on input pin "UART_RTS" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 284
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 285
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 298
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 311
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 328
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 332
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 333
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 334
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 336
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 337
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 338
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 342
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 346
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 350
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 351
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 352
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 354
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 355
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 356
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 360
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 363
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 364
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 365
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 367
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 381
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 410
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 421
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 422
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 423
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]" File: C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/de2_115_usb_device_led.v Line: 431
Info (21057): Implemented 5909 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 92 input pins
    Info (21059): Implemented 249 output pins
    Info (21060): Implemented 143 bidirectional pins
    Info (21061): Implemented 5179 logic cells
    Info (21064): Implemented 238 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 343 warnings
    Info: Peak virtual memory: 4971 megabytes
    Info: Processing ended: Sun Feb 20 18:10:10 2022
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_USB_DEVICE_LED.map.smsg.


