{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.767488",
   "Default View_TopLeft":"61,-337",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -490 -y -210 -defaultsOSRD
preplace port port-id_rst -pg 1 -lvl 0 -x -490 -y -180 -defaultsOSRD
preplace port port-id_pc_write -pg 1 -lvl 0 -x -490 -y -130 -defaultsOSRD
preplace inst Decoder_0 -pg 1 -lvl 2 -x 50 -y 260 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 5 -x 1410 -y 290 -defaultsOSRD
preplace inst ALU_ctrl_0 -pg 1 -lvl 5 -x 1410 -y 550 -defaultsOSRD
preplace inst mux2_1_0 -pg 1 -lvl 8 -x 2340 -y -50 -defaultsOSRD
preplace inst Opcode_ctrl_0 -pg 1 -lvl 3 -x 680 -y -90 -defaultsOSRD
preplace inst PC_ctrl_0 -pg 1 -lvl 1 -x -290 -y 180 -defaultsOSRD
preplace inst DataMemory_0 -pg 1 -lvl 6 -x 1800 -y 310 -defaultsOSRD
preplace inst mux2_1_1 -pg 1 -lvl 7 -x 2090 -y 290 -defaultsOSRD
preplace inst ImmGenerator_0 -pg 1 -lvl 3 -x 680 -y 530 -defaultsOSRD
preplace inst mux2_1_2 -pg 1 -lvl 4 -x 1050 -y 250 -defaultsOSRD
preplace inst adder_int32_0 -pg 1 -lvl 5 -x 1410 -y 0 -defaultsOSRD
preplace inst Ins_buffer_0 -pg 1 -lvl 2 -x 50 -y 30 -defaultsOSRD
preplace inst Registers_0 -pg 1 -lvl 3 -x 680 -y 250 -defaultsOSRD
preplace inst and_gate_0 -pg 1 -lvl 6 -x 1800 -y -100 -defaultsOSRD
preplace netloc ALU_0_alu_result 1 5 2 1620 200 1950
preplace netloc ALU_0_zero 1 5 1 1590 -90n
preplace netloc ALU_ctrl_0_alu_control 1 4 2 1210 200 1560
preplace netloc DataMemory_0_read_data 1 6 1 N 310
preplace netloc Decoder_0_funct3 1 2 3 210 600 870 550 N
preplace netloc Decoder_0_funct7 1 2 3 200 610 N 610 1190
preplace netloc Decoder_0_opcode 1 2 1 210 -90n
preplace netloc Decoder_0_rd 1 2 1 230 230n
preplace netloc Decoder_0_rs1 1 2 1 N 250
preplace netloc Decoder_0_rs2 1 2 4 250 370 900 160 N 160 1570
preplace netloc ImmGenerator_0_imm_out_32 1 3 2 890 10 N
preplace netloc Ins_buffer_0_ins_out 1 1 2 -130 370 240
preplace netloc Opcode_ctrl_0_alu_src 1 3 1 870 -50n
preplace netloc Opcode_ctrl_0_aluop 1 3 2 N -90 1190
preplace netloc Opcode_ctrl_0_branch 1 3 3 N -150 N -150 1630
preplace netloc Opcode_ctrl_0_mem2reg 1 3 4 NJ -110 N -110 1620 -10 1960
preplace netloc Opcode_ctrl_0_mem_read 1 3 3 NJ -130 N -130 1600
preplace netloc Opcode_ctrl_0_mem_write 1 3 3 NJ -70 N -70 1580
preplace netloc Opcode_ctrl_0_reg_write 1 2 2 260 30 840
preplace netloc PC_ctrl_0_pc_out 1 1 4 -130 120 N 120 860 -10 N
preplace netloc PC_ctrl_0_pc_plus4 1 1 7 -110 130 NJ 130 850J -80 N -80 1610 -30 N -30 2210
preplace netloc Registers_0_read_data1 1 3 2 880 170 1200
preplace netloc Registers_0_read_data2 1 3 1 910 250n
preplace netloc adder_int32_0_sum 1 5 3 N 0 NJ 0 2220J
preplace netloc and_gate_0_y 1 7 1 N -70
preplace netloc clk_1 1 0 3 -450 0 -120 140 250
preplace netloc mux2_1_0_out 1 0 9 -440 420 NJ 420 NJ 420 NJ 420 N 420 N 420 N 420 N 420 2460
preplace netloc mux2_1_1_out 1 2 6 260 430 NJ 430 N 430 NJ 430 N 430 2210
preplace netloc mux2_1_2_out 1 4 1 1170 250n
preplace netloc pc_write_1 1 0 1 -460 -130n
preplace netloc rst_1 1 0 5 -470 20 -140 150 220 380 N 380 1180
levelinfo -pg 1 -490 -290 50 680 1050 1410 1800 2090 2340 2480
pagesize -pg 1 -db -bbox -sgen -600 -360 2480 630
"
}
0
