// Seed: 3527824827
module module_0;
  assign id_1 = $display;
  assign id_1 = id_1;
  wire id_2;
  assign id_2 = id_1;
endmodule
module module_1;
  generate
    assign id_1 = (id_1);
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always_latch @(id_9 or posedge id_8) begin : LABEL_0
    if ((id_10 == id_5[1'b0])) id_2 = id_9 - 1;
  end
  module_0 modCall_1 ();
endmodule
