Stephen A. Blythe , Robert A. Walker, Toward a Practical Methodology for Completely Characterizing the Optimal Design Space, Proceedings of the 9th international symposium on System synthesis, p.8, November 06-08, 1996
Robert King Brayton , R. Brayton, Sensitivity and Optimization, Elsevier Science Inc., New York, NY, 1980
Viraphol Chaiyakul , Allen C.-H. Wu , Daniel D. Gajski, Timing models for high-level synthesis, Proceedings of the conference on European design automation, p.60-65, November 1992, Congress Centrum Hamburg, Hamburg, Germany
Samit Chaudhuri , Robert A. Walker, Computing lower bounds on functional units before scheduling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.273-279, June 1996[doi>10.1109/92.502199]
Samit Chaudhuri , Robert A. Walker , John E. Mitchell, Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.456-471, Dec. 1994[doi>10.1109/92.335014]
CHEN, L. -G. AND JENG, L. -G. 1991. Optimal module set and clock cycle selection for DSP synthesis. In Proceedings of the 1991 IEEE International Symposium on Circuits and Systems (Singapore, June 11-14), 2200-2203.
M. Corazao , M. Khalaf , L. Guerra , M. Potkonjak , J. Rabaey, Instruction set mapping for performance optimization, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.518-521, November 07-11, 1993, Santa Clara, California, United States
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
Rajiv Jain , Alice Parker , Nohbyung Park, Module selection for pipelined synthesis, Proceedings of the 25th ACM/IEEE conference on Design automation, p.542-547, June 12-15, 1988, Atlantic City, New Jersey, United States
Pradip Jha , Nikil Dutt , Sri Parameswaran, Reclocking for high-level synthesis, Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM), p.9-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan[doi>10.1145/224818.224839]
Sanjiv Narayan , Daniel D. Gajski, System clock estimation based on clock slack minimization, Proceedings of the conference on European design automation, p.66-71, November 1992, Congress Centrum Hamburg, Hamburg, Germany
Seong Y. Ohm , Fadi J. Kurdahi , Nikil Dutt , Min Xu, A comprehensive estimation technique for high-level synthesis, Proceedings of the 8th international symposium on System synthesis, p.122-127, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224528]
PAULIN, P. G. AND KNIGHT, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASICS. In IEEE Transactions on CAD, 661-679.
TIMMER, A. H., HEIJILIGERS, M. J. M., AND JESS, J. A. G. 1993. Fast system-level area-delay curve prediction. In Proceedings of the First Conference on APCHDLSA, 198-207.
