# Reading pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:53 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU
# 	ALU_tb
# End time: 10:40:53 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:40:53 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# ** Error: (vsim-3033) Instantiation of 'alu' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb File: ./ALU.sv Line: 52
#         Searched libraries:
#             C:/Users/jorda/Desktop/ALU w.testbench/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
W
# ambiguous command name "W": WarpPointer WaveActivateCursor WaveActivateNextPane WaveBookmarkSave WaveCollapseAll WaveConfigureCursorRow WaveExpandAll WaveRadixFlagFilter WaveRegisterActiveCursorTimeChangedCB WaveRestoreCursorLinks WaveRestoreCursors WaveRestoreCursorsUndoRedo WaveRestoreZoom WaveUnregisterActiveCursorTimeChangedCB WelcomeCreateProject WelcomeDone WelcomeLaunchDialog WelcomeOpenProject WelcomeScreen WelcomeViewDocs WelcomeVsim WindowDataRef WindowGetData WindowSetData WinfoFindClass WinfoIsTopFrame WinfoTopFrame WlfClassInstView WlfDataset WlfFindFile WlfGetPostsimAssertList WlfGetPostsimFCoversList WlfInitPostsimAssertList WlfInitPostsimFCoversList WlfObjView WlfView WobjActivateInProgress WobjUpdate WrapDialog WritePrivateProfileString
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:18 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:41:19 on May 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:40:53 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:57 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:41:57 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:40:53 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:25 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:42:25 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:40:53 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:45 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:43:45 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:43:47 on May 28,2021, Elapsed time: 0:02:54
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:43:47 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:09 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:44:09 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:44:10 on May 28,2021, Elapsed time: 0:00:23
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:44:10 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:33 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:44:33 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:44:35 on May 28,2021, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:44:35 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:59 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:44:59 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:45:00 on May 28,2021, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:45:00 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:48:00 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# ** Error: (vlog-13069) ./ALU.sv(60): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: ./ALU.sv(60): (vlog-13008) Unsized literal value 010111110101111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd010111110101111) or reduce the literal value to fit in 32 bits.
# ** Error: (vlog-13069) ./ALU.sv(61): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# End time: 10:48:00 on May 28,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ALU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:48:23 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# ** Error: (vlog-13069) ./ALU.sv(60): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: ./ALU.sv(60): (vlog-13008) Unsized literal value 01011111010111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd01011111010111) or reduce the literal value to fit in 32 bits.
# ** Error: (vlog-13069) ./ALU.sv(61): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# End time: 10:48:23 on May 28,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ALU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:48:37 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:48:37 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:48:39 on May 28,2021, Elapsed time: 0:03:39
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:48:39 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:49:25 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:49:25 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:49:27 on May 28,2021, Elapsed time: 0:00:48
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:49:27 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:49:56 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:49:56 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:49:57 on May 28,2021, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:49:57 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'Q'. The port definition is at: ./ALU.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/dut File: ./ALU.sv Line: 52
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:51:33 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:51:33 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:51:34 on May 28,2021, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:51:34 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:10 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:54:10 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:54:12 on May 28,2021, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:54:12 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:59 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:54:59 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:55:00 on May 28,2021, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:55:00 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:44 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:57:44 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:57:46 on May 28,2021, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 10:57:46 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:00:27 on May 28,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 11:00:27 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:00:29 on May 28,2021, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ALU_tb 
# Start time: 11:00:29 on May 28,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 11:03:34 on May 28,2021, Elapsed time: 0:03:05
# Errors: 0, Warnings: 0
