-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity deQAM is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of deQAM is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "deQAM_deQAM,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.118000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=791,HLS_SYN_LUT=1169,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln61_reg_565 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_1_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal qam_num_2_loc_load_reg_556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal mul_fu_293_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln61_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_576 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_278_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal op2_assign_reg_581 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal bitcast_ln1827_fu_310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln1827_reg_588 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln1827_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1827_reg_593 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln61_fu_335_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln61_reg_601 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_7_reg_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_611 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_616 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_621 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_626 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_631 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_real_V_2_fu_393_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal read_in_real_V_2_reg_636 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln70_cast_fu_402_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln70_cast_reg_641 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln77_fu_411_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_reg_646 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1827_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1827_reg_651 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_imag_V_1_fu_460_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal read_in_imag_V_1_reg_657 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln70_1_cast_fu_469_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln70_1_cast_reg_662 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln95_fu_478_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln95_reg_667 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln217_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TREADY : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_in_TREADY : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_qam_num_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_qam_num_2_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_DATA_LEN_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_DATA_LEN_1_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_sym_num_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_sym_num_3_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_v_V_0_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_v_V_0_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_v_V_1_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_v_V_1_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_v_out_V_1_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_v_out_V_1_out_ap_vld : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_done : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_idle : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_ready : STD_LOGIC;
    signal grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_v_out_V_out : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_v_out_V_out_ap_vld : STD_LOGIC;
    signal ap_phi_mux_v_out_V_phi_fu_197_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal v_out_V_reg_193 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op83_read_state17 : BOOLEAN;
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state17_ignore_call18 : BOOLEAN;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state17_ignore_call26 : BOOLEAN;
    signal grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal k_fu_146 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state17 : BOOLEAN;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal trunc_ln1827_fu_313_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal k_cast_fu_326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_369_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_fu_379_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_real_V_1_fu_387_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_s_fu_420_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1827_2_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_442_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_13_fu_446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_imag_V_fu_454_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_block_state18_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component deQAM_deQAM_Pipeline_VITIS_LOOP_33_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        qam_num_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        qam_num_2_out_ap_vld : OUT STD_LOGIC;
        DATA_LEN_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        DATA_LEN_1_out_ap_vld : OUT STD_LOGIC;
        sym_num_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sym_num_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_77_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln70_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        or_ln1827_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        op2_assign : IN STD_LOGIC_VECTOR (63 downto 0);
        read_in_real_V_2 : IN STD_LOGIC_VECTOR (21 downto 0);
        select_ln77 : IN STD_LOGIC_VECTOR (2 downto 0);
        v_V_0_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_V_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_95_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln70_1_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        or_ln1827_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        op2_assign : IN STD_LOGIC_VECTOR (63 downto 0);
        read_in_imag_V_2 : IN STD_LOGIC_VECTOR (21 downto 0);
        select_ln95 : IN STD_LOGIC_VECTOR (2 downto 0);
        v_V_1_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_129_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_V_1_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_V_0_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_1_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_deQAM_Pipeline_VITIS_LOOP_105_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_V_1_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_V_0_reload : IN STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_out : OUT STD_LOGIC_VECTOR (3 downto 0);
        v_out_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component deQAM_sitodp_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component deQAM_dsqrt_64ns_64ns_64_10_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component deQAM_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component deQAM_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206 : component deQAM_deQAM_Pipeline_VITIS_LOOP_33_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TREADY,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_out_TDATA => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDATA,
        data_out_TVALID => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID,
        data_out_TKEEP => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TKEEP,
        data_out_TSTRB => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TSTRB,
        data_out_TUSER => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TUSER,
        data_out_TLAST => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TLAST,
        data_out_TID => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TID,
        data_out_TDEST => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDEST,
        qam_num_2_out => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_qam_num_2_out,
        qam_num_2_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_qam_num_2_out_ap_vld,
        DATA_LEN_1_out => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_DATA_LEN_1_out,
        DATA_LEN_1_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_DATA_LEN_1_out_ap_vld,
        sym_num_3_out => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_sym_num_3_out,
        sym_num_3_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_sym_num_3_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241 : component deQAM_deQAM_Pipeline_VITIS_LOOP_77_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_ready,
        select_ln70_cast => select_ln70_cast_reg_641,
        or_ln1827_1 => or_ln1827_reg_651,
        op2_assign => op2_assign_reg_581,
        read_in_real_V_2 => read_in_real_V_2_reg_636,
        select_ln77 => select_ln77_reg_646,
        v_V_0_out => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_v_V_0_out,
        v_V_0_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_v_V_0_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251 : component deQAM_deQAM_Pipeline_VITIS_LOOP_95_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_ready,
        select_ln70_1_cast => select_ln70_1_cast_reg_662,
        or_ln1827_1 => or_ln1827_reg_651,
        op2_assign => op2_assign_reg_581,
        read_in_imag_V_2 => read_in_imag_V_1_reg_657,
        select_ln95 => select_ln95_reg_667,
        v_V_1_out => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_v_V_1_out,
        v_V_1_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_v_V_1_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261 : component deQAM_deQAM_Pipeline_VITIS_LOOP_129_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_ready,
        v_V_1_reload => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_v_V_1_out,
        v_V_0_reload => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_v_V_0_out,
        v_out_V_1_out => grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_v_out_V_1_out,
        v_out_V_1_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_v_out_V_1_out_ap_vld);

    grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268 : component deQAM_deQAM_Pipeline_VITIS_LOOP_105_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start,
        ap_done => grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_done,
        ap_idle => grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_idle,
        ap_ready => grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_ready,
        v_V_1_reload => grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_v_V_1_out,
        v_V_0_reload => grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_v_V_0_out,
        v_out_V_out => grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_v_out_V_out,
        v_out_V_out_ap_vld => grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_v_out_V_out_ap_vld);

    sitodp_32ns_64_2_no_dsp_1_U42 : component deQAM_sitodp_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_qam_num_2_out,
        ce => ap_const_logic_1,
        dout => grp_fu_275_p1);

    dsqrt_64ns_64ns_64_10_no_dsp_1_U43 : component deQAM_dsqrt_64ns_64ns_64_10_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv64_0,
        din1 => conv_i1_reg_576,
        ce => ap_const_logic_1,
        dout => grp_fu_278_p2);

    mul_32s_32s_32_1_1_U44 : component deQAM_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_DATA_LEN_1_out,
        din1 => grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_sym_num_3_out,
        dout => mul_fu_293_p2);

    regslice_both_data_in_V_data_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_user_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TUSER,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_user_V_U_ack_in,
        data_out => data_in_TUSER_int_regslice,
        vld_out => regslice_both_data_in_V_user_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_user_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_in_V_id_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TID,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_id_V_U_ack_in,
        data_out => data_in_TID_int_regslice,
        vld_out => regslice_both_data_in_V_id_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_id_V_U_apdone_blk);

    regslice_both_data_in_V_dest_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDEST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_dest_V_U_ack_in,
        data_out => data_in_TDEST_int_regslice,
        vld_out => regslice_both_data_in_V_dest_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_dest_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TKEEP_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TSTRB_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_user_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TUSER_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_user_V_U_ack_in_dummy,
        data_out => data_out_TUSER,
        vld_out => regslice_both_data_out_V_user_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_user_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_id_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TID_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_id_V_U_ack_in_dummy,
        data_out => data_out_TID,
        vld_out => regslice_both_data_out_V_id_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_id_V_U_apdone_blk);

    regslice_both_data_out_V_dest_V_U : component deQAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDEST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_dest_V_U_ack_in_dummy,
        data_out => data_out_TDEST,
        vld_out => regslice_both_data_out_V_dest_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg <= ap_const_logic_0;
            else
                if (((qam_num_2_loc_load_reg_556 = ap_const_lv32_10) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg <= ap_const_logic_0;
            else
                if (((qam_num_2_loc_load_reg_556 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)))) and (icmp_ln61_1_fu_330_p2 = ap_const_lv1_0) and (icmp_ln61_reg_565 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)))) and (icmp_ln61_1_fu_330_p2 = ap_const_lv1_0) and (icmp_ln61_reg_565 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_ready = ap_const_logic_1)) then 
                    grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_fu_299_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                k_fu_146 <= ap_const_lv31_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                k_fu_146 <= add_ln61_reg_601;
            end if; 
        end if;
    end process;

    v_out_V_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((qam_num_2_loc_load_reg_556 = ap_const_lv32_10)) and not((qam_num_2_loc_load_reg_556 = ap_const_lv32_4)) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                v_out_V_reg_193 <= ap_const_lv4_0;
            elsif (((qam_num_2_loc_load_reg_556 = ap_const_lv32_10) and (data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                v_out_V_reg_193 <= grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_v_out_V_out;
            elsif (((qam_num_2_loc_load_reg_556 = ap_const_lv32_4) and (data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                v_out_V_reg_193 <= grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_v_out_V_1_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_reg_565 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                add_ln61_reg_601 <= add_ln61_fu_335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                bitcast_ln1827_reg_588 <= bitcast_ln1827_fu_310_p1;
                icmp_ln1827_reg_593 <= icmp_ln1827_fu_317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                conv_i1_reg_576 <= grp_fu_275_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln61_reg_565 <= icmp_ln61_fu_299_p2;
                mul_reg_560 <= mul_fu_293_p2;
                qam_num_2_loc_load_reg_556 <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_qam_num_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                op2_assign_reg_581 <= grp_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_1_fu_330_p2 = ap_const_lv1_0) and (icmp_ln61_reg_565 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                or_ln1827_reg_651 <= or_ln1827_fu_435_p2;
                read_in_imag_V_1_reg_657 <= read_in_imag_V_1_fu_460_p3;
                read_in_real_V_2_reg_636 <= read_in_real_V_2_fu_393_p3;
                    select_ln70_1_cast_reg_662(1) <= select_ln70_1_cast_fu_469_p3(1);
                    select_ln70_cast_reg_641(1) <= select_ln70_cast_fu_402_p3(1);
                    select_ln77_reg_646(2) <= select_ln77_fu_411_p3(2);
                    select_ln95_reg_667(2) <= select_ln95_fu_478_p3(2);
                tmp_10_reg_621 <= data_in_TLAST_int_regslice;
                tmp_11_reg_626 <= data_in_TID_int_regslice;
                tmp_12_reg_631 <= data_in_TDEST_int_regslice;
                tmp_7_reg_606 <= data_in_TKEEP_int_regslice;
                tmp_8_reg_611 <= data_in_TSTRB_int_regslice;
                tmp_9_reg_616 <= data_in_TUSER_int_regslice;
            end if;
        end if;
    end process;
    select_ln70_cast_reg_641(0) <= '1';
    select_ln77_reg_646(1 downto 0) <= "10";
    select_ln70_1_cast_reg_662(0) <= '1';
    select_ln95_reg_667(1 downto 0) <= "10";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state17, icmp_ln61_reg_565, icmp_ln61_1_fu_330_p2, ap_CS_fsm_state21, ap_CS_fsm_state23, qam_num_2_loc_load_reg_556, ap_CS_fsm_state4, icmp_ln61_fu_299_p2, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_done, grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_done, grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_done, ap_CS_fsm_state19, ap_CS_fsm_state3, ap_predicate_op83_read_state17, regslice_both_data_out_V_data_V_U_apdone_blk, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_block_state18_on_subcall_done, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln61_fu_299_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state17) and ((icmp_ln61_1_fu_330_p2 = ap_const_lv1_1) or (icmp_ln61_reg_565 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)))) and (icmp_ln61_1_fu_330_p2 = ap_const_lv1_0) and (icmp_ln61_reg_565 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((qam_num_2_loc_load_reg_556 = ap_const_lv32_10) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                elsif ((not((qam_num_2_loc_load_reg_556 = ap_const_lv32_10)) and not((qam_num_2_loc_load_reg_556 = ap_const_lv32_4)) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                if (((grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln61_fu_335_p2 <= std_logic_vector(unsigned(k_fu_146) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(ap_predicate_op83_read_state17, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)))) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(ap_block_state18_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state18_on_subcall_done)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;
    ap_ST_fsm_state1_blk <= ap_const_logic_0;

    ap_ST_fsm_state20_blk_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_done)
    begin
        if ((grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state21_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state22_blk_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_done)
    begin
        if ((grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state23_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_done)
    begin
        if ((grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state17_assign_proc : process(ap_predicate_op83_read_state17, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
                ap_block_state17 <= ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)));
    end process;


    ap_block_state17_ignore_call18_assign_proc : process(ap_predicate_op83_read_state17, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
                ap_block_state17_ignore_call18 <= ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)));
    end process;


    ap_block_state17_ignore_call26_assign_proc : process(ap_predicate_op83_read_state17, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
                ap_block_state17_ignore_call26 <= ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)));
    end process;


    ap_block_state18_on_subcall_done_assign_proc : process(grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_done, grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_done)
    begin
                ap_block_state18_on_subcall_done <= ((grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_done = ap_const_logic_0) or (grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_done = ap_const_logic_0));
    end process;


    ap_phi_mux_v_out_V_phi_fu_197_p6_assign_proc : process(ap_CS_fsm_state21, qam_num_2_loc_load_reg_556, grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_v_out_V_1_out, grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_v_out_V_out, v_out_V_reg_193)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
            if ((qam_num_2_loc_load_reg_556 = ap_const_lv32_10)) then 
                ap_phi_mux_v_out_V_phi_fu_197_p6 <= grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_v_out_V_out;
            elsif ((qam_num_2_loc_load_reg_556 = ap_const_lv32_4)) then 
                ap_phi_mux_v_out_V_phi_fu_197_p6 <= grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_v_out_V_1_out;
            else 
                ap_phi_mux_v_out_V_phi_fu_197_p6 <= v_out_V_reg_193;
            end if;
        else 
            ap_phi_mux_v_out_V_phi_fu_197_p6 <= v_out_V_reg_193;
        end if; 
    end process;


    ap_predicate_op83_read_state17_assign_proc : process(icmp_ln61_reg_565, icmp_ln61_1_fu_330_p2)
    begin
                ap_predicate_op83_read_state17 <= ((icmp_ln61_1_fu_330_p2 = ap_const_lv1_0) and (icmp_ln61_reg_565 = ap_const_lv1_1));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln1827_fu_310_p1 <= op2_assign_reg_581;

    data_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state17, icmp_ln61_reg_565, icmp_ln61_1_fu_330_p2, data_in_TVALID_int_regslice)
    begin
        if (((icmp_ln61_1_fu_330_p2 = ap_const_lv1_0) and (icmp_ln61_reg_565 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            data_in_TDATA_blk_n <= data_in_TVALID_int_regslice;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state17, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_in_TREADY, ap_CS_fsm_state3, ap_predicate_op83_read_state17, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op83_read_state17 = ap_const_boolean_1)))) and (ap_predicate_op83_read_state17 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            data_in_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state23, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TDATA_blk_n <= data_out_TREADY_int_regslice;
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_out_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state21, zext_ln217_fu_505_p1, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDATA, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TDATA_int_regslice <= zext_ln217_fu_505_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDATA_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDATA;
        else 
            data_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_state21, tmp_12_reg_631, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDEST, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TDEST_int_regslice <= tmp_12_reg_631;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDEST_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TDEST;
        else 
            data_out_TDEST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TID_int_regslice_assign_proc : process(ap_CS_fsm_state21, tmp_11_reg_626, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TID, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TID_int_regslice <= tmp_11_reg_626;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TID_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TID;
        else 
            data_out_TID_int_regslice <= "X";
        end if; 
    end process;


    data_out_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state21, tmp_7_reg_606, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TKEEP, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TKEEP_int_regslice <= tmp_7_reg_606;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TKEEP_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TKEEP;
        else 
            data_out_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state21, tmp_10_reg_621, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TLAST, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TLAST_int_regslice <= tmp_10_reg_621;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TLAST_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TLAST;
        else 
            data_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state21, tmp_8_reg_611, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TSTRB, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TSTRB_int_regslice <= tmp_8_reg_611;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TSTRB_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TSTRB;
        else 
            data_out_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state21, tmp_9_reg_616, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TUSER, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TUSER_int_regslice <= tmp_9_reg_616;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TUSER_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TUSER;
        else 
            data_out_TUSER_int_regslice <= "X";
        end if; 
    end process;

    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state21, grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID, ap_CS_fsm_state3, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            data_out_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out_TVALID_int_regslice <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TVALID;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state3);
    grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg;
    grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start <= grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg;
    icmp_ln1827_2_fu_429_p2 <= "0" when (tmp_s_fu_420_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln1827_fu_317_p2 <= "1" when (trunc_ln1827_fu_313_p1 = ap_const_lv52_0) else "0";
    icmp_ln61_1_fu_330_p2 <= "1" when (k_cast_fu_326_p1 = mul_reg_560) else "0";
    icmp_ln61_fu_299_p2 <= "1" when (signed(mul_fu_293_p2) > signed(ap_const_lv32_0)) else "0";
    k_cast_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_146),32));
    or_ln1827_fu_435_p2 <= (icmp_ln1827_reg_593 or icmp_ln1827_2_fu_429_p2);
    p_Result_1_fu_442_p1 <= data_in_TDATA_int_regslice(22 - 1 downto 0);
    p_Result_s_fu_369_p4 <= data_in_TDATA_int_regslice(53 downto 32);
    read_in_imag_V_1_fu_460_p3 <= 
        read_in_imag_V_fu_454_p2 when (tmp_13_fu_446_p3(0) = '1') else 
        p_Result_1_fu_442_p1;
    read_in_imag_V_fu_454_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(p_Result_1_fu_442_p1));
    read_in_real_V_1_fu_387_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(p_Result_s_fu_369_p4));
    read_in_real_V_2_fu_393_p3 <= 
        read_in_real_V_1_fu_387_p2 when (tmp_fu_379_p3(0) = '1') else 
        p_Result_s_fu_369_p4;
    select_ln70_1_cast_fu_469_p3 <= 
        ap_const_lv2_3 when (tmp_13_fu_446_p3(0) = '1') else 
        ap_const_lv2_1;
    select_ln70_cast_fu_402_p3 <= 
        ap_const_lv2_3 when (tmp_fu_379_p3(0) = '1') else 
        ap_const_lv2_1;
    select_ln77_fu_411_p3 <= 
        ap_const_lv3_6 when (tmp_fu_379_p3(0) = '1') else 
        ap_const_lv3_2;
    select_ln95_fu_478_p3 <= 
        ap_const_lv3_6 when (tmp_13_fu_446_p3(0) = '1') else 
        ap_const_lv3_2;
    tmp_13_fu_446_p3 <= data_in_TDATA_int_regslice(21 downto 21);
    tmp_fu_379_p3 <= data_in_TDATA_int_regslice(53 downto 53);
    tmp_s_fu_420_p4 <= bitcast_ln1827_reg_588(62 downto 52);
    trunc_ln1827_fu_313_p1 <= bitcast_ln1827_fu_310_p1(52 - 1 downto 0);
    zext_ln217_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_v_out_V_phi_fu_197_p6),64));
end behav;
