/******************************************************************************\
|* Common library code
|*
|* Module: 8MB SRAM interface, eg: IS62WV51216BLL
|*
|* Since this is an SRAM interface, we must be in bank 1 (base 0x68000000). We
|* choose to take the third quadrant of this space, so we have0x00800000 bytes
|* of RAM available, starting at 0x68000000
|*
|* Pin assignments:
|*
|*	FSMC_A0	 : F0			FSMC_D0  : D14			FSMC_NOE   : D4
|*	FSMC_A1	 : F1			FSMC_D1  : D15			FSMC_NWE   : D5	
|*	FSMC_A2	 : F2			FSMC_D2  : D0			FSMC_NWAIT : D6 
|*	FSMC_A3	 : F3			FSMC_D3  : D1
|*	FSMC_A4	 : F4			FSMC_D4  : E7			FSMC_CLK   : D3
|*	FSMC_A5	 : F5			FSMC_D5  : E8
|*	FSMC_A6	 : F12			FSMC_D6  : E9
|*	FSMC_A7	 : F13			FSMC_D7  : E10
|*	FSMC_A8	 : F14			FSMC_D8  : E11
|*	FSMC_A9	 : F15			FSMC_D9  : E12
|*	FSMC_A10 : G0			FSMC_D10 : E13
|*	FSMC_A11 : G1			FSMC_D11 : E14
|*	FSMC_A12 : G2			FSMC_D12 : E15
|*	FSMC_A13 : G3			FSMC_D13 : D8
|*	FSMC_A14 : G4			FSMC_D14 : D9
|*	FSMC_A15 : G5			FSMC_D15 : D10
|*	FSMC_A16 : D11
|*	FSMC_A17 : D12
|*	FSMC_A18 : D13			FSMC_NE1 : D7
|*	FSMC_A19 : E3			FSMC_NE2 : [G9]
|*	FSMC_A20 : E4			FSMC_NE3 : [G10]
|*	FSMC_A21 : E5			FSMC_NE4 : [G12]
|*	FSMC_A22 : E6
|*	FSMC_A23 : E2			FSMC_NBL0: E0
|*	FSMC_A24 : G13			FSMC_NBL1: E1
|*	FSMC_A25 : G14
|*
|*
\******************************************************************************/

#ifndef __sys_sram_header__
#define __sys_sram_header__

#include <stdio.h>
#include <stdint.h>
#include <sys_lib.h>

#include "stm32f4xx.h"

#define SRAM_BLANK1_START_ADDR  ((uint32_t)0x68000000)
#define SRAM_BLANK1_END_ADDR	((uint32_t)0x680FFFFF)

void sysSramInit(void);


#endif // ! __sys_sram_header__
