Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id BADCE485DFB
	for <lists+qemu-devel@lfdr.de>; Thu,  6 Jan 2022 02:19:27 +0100 (CET)
Received: from localhost ([::1]:38430 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1n5HR8-0000qQ-Bt
	for lists+qemu-devel@lfdr.de; Wed, 05 Jan 2022 20:19:26 -0500
Received: from eggs.gnu.org ([209.51.188.92]:53054)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1n5HPN-0008Qu-T4; Wed, 05 Jan 2022 20:17:37 -0500
Received: from [2607:f8b0:4864:20::d2b] (port=43568
 helo=mail-io1-xd2b.google.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1n5HPL-0004YY-54; Wed, 05 Jan 2022 20:17:37 -0500
Received: by mail-io1-xd2b.google.com with SMTP id l3so1243037iol.10;
 Wed, 05 Jan 2022 17:17:34 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=uOIi62qncRCrZhGCHv4UmbH/Evs75E+u72lCrMxb65Q=;
 b=jMakwZ00ooI0dZevH1ZyQMKQI3LzOjhc28+ustYemDBvKm2H+t7ntbr6KzruVTXRZs
 oAGVQ00+JoYKXdc3PXz3hQX8qkiZzN7eyT+G4VQT+1gyVMoWocxYwIX7Mh4Dh9IQyc5n
 GKFLnGhOzzeqFcqDJfMCPP5ZIFxv4Uswgwf45ubDh74OcVcx5YEKssQIS/+CLc+JdWUX
 GZsIIzv3n2VqUsw0M/QIRMOqobrAqBBXy89Kg2js0pq38x9yv3etSh/W/IK4NW5qGLxl
 HS248LtnnNkvPsdUN+jIBK82DvKwYNHd6ZiKSufHjG030QMR8nwrpZc/dSAuCSzYQxIN
 hjmQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=uOIi62qncRCrZhGCHv4UmbH/Evs75E+u72lCrMxb65Q=;
 b=qyWETUBm5TV7BMHb/or6O2KvvueR5peQeLdzsZADLBjZzdyBUlN+MKIz7E+mepu0Pi
 y79ov0Erbp0cJQ5F8niusKhdFsYCTzP3twAaOfAtL80wakDe3qpcoZ3AaLJFQ+F/Oj6P
 XEyKYjJBJex5cRj1TJE72nlwkWFKqEGMpntFzd//TEtMiBHk6uTEE2TAZG7FKYXX5K/R
 IynInrsstNm0cPhN6DvobM/vi3sa9AQ3ONZ8xGDpKpiiwpyvAyt8CofRYTIGnhtQpOsT
 6Iv6S1afyHJY0zPgyTQaQagw/wLHUIrcd0V4eHHoW3NVCHNTWhh4sm/vUlkg/7yNfqcF
 FEGA==
X-Gm-Message-State: AOAM530vBdW6IWy8zMYYBrIx7R4RQm/fCkjpBzZe2u2BV5NW/YWSxl/B
 3Ap+dEvMJwH04UkFxtCPVP97j05alweXiQQBrOI=
X-Google-Smtp-Source: ABdhPJyMaAaI4uhqarc8boNaUe3dNQ3uY+LUU7vj7vPyn8tc4iAZS3/hyfNJNtv9EnXWyg9NmKP0PvKguOHYMFGTP/I=
X-Received: by 2002:a5d:8f88:: with SMTP id l8mr26973350iol.91.1641431853550; 
 Wed, 05 Jan 2022 17:17:33 -0800 (PST)
MIME-Version: 1.0
References: <20211213163834.170504-1-frederic.petrot@univ-grenoble-alpes.fr>
 <20211213163834.170504-14-frederic.petrot@univ-grenoble-alpes.fr>
In-Reply-To: <20211213163834.170504-14-frederic.petrot@univ-grenoble-alpes.fr>
From: Alistair Francis <alistair23@gmail.com>
Date: Thu, 6 Jan 2022 11:17:06 +1000
Message-ID: <CAKmqyKPyPq28uUpyzGgiGrYjtPcmnVU1Ey8fXvx6h-38Q6BeOg@mail.gmail.com>
Subject: Re: [PATCH v7 13/18] target/riscv: support for 128-bit arithmetic
 instructions
To: =?UTF-8?B?RnLDqWTDqXJpYyBQw6l0cm90?=
 <frederic.petrot@univ-grenoble-alpes.fr>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Host-Lookup-Failed: Reverse DNS lookup failed for 2607:f8b0:4864:20::d2b
 (failed)
Received-SPF: pass client-ip=2607:f8b0:4864:20::d2b;
 envelope-from=alistair23@gmail.com; helo=mail-io1-xd2b.google.com
X-Spam_score_int: -10
X-Spam_score: -1.1
X-Spam_bar: -
X-Spam_report: (-1.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, RDNS_NONE=0.793, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Bin Meng <bin.meng@windriver.com>,
 Richard Henderson <richard.henderson@linaro.org>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 Alistair Francis <alistair.francis@wdc.com>,
 Fabien Portas <fabien.portas@grenoble-inp.org>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@redhat.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Tue, Dec 14, 2021 at 2:44 AM Fr=C3=A9d=C3=A9ric P=C3=A9trot
<frederic.petrot@univ-grenoble-alpes.fr> wrote:
>
> Addition of 128-bit adds and subs in their various sizes,
> "set if less than"s and branches.
> Refactored the code to have a comparison function used for both stls and
> branches.
>
> Signed-off-by: Fr=C3=A9d=C3=A9ric P=C3=A9trot <frederic.petrot@univ-greno=
ble-alpes.fr>
> Co-authored-by: Fabien Portas <fabien.portas@grenoble-inp.org>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  target/riscv/insn32.decode              |   3 +
>  target/riscv/translate.c                |  63 ++++++++--
>  target/riscv/insn_trans/trans_rvb.c.inc |  20 +--
>  target/riscv/insn_trans/trans_rvi.c.inc | 159 +++++++++++++++++++++---
>  target/riscv/insn_trans/trans_rvm.c.inc |  26 ++--
>  5 files changed, 222 insertions(+), 49 deletions(-)
>
> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> index e338a803a0..afaf243b4e 100644
> --- a/target/riscv/insn32.decode
> +++ b/target/riscv/insn32.decode
> @@ -171,9 +171,12 @@ sraw     0100000 .....  ..... 101 ..... 0111011 @r
>  ldu      ............   ..... 111 ..... 0000011 @i
>  lq       ............   ..... 010 ..... 0001111 @i
>  sq       ............   ..... 100 ..... 0100011 @s
> +addid    ............  .....  000 ..... 1011011 @i
>  sllid    000000 ......  ..... 001 ..... 1011011 @sh6
>  srlid    000000 ......  ..... 101 ..... 1011011 @sh6
>  sraid    010000 ......  ..... 101 ..... 1011011 @sh6
> +addd     0000000 ..... .....  000 ..... 1111011 @r
> +subd     0100000 ..... .....  000 ..... 1111011 @r
>  slld     0000000 ..... .....  001 ..... 1111011 @r
>  srld     0000000 ..... .....  101 ..... 1111011 @r
>  srad     0100000 ..... .....  101 ..... 1111011 @r
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 15e628308d..02176ec1a9 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -506,57 +506,96 @@ static bool gen_logic(DisasContext *ctx, arg_r *a,
>  }
>
>  static bool gen_arith_imm_fn(DisasContext *ctx, arg_i *a, DisasExtend ex=
t,
> -                             void (*func)(TCGv, TCGv, target_long))
> +                             void (*func)(TCGv, TCGv, target_long),
> +                             void (*f128)(TCGv, TCGv, TCGv, TCGv, target=
_long))
>  {
>      TCGv dest =3D dest_gpr(ctx, a->rd);
>      TCGv src1 =3D get_gpr(ctx, a->rs1, ext);
>
> -    func(dest, src1, a->imm);
> +    if (get_ol(ctx) < MXL_RV128) {
> +        func(dest, src1, a->imm);
> +        gen_set_gpr(ctx, a->rd, dest);
> +    } else {
> +        if (f128 =3D=3D NULL) {
> +            return false;
> +        }
>
> -    gen_set_gpr(ctx, a->rd, dest);
> +        TCGv src1h =3D get_gprh(ctx, a->rs1);
> +        TCGv desth =3D dest_gprh(ctx, a->rd);
> +
> +        f128(dest, desth, src1, src1h, a->imm);
> +        gen_set_gpr128(ctx, a->rd, dest, desth);
> +    }
>      return true;
>  }
>
>  static bool gen_arith_imm_tl(DisasContext *ctx, arg_i *a, DisasExtend ex=
t,
> -                             void (*func)(TCGv, TCGv, TCGv))
> +                             void (*func)(TCGv, TCGv, TCGv),
> +                             void (*f128)(TCGv, TCGv, TCGv, TCGv, TCGv, =
TCGv))
>  {
>      TCGv dest =3D dest_gpr(ctx, a->rd);
>      TCGv src1 =3D get_gpr(ctx, a->rs1, ext);
>      TCGv src2 =3D tcg_constant_tl(a->imm);
>
> -    func(dest, src1, src2);
> +    if (get_ol(ctx) < MXL_RV128) {
> +        func(dest, src1, src2);
> +        gen_set_gpr(ctx, a->rd, dest);
> +    } else {
> +        if (f128 =3D=3D NULL) {
> +            return false;
> +        }
>
> -    gen_set_gpr(ctx, a->rd, dest);
> +        TCGv src1h =3D get_gprh(ctx, a->rs1);
> +        TCGv src2h =3D tcg_constant_tl(-(a->imm < 0));
> +        TCGv desth =3D dest_gprh(ctx, a->rd);
> +
> +        f128(dest, desth, src1, src1h, src2, src2h);
> +        gen_set_gpr128(ctx, a->rd, dest, desth);
> +    }
>      return true;
>  }
>
>  static bool gen_arith(DisasContext *ctx, arg_r *a, DisasExtend ext,
> -                      void (*func)(TCGv, TCGv, TCGv))
> +                      void (*func)(TCGv, TCGv, TCGv),
> +                      void (*f128)(TCGv, TCGv, TCGv, TCGv, TCGv, TCGv))
>  {
>      TCGv dest =3D dest_gpr(ctx, a->rd);
>      TCGv src1 =3D get_gpr(ctx, a->rs1, ext);
>      TCGv src2 =3D get_gpr(ctx, a->rs2, ext);
>
> -    func(dest, src1, src2);
> +    if (get_ol(ctx) < MXL_RV128) {
> +        func(dest, src1, src2);
> +        gen_set_gpr(ctx, a->rd, dest);
> +    } else {
> +        if (f128 =3D=3D NULL) {
> +            return false;
> +        }
>
> -    gen_set_gpr(ctx, a->rd, dest);
> +        TCGv src1h =3D get_gprh(ctx, a->rs1);
> +        TCGv src2h =3D get_gprh(ctx, a->rs2);
> +        TCGv desth =3D dest_gprh(ctx, a->rd);
> +
> +        f128(dest, desth, src1, src1h, src2, src2h);
> +        gen_set_gpr128(ctx, a->rd, dest, desth);
> +    }
>      return true;
>  }
>
>  static bool gen_arith_per_ol(DisasContext *ctx, arg_r *a, DisasExtend ex=
t,
>                               void (*f_tl)(TCGv, TCGv, TCGv),
> -                             void (*f_32)(TCGv, TCGv, TCGv))
> +                             void (*f_32)(TCGv, TCGv, TCGv),
> +                             void (*f_128)(TCGv, TCGv, TCGv, TCGv, TCGv,=
 TCGv))
>  {
>      int olen =3D get_olen(ctx);
>
>      if (olen !=3D TARGET_LONG_BITS) {
>          if (olen =3D=3D 32) {
>              f_tl =3D f_32;
> -        } else {
> +        } else if (olen !=3D 128) {
>              g_assert_not_reached();
>          }
>      }
> -    return gen_arith(ctx, a, ext, f_tl);
> +    return gen_arith(ctx, a, ext, f_tl, f_128);
>  }
>
>  static bool gen_shift_imm_fn(DisasContext *ctx, arg_shift *a, DisasExten=
d ext,
> diff --git a/target/riscv/insn_trans/trans_rvb.c.inc b/target/riscv/insn_=
trans/trans_rvb.c.inc
> index ad6548320f..810431a1d6 100644
> --- a/target/riscv/insn_trans/trans_rvb.c.inc
> +++ b/target/riscv/insn_trans/trans_rvb.c.inc
> @@ -104,25 +104,25 @@ static bool trans_xnor(DisasContext *ctx, arg_xnor =
*a)
>  static bool trans_min(DisasContext *ctx, arg_min *a)
>  {
>      REQUIRE_ZBB(ctx);
> -    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_smin_tl);
> +    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_smin_tl, NULL);
>  }
>
>  static bool trans_max(DisasContext *ctx, arg_max *a)
>  {
>      REQUIRE_ZBB(ctx);
> -    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_smax_tl);
> +    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_smax_tl, NULL);
>  }
>
>  static bool trans_minu(DisasContext *ctx, arg_minu *a)
>  {
>      REQUIRE_ZBB(ctx);
> -    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_umin_tl);
> +    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_umin_tl, NULL);
>  }
>
>  static bool trans_maxu(DisasContext *ctx, arg_maxu *a)
>  {
>      REQUIRE_ZBB(ctx);
> -    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_umax_tl);
> +    return gen_arith(ctx, a, EXT_SIGN, tcg_gen_umax_tl, NULL);
>  }
>
>  static bool trans_sext_b(DisasContext *ctx, arg_sext_b *a)
> @@ -357,7 +357,7 @@ GEN_SHADD(3)
>  static bool trans_sh##SHAMT##add(DisasContext *ctx, arg_sh##SHAMT##add *=
a) \
>  {                                                                       =
   \
>      REQUIRE_ZBA(ctx);                                                   =
   \
> -    return gen_arith(ctx, a, EXT_NONE, gen_sh##SHAMT##add);             =
   \
> +    return gen_arith(ctx, a, EXT_NONE, gen_sh##SHAMT##add, NULL);       =
   \
>  }
>
>  GEN_TRANS_SHADD(1)
> @@ -447,7 +447,7 @@ static bool trans_sh##SHAMT##add_uw(DisasContext *ctx=
,        \
>  {                                                             \
>      REQUIRE_64BIT(ctx);                                       \
>      REQUIRE_ZBA(ctx);                                         \
> -    return gen_arith(ctx, a, EXT_NONE, gen_sh##SHAMT##add_uw);  \
> +    return gen_arith(ctx, a, EXT_NONE, gen_sh##SHAMT##add_uw, NULL); \
>  }
>
>  GEN_TRANS_SHADD_UW(1)
> @@ -466,7 +466,7 @@ static bool trans_add_uw(DisasContext *ctx, arg_add_u=
w *a)
>  {
>      REQUIRE_64BIT(ctx);
>      REQUIRE_ZBA(ctx);
> -    return gen_arith(ctx, a, EXT_NONE, gen_add_uw);
> +    return gen_arith(ctx, a, EXT_NONE, gen_add_uw, NULL);
>  }
>
>  static void gen_slli_uw(TCGv dest, TCGv src, target_long shamt)
> @@ -484,7 +484,7 @@ static bool trans_slli_uw(DisasContext *ctx, arg_slli=
_uw *a)
>  static bool trans_clmul(DisasContext *ctx, arg_clmul *a)
>  {
>      REQUIRE_ZBC(ctx);
> -    return gen_arith(ctx, a, EXT_NONE, gen_helper_clmul);
> +    return gen_arith(ctx, a, EXT_NONE, gen_helper_clmul, NULL);
>  }
>
>  static void gen_clmulh(TCGv dst, TCGv src1, TCGv src2)
> @@ -496,11 +496,11 @@ static void gen_clmulh(TCGv dst, TCGv src1, TCGv sr=
c2)
>  static bool trans_clmulh(DisasContext *ctx, arg_clmulr *a)
>  {
>      REQUIRE_ZBC(ctx);
> -    return gen_arith(ctx, a, EXT_NONE, gen_clmulh);
> +    return gen_arith(ctx, a, EXT_NONE, gen_clmulh, NULL);
>  }
>
>  static bool trans_clmulr(DisasContext *ctx, arg_clmulh *a)
>  {
>      REQUIRE_ZBC(ctx);
> -    return gen_arith(ctx, a, EXT_NONE, gen_helper_clmulr);
> +    return gen_arith(ctx, a, EXT_NONE, gen_helper_clmulr, NULL);
>  }
> diff --git a/target/riscv/insn_trans/trans_rvi.c.inc b/target/riscv/insn_=
trans/trans_rvi.c.inc
> index 2e3a6c6041..ca354130ec 100644
> --- a/target/riscv/insn_trans/trans_rvi.c.inc
> +++ b/target/riscv/insn_trans/trans_rvi.c.inc
> @@ -82,13 +82,103 @@ static bool trans_jalr(DisasContext *ctx, arg_jalr *=
a)
>      return true;
>  }
>
> +static TCGCond gen_compare_i128(bool bz, TCGv rl,
> +                                TCGv al, TCGv ah, TCGv bl, TCGv bh,
> +                                TCGCond cond)
> +{
> +    TCGv rh =3D tcg_temp_new();
> +    bool invert =3D false;
> +
> +    switch (cond) {
> +    case TCG_COND_EQ:
> +    case TCG_COND_NE:
> +        if (bz) {
> +            tcg_gen_or_tl(rl, al, ah);
> +        } else {
> +            tcg_gen_xor_tl(rl, al, bl);
> +            tcg_gen_xor_tl(rh, ah, bh);
> +            tcg_gen_or_tl(rl, rl, rh);
> +        }
> +        break;
> +
> +    case TCG_COND_GE:
> +    case TCG_COND_LT:
> +        if (bz) {
> +            tcg_gen_mov_tl(rl, ah);
> +        } else {
> +            TCGv tmp =3D tcg_temp_new();
> +
> +            tcg_gen_sub2_tl(rl, rh, al, ah, bl, bh);
> +            tcg_gen_xor_tl(rl, rh, ah);
> +            tcg_gen_xor_tl(tmp, ah, bh);
> +            tcg_gen_and_tl(rl, rl, tmp);
> +            tcg_gen_xor_tl(rl, rh, rl);
> +
> +            tcg_temp_free(tmp);
> +        }
> +        break;
> +
> +    case TCG_COND_LTU:
> +        invert =3D true;
> +        /* fallthrough */
> +    case TCG_COND_GEU:
> +        {
> +            TCGv tmp =3D tcg_temp_new();
> +            TCGv zero =3D tcg_constant_tl(0);
> +            TCGv one =3D tcg_constant_tl(1);
> +
> +            cond =3D TCG_COND_NE;
> +            /* borrow in to second word */
> +            tcg_gen_setcond_tl(TCG_COND_LTU, tmp, al, bl);
> +            /* seed third word with 1, which will be result */
> +            tcg_gen_sub2_tl(tmp, rh, ah, one, tmp, zero);
> +            tcg_gen_sub2_tl(tmp, rl, tmp, rh, bh, zero);
> +
> +            tcg_temp_free(tmp);
> +        }
> +        break;
> +
> +    default:
> +        g_assert_not_reached();
> +    }
> +
> +    if (invert) {
> +        cond =3D tcg_invert_cond(cond);
> +    }
> +
> +    tcg_temp_free(rh);
> +    return cond;
> +}
> +
> +static void gen_setcond_i128(TCGv rl, TCGv rh,
> +                             TCGv src1l, TCGv src1h,
> +                             TCGv src2l, TCGv src2h,
> +                             TCGCond cond)
> +{
> +    cond =3D gen_compare_i128(false, rl, src1l, src1h, src2l, src2h, con=
d);
> +    tcg_gen_setcondi_tl(cond, rl, rl, 0);
> +    tcg_gen_movi_tl(rh, 0);
> +}
> +
>  static bool gen_branch(DisasContext *ctx, arg_b *a, TCGCond cond)
>  {
>      TCGLabel *l =3D gen_new_label();
>      TCGv src1 =3D get_gpr(ctx, a->rs1, EXT_SIGN);
>      TCGv src2 =3D get_gpr(ctx, a->rs2, EXT_SIGN);
>
> -    tcg_gen_brcond_tl(cond, src1, src2, l);
> +    if (get_xl(ctx) =3D=3D MXL_RV128) {
> +        TCGv src1h =3D get_gprh(ctx, a->rs1);
> +        TCGv src2h =3D get_gprh(ctx, a->rs2);
> +        TCGv tmp =3D tcg_temp_new();
> +
> +        cond =3D gen_compare_i128(a->rs2 =3D=3D 0,
> +                                tmp, src1, src1h, src2, src2h, cond);
> +        tcg_gen_brcondi_tl(cond, tmp, 0, l);
> +
> +        tcg_temp_free(tmp);
> +    } else {
> +        tcg_gen_brcond_tl(cond, src1, src2, l);
> +    }
>      gen_goto_tb(ctx, 1, ctx->pc_succ_insn);
>
>      gen_set_label(l); /* branch taken */
> @@ -313,9 +403,38 @@ static bool trans_sq(DisasContext *ctx, arg_sq *a)
>      return gen_store(ctx, a, MO_TEUO);
>  }
>
> +static bool trans_addd(DisasContext *ctx, arg_addd *a)
> +{
> +    REQUIRE_128BIT(ctx);
> +    ctx->ol =3D MXL_RV64;
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl, NULL);
> +}
> +
> +static bool trans_addid(DisasContext *ctx, arg_addid *a)
> +{
> +    REQUIRE_128BIT(ctx);
> +    ctx->ol =3D MXL_RV64;
> +    return gen_arith_imm_fn(ctx, a, EXT_NONE, tcg_gen_addi_tl, NULL);
> +}
> +
> +static bool trans_subd(DisasContext *ctx, arg_subd *a)
> +{
> +    REQUIRE_128BIT(ctx);
> +    ctx->ol =3D MXL_RV64;
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_sub_tl, NULL);
> +}
> +
> +static void gen_addi2_i128(TCGv retl, TCGv reth,
> +                           TCGv srcl, TCGv srch, target_long imm)
> +{
> +    TCGv imml  =3D tcg_constant_tl(imm);
> +    TCGv immh  =3D tcg_constant_tl(-(imm < 0));
> +    tcg_gen_add2_tl(retl, reth, srcl, srch, imml, immh);
> +}
> +
>  static bool trans_addi(DisasContext *ctx, arg_addi *a)
>  {
> -    return gen_arith_imm_fn(ctx, a, EXT_NONE, tcg_gen_addi_tl);
> +    return gen_arith_imm_fn(ctx, a, EXT_NONE, tcg_gen_addi_tl, gen_addi2=
_i128);
>  }
>
>  static void gen_slt(TCGv ret, TCGv s1, TCGv s2)
> @@ -323,19 +442,31 @@ static void gen_slt(TCGv ret, TCGv s1, TCGv s2)
>      tcg_gen_setcond_tl(TCG_COND_LT, ret, s1, s2);
>  }
>
> +static void gen_slt_i128(TCGv retl, TCGv reth,
> +                         TCGv s1l, TCGv s1h, TCGv s2l, TCGv s2h)
> +{
> +    gen_setcond_i128(retl, reth, s1l, s1h, s2l, s2h, TCG_COND_LT);
> +}
> +
>  static void gen_sltu(TCGv ret, TCGv s1, TCGv s2)
>  {
>      tcg_gen_setcond_tl(TCG_COND_LTU, ret, s1, s2);
>  }
>
> +static void gen_sltu_i128(TCGv retl, TCGv reth,
> +                          TCGv s1l, TCGv s1h, TCGv s2l, TCGv s2h)
> +{
> +    gen_setcond_i128(retl, reth, s1l, s1h, s2l, s2h, TCG_COND_LTU);
> +}
> +
>  static bool trans_slti(DisasContext *ctx, arg_slti *a)
>  {
> -    return gen_arith_imm_tl(ctx, a, EXT_SIGN, gen_slt);
> +    return gen_arith_imm_tl(ctx, a, EXT_SIGN, gen_slt, gen_slt_i128);
>  }
>
>  static bool trans_sltiu(DisasContext *ctx, arg_sltiu *a)
>  {
> -    return gen_arith_imm_tl(ctx, a, EXT_SIGN, gen_sltu);
> +    return gen_arith_imm_tl(ctx, a, EXT_SIGN, gen_sltu, gen_sltu_i128);
>  }
>
>  static bool trans_xori(DisasContext *ctx, arg_xori *a)
> @@ -421,12 +552,12 @@ static bool trans_srai(DisasContext *ctx, arg_srai =
*a)
>
>  static bool trans_add(DisasContext *ctx, arg_add *a)
>  {
> -    return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl);
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl, tcg_gen_add2_tl);
>  }
>
>  static bool trans_sub(DisasContext *ctx, arg_sub *a)
>  {
> -    return gen_arith(ctx, a, EXT_NONE, tcg_gen_sub_tl);
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_sub_tl, tcg_gen_sub2_tl);
>  }
>
>  static void gen_sll_i128(TCGv destl, TCGv desth,
> @@ -471,12 +602,12 @@ static bool trans_sll(DisasContext *ctx, arg_sll *a=
)
>
>  static bool trans_slt(DisasContext *ctx, arg_slt *a)
>  {
> -    return gen_arith(ctx, a, EXT_SIGN, gen_slt);
> +    return gen_arith(ctx, a, EXT_SIGN, gen_slt, gen_slt_i128);
>  }
>
>  static bool trans_sltu(DisasContext *ctx, arg_sltu *a)
>  {
> -    return gen_arith(ctx, a, EXT_SIGN, gen_sltu);
> +    return gen_arith(ctx, a, EXT_SIGN, gen_sltu, gen_sltu_i128);
>  }
>
>  static void gen_srl_i128(TCGv destl, TCGv desth,
> @@ -577,9 +708,9 @@ static bool trans_and(DisasContext *ctx, arg_and *a)
>
>  static bool trans_addiw(DisasContext *ctx, arg_addiw *a)
>  {
> -    REQUIRE_64BIT(ctx);
> +    REQUIRE_64_OR_128BIT(ctx);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith_imm_fn(ctx, a, EXT_NONE, tcg_gen_addi_tl);
> +    return gen_arith_imm_fn(ctx, a, EXT_NONE, tcg_gen_addi_tl, NULL);
>  }
>
>  static bool trans_slliw(DisasContext *ctx, arg_slliw *a)
> @@ -626,16 +757,16 @@ static bool trans_sraid(DisasContext *ctx, arg_srai=
d *a)
>
>  static bool trans_addw(DisasContext *ctx, arg_addw *a)
>  {
> -    REQUIRE_64BIT(ctx);
> +    REQUIRE_64_OR_128BIT(ctx);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl);
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl, NULL);
>  }
>
>  static bool trans_subw(DisasContext *ctx, arg_subw *a)
>  {
> -    REQUIRE_64BIT(ctx);
> +    REQUIRE_64_OR_128BIT(ctx);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith(ctx, a, EXT_NONE, tcg_gen_sub_tl);
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_sub_tl, NULL);
>  }
>
>  static bool trans_sllw(DisasContext *ctx, arg_sllw *a)
> diff --git a/target/riscv/insn_trans/trans_rvm.c.inc b/target/riscv/insn_=
trans/trans_rvm.c.inc
> index 2af0e5c139..efe25dfc11 100644
> --- a/target/riscv/insn_trans/trans_rvm.c.inc
> +++ b/target/riscv/insn_trans/trans_rvm.c.inc
> @@ -22,7 +22,7 @@
>  static bool trans_mul(DisasContext *ctx, arg_mul *a)
>  {
>      REQUIRE_EXT(ctx, RVM);
> -    return gen_arith(ctx, a, EXT_NONE, tcg_gen_mul_tl);
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_mul_tl, NULL);
>  }
>
>  static void gen_mulh(TCGv ret, TCGv s1, TCGv s2)
> @@ -42,7 +42,7 @@ static void gen_mulh_w(TCGv ret, TCGv s1, TCGv s2)
>  static bool trans_mulh(DisasContext *ctx, arg_mulh *a)
>  {
>      REQUIRE_EXT(ctx, RVM);
> -    return gen_arith_per_ol(ctx, a, EXT_SIGN, gen_mulh, gen_mulh_w);
> +    return gen_arith_per_ol(ctx, a, EXT_SIGN, gen_mulh, gen_mulh_w, NULL=
);
>  }
>
>  static void gen_mulhsu(TCGv ret, TCGv arg1, TCGv arg2)
> @@ -76,7 +76,7 @@ static void gen_mulhsu_w(TCGv ret, TCGv arg1, TCGv arg2=
)
>  static bool trans_mulhsu(DisasContext *ctx, arg_mulhsu *a)
>  {
>      REQUIRE_EXT(ctx, RVM);
> -    return gen_arith_per_ol(ctx, a, EXT_NONE, gen_mulhsu, gen_mulhsu_w);
> +    return gen_arith_per_ol(ctx, a, EXT_NONE, gen_mulhsu, gen_mulhsu_w, =
NULL);
>  }
>
>  static void gen_mulhu(TCGv ret, TCGv s1, TCGv s2)
> @@ -91,7 +91,7 @@ static bool trans_mulhu(DisasContext *ctx, arg_mulhu *a=
)
>  {
>      REQUIRE_EXT(ctx, RVM);
>      /* gen_mulh_w works for either sign as input. */
> -    return gen_arith_per_ol(ctx, a, EXT_ZERO, gen_mulhu, gen_mulh_w);
> +    return gen_arith_per_ol(ctx, a, EXT_ZERO, gen_mulhu, gen_mulh_w, NUL=
L);
>  }
>
>  static void gen_div(TCGv ret, TCGv source1, TCGv source2)
> @@ -130,7 +130,7 @@ static void gen_div(TCGv ret, TCGv source1, TCGv sour=
ce2)
>  static bool trans_div(DisasContext *ctx, arg_div *a)
>  {
>      REQUIRE_EXT(ctx, RVM);
> -    return gen_arith(ctx, a, EXT_SIGN, gen_div);
> +    return gen_arith(ctx, a, EXT_SIGN, gen_div, NULL);
>  }
>
>  static void gen_divu(TCGv ret, TCGv source1, TCGv source2)
> @@ -158,7 +158,7 @@ static void gen_divu(TCGv ret, TCGv source1, TCGv sou=
rce2)
>  static bool trans_divu(DisasContext *ctx, arg_divu *a)
>  {
>      REQUIRE_EXT(ctx, RVM);
> -    return gen_arith(ctx, a, EXT_ZERO, gen_divu);
> +    return gen_arith(ctx, a, EXT_ZERO, gen_divu, NULL);
>  }
>
>  static void gen_rem(TCGv ret, TCGv source1, TCGv source2)
> @@ -199,7 +199,7 @@ static void gen_rem(TCGv ret, TCGv source1, TCGv sour=
ce2)
>  static bool trans_rem(DisasContext *ctx, arg_rem *a)
>  {
>      REQUIRE_EXT(ctx, RVM);
> -    return gen_arith(ctx, a, EXT_SIGN, gen_rem);
> +    return gen_arith(ctx, a, EXT_SIGN, gen_rem, NULL);
>  }
>
>  static void gen_remu(TCGv ret, TCGv source1, TCGv source2)
> @@ -227,7 +227,7 @@ static void gen_remu(TCGv ret, TCGv source1, TCGv sou=
rce2)
>  static bool trans_remu(DisasContext *ctx, arg_remu *a)
>  {
>      REQUIRE_EXT(ctx, RVM);
> -    return gen_arith(ctx, a, EXT_ZERO, gen_remu);
> +    return gen_arith(ctx, a, EXT_ZERO, gen_remu, NULL);
>  }
>
>  static bool trans_mulw(DisasContext *ctx, arg_mulw *a)
> @@ -235,7 +235,7 @@ static bool trans_mulw(DisasContext *ctx, arg_mulw *a=
)
>      REQUIRE_64BIT(ctx);
>      REQUIRE_EXT(ctx, RVM);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith(ctx, a, EXT_NONE, tcg_gen_mul_tl);
> +    return gen_arith(ctx, a, EXT_NONE, tcg_gen_mul_tl, NULL);
>  }
>
>  static bool trans_divw(DisasContext *ctx, arg_divw *a)
> @@ -243,7 +243,7 @@ static bool trans_divw(DisasContext *ctx, arg_divw *a=
)
>      REQUIRE_64BIT(ctx);
>      REQUIRE_EXT(ctx, RVM);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith(ctx, a, EXT_SIGN, gen_div);
> +    return gen_arith(ctx, a, EXT_SIGN, gen_div, NULL);
>  }
>
>  static bool trans_divuw(DisasContext *ctx, arg_divuw *a)
> @@ -251,7 +251,7 @@ static bool trans_divuw(DisasContext *ctx, arg_divuw =
*a)
>      REQUIRE_64BIT(ctx);
>      REQUIRE_EXT(ctx, RVM);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith(ctx, a, EXT_ZERO, gen_divu);
> +    return gen_arith(ctx, a, EXT_ZERO, gen_divu, NULL);
>  }
>
>  static bool trans_remw(DisasContext *ctx, arg_remw *a)
> @@ -259,7 +259,7 @@ static bool trans_remw(DisasContext *ctx, arg_remw *a=
)
>      REQUIRE_64BIT(ctx);
>      REQUIRE_EXT(ctx, RVM);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith(ctx, a, EXT_SIGN, gen_rem);
> +    return gen_arith(ctx, a, EXT_SIGN, gen_rem, NULL);
>  }
>
>  static bool trans_remuw(DisasContext *ctx, arg_remuw *a)
> @@ -267,5 +267,5 @@ static bool trans_remuw(DisasContext *ctx, arg_remuw =
*a)
>      REQUIRE_64BIT(ctx);
>      REQUIRE_EXT(ctx, RVM);
>      ctx->ol =3D MXL_RV32;
> -    return gen_arith(ctx, a, EXT_ZERO, gen_remu);
> +    return gen_arith(ctx, a, EXT_ZERO, gen_remu, NULL);
>  }
> --
> 2.34.1
>
>

