[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered-doc",
	"source": "covered",
	"version": "0.7.10-6",
	"section": "universe/doc",
	"priority": "optional",
	"architecture": "all",
	"installedSize": 2437,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool - documentation",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered-doc_0.7.10-6_all.deb",
	"size": 1701154,
	"md5": "8e9945b142bbcfc71944588af0e32707",
	"sha1": "515c4fae975a04cf4d8ed2cfce343d9674c7cd8e",
	"sha256": "cc34d9d2342ba75e8f5e3e9d16547ddc70b08f0101ee580349fa6b5bbd24a708",
	"sha512": "9d076cbe3e00f6bc7d144f63d1a58cba1d49a6a17c9714aab53c3c18bba3be0a6f2446a4afd2de0e8ea3a757138590e4f0a0de6e21461d997ab2ddbbe467342f",
	"descriptionMd5": "33a78d25d4b98a5abc59af174252bf4d"
}]