{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680270160135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680270160135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 20:42:40 2023 " "Processing started: Fri Mar 31 20:42:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680270160135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680270160135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 32X8RAM -c 32X8RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off 32X8RAM -c 32X8RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680270160135 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680270160447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mcell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCELL " "Found entity 1: MCELL" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270160489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270160489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2X8RAM " "Found entity 1: 2X8RAM" {  } { { "2X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270160491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270160491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testcell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testcell " "Found entity 1: testcell" {  } { { "testcell.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/testcell.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270160493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270160493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to4dcdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2to4dcdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2TO4DCDR " "Found entity 1: 2TO4DCDR" {  } { { "2TO4DCDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2TO4DCDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270160494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270160494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8X8RAM " "Found entity 1: 8X8RAM" {  } { { "8X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270160495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270160495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_iobuf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_iobuf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BIT_IOBUF " "Found entity 1: 8BIT_IOBUF" {  } { { "8BIT_IOBUF.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8BIT_IOBUF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270160496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270160496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32X8RAM " "Found entity 1: 32X8RAM" {  } { { "32X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270160497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270160497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "32X8RAM " "Elaborating entity \"32X8RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680270160526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8X8RAM 8X8RAM:inst1 " "Elaborating entity \"8X8RAM\" for hierarchy \"8X8RAM:inst1\"" {  } { { "32X8RAM.bdf" "inst1" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { { 296 912 1080 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270160535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2X8RAM 8X8RAM:inst1\|2X8RAM:inst10 " "Elaborating entity \"2X8RAM\" for hierarchy \"8X8RAM:inst1\|2X8RAM:inst10\"" {  } { { "8X8RAM.bdf" "inst10" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 320 736 888 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270160722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCELL 8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7 " "Elaborating entity \"MCELL\" for hierarchy \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\"" {  } { { "2X8RAM.bdf" "mc7" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { { 272 520 632 400 "mc7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270160725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2TO4DCDR 8X8RAM:inst1\|2TO4DCDR:inst4 " "Elaborating entity \"2TO4DCDR\" for hierarchy \"8X8RAM:inst1\|2TO4DCDR:inst4\"" {  } { { "8X8RAM.bdf" "inst4" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 152 416 512 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270160747 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc7\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc7\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc7\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc7\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc7\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc7\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc7\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc7\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc7\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc7\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc7\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc7\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc7\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc7\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc7\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc6\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc6\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc6\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc6\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc6\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc6\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc6\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc6\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc6\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc6\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc6\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc6\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc6\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc6\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc6\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc6\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc5\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc5\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc5\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc5\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc5\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc5\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc5\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc5\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc5\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc5\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc5\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc5\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc5\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc5\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc5\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc5\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc4\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc4\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc4\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc4\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc4\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc4\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc4\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc4\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc4\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc4\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc4\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc4\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc4\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc4\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc4\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc4\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc3\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc3\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc3\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc3\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc3\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc3\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc3\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc3\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc3\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc3\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc3\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc3\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc3\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc3\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc3\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc3\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc2\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc2\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc2\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc2\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc2\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc2\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc2\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc2\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc2\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc2\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc2\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc2\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc2\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc2\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc2\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc2\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc1\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc1\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc1\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc1\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc1\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc1\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc1\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc1\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc1\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc1\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc1\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc1\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc1\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc1\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc1\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc1\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc0\|tri 8X8RAM:inst1\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc0\|tri 8X8RAM:inst1\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc0\|tri 8X8RAM:inst1\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc0\|tri 8X8RAM:inst1\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst1\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc0\|tri 8X8RAM:inst2\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc0\|tri 8X8RAM:inst2\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc0\|tri 8X8RAM:inst2\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc0\|tri 8X8RAM:inst2\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst2\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc0\|tri 8X8RAM:inst3\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc0\|tri 8X8RAM:inst3\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc0\|tri 8X8RAM:inst3\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc0\|tri 8X8RAM:inst3\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst3\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc0\|tri 8X8RAM:inst\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc0\|tri 8X8RAM:inst\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc0\|tri 8X8RAM:inst\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc0\|tri 8X8RAM:inst\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"8X8RAM:inst\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680270161343 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1680270161343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680270162406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680270162406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "533 " "Implemented 533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680270162505 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680270162505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680270162505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680270162505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680270162527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 20:42:42 2023 " "Processing ended: Fri Mar 31 20:42:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680270162527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680270162527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680270162527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680270162527 ""}
