// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "06/10/2023 20:03:33"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TP2 (
	halt,
	clk,
	selOutDec,
	ctrl_fetch,
	selADec,
	selBDec,
	busC,
	Alu_imm_en,
	imm,
	PC,
	selOut,
	selA,
	selB,
	AluZ,
	Alu_BusA,
	Alu_BusB,
	Alu_BusC,
	Alu_ctrl,
	Alu_imm,
	busA,
	busB,
	instruction,
	outRam,
	enwr,
	inclock,
	address,
	data,
	rd);
output 	halt;
input 	clk;
output 	[5:0] selOutDec;
output 	ctrl_fetch;
output 	[5:0] selADec;
output 	[4:0] selBDec;
output 	[31:0] busC;
output 	Alu_imm_en;
output 	[31:0] imm;
output 	[31:0] PC;
output 	[5:0] selOut;
output 	[5:0] selA;
output 	[4:0] selB;
output 	AluZ;
output 	[31:0] Alu_BusA;
output 	[31:0] Alu_BusB;
output 	[31:0] Alu_BusC;
output 	[9:0] Alu_ctrl;
output 	[31:0] Alu_imm;
output 	[31:0] busA;
output 	[31:0] busB;
output 	[31:0] instruction;
output 	[31:0] outRam;
input 	enwr;
input 	inclock;
input 	[7:0] address;
input 	[31:0] data;
output 	[4:0] rd;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \halt~output_o ;
wire \ctrl_fetch~output_o ;
wire \Alu_imm_en~output_o ;
wire \AluZ~output_o ;
wire \selOutDec[5]~output0_o ;
wire \selOutDec[4]~output0_o ;
wire \selOutDec[3]~output0_o ;
wire \selOutDec[2]~output0_o ;
wire \selOutDec[1]~output0_o ;
wire \selOutDec[0]~output0_o ;
wire \selADec[5]~output0_o ;
wire \selADec[4]~output0_o ;
wire \selADec[3]~output0_o ;
wire \selADec[2]~output0_o ;
wire \selADec[1]~output0_o ;
wire \selADec[0]~output0_o ;
wire \selBDec[4]~output0_o ;
wire \selBDec[3]~output0_o ;
wire \selBDec[2]~output0_o ;
wire \selBDec[1]~output0_o ;
wire \selBDec[0]~output0_o ;
wire \busC[31]~output0_o ;
wire \busC[30]~output0_o ;
wire \busC[29]~output0_o ;
wire \busC[28]~output0_o ;
wire \busC[27]~output0_o ;
wire \busC[26]~output0_o ;
wire \busC[25]~output0_o ;
wire \busC[24]~output0_o ;
wire \busC[23]~output0_o ;
wire \busC[22]~output0_o ;
wire \busC[21]~output0_o ;
wire \busC[20]~output0_o ;
wire \busC[19]~output0_o ;
wire \busC[18]~output0_o ;
wire \busC[17]~output0_o ;
wire \busC[16]~output0_o ;
wire \busC[15]~output0_o ;
wire \busC[14]~output0_o ;
wire \busC[13]~output0_o ;
wire \busC[12]~output0_o ;
wire \busC[11]~output0_o ;
wire \busC[10]~output0_o ;
wire \busC[9]~output0_o ;
wire \busC[8]~output0_o ;
wire \busC[7]~output0_o ;
wire \busC[6]~output0_o ;
wire \busC[5]~output0_o ;
wire \busC[4]~output0_o ;
wire \busC[3]~output0_o ;
wire \busC[2]~output0_o ;
wire \busC[1]~output0_o ;
wire \busC[0]~output0_o ;
wire \imm[31]~output0_o ;
wire \imm[30]~output0_o ;
wire \imm[29]~output0_o ;
wire \imm[28]~output0_o ;
wire \imm[27]~output0_o ;
wire \imm[26]~output0_o ;
wire \imm[25]~output0_o ;
wire \imm[24]~output0_o ;
wire \imm[23]~output0_o ;
wire \imm[22]~output0_o ;
wire \imm[21]~output0_o ;
wire \imm[20]~output0_o ;
wire \imm[19]~output0_o ;
wire \imm[18]~output0_o ;
wire \imm[17]~output0_o ;
wire \imm[16]~output0_o ;
wire \imm[15]~output0_o ;
wire \imm[14]~output0_o ;
wire \imm[13]~output0_o ;
wire \imm[12]~output0_o ;
wire \imm[11]~output0_o ;
wire \imm[10]~output0_o ;
wire \imm[9]~output0_o ;
wire \imm[8]~output0_o ;
wire \imm[7]~output0_o ;
wire \imm[6]~output0_o ;
wire \imm[5]~output0_o ;
wire \imm[4]~output0_o ;
wire \imm[3]~output0_o ;
wire \imm[2]~output0_o ;
wire \imm[1]~output0_o ;
wire \imm[0]~output0_o ;
wire \PC[31]~output0_o ;
wire \PC[30]~output0_o ;
wire \PC[29]~output0_o ;
wire \PC[28]~output0_o ;
wire \PC[27]~output0_o ;
wire \PC[26]~output0_o ;
wire \PC[25]~output0_o ;
wire \PC[24]~output0_o ;
wire \PC[23]~output0_o ;
wire \PC[22]~output0_o ;
wire \PC[21]~output0_o ;
wire \PC[20]~output0_o ;
wire \PC[19]~output0_o ;
wire \PC[18]~output0_o ;
wire \PC[17]~output0_o ;
wire \PC[16]~output0_o ;
wire \PC[15]~output0_o ;
wire \PC[14]~output0_o ;
wire \PC[13]~output0_o ;
wire \PC[12]~output0_o ;
wire \PC[11]~output0_o ;
wire \PC[10]~output0_o ;
wire \PC[9]~output0_o ;
wire \PC[8]~output0_o ;
wire \PC[7]~output0_o ;
wire \PC[6]~output0_o ;
wire \PC[5]~output0_o ;
wire \PC[4]~output0_o ;
wire \PC[3]~output0_o ;
wire \PC[2]~output0_o ;
wire \PC[1]~output0_o ;
wire \PC[0]~output0_o ;
wire \selOut[5]~output0_o ;
wire \selOut[4]~output0_o ;
wire \selOut[3]~output0_o ;
wire \selOut[2]~output0_o ;
wire \selOut[1]~output0_o ;
wire \selOut[0]~output0_o ;
wire \selA[5]~output0_o ;
wire \selA[4]~output0_o ;
wire \selA[3]~output0_o ;
wire \selA[2]~output0_o ;
wire \selA[1]~output0_o ;
wire \selA[0]~output0_o ;
wire \selB[4]~output0_o ;
wire \selB[3]~output0_o ;
wire \selB[2]~output0_o ;
wire \selB[1]~output0_o ;
wire \selB[0]~output0_o ;
wire \Alu_BusA[31]~output0_o ;
wire \Alu_BusA[30]~output0_o ;
wire \Alu_BusA[29]~output0_o ;
wire \Alu_BusA[28]~output0_o ;
wire \Alu_BusA[27]~output0_o ;
wire \Alu_BusA[26]~output0_o ;
wire \Alu_BusA[25]~output0_o ;
wire \Alu_BusA[24]~output0_o ;
wire \Alu_BusA[23]~output0_o ;
wire \Alu_BusA[22]~output0_o ;
wire \Alu_BusA[21]~output0_o ;
wire \Alu_BusA[20]~output0_o ;
wire \Alu_BusA[19]~output0_o ;
wire \Alu_BusA[18]~output0_o ;
wire \Alu_BusA[17]~output0_o ;
wire \Alu_BusA[16]~output0_o ;
wire \Alu_BusA[15]~output0_o ;
wire \Alu_BusA[14]~output0_o ;
wire \Alu_BusA[13]~output0_o ;
wire \Alu_BusA[12]~output0_o ;
wire \Alu_BusA[11]~output0_o ;
wire \Alu_BusA[10]~output0_o ;
wire \Alu_BusA[9]~output0_o ;
wire \Alu_BusA[8]~output0_o ;
wire \Alu_BusA[7]~output0_o ;
wire \Alu_BusA[6]~output0_o ;
wire \Alu_BusA[5]~output0_o ;
wire \Alu_BusA[4]~output0_o ;
wire \Alu_BusA[3]~output0_o ;
wire \Alu_BusA[2]~output0_o ;
wire \Alu_BusA[1]~output0_o ;
wire \Alu_BusA[0]~output0_o ;
wire \Alu_BusB[31]~output0_o ;
wire \Alu_BusB[30]~output0_o ;
wire \Alu_BusB[29]~output0_o ;
wire \Alu_BusB[28]~output0_o ;
wire \Alu_BusB[27]~output0_o ;
wire \Alu_BusB[26]~output0_o ;
wire \Alu_BusB[25]~output0_o ;
wire \Alu_BusB[24]~output0_o ;
wire \Alu_BusB[23]~output0_o ;
wire \Alu_BusB[22]~output0_o ;
wire \Alu_BusB[21]~output0_o ;
wire \Alu_BusB[20]~output0_o ;
wire \Alu_BusB[19]~output0_o ;
wire \Alu_BusB[18]~output0_o ;
wire \Alu_BusB[17]~output0_o ;
wire \Alu_BusB[16]~output0_o ;
wire \Alu_BusB[15]~output0_o ;
wire \Alu_BusB[14]~output0_o ;
wire \Alu_BusB[13]~output0_o ;
wire \Alu_BusB[12]~output0_o ;
wire \Alu_BusB[11]~output0_o ;
wire \Alu_BusB[10]~output0_o ;
wire \Alu_BusB[9]~output0_o ;
wire \Alu_BusB[8]~output0_o ;
wire \Alu_BusB[7]~output0_o ;
wire \Alu_BusB[6]~output0_o ;
wire \Alu_BusB[5]~output0_o ;
wire \Alu_BusB[4]~output0_o ;
wire \Alu_BusB[3]~output0_o ;
wire \Alu_BusB[2]~output0_o ;
wire \Alu_BusB[1]~output0_o ;
wire \Alu_BusB[0]~output0_o ;
wire \Alu_BusC[31]~output0_o ;
wire \Alu_BusC[30]~output0_o ;
wire \Alu_BusC[29]~output0_o ;
wire \Alu_BusC[28]~output0_o ;
wire \Alu_BusC[27]~output0_o ;
wire \Alu_BusC[26]~output0_o ;
wire \Alu_BusC[25]~output0_o ;
wire \Alu_BusC[24]~output0_o ;
wire \Alu_BusC[23]~output0_o ;
wire \Alu_BusC[22]~output0_o ;
wire \Alu_BusC[21]~output0_o ;
wire \Alu_BusC[20]~output0_o ;
wire \Alu_BusC[19]~output0_o ;
wire \Alu_BusC[18]~output0_o ;
wire \Alu_BusC[17]~output0_o ;
wire \Alu_BusC[16]~output0_o ;
wire \Alu_BusC[15]~output0_o ;
wire \Alu_BusC[14]~output0_o ;
wire \Alu_BusC[13]~output0_o ;
wire \Alu_BusC[12]~output0_o ;
wire \Alu_BusC[11]~output0_o ;
wire \Alu_BusC[10]~output0_o ;
wire \Alu_BusC[9]~output0_o ;
wire \Alu_BusC[8]~output0_o ;
wire \Alu_BusC[7]~output0_o ;
wire \Alu_BusC[6]~output0_o ;
wire \Alu_BusC[5]~output0_o ;
wire \Alu_BusC[4]~output0_o ;
wire \Alu_BusC[3]~output0_o ;
wire \Alu_BusC[2]~output0_o ;
wire \Alu_BusC[1]~output0_o ;
wire \Alu_BusC[0]~output0_o ;
wire \Alu_ctrl[9]~output0_o ;
wire \Alu_ctrl[8]~output0_o ;
wire \Alu_ctrl[7]~output0_o ;
wire \Alu_ctrl[6]~output0_o ;
wire \Alu_ctrl[5]~output0_o ;
wire \Alu_ctrl[4]~output0_o ;
wire \Alu_ctrl[3]~output0_o ;
wire \Alu_ctrl[2]~output0_o ;
wire \Alu_ctrl[1]~output0_o ;
wire \Alu_ctrl[0]~output0_o ;
wire \Alu_imm[31]~output0_o ;
wire \Alu_imm[30]~output0_o ;
wire \Alu_imm[29]~output0_o ;
wire \Alu_imm[28]~output0_o ;
wire \Alu_imm[27]~output0_o ;
wire \Alu_imm[26]~output0_o ;
wire \Alu_imm[25]~output0_o ;
wire \Alu_imm[24]~output0_o ;
wire \Alu_imm[23]~output0_o ;
wire \Alu_imm[22]~output0_o ;
wire \Alu_imm[21]~output0_o ;
wire \Alu_imm[20]~output0_o ;
wire \Alu_imm[19]~output0_o ;
wire \Alu_imm[18]~output0_o ;
wire \Alu_imm[17]~output0_o ;
wire \Alu_imm[16]~output0_o ;
wire \Alu_imm[15]~output0_o ;
wire \Alu_imm[14]~output0_o ;
wire \Alu_imm[13]~output0_o ;
wire \Alu_imm[12]~output0_o ;
wire \Alu_imm[11]~output0_o ;
wire \Alu_imm[10]~output0_o ;
wire \Alu_imm[9]~output0_o ;
wire \Alu_imm[8]~output0_o ;
wire \Alu_imm[7]~output0_o ;
wire \Alu_imm[6]~output0_o ;
wire \Alu_imm[5]~output0_o ;
wire \Alu_imm[4]~output0_o ;
wire \Alu_imm[3]~output0_o ;
wire \Alu_imm[2]~output0_o ;
wire \Alu_imm[1]~output0_o ;
wire \Alu_imm[0]~output0_o ;
wire \busA[31]~output0_o ;
wire \busA[30]~output0_o ;
wire \busA[29]~output0_o ;
wire \busA[28]~output0_o ;
wire \busA[27]~output0_o ;
wire \busA[26]~output0_o ;
wire \busA[25]~output0_o ;
wire \busA[24]~output0_o ;
wire \busA[23]~output0_o ;
wire \busA[22]~output0_o ;
wire \busA[21]~output0_o ;
wire \busA[20]~output0_o ;
wire \busA[19]~output0_o ;
wire \busA[18]~output0_o ;
wire \busA[17]~output0_o ;
wire \busA[16]~output0_o ;
wire \busA[15]~output0_o ;
wire \busA[14]~output0_o ;
wire \busA[13]~output0_o ;
wire \busA[12]~output0_o ;
wire \busA[11]~output0_o ;
wire \busA[10]~output0_o ;
wire \busA[9]~output0_o ;
wire \busA[8]~output0_o ;
wire \busA[7]~output0_o ;
wire \busA[6]~output0_o ;
wire \busA[5]~output0_o ;
wire \busA[4]~output0_o ;
wire \busA[3]~output0_o ;
wire \busA[2]~output0_o ;
wire \busA[1]~output0_o ;
wire \busA[0]~output0_o ;
wire \busB[31]~output0_o ;
wire \busB[30]~output0_o ;
wire \busB[29]~output0_o ;
wire \busB[28]~output0_o ;
wire \busB[27]~output0_o ;
wire \busB[26]~output0_o ;
wire \busB[25]~output0_o ;
wire \busB[24]~output0_o ;
wire \busB[23]~output0_o ;
wire \busB[22]~output0_o ;
wire \busB[21]~output0_o ;
wire \busB[20]~output0_o ;
wire \busB[19]~output0_o ;
wire \busB[18]~output0_o ;
wire \busB[17]~output0_o ;
wire \busB[16]~output0_o ;
wire \busB[15]~output0_o ;
wire \busB[14]~output0_o ;
wire \busB[13]~output0_o ;
wire \busB[12]~output0_o ;
wire \busB[11]~output0_o ;
wire \busB[10]~output0_o ;
wire \busB[9]~output0_o ;
wire \busB[8]~output0_o ;
wire \busB[7]~output0_o ;
wire \busB[6]~output0_o ;
wire \busB[5]~output0_o ;
wire \busB[4]~output0_o ;
wire \busB[3]~output0_o ;
wire \busB[2]~output0_o ;
wire \busB[1]~output0_o ;
wire \busB[0]~output0_o ;
wire \instruction[31]~output0_o ;
wire \instruction[30]~output0_o ;
wire \instruction[29]~output0_o ;
wire \instruction[28]~output0_o ;
wire \instruction[27]~output0_o ;
wire \instruction[26]~output0_o ;
wire \instruction[25]~output0_o ;
wire \instruction[24]~output0_o ;
wire \instruction[23]~output0_o ;
wire \instruction[22]~output0_o ;
wire \instruction[21]~output0_o ;
wire \instruction[20]~output0_o ;
wire \instruction[19]~output0_o ;
wire \instruction[18]~output0_o ;
wire \instruction[17]~output0_o ;
wire \instruction[16]~output0_o ;
wire \instruction[15]~output0_o ;
wire \instruction[14]~output0_o ;
wire \instruction[13]~output0_o ;
wire \instruction[12]~output0_o ;
wire \instruction[11]~output0_o ;
wire \instruction[10]~output0_o ;
wire \instruction[9]~output0_o ;
wire \instruction[8]~output0_o ;
wire \instruction[7]~output0_o ;
wire \instruction[6]~output0_o ;
wire \instruction[5]~output0_o ;
wire \instruction[4]~output0_o ;
wire \instruction[3]~output0_o ;
wire \instruction[2]~output0_o ;
wire \instruction[1]~output0_o ;
wire \instruction[0]~output0_o ;
wire \outRam[31]~output0_o ;
wire \outRam[30]~output0_o ;
wire \outRam[29]~output0_o ;
wire \outRam[28]~output0_o ;
wire \outRam[27]~output0_o ;
wire \outRam[26]~output0_o ;
wire \outRam[25]~output0_o ;
wire \outRam[24]~output0_o ;
wire \outRam[23]~output0_o ;
wire \outRam[22]~output0_o ;
wire \outRam[21]~output0_o ;
wire \outRam[20]~output0_o ;
wire \outRam[19]~output0_o ;
wire \outRam[18]~output0_o ;
wire \outRam[17]~output0_o ;
wire \outRam[16]~output0_o ;
wire \outRam[15]~output0_o ;
wire \outRam[14]~output0_o ;
wire \outRam[13]~output0_o ;
wire \outRam[12]~output0_o ;
wire \outRam[11]~output0_o ;
wire \outRam[10]~output0_o ;
wire \outRam[9]~output0_o ;
wire \outRam[8]~output0_o ;
wire \outRam[7]~output0_o ;
wire \outRam[6]~output0_o ;
wire \outRam[5]~output0_o ;
wire \outRam[4]~output0_o ;
wire \outRam[3]~output0_o ;
wire \outRam[2]~output0_o ;
wire \outRam[1]~output0_o ;
wire \outRam[0]~output0_o ;
wire \rd[4]~output0_o ;
wire \rd[3]~output0_o ;
wire \rd[2]~output0_o ;
wire \rd[1]~output0_o ;
wire \rd[0]~output0_o ;
wire \clk~input_o ;
wire \IFU|Add0~28_combout ;
wire \IFU|Add0~30_combout ;
wire \IFU|pc[2]~31 ;
wire \IFU|pc[3]~32_combout ;
wire \IFU|Add0~27_combout ;
wire \IFU|pc[3]~33 ;
wire \IFU|pc[4]~34_combout ;
wire \IFU|Add0~26_combout ;
wire \IFU|pc[4]~35 ;
wire \IFU|pc[5]~36_combout ;
wire \IFU|Add0~25_combout ;
wire \IFU|pc[5]~37 ;
wire \IFU|pc[6]~38_combout ;
wire \IFU|Add0~24_combout ;
wire \IFU|pc[6]~39 ;
wire \IFU|pc[7]~40_combout ;
wire \IFU|Add0~23_combout ;
wire \IFU|pc[7]~41 ;
wire \IFU|pc[8]~42_combout ;
wire \IFU|Add0~22_combout ;
wire \IFU|pc[8]~43 ;
wire \IFU|pc[9]~44_combout ;
wire \IFU|Add0~21_combout ;
wire \IFU|pc[9]~45 ;
wire \IFU|pc[10]~46_combout ;
wire \IFU|Add0~20_combout ;
wire \IFU|pc[10]~47 ;
wire \IFU|pc[11]~48_combout ;
wire \DECODER|Selector19~0_combout ;
wire \DECODER|curr_aluCtrl~1_combout ;
wire \DECODER|Selector19~1_combout ;
wire \DECODER|Selector19~2_combout ;
wire \DECODER|Selector19~3_combout ;
wire \DECODER|Selector0~6_combout ;
wire \DECODER|Selector20~0_combout ;
wire \DECODER|Selector22~0_combout ;
wire \DECODER|Selector20~2_combout ;
wire \DECODER|Decoder0~0_combout ;
wire \DECODER|Selector20~3_combout ;
wire \DECODER|Selector22~1_combout ;
wire \DECODER|Selector23~0_combout ;
wire \DECODER|Selector23~1_combout ;
wire \DECODER|Selector24~0_combout ;
wire \DECODER|Selector24~1_combout ;
wire \DECODER|Selector24~2_combout ;
wire \JMP|Add0~0_combout ;
wire \DECODER|WideOr11~3_combout ;
wire \DECODER|WideOr11~4_combout ;
wire \LATCH_DEC|new_jmp_~q ;
wire \DECODER|jmp_type[2]~5_combout ;
wire \DECODER|Selector25~0_combout ;
wire \JMP|pc1[2]~29_combout ;
wire \JMP|pc1~90_combout ;
wire \JMP|pc2~31_combout ;
wire \JMP|Add0~1 ;
wire \JMP|Add0~2_combout ;
wire \JMP|pc1~89_combout ;
wire \JMP|pc2~30_combout ;
wire \JMP|Add0~3 ;
wire \JMP|Add0~5 ;
wire \JMP|Add0~7 ;
wire \JMP|Add0~9 ;
wire \JMP|Add0~11 ;
wire \JMP|Add0~13 ;
wire \JMP|Add0~15 ;
wire \JMP|Add0~17 ;
wire \JMP|Add0~19 ;
wire \JMP|Add0~21 ;
wire \JMP|Add0~22_combout ;
wire \JMP|pc1[3]~32 ;
wire \JMP|pc1[4]~34 ;
wire \JMP|pc1[5]~36 ;
wire \JMP|pc1[6]~38 ;
wire \JMP|pc1[7]~40 ;
wire \JMP|pc1[8]~42 ;
wire \JMP|pc1[9]~44 ;
wire \JMP|pc1[10]~46 ;
wire \JMP|pc1[11]~47_combout ;
wire \JMP|pc2~9_combout ;
wire \mux_addr|$00000|auto_generated|result_node[9]~9_combout ;
wire \DECODER|WideOr3~6_combout ;
wire \DECODER|WideOr3~4_combout ;
wire \DECODER|WideOr3~5_combout ;
wire \DECODER|imm[10]~1_combout ;
wire \JMP|Add0~20_combout ;
wire \JMP|pc1[10]~45_combout ;
wire \JMP|pc2~8_combout ;
wire \mux_addr|$00000|auto_generated|result_node[8]~8_combout ;
wire \DECODER|imm[9]~2_combout ;
wire \JMP|Add0~18_combout ;
wire \JMP|pc1[9]~43_combout ;
wire \JMP|pc2~7_combout ;
wire \mux_addr|$00000|auto_generated|result_node[7]~7_combout ;
wire \DECODER|imm[8]~3_combout ;
wire \JMP|Add0~16_combout ;
wire \JMP|pc1[8]~41_combout ;
wire \JMP|pc2~6_combout ;
wire \mux_addr|$00000|auto_generated|result_node[6]~6_combout ;
wire \DECODER|imm[7]~4_combout ;
wire \JMP|Add0~14_combout ;
wire \JMP|pc1[7]~39_combout ;
wire \JMP|pc2~5_combout ;
wire \mux_addr|$00000|auto_generated|result_node[5]~5_combout ;
wire \DECODER|imm[6]~5_combout ;
wire \JMP|Add0~12_combout ;
wire \JMP|pc1[6]~37_combout ;
wire \JMP|pc2~4_combout ;
wire \mux_addr|$00000|auto_generated|result_node[4]~4_combout ;
wire \DECODER|imm[5]~6_combout ;
wire \JMP|Add0~10_combout ;
wire \JMP|pc1[5]~35_combout ;
wire \JMP|pc2~3_combout ;
wire \mux_addr|$00000|auto_generated|result_node[3]~3_combout ;
wire \DECODER|Selector20~1_combout ;
wire \DECODER|Selector20~4_combout ;
wire \JMP|Add0~8_combout ;
wire \JMP|pc1[4]~33_combout ;
wire \JMP|pc2~2_combout ;
wire \mux_addr|$00000|auto_generated|result_node[2]~2_combout ;
wire \DECODER|Selector21~0_combout ;
wire \DECODER|Selector21~1_combout ;
wire \JMP|Add0~6_combout ;
wire \JMP|pc1[3]~31_combout ;
wire \JMP|pc2~1_combout ;
wire \mux_addr|$00000|auto_generated|result_node[1]~1_combout ;
wire \DECODER|WideOr11~2_combout ;
wire \DECODER|jmp_type[2]~4_combout ;
wire \JMP|jmp_type1~0_combout ;
wire \JMP|jmp_type2~0_combout ;
wire \JMP|jmp_type1~1_combout ;
wire \JMP|jmp_type2~1_combout ;
wire \DECODER|Selector26~0_combout ;
wire \JMP|jmp_type1~2_combout ;
wire \JMP|jmp_type2~2_combout ;
wire \DECODER|WideOr17~0_combout ;
wire \DECODER|WideOr17~1_combout ;
wire \LATCH_DEC|imm_en_~q ;
wire \LATCH_aluIn|imm_en_~q ;
wire \DECODER|Decoder0~1_combout ;
wire \DECODER|aluCtrl[9]~0_combout ;
wire \DECODER|aluCtrl[7]~1_combout ;
wire \DECODER|aluCtrl[6]~2_combout ;
wire \DECODER|aluCtrl[5]~3_combout ;
wire \ALU|Equal0~0_combout ;
wire \DECODER|Selector29~4_combout ;
wire \DECODER|Selector29~5_combout ;
wire \DECODER|Selector29~6_combout ;
wire \DECODER|aluCtrl[2]~6_combout ;
wire \DECODER|Selector27~0_combout ;
wire \DECODER|Selector6~3_combout ;
wire \DECODER|Selector27~1_combout ;
wire \DECODER|Selector28~0_combout ;
wire \DECODER|Selector0~8_combout ;
wire \DECODER|Selector28~1_combout ;
wire \ALU|Equal2~0_combout ;
wire \DECODER|aluCtrl[4]~4_combout ;
wire \DECODER|aluCtrl[3]~5_combout ;
wire \ALU|Equal2~1_combout ;
wire \ALU|Equal0~1_combout ;
wire \ALU|Equal0~2_combout ;
wire \ALU|Selector47~0_combout ;
wire \DECODER|WideOr15~0_combout ;
wire \DECODER|selB[3]~1_combout ;
wire \DECODER|selOut[0]~4_combout ;
wire \mux_rd|$00000|auto_generated|result_node[0]~4_combout ;
wire \DECODER|selOut[4]~0_combout ;
wire \mux_rd|$00000|auto_generated|result_node[4]~0_combout ;
wire \DECODER|selOut[3]~1_combout ;
wire \mux_rd|$00000|auto_generated|result_node[3]~1_combout ;
wire \DECODER|selOut[2]~2_combout ;
wire \mux_rd|$00000|auto_generated|result_node[2]~2_combout ;
wire \DECODER|selOut[1]~3_combout ;
wire \mux_rd|$00000|auto_generated|result_node[1]~3_combout ;
wire \REG_BANK|Decoder0~2_combout ;
wire \REG_BANK|Decoder0~3_combout ;
wire \REG_BANK|banco[21][31]~q ;
wire \DECODER|selB[2]~2_combout ;
wire \REG_BANK|Decoder0~4_combout ;
wire \REG_BANK|Decoder0~5_combout ;
wire \REG_BANK|banco[17][31]~q ;
wire \REG_BANK|Mux32~0_combout ;
wire \REG_BANK|Decoder0~6_combout ;
wire \REG_BANK|Decoder0~7_combout ;
wire \REG_BANK|banco[29][31]~q ;
wire \REG_BANK|Mux32~1_combout ;
wire \DECODER|selB[0]~4_combout ;
wire \REG_BANK|Decoder0~8_combout ;
wire \REG_BANK|Decoder0~9_combout ;
wire \REG_BANK|banco[22][31]~q ;
wire \REG_BANK|Decoder0~10_combout ;
wire \REG_BANK|Decoder0~11_combout ;
wire \REG_BANK|banco[26][31]~q ;
wire \REG_BANK|Decoder0~12_combout ;
wire \REG_BANK|Decoder0~13_combout ;
wire \REG_BANK|banco[18][31]~q ;
wire \REG_BANK|Mux32~2_combout ;
wire \REG_BANK|Decoder0~14_combout ;
wire \REG_BANK|Decoder0~15_combout ;
wire \REG_BANK|banco[30][31]~q ;
wire \REG_BANK|Mux32~3_combout ;
wire \DECODER|selB[1]~3_combout ;
wire \REG_BANK|Decoder0~16_combout ;
wire \REG_BANK|banco[20][31]~q ;
wire \REG_BANK|Decoder0~0_combout ;
wire \REG_BANK|Decoder0~17_combout ;
wire \REG_BANK|banco[24][31]~q ;
wire \REG_BANK|Decoder0~18_combout ;
wire \REG_BANK|banco[16][31]~q ;
wire \REG_BANK|Mux32~4_combout ;
wire \REG_BANK|Decoder0~19_combout ;
wire \REG_BANK|banco[28][31]~q ;
wire \REG_BANK|Mux32~5_combout ;
wire \REG_BANK|Mux32~6_combout ;
wire \REG_BANK|Decoder0~20_combout ;
wire \REG_BANK|banco[27][31]~q ;
wire \REG_BANK|Decoder0~21_combout ;
wire \REG_BANK|banco[23][31]~q ;
wire \REG_BANK|Decoder0~22_combout ;
wire \REG_BANK|banco[19][31]~q ;
wire \REG_BANK|Mux32~7_combout ;
wire \REG_BANK|Decoder0~23_combout ;
wire \REG_BANK|banco[31][31]~q ;
wire \REG_BANK|Mux32~8_combout ;
wire \REG_BANK|Mux32~9_combout ;
wire \REG_BANK|Decoder0~24_combout ;
wire \REG_BANK|Decoder0~25_combout ;
wire \REG_BANK|banco[9][31]~q ;
wire \REG_BANK|Decoder0~26_combout ;
wire \REG_BANK|Decoder0~27_combout ;
wire \REG_BANK|banco[10][31]~q ;
wire \REG_BANK|Decoder0~28_combout ;
wire \REG_BANK|banco[8][31]~q ;
wire \REG_BANK|Mux32~10_combout ;
wire \REG_BANK|Decoder0~29_combout ;
wire \REG_BANK|banco[11][31]~q ;
wire \REG_BANK|Mux32~11_combout ;
wire \REG_BANK|Decoder0~30_combout ;
wire \REG_BANK|Decoder0~31_combout ;
wire \REG_BANK|banco[6][31]~q ;
wire \REG_BANK|Decoder0~32_combout ;
wire \REG_BANK|Decoder0~33_combout ;
wire \REG_BANK|banco[5][31]~q ;
wire \REG_BANK|Decoder0~34_combout ;
wire \REG_BANK|banco[4][31]~q ;
wire \REG_BANK|Mux32~12_combout ;
wire \REG_BANK|Decoder0~35_combout ;
wire \REG_BANK|banco[7][31]~q ;
wire \REG_BANK|Mux32~13_combout ;
wire \REG_BANK|Decoder0~36_combout ;
wire \REG_BANK|Decoder0~37_combout ;
wire \REG_BANK|banco[3][31]~q ;
wire \REG_BANK|Decoder0~38_combout ;
wire \REG_BANK|Decoder0~39_combout ;
wire \REG_BANK|banco[1][31]~q ;
wire \REG_BANK|Mux32~14_combout ;
wire \REG_BANK|Decoder0~40_combout ;
wire \REG_BANK|banco[2][31]~q ;
wire \REG_BANK|Mux32~15_combout ;
wire \REG_BANK|Mux32~16_combout ;
wire \REG_BANK|Decoder0~41_combout ;
wire \REG_BANK|Decoder0~42_combout ;
wire \REG_BANK|banco[14][31]~q ;
wire \REG_BANK|Decoder0~43_combout ;
wire \REG_BANK|Decoder0~44_combout ;
wire \REG_BANK|banco[13][31]~q ;
wire \REG_BANK|Decoder0~45_combout ;
wire \REG_BANK|banco[12][31]~q ;
wire \REG_BANK|Mux32~17_combout ;
wire \REG_BANK|Decoder0~46_combout ;
wire \REG_BANK|banco[15][31]~q ;
wire \REG_BANK|Mux32~18_combout ;
wire \REG_BANK|Mux32~19_combout ;
wire \DECODER|selB[4]~0_combout ;
wire \REG_BANK|Mux32~20_combout ;
wire \DECODER|WideOr14~0_combout ;
wire \DECODER|selA[2]~2_combout ;
wire \REG_BANK|Decoder0~1_combout ;
wire \REG_BANK|banco[25][30]~q ;
wire \DECODER|selA[3]~1_combout ;
wire \REG_BANK|banco[17][30]~q ;
wire \REG_BANK|outA[30]~22_combout ;
wire \REG_BANK|banco[29][30]~q ;
wire \REG_BANK|outA[30]~23_combout ;
wire \DECODER|selA[0]~4_combout ;
wire \REG_BANK|banco[26][30]~q ;
wire \REG_BANK|banco[22][30]~q ;
wire \REG_BANK|banco[18][30]~q ;
wire \REG_BANK|outA[30]~24_combout ;
wire \REG_BANK|banco[30][30]~q ;
wire \REG_BANK|outA[30]~25_combout ;
wire \DECODER|selA[1]~3_combout ;
wire \REG_BANK|banco[24][30]~q ;
wire \REG_BANK|banco[20][30]~q ;
wire \REG_BANK|banco[16][30]~q ;
wire \REG_BANK|outA[30]~26_combout ;
wire \REG_BANK|banco[28][30]~q ;
wire \REG_BANK|outA[30]~27_combout ;
wire \REG_BANK|outA[30]~28_combout ;
wire \REG_BANK|banco[23][30]~q ;
wire \REG_BANK|banco[27][30]~q ;
wire \REG_BANK|banco[19][30]~q ;
wire \REG_BANK|outA[30]~29_combout ;
wire \REG_BANK|banco[31][30]~q ;
wire \REG_BANK|outA[30]~30_combout ;
wire \REG_BANK|outA[30]~31_combout ;
wire \REG_BANK|banco[6][30]~q ;
wire \REG_BANK|banco[5][30]~q ;
wire \REG_BANK|banco[4][30]~q ;
wire \REG_BANK|outA[30]~32_combout ;
wire \REG_BANK|banco[7][30]~q ;
wire \REG_BANK|outA[30]~33_combout ;
wire \REG_BANK|banco[9][30]~q ;
wire \REG_BANK|banco[10][30]~q ;
wire \REG_BANK|banco[8][30]~q ;
wire \REG_BANK|outA[30]~34_combout ;
wire \REG_BANK|banco[11][30]~q ;
wire \REG_BANK|outA[30]~35_combout ;
wire \REG_BANK|banco[3][30]~q ;
wire \REG_BANK|banco[1][30]~q ;
wire \REG_BANK|outA[30]~36_combout ;
wire \REG_BANK|banco[2][30]~q ;
wire \REG_BANK|outA[30]~37_combout ;
wire \REG_BANK|outA[30]~38_combout ;
wire \REG_BANK|banco[14][30]~q ;
wire \REG_BANK|banco[13][30]~q ;
wire \REG_BANK|banco[12][30]~q ;
wire \REG_BANK|outA[30]~39_combout ;
wire \REG_BANK|banco[15][30]~q ;
wire \REG_BANK|outA[30]~40_combout ;
wire \REG_BANK|outA[30]~41_combout ;
wire \DECODER|selA[4]~0_combout ;
wire \DECODER|Decoder0~2_combout ;
wire \REG_BANK|outA[30]~42_combout ;
wire \LATCH_DEC|imm_[19]~0_combout ;
wire \DECODER|Selector0~3_combout ;
wire \DECODER|Selector0~4_combout ;
wire \DECODER|Selector0~9_combout ;
wire \DECODER|Selector0~5_combout ;
wire \DECODER|Selector1~2_combout ;
wire \DECODER|Selector1~5_combout ;
wire \DECODER|Selector1~3_combout ;
wire \DECODER|Selector1~4_combout ;
wire \DECODER|Selector2~0_combout ;
wire \DECODER|Selector2~1_combout ;
wire \DECODER|Selector3~0_combout ;
wire \DECODER|Selector3~1_combout ;
wire \DECODER|Selector4~0_combout ;
wire \DECODER|Selector4~1_combout ;
wire \DECODER|Selector5~0_combout ;
wire \DECODER|Selector5~1_combout ;
wire \DECODER|Selector6~0_combout ;
wire \DECODER|Selector6~1_combout ;
wire \DECODER|Selector6~2_combout ;
wire \DECODER|Selector7~0_combout ;
wire \DECODER|Selector7~1_combout ;
wire \DECODER|Selector8~0_combout ;
wire \DECODER|Selector8~1_combout ;
wire \DECODER|Selector9~0_combout ;
wire \DECODER|Selector9~1_combout ;
wire \DECODER|Selector10~0_combout ;
wire \DECODER|Selector10~1_combout ;
wire \LATCH_DEC|imm_[19]~1_combout ;
wire \DECODER|Selector11~0_combout ;
wire \DECODER|Selector11~1_combout ;
wire \DECODER|Selector11~2_combout ;
wire \DECODER|Selector0~2_combout ;
wire \DECODER|Selector12~0_combout ;
wire \DECODER|Selector12~1_combout ;
wire \DECODER|Selector13~0_combout ;
wire \DECODER|Selector13~1_combout ;
wire \DECODER|Selector14~0_combout ;
wire \DECODER|Selector14~1_combout ;
wire \DECODER|Selector15~0_combout ;
wire \DECODER|Selector15~1_combout ;
wire \DECODER|Selector16~0_combout ;
wire \DECODER|Selector16~1_combout ;
wire \DECODER|Selector0~7_combout ;
wire \LATCH_DEC|imm_[12]~2_combout ;
wire \LATCH_DEC|imm_[12]~3_combout ;
wire \DECODER|Selector17~0_combout ;
wire \DECODER|Selector17~1_combout ;
wire \DECODER|Selector17~2_combout ;
wire \DECODER|Selector18~1_combout ;
wire \DECODER|Selector18~2_combout ;
wire \DECODER|Selector18~0_combout ;
wire \JMP|Add0~23 ;
wire \JMP|Add0~24_combout ;
wire \JMP|pc1[11]~48 ;
wire \JMP|pc1[12]~49_combout ;
wire \JMP|pc2~29_combout ;
wire \IFU|Add0~19_combout ;
wire \IFU|pc[11]~49 ;
wire \IFU|pc[12]~50_combout ;
wire \JMP|Add0~25 ;
wire \JMP|Add0~26_combout ;
wire \JMP|pc1[12]~50 ;
wire \JMP|pc1[13]~51_combout ;
wire \JMP|pc2~28_combout ;
wire \IFU|Add0~18_combout ;
wire \IFU|pc[12]~51 ;
wire \IFU|pc[13]~52_combout ;
wire \JMP|Add0~27 ;
wire \JMP|Add0~28_combout ;
wire \JMP|pc1[13]~52 ;
wire \JMP|pc1[14]~53_combout ;
wire \JMP|pc2~27_combout ;
wire \IFU|Add0~17_combout ;
wire \IFU|pc[13]~53 ;
wire \IFU|pc[14]~54_combout ;
wire \JMP|Add0~29 ;
wire \JMP|Add0~30_combout ;
wire \JMP|pc1[14]~54 ;
wire \JMP|pc1[15]~55_combout ;
wire \JMP|pc2~26_combout ;
wire \IFU|Add0~16_combout ;
wire \IFU|pc[14]~55 ;
wire \IFU|pc[15]~56_combout ;
wire \JMP|Add0~31 ;
wire \JMP|Add0~32_combout ;
wire \JMP|pc1[15]~56 ;
wire \JMP|pc1[16]~57_combout ;
wire \JMP|pc2~25_combout ;
wire \IFU|Add0~15_combout ;
wire \IFU|pc[15]~57 ;
wire \IFU|pc[16]~58_combout ;
wire \JMP|Add0~33 ;
wire \JMP|Add0~34_combout ;
wire \JMP|pc1[16]~58 ;
wire \JMP|pc1[17]~59_combout ;
wire \JMP|pc2~24_combout ;
wire \IFU|Add0~14_combout ;
wire \IFU|pc[16]~59 ;
wire \IFU|pc[17]~60_combout ;
wire \JMP|Add0~35 ;
wire \JMP|Add0~36_combout ;
wire \JMP|pc1[17]~60 ;
wire \JMP|pc1[18]~61_combout ;
wire \JMP|pc2~23_combout ;
wire \IFU|Add0~13_combout ;
wire \IFU|pc[17]~61 ;
wire \IFU|pc[18]~62_combout ;
wire \JMP|Add0~37 ;
wire \JMP|Add0~38_combout ;
wire \JMP|pc1[18]~62 ;
wire \JMP|pc1[19]~63_combout ;
wire \JMP|pc2~22_combout ;
wire \IFU|Add0~12_combout ;
wire \IFU|pc[18]~63 ;
wire \IFU|pc[19]~64_combout ;
wire \JMP|Add0~39 ;
wire \JMP|Add0~40_combout ;
wire \JMP|pc1[19]~64 ;
wire \JMP|pc1[20]~65_combout ;
wire \JMP|pc2~21_combout ;
wire \IFU|Add0~11_combout ;
wire \IFU|pc[19]~65 ;
wire \IFU|pc[20]~66_combout ;
wire \JMP|Add0~41 ;
wire \JMP|Add0~42_combout ;
wire \JMP|pc1[20]~66 ;
wire \JMP|pc1[21]~67_combout ;
wire \JMP|pc2~20_combout ;
wire \IFU|Add0~10_combout ;
wire \IFU|pc[20]~67 ;
wire \IFU|pc[21]~68_combout ;
wire \JMP|Add0~43 ;
wire \JMP|Add0~44_combout ;
wire \JMP|pc1[21]~68 ;
wire \JMP|pc1[22]~69_combout ;
wire \JMP|pc2~19_combout ;
wire \IFU|Add0~9_combout ;
wire \IFU|pc[21]~69 ;
wire \IFU|pc[22]~70_combout ;
wire \JMP|Add0~45 ;
wire \JMP|Add0~46_combout ;
wire \JMP|pc1[22]~70 ;
wire \JMP|pc1[23]~71_combout ;
wire \JMP|pc2~18_combout ;
wire \IFU|Add0~8_combout ;
wire \IFU|pc[22]~71 ;
wire \IFU|pc[23]~72_combout ;
wire \JMP|Add0~47 ;
wire \JMP|Add0~48_combout ;
wire \JMP|pc1[23]~72 ;
wire \JMP|pc1[24]~73_combout ;
wire \JMP|pc2~17_combout ;
wire \IFU|Add0~7_combout ;
wire \IFU|pc[23]~73 ;
wire \IFU|pc[24]~74_combout ;
wire \JMP|Add0~49 ;
wire \JMP|Add0~50_combout ;
wire \JMP|pc1[24]~74 ;
wire \JMP|pc1[25]~75_combout ;
wire \JMP|pc2~16_combout ;
wire \IFU|Add0~6_combout ;
wire \IFU|pc[24]~75 ;
wire \IFU|pc[25]~76_combout ;
wire \JMP|Add0~51 ;
wire \JMP|Add0~52_combout ;
wire \JMP|pc1[25]~76 ;
wire \JMP|pc1[26]~77_combout ;
wire \JMP|pc2~15_combout ;
wire \IFU|Add0~5_combout ;
wire \IFU|pc[25]~77 ;
wire \IFU|pc[26]~78_combout ;
wire \JMP|Add0~53 ;
wire \JMP|Add0~54_combout ;
wire \JMP|pc1[26]~78 ;
wire \JMP|pc1[27]~79_combout ;
wire \JMP|pc2~14_combout ;
wire \IFU|Add0~4_combout ;
wire \IFU|pc[26]~79 ;
wire \IFU|pc[27]~80_combout ;
wire \JMP|Add0~55 ;
wire \JMP|Add0~56_combout ;
wire \JMP|pc1[27]~80 ;
wire \JMP|pc1[28]~81_combout ;
wire \JMP|pc2~13_combout ;
wire \IFU|Add0~3_combout ;
wire \IFU|pc[27]~81 ;
wire \IFU|pc[28]~82_combout ;
wire \JMP|Add0~57 ;
wire \JMP|Add0~58_combout ;
wire \JMP|pc1[28]~82 ;
wire \JMP|pc1[29]~83_combout ;
wire \JMP|pc2~12_combout ;
wire \IFU|Add0~2_combout ;
wire \IFU|pc[28]~83 ;
wire \IFU|pc[29]~84_combout ;
wire \JMP|Add0~59 ;
wire \JMP|Add0~60_combout ;
wire \JMP|pc1[29]~84 ;
wire \JMP|pc1[30]~85_combout ;
wire \JMP|pc2~11_combout ;
wire \IFU|Add0~1_combout ;
wire \IFU|pc[29]~85 ;
wire \IFU|pc[30]~86_combout ;
wire \REG_BANK|outA[30]~43_combout ;
wire \ALU|out[17]~44_combout ;
wire \ALU|out[17]~40_combout ;
wire \ALU|out[9]~183_combout ;
wire \ALU|Equal1~1_combout ;
wire \ALU|Equal0~3_combout ;
wire \ALU|Equal1~0_combout ;
wire \ALU|Selector47~1_combout ;
wire \ALU|out[17]~42_combout ;
wire \ALU|out[17]~43_combout ;
wire \ALU|out[18]~45_combout ;
wire \ALU|ShiftLeft1~50_combout ;
wire \ALU|ShiftRight3~10_combout ;
wire \ALU|Equal4~0_combout ;
wire \ALU|Equal5~0_combout ;
wire \ALU|out[25]~526_combout ;
wire \ALU|ShiftRight2~25_combout ;
wire \ALU|ShiftRight3~13_combout ;
wire \ALU|ShiftRight2~26_combout ;
wire \ALU|ShiftRight2~27_combout ;
wire \ALU|out[24]~279_combout ;
wire \ALU|out[25]~527_combout ;
wire \ALU|Equal0~5_combout ;
wire \ALU|ShiftRight3~1_combout ;
wire \ALU|ShiftRight2~2_combout ;
wire \ALU|ShiftRight3~2_combout ;
wire \ALU|ShiftRight3~0_combout ;
wire \ALU|ShiftRight2~3_combout ;
wire \REG_BANK|banco[25][24]~q ;
wire \REG_BANK|banco[17][24]~q ;
wire \REG_BANK|Mux39~0_combout ;
wire \REG_BANK|banco[29][24]~q ;
wire \REG_BANK|Mux39~1_combout ;
wire \REG_BANK|banco[26][24]~q ;
wire \REG_BANK|banco[22][24]~q ;
wire \REG_BANK|banco[18][24]~q ;
wire \REG_BANK|Mux39~2_combout ;
wire \REG_BANK|banco[30][24]~q ;
wire \REG_BANK|Mux39~3_combout ;
wire \REG_BANK|banco[24][24]~q ;
wire \REG_BANK|banco[20][24]~q ;
wire \REG_BANK|banco[16][24]~q ;
wire \REG_BANK|Mux39~4_combout ;
wire \REG_BANK|banco[28][24]~q ;
wire \REG_BANK|Mux39~5_combout ;
wire \REG_BANK|Mux39~6_combout ;
wire \REG_BANK|banco[23][24]~q ;
wire \REG_BANK|banco[27][24]~q ;
wire \REG_BANK|banco[19][24]~q ;
wire \REG_BANK|Mux39~7_combout ;
wire \REG_BANK|banco[31][24]~q ;
wire \REG_BANK|Mux39~8_combout ;
wire \REG_BANK|Mux39~9_combout ;
wire \REG_BANK|banco[6][24]~q ;
wire \REG_BANK|banco[5][24]~q ;
wire \REG_BANK|banco[4][24]~q ;
wire \REG_BANK|Mux39~10_combout ;
wire \REG_BANK|banco[7][24]~q ;
wire \REG_BANK|Mux39~11_combout ;
wire \REG_BANK|banco[9][24]~q ;
wire \REG_BANK|banco[10][24]~q ;
wire \REG_BANK|banco[8][24]~q ;
wire \REG_BANK|Mux39~12_combout ;
wire \REG_BANK|banco[11][24]~q ;
wire \REG_BANK|Mux39~13_combout ;
wire \REG_BANK|banco[3][24]~q ;
wire \REG_BANK|banco[1][24]~q ;
wire \REG_BANK|Mux39~14_combout ;
wire \REG_BANK|banco[2][24]~q ;
wire \REG_BANK|Mux39~15_combout ;
wire \REG_BANK|Mux39~16_combout ;
wire \REG_BANK|banco[14][24]~q ;
wire \REG_BANK|banco[13][24]~q ;
wire \REG_BANK|banco[12][24]~q ;
wire \REG_BANK|Mux39~17_combout ;
wire \REG_BANK|banco[15][24]~q ;
wire \REG_BANK|Mux39~18_combout ;
wire \REG_BANK|Mux39~19_combout ;
wire \REG_BANK|Mux39~20_combout ;
wire \REG_BANK|banco[21][0]~q ;
wire \REG_BANK|banco[25][0]~q ;
wire \REG_BANK|banco[17][0]~q ;
wire \REG_BANK|outA[0]~682_combout ;
wire \REG_BANK|banco[29][0]~q ;
wire \REG_BANK|outA[0]~683_combout ;
wire \REG_BANK|banco[26][0]~q ;
wire \REG_BANK|banco[22][0]~q ;
wire \REG_BANK|banco[18][0]~q ;
wire \REG_BANK|outA[0]~684_combout ;
wire \REG_BANK|banco[30][0]~q ;
wire \REG_BANK|outA[0]~685_combout ;
wire \REG_BANK|banco[24][0]~q ;
wire \REG_BANK|banco[20][0]~q ;
wire \REG_BANK|banco[16][0]~q ;
wire \REG_BANK|outA[0]~686_combout ;
wire \REG_BANK|banco[28][0]~q ;
wire \REG_BANK|outA[0]~687_combout ;
wire \REG_BANK|outA[0]~688_combout ;
wire \REG_BANK|banco[23][0]~q ;
wire \REG_BANK|banco[27][0]~q ;
wire \REG_BANK|banco[19][0]~q ;
wire \REG_BANK|outA[0]~689_combout ;
wire \REG_BANK|banco[31][0]~q ;
wire \REG_BANK|outA[0]~690_combout ;
wire \REG_BANK|outA[0]~691_combout ;
wire \REG_BANK|banco[6][0]~q ;
wire \REG_BANK|banco[5][0]~q ;
wire \REG_BANK|banco[4][0]~q ;
wire \REG_BANK|outA[0]~692_combout ;
wire \REG_BANK|banco[7][0]~q ;
wire \REG_BANK|outA[0]~693_combout ;
wire \REG_BANK|banco[9][0]~q ;
wire \REG_BANK|banco[10][0]~q ;
wire \REG_BANK|banco[8][0]~q ;
wire \REG_BANK|outA[0]~694_combout ;
wire \REG_BANK|banco[11][0]~q ;
wire \REG_BANK|outA[0]~695_combout ;
wire \REG_BANK|banco[3][0]~q ;
wire \REG_BANK|banco[1][0]~q ;
wire \REG_BANK|outA[0]~696_combout ;
wire \REG_BANK|banco[2][0]~q ;
wire \REG_BANK|outA[0]~697_combout ;
wire \REG_BANK|outA[0]~698_combout ;
wire \REG_BANK|banco[14][0]~q ;
wire \REG_BANK|banco[13][0]~q ;
wire \REG_BANK|banco[12][0]~q ;
wire \REG_BANK|outA[0]~699_combout ;
wire \REG_BANK|banco[15][0]~q ;
wire \REG_BANK|outA[0]~700_combout ;
wire \REG_BANK|outA[0]~701_combout ;
wire \REG_BANK|outA[0]~702_combout ;
wire \REG_BANK|outA[0]~703_combout ;
wire \ALU|out[17]~610_combout ;
wire \ALU|out[17]~152_combout ;
wire \ALU|Selector62~0_combout ;
wire \ALU|Selector62~1_combout ;
wire \ALU|ShiftRight2~0_combout ;
wire \ALU|ShiftRight3~35_combout ;
wire \ALU|ShiftRight3~3_combout ;
wire \REG_BANK|banco[21][23]~q ;
wire \REG_BANK|banco[17][23]~q ;
wire \REG_BANK|outA[23]~176_combout ;
wire \REG_BANK|banco[29][23]~q ;
wire \REG_BANK|outA[23]~177_combout ;
wire \REG_BANK|banco[22][23]~q ;
wire \REG_BANK|banco[26][23]~q ;
wire \REG_BANK|banco[18][23]~q ;
wire \REG_BANK|outA[23]~178_combout ;
wire \REG_BANK|banco[30][23]~q ;
wire \REG_BANK|outA[23]~179_combout ;
wire \REG_BANK|banco[20][23]~q ;
wire \REG_BANK|banco[24][23]~q ;
wire \REG_BANK|banco[16][23]~q ;
wire \REG_BANK|outA[23]~180_combout ;
wire \REG_BANK|banco[28][23]~q ;
wire \REG_BANK|outA[23]~181_combout ;
wire \REG_BANK|outA[23]~182_combout ;
wire \REG_BANK|banco[27][23]~q ;
wire \REG_BANK|banco[23][23]~q ;
wire \REG_BANK|banco[19][23]~q ;
wire \REG_BANK|outA[23]~183_combout ;
wire \REG_BANK|banco[31][23]~q ;
wire \REG_BANK|outA[23]~184_combout ;
wire \REG_BANK|outA[23]~185_combout ;
wire \REG_BANK|banco[9][23]~q ;
wire \REG_BANK|banco[10][23]~q ;
wire \REG_BANK|banco[8][23]~q ;
wire \REG_BANK|outA[23]~186_combout ;
wire \REG_BANK|banco[11][23]~q ;
wire \REG_BANK|outA[23]~187_combout ;
wire \REG_BANK|banco[6][23]~q ;
wire \REG_BANK|banco[5][23]~q ;
wire \REG_BANK|banco[4][23]~q ;
wire \REG_BANK|outA[23]~188_combout ;
wire \REG_BANK|banco[7][23]~q ;
wire \REG_BANK|outA[23]~189_combout ;
wire \REG_BANK|banco[3][23]~q ;
wire \REG_BANK|banco[1][23]~q ;
wire \REG_BANK|banco[2][23]~q ;
wire \REG_BANK|outA[23]~190_combout ;
wire \REG_BANK|outA[23]~191_combout ;
wire \REG_BANK|outA[23]~192_combout ;
wire \REG_BANK|banco[14][23]~q ;
wire \REG_BANK|banco[13][23]~q ;
wire \REG_BANK|banco[12][23]~q ;
wire \REG_BANK|outA[23]~193_combout ;
wire \REG_BANK|banco[15][23]~q ;
wire \REG_BANK|outA[23]~194_combout ;
wire \REG_BANK|outA[23]~195_combout ;
wire \REG_BANK|outA[23]~196_combout ;
wire \REG_BANK|outA[23]~197_combout ;
wire \ALU|ShiftRight2~4_combout ;
wire \ALU|ShiftRight3~4_combout ;
wire \ALU|ShiftRight3~36_combout ;
wire \ALU|out[22]~216_combout ;
wire \ALU|out[29]~76_combout ;
wire \ALU|ShiftLeft1~69_combout ;
wire \ALU|ShiftRight2~31_combout ;
wire \ALU|out[22]~217_combout ;
wire \REG_BANK|banco[25][2]~q ;
wire \REG_BANK|banco[17][2]~q ;
wire \REG_BANK|Mux61~0_combout ;
wire \REG_BANK|banco[29][2]~q ;
wire \REG_BANK|Mux61~1_combout ;
wire \REG_BANK|banco[26][2]~q ;
wire \REG_BANK|banco[22][2]~q ;
wire \REG_BANK|banco[18][2]~q ;
wire \REG_BANK|Mux61~2_combout ;
wire \REG_BANK|banco[30][2]~q ;
wire \REG_BANK|Mux61~3_combout ;
wire \REG_BANK|banco[24][2]~q ;
wire \REG_BANK|banco[20][2]~q ;
wire \REG_BANK|banco[16][2]~q ;
wire \REG_BANK|Mux61~4_combout ;
wire \REG_BANK|banco[28][2]~q ;
wire \REG_BANK|Mux61~5_combout ;
wire \REG_BANK|Mux61~6_combout ;
wire \REG_BANK|banco[23][2]~q ;
wire \REG_BANK|banco[27][2]~q ;
wire \REG_BANK|banco[19][2]~q ;
wire \REG_BANK|Mux61~7_combout ;
wire \REG_BANK|banco[31][2]~q ;
wire \REG_BANK|Mux61~8_combout ;
wire \REG_BANK|Mux61~9_combout ;
wire \REG_BANK|banco[6][2]~q ;
wire \REG_BANK|banco[5][2]~q ;
wire \REG_BANK|banco[4][2]~q ;
wire \REG_BANK|Mux61~10_combout ;
wire \REG_BANK|banco[7][2]~q ;
wire \REG_BANK|Mux61~11_combout ;
wire \REG_BANK|banco[9][2]~q ;
wire \REG_BANK|banco[10][2]~q ;
wire \REG_BANK|banco[8][2]~q ;
wire \REG_BANK|Mux61~12_combout ;
wire \REG_BANK|banco[11][2]~q ;
wire \REG_BANK|Mux61~13_combout ;
wire \REG_BANK|banco[3][2]~q ;
wire \REG_BANK|banco[1][2]~q ;
wire \REG_BANK|Mux61~14_combout ;
wire \REG_BANK|banco[2][2]~q ;
wire \REG_BANK|Mux61~15_combout ;
wire \REG_BANK|Mux61~16_combout ;
wire \REG_BANK|banco[14][2]~q ;
wire \REG_BANK|banco[13][2]~q ;
wire \REG_BANK|banco[12][2]~q ;
wire \REG_BANK|Mux61~17_combout ;
wire \REG_BANK|banco[15][2]~q ;
wire \REG_BANK|Mux61~18_combout ;
wire \REG_BANK|Mux61~19_combout ;
wire \REG_BANK|Mux61~20_combout ;
wire \ALU|out[2]~507_combout ;
wire \ALU|out[17]~60_combout ;
wire \REG_BANK|banco[21][1]~q ;
wire \REG_BANK|banco[17][1]~q ;
wire \REG_BANK|Mux62~0_combout ;
wire \REG_BANK|banco[29][1]~q ;
wire \REG_BANK|Mux62~1_combout ;
wire \REG_BANK|banco[22][1]~q ;
wire \REG_BANK|banco[26][1]~q ;
wire \REG_BANK|banco[18][1]~q ;
wire \REG_BANK|Mux62~2_combout ;
wire \REG_BANK|banco[30][1]~q ;
wire \REG_BANK|Mux62~3_combout ;
wire \REG_BANK|banco[20][1]~q ;
wire \REG_BANK|banco[24][1]~q ;
wire \REG_BANK|banco[16][1]~q ;
wire \REG_BANK|Mux62~4_combout ;
wire \REG_BANK|banco[28][1]~q ;
wire \REG_BANK|Mux62~5_combout ;
wire \REG_BANK|Mux62~6_combout ;
wire \REG_BANK|banco[27][1]~q ;
wire \REG_BANK|banco[23][1]~q ;
wire \REG_BANK|banco[19][1]~q ;
wire \REG_BANK|Mux62~7_combout ;
wire \REG_BANK|banco[31][1]~q ;
wire \REG_BANK|Mux62~8_combout ;
wire \REG_BANK|Mux62~9_combout ;
wire \REG_BANK|banco[9][1]~q ;
wire \REG_BANK|banco[10][1]~q ;
wire \REG_BANK|banco[8][1]~q ;
wire \REG_BANK|Mux62~10_combout ;
wire \REG_BANK|banco[11][1]~q ;
wire \REG_BANK|Mux62~11_combout ;
wire \REG_BANK|banco[6][1]~q ;
wire \REG_BANK|banco[5][1]~q ;
wire \REG_BANK|banco[4][1]~q ;
wire \REG_BANK|Mux62~12_combout ;
wire \REG_BANK|banco[7][1]~q ;
wire \REG_BANK|Mux62~13_combout ;
wire \REG_BANK|banco[3][1]~q ;
wire \REG_BANK|banco[1][1]~q ;
wire \REG_BANK|Mux62~14_combout ;
wire \REG_BANK|banco[2][1]~q ;
wire \REG_BANK|Mux62~15_combout ;
wire \REG_BANK|Mux62~16_combout ;
wire \REG_BANK|banco[14][1]~q ;
wire \REG_BANK|banco[13][1]~q ;
wire \REG_BANK|banco[12][1]~q ;
wire \REG_BANK|Mux62~17_combout ;
wire \REG_BANK|banco[15][1]~q ;
wire \REG_BANK|Mux62~18_combout ;
wire \REG_BANK|Mux62~19_combout ;
wire \REG_BANK|Mux62~20_combout ;
wire \REG_BANK|Mux63~0_combout ;
wire \REG_BANK|Mux63~1_combout ;
wire \REG_BANK|Mux63~2_combout ;
wire \REG_BANK|Mux63~3_combout ;
wire \REG_BANK|Mux63~4_combout ;
wire \REG_BANK|Mux63~5_combout ;
wire \REG_BANK|Mux63~6_combout ;
wire \REG_BANK|Mux63~7_combout ;
wire \REG_BANK|Mux63~8_combout ;
wire \REG_BANK|Mux63~9_combout ;
wire \REG_BANK|Mux63~10_combout ;
wire \REG_BANK|Mux63~11_combout ;
wire \REG_BANK|Mux63~12_combout ;
wire \REG_BANK|Mux63~13_combout ;
wire \REG_BANK|Mux63~14_combout ;
wire \REG_BANK|Mux63~15_combout ;
wire \REG_BANK|Mux63~16_combout ;
wire \REG_BANK|Mux63~17_combout ;
wire \REG_BANK|Mux63~18_combout ;
wire \REG_BANK|Mux63~19_combout ;
wire \REG_BANK|Mux63~20_combout ;
wire \ALU|ShiftLeft0~30_combout ;
wire \ALU|ShiftLeft0~59_combout ;
wire \REG_BANK|banco[21][3]~q ;
wire \REG_BANK|banco[17][3]~q ;
wire \REG_BANK|outA[3]~616_combout ;
wire \REG_BANK|banco[29][3]~q ;
wire \REG_BANK|outA[3]~617_combout ;
wire \REG_BANK|banco[22][3]~q ;
wire \REG_BANK|banco[26][3]~q ;
wire \REG_BANK|banco[18][3]~q ;
wire \REG_BANK|outA[3]~618_combout ;
wire \REG_BANK|banco[30][3]~q ;
wire \REG_BANK|outA[3]~619_combout ;
wire \REG_BANK|banco[20][3]~q ;
wire \REG_BANK|banco[24][3]~q ;
wire \REG_BANK|banco[16][3]~q ;
wire \REG_BANK|outA[3]~620_combout ;
wire \REG_BANK|banco[28][3]~q ;
wire \REG_BANK|outA[3]~621_combout ;
wire \REG_BANK|outA[3]~622_combout ;
wire \REG_BANK|banco[27][3]~q ;
wire \REG_BANK|banco[23][3]~q ;
wire \REG_BANK|banco[19][3]~q ;
wire \REG_BANK|outA[3]~623_combout ;
wire \REG_BANK|banco[31][3]~q ;
wire \REG_BANK|outA[3]~624_combout ;
wire \REG_BANK|outA[3]~625_combout ;
wire \REG_BANK|banco[9][3]~q ;
wire \REG_BANK|banco[10][3]~q ;
wire \REG_BANK|banco[8][3]~q ;
wire \REG_BANK|outA[3]~626_combout ;
wire \REG_BANK|banco[11][3]~q ;
wire \REG_BANK|outA[3]~627_combout ;
wire \REG_BANK|banco[6][3]~q ;
wire \REG_BANK|banco[5][3]~q ;
wire \REG_BANK|banco[4][3]~q ;
wire \REG_BANK|outA[3]~628_combout ;
wire \REG_BANK|banco[7][3]~q ;
wire \REG_BANK|outA[3]~629_combout ;
wire \REG_BANK|banco[3][3]~q ;
wire \REG_BANK|banco[1][3]~q ;
wire \REG_BANK|outA[3]~630_combout ;
wire \REG_BANK|banco[2][3]~q ;
wire \REG_BANK|outA[3]~631_combout ;
wire \REG_BANK|outA[3]~632_combout ;
wire \REG_BANK|banco[14][3]~q ;
wire \REG_BANK|banco[13][3]~q ;
wire \REG_BANK|banco[12][3]~q ;
wire \REG_BANK|outA[3]~633_combout ;
wire \REG_BANK|banco[15][3]~q ;
wire \REG_BANK|outA[3]~634_combout ;
wire \REG_BANK|outA[3]~635_combout ;
wire \REG_BANK|outA[3]~636_combout ;
wire \REG_BANK|outA[3]~637_combout ;
wire \REG_BANK|banco[25][4]~q ;
wire \REG_BANK|banco[17][4]~q ;
wire \REG_BANK|outA[4]~594_combout ;
wire \REG_BANK|banco[29][4]~q ;
wire \REG_BANK|outA[4]~595_combout ;
wire \REG_BANK|banco[26][4]~q ;
wire \REG_BANK|banco[22][4]~q ;
wire \REG_BANK|banco[18][4]~q ;
wire \REG_BANK|outA[4]~596_combout ;
wire \REG_BANK|banco[30][4]~q ;
wire \REG_BANK|outA[4]~597_combout ;
wire \REG_BANK|banco[24][4]~q ;
wire \REG_BANK|banco[20][4]~q ;
wire \REG_BANK|banco[16][4]~q ;
wire \REG_BANK|outA[4]~598_combout ;
wire \REG_BANK|banco[28][4]~q ;
wire \REG_BANK|outA[4]~599_combout ;
wire \REG_BANK|outA[4]~600_combout ;
wire \REG_BANK|banco[23][4]~q ;
wire \REG_BANK|banco[27][4]~q ;
wire \REG_BANK|banco[19][4]~q ;
wire \REG_BANK|outA[4]~601_combout ;
wire \REG_BANK|banco[31][4]~q ;
wire \REG_BANK|outA[4]~602_combout ;
wire \REG_BANK|outA[4]~603_combout ;
wire \REG_BANK|banco[6][4]~q ;
wire \REG_BANK|banco[5][4]~q ;
wire \REG_BANK|banco[4][4]~q ;
wire \REG_BANK|outA[4]~604_combout ;
wire \REG_BANK|banco[7][4]~q ;
wire \REG_BANK|outA[4]~605_combout ;
wire \REG_BANK|banco[9][4]~q ;
wire \REG_BANK|banco[10][4]~q ;
wire \REG_BANK|banco[8][4]~q ;
wire \REG_BANK|outA[4]~606_combout ;
wire \REG_BANK|banco[11][4]~q ;
wire \REG_BANK|outA[4]~607_combout ;
wire \REG_BANK|banco[3][4]~q ;
wire \REG_BANK|banco[1][4]~q ;
wire \REG_BANK|outA[4]~608_combout ;
wire \REG_BANK|banco[2][4]~q ;
wire \REG_BANK|outA[4]~609_combout ;
wire \REG_BANK|outA[4]~610_combout ;
wire \REG_BANK|banco[14][4]~q ;
wire \REG_BANK|banco[13][4]~q ;
wire \REG_BANK|banco[12][4]~q ;
wire \REG_BANK|outA[4]~611_combout ;
wire \REG_BANK|banco[15][4]~q ;
wire \REG_BANK|outA[4]~612_combout ;
wire \REG_BANK|outA[4]~613_combout ;
wire \REG_BANK|outA[4]~614_combout ;
wire \REG_BANK|outA[4]~615_combout ;
wire \ALU|ShiftLeft0~15_combout ;
wire \ALU|ShiftLeft0~60_combout ;
wire \ALU|ShiftLeft0~61_combout ;
wire \ALU|out[21]~97_combout ;
wire \ALU|ShiftRight1~22_combout ;
wire \ALU|ShiftRight0~1_combout ;
wire \ALU|ShiftRight1~7_combout ;
wire \ALU|ShiftRight0~8_combout ;
wire \ALU|out[24]~65_combout ;
wire \ALU|ShiftLeft0~56_combout ;
wire \ALU|ShiftRight0~3_combout ;
wire \ALU|Selector15~0_combout ;
wire \ALU|ShiftLeft0~39_combout ;
wire \ALU|ShiftLeft0~41_combout ;
wire \ALU|ShiftLeft0~70_combout ;
wire \ALU|ShiftLeft0~38_combout ;
wire \ALU|ShiftLeft0~72_combout ;
wire \ALU|out[9]~173_combout ;
wire \ALU|out[14]~174_combout ;
wire \ALU|ShiftLeft1~2_combout ;
wire \ALU|out[9]~175_combout ;
wire \ALU|out[14]~176_combout ;
wire \ALU|out[14]~177_combout ;
wire \ALU|Equal3~0_combout ;
wire \ALU|out~178_combout ;
wire \ALU|ShiftRight1~14_combout ;
wire \ALU|ShiftRight0~24_combout ;
wire \ALU|out[13]~386_combout ;
wire \ALU|ShiftRight1~15_combout ;
wire \ALU|ShiftRight1~17_combout ;
wire \ALU|ShiftRight0~25_combout ;
wire \ALU|ShiftRight0~6_combout ;
wire \ALU|ShiftRight0~7_combout ;
wire \ALU|ShiftRight0~27_combout ;
wire \ALU|out[13]~387_combout ;
wire \ALU|out[17]~51_combout ;
wire \ALU|ShiftLeft1~53_combout ;
wire \ALU|ShiftLeft1~14_combout ;
wire \ALU|ShiftLeft1~54_combout ;
wire \ALU|ShiftLeft1~15_combout ;
wire \ALU|ShiftRight1~44_combout ;
wire \ALU|ShiftRight2~11_combout ;
wire \ALU|ShiftRight2~5_combout ;
wire \ALU|ShiftRight2~9_combout ;
wire \ALU|out[12]~446_combout ;
wire \ALU|out[9]~181_combout ;
wire \ALU|out[8]~447_combout ;
wire \ALU|out[28]~448_combout ;
wire \ALU|ShiftLeft1~55_combout ;
wire \ALU|ShiftRight3~28_combout ;
wire \ALU|Selector62~5_combout ;
wire \ALU|out[9]~320_combout ;
wire \ALU|out[9]~321_combout ;
wire \ALU|ShiftRight1~19_combout ;
wire \ALU|ShiftRight1~20_combout ;
wire \ALU|out[17]~153_combout ;
wire \ALU|ShiftRight3~29_combout ;
wire \ALU|out[17]~154_combout ;
wire \ALU|Equal3~1_combout ;
wire \ALU|out[17]~155_combout ;
wire \ALU|Add2~29 ;
wire \ALU|Add2~31 ;
wire \ALU|Add2~33 ;
wire \ALU|Add2~34_combout ;
wire \ALU|out[17]~57_combout ;
wire \ALU|out[17]~156_combout ;
wire \ALU|ShiftRight3~6_combout ;
wire \ALU|out[10]~348_combout ;
wire \ALU|ShiftRight3~23_combout ;
wire \ALU|ShiftRight2~15_combout ;
wire \ALU|ShiftRight3~31_combout ;
wire \ALU|ShiftRight3~24_combout ;
wire \ALU|ShiftRight2~17_combout ;
wire \ALU|ShiftRight3~52_combout ;
wire \ALU|ShiftRight2~35_combout ;
wire \ALU|out[10]~349_combout ;
wire \ALU|out[10]~350_combout ;
wire \ALU|Equal0~4_combout ;
wire \ALU|ShiftLeft1~16_combout ;
wire \ALU|ShiftLeft1~20_combout ;
wire \ALU|ShiftLeft1~79_combout ;
wire \ALU|ShiftLeft1~84_combout ;
wire \ALU|out[10]~351_combout ;
wire \ALU|out[9]~326_combout ;
wire \ALU|out[10]~352_combout ;
wire \ALU|out[9]~618_combout ;
wire \ALU|ShiftRight1~9_combout ;
wire \ALU|ShiftRight1~28_combout ;
wire \ALU|ShiftRight0~12_combout ;
wire \ALU|out[8]~140_combout ;
wire \ALU|ShiftRight0~14_combout ;
wire \ALU|ShiftRight1~29_combout ;
wire \ALU|ShiftRight0~15_combout ;
wire \ALU|ShiftRight0~16_combout ;
wire \ALU|ShiftRight1~30_combout ;
wire \ALU|ShiftRight0~17_combout ;
wire \ALU|ShiftRight0~18_combout ;
wire \ALU|out[9]~191_combout ;
wire \ALU|out[8]~331_combout ;
wire \ALU|out[14]~127_combout ;
wire \ALU|ShiftLeft0~16_combout ;
wire \ALU|ShiftLeft0~6_combout ;
wire \ALU|ShiftLeft0~77_combout ;
wire \ALU|ShiftLeft0~78_combout ;
wire \ALU|ShiftLeft0~79_combout ;
wire \REG_BANK|banco[25][8]~q ;
wire \REG_BANK|banco[17][8]~q ;
wire \REG_BANK|Mux55~0_combout ;
wire \REG_BANK|banco[29][8]~q ;
wire \REG_BANK|Mux55~1_combout ;
wire \REG_BANK|banco[26][8]~q ;
wire \REG_BANK|banco[22][8]~q ;
wire \REG_BANK|banco[18][8]~q ;
wire \REG_BANK|Mux55~2_combout ;
wire \REG_BANK|banco[30][8]~q ;
wire \REG_BANK|Mux55~3_combout ;
wire \REG_BANK|banco[24][8]~q ;
wire \REG_BANK|banco[20][8]~q ;
wire \REG_BANK|banco[16][8]~q ;
wire \REG_BANK|Mux55~4_combout ;
wire \REG_BANK|banco[28][8]~q ;
wire \REG_BANK|Mux55~5_combout ;
wire \REG_BANK|Mux55~6_combout ;
wire \REG_BANK|banco[23][8]~q ;
wire \REG_BANK|banco[27][8]~q ;
wire \REG_BANK|banco[19][8]~q ;
wire \REG_BANK|Mux55~7_combout ;
wire \REG_BANK|banco[31][8]~q ;
wire \REG_BANK|Mux55~8_combout ;
wire \REG_BANK|Mux55~9_combout ;
wire \REG_BANK|banco[6][8]~q ;
wire \REG_BANK|banco[5][8]~q ;
wire \REG_BANK|banco[4][8]~q ;
wire \REG_BANK|Mux55~10_combout ;
wire \REG_BANK|banco[7][8]~q ;
wire \REG_BANK|Mux55~11_combout ;
wire \REG_BANK|banco[9][8]~q ;
wire \REG_BANK|banco[10][8]~q ;
wire \REG_BANK|banco[8][8]~q ;
wire \REG_BANK|Mux55~12_combout ;
wire \REG_BANK|banco[11][8]~q ;
wire \REG_BANK|Mux55~13_combout ;
wire \REG_BANK|banco[3][8]~q ;
wire \REG_BANK|banco[1][8]~q ;
wire \REG_BANK|Mux55~14_combout ;
wire \REG_BANK|banco[2][8]~q ;
wire \REG_BANK|Mux55~15_combout ;
wire \REG_BANK|Mux55~16_combout ;
wire \REG_BANK|banco[14][8]~q ;
wire \REG_BANK|banco[13][8]~q ;
wire \REG_BANK|banco[12][8]~q ;
wire \REG_BANK|Mux55~17_combout ;
wire \REG_BANK|banco[15][8]~q ;
wire \REG_BANK|Mux55~18_combout ;
wire \REG_BANK|Mux55~19_combout ;
wire \REG_BANK|Mux55~20_combout ;
wire \ALU|out[8]~332_combout ;
wire \ALU|out[8]~333_combout ;
wire \ALU|out[9]~188_combout ;
wire \ALU|out[9]~197_combout ;
wire \ALU|out[8]~334_combout ;
wire \ALU|Selector32~0_combout ;
wire \REG_BANK|banco[21][7]~q ;
wire \REG_BANK|banco[17][7]~q ;
wire \REG_BANK|Mux56~0_combout ;
wire \REG_BANK|banco[29][7]~q ;
wire \REG_BANK|Mux56~1_combout ;
wire \REG_BANK|banco[22][7]~q ;
wire \REG_BANK|banco[26][7]~q ;
wire \REG_BANK|banco[18][7]~q ;
wire \REG_BANK|Mux56~2_combout ;
wire \REG_BANK|banco[30][7]~q ;
wire \REG_BANK|Mux56~3_combout ;
wire \REG_BANK|banco[20][7]~q ;
wire \REG_BANK|banco[24][7]~q ;
wire \REG_BANK|banco[16][7]~q ;
wire \REG_BANK|Mux56~4_combout ;
wire \REG_BANK|banco[28][7]~q ;
wire \REG_BANK|Mux56~5_combout ;
wire \REG_BANK|Mux56~6_combout ;
wire \REG_BANK|banco[27][7]~q ;
wire \REG_BANK|banco[23][7]~q ;
wire \REG_BANK|banco[19][7]~q ;
wire \REG_BANK|Mux56~7_combout ;
wire \REG_BANK|banco[31][7]~q ;
wire \REG_BANK|Mux56~8_combout ;
wire \REG_BANK|Mux56~9_combout ;
wire \REG_BANK|banco[9][7]~q ;
wire \REG_BANK|banco[10][7]~q ;
wire \REG_BANK|banco[8][7]~q ;
wire \REG_BANK|Mux56~10_combout ;
wire \REG_BANK|banco[11][7]~q ;
wire \REG_BANK|Mux56~11_combout ;
wire \REG_BANK|banco[6][7]~q ;
wire \REG_BANK|banco[5][7]~q ;
wire \REG_BANK|banco[4][7]~q ;
wire \REG_BANK|Mux56~12_combout ;
wire \REG_BANK|banco[7][7]~q ;
wire \REG_BANK|Mux56~13_combout ;
wire \REG_BANK|banco[3][7]~q ;
wire \REG_BANK|banco[1][7]~q ;
wire \REG_BANK|Mux56~14_combout ;
wire \REG_BANK|banco[2][7]~q ;
wire \REG_BANK|Mux56~15_combout ;
wire \REG_BANK|Mux56~16_combout ;
wire \REG_BANK|banco[14][7]~q ;
wire \REG_BANK|banco[13][7]~q ;
wire \REG_BANK|banco[12][7]~q ;
wire \REG_BANK|Mux56~17_combout ;
wire \REG_BANK|banco[15][7]~q ;
wire \REG_BANK|Mux56~18_combout ;
wire \REG_BANK|Mux56~19_combout ;
wire \REG_BANK|Mux56~20_combout ;
wire \REG_BANK|banco[25][6]~q ;
wire \REG_BANK|banco[17][6]~q ;
wire \REG_BANK|Mux57~0_combout ;
wire \REG_BANK|banco[29][6]~q ;
wire \REG_BANK|Mux57~1_combout ;
wire \REG_BANK|banco[26][6]~q ;
wire \REG_BANK|banco[22][6]~q ;
wire \REG_BANK|banco[18][6]~q ;
wire \REG_BANK|Mux57~2_combout ;
wire \REG_BANK|banco[30][6]~q ;
wire \REG_BANK|Mux57~3_combout ;
wire \REG_BANK|banco[24][6]~q ;
wire \REG_BANK|banco[20][6]~q ;
wire \REG_BANK|banco[16][6]~q ;
wire \REG_BANK|Mux57~4_combout ;
wire \REG_BANK|banco[28][6]~q ;
wire \REG_BANK|Mux57~5_combout ;
wire \REG_BANK|Mux57~6_combout ;
wire \REG_BANK|banco[23][6]~q ;
wire \REG_BANK|banco[27][6]~q ;
wire \REG_BANK|banco[19][6]~q ;
wire \REG_BANK|Mux57~7_combout ;
wire \REG_BANK|banco[31][6]~q ;
wire \REG_BANK|Mux57~8_combout ;
wire \REG_BANK|Mux57~9_combout ;
wire \REG_BANK|banco[6][6]~q ;
wire \REG_BANK|banco[5][6]~q ;
wire \REG_BANK|banco[4][6]~q ;
wire \REG_BANK|Mux57~10_combout ;
wire \REG_BANK|banco[7][6]~q ;
wire \REG_BANK|Mux57~11_combout ;
wire \REG_BANK|banco[9][6]~q ;
wire \REG_BANK|banco[10][6]~q ;
wire \REG_BANK|banco[8][6]~q ;
wire \REG_BANK|Mux57~12_combout ;
wire \REG_BANK|banco[11][6]~q ;
wire \REG_BANK|Mux57~13_combout ;
wire \REG_BANK|banco[3][6]~q ;
wire \REG_BANK|banco[1][6]~q ;
wire \REG_BANK|Mux57~14_combout ;
wire \REG_BANK|banco[2][6]~q ;
wire \REG_BANK|Mux57~15_combout ;
wire \REG_BANK|Mux57~16_combout ;
wire \REG_BANK|banco[14][6]~q ;
wire \REG_BANK|banco[13][6]~q ;
wire \REG_BANK|banco[12][6]~q ;
wire \REG_BANK|Mux57~17_combout ;
wire \REG_BANK|banco[15][6]~q ;
wire \REG_BANK|Mux57~18_combout ;
wire \REG_BANK|Mux57~19_combout ;
wire \REG_BANK|Mux57~20_combout ;
wire \REG_BANK|banco[21][5]~q ;
wire \REG_BANK|banco[17][5]~q ;
wire \REG_BANK|Mux58~0_combout ;
wire \REG_BANK|banco[29][5]~q ;
wire \REG_BANK|Mux58~1_combout ;
wire \REG_BANK|banco[22][5]~q ;
wire \REG_BANK|banco[26][5]~q ;
wire \REG_BANK|banco[18][5]~q ;
wire \REG_BANK|Mux58~2_combout ;
wire \REG_BANK|banco[30][5]~q ;
wire \REG_BANK|Mux58~3_combout ;
wire \REG_BANK|banco[20][5]~q ;
wire \REG_BANK|banco[24][5]~q ;
wire \REG_BANK|banco[16][5]~q ;
wire \REG_BANK|Mux58~4_combout ;
wire \REG_BANK|banco[28][5]~q ;
wire \REG_BANK|Mux58~5_combout ;
wire \REG_BANK|Mux58~6_combout ;
wire \REG_BANK|banco[27][5]~q ;
wire \REG_BANK|banco[23][5]~q ;
wire \REG_BANK|banco[19][5]~q ;
wire \REG_BANK|Mux58~7_combout ;
wire \REG_BANK|banco[31][5]~q ;
wire \REG_BANK|Mux58~8_combout ;
wire \REG_BANK|Mux58~9_combout ;
wire \REG_BANK|banco[9][5]~q ;
wire \REG_BANK|banco[10][5]~q ;
wire \REG_BANK|banco[8][5]~q ;
wire \REG_BANK|Mux58~10_combout ;
wire \REG_BANK|banco[11][5]~q ;
wire \REG_BANK|Mux58~11_combout ;
wire \REG_BANK|banco[6][5]~q ;
wire \REG_BANK|banco[5][5]~q ;
wire \REG_BANK|banco[4][5]~q ;
wire \REG_BANK|Mux58~12_combout ;
wire \REG_BANK|banco[7][5]~q ;
wire \REG_BANK|Mux58~13_combout ;
wire \REG_BANK|banco[3][5]~q ;
wire \REG_BANK|banco[1][5]~q ;
wire \REG_BANK|Mux58~14_combout ;
wire \REG_BANK|banco[2][5]~q ;
wire \REG_BANK|Mux58~15_combout ;
wire \REG_BANK|Mux58~16_combout ;
wire \REG_BANK|banco[14][5]~q ;
wire \REG_BANK|banco[13][5]~q ;
wire \REG_BANK|banco[12][5]~q ;
wire \REG_BANK|Mux58~17_combout ;
wire \REG_BANK|banco[15][5]~q ;
wire \REG_BANK|Mux58~18_combout ;
wire \REG_BANK|Mux58~19_combout ;
wire \REG_BANK|Mux58~20_combout ;
wire \ALU|Add1~1 ;
wire \ALU|Add1~3 ;
wire \ALU|Add1~5 ;
wire \ALU|Add1~7 ;
wire \ALU|Add1~9 ;
wire \ALU|Add1~11 ;
wire \ALU|Add1~13 ;
wire \ALU|Add1~15 ;
wire \ALU|Add1~16_combout ;
wire \ALU|Add0~1 ;
wire \ALU|Add0~3 ;
wire \ALU|Add0~5 ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~9 ;
wire \ALU|Add0~11 ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~15 ;
wire \ALU|Add0~16_combout ;
wire \ALU|out[8]~335_combout ;
wire \ALU|out[8]~336_combout ;
wire \ALU|out[8]~337_combout ;
wire \ALU|out[8]~338_combout ;
wire \ALU|out[8]~148_combout ;
wire \ALU|ShiftRight2~16_combout ;
wire \ALU|ShiftRight3~25_combout ;
wire \ALU|ShiftRight2~18_combout ;
wire \ALU|ShiftRight2~19_combout ;
wire \ALU|out[8]~339_combout ;
wire \ALU|out[8]~340_combout ;
wire \ALU|ShiftLeft1~70_combout ;
wire \ALU|ShiftLeft1~73_combout ;
wire \ALU|ShiftLeft1~74_combout ;
wire \ALU|out[8]~341_combout ;
wire \ALU|ShiftRight2~10_combout ;
wire \ALU|ShiftRight2~12_combout ;
wire \ALU|out[8]~342_combout ;
wire \ALU|out[8]~343_combout ;
wire \ALU|out~344_combout ;
wire \ALU|Add2~1 ;
wire \ALU|Add2~3 ;
wire \ALU|Add2~5 ;
wire \ALU|Add2~7 ;
wire \ALU|Add2~9 ;
wire \ALU|Add2~11 ;
wire \ALU|Add2~13 ;
wire \ALU|Add2~15 ;
wire \ALU|Add2~16_combout ;
wire \ALU|out[8]~345_combout ;
wire \ALU|out[8]~346_combout ;
wire \ALU|out[8]~347_combout ;
wire \REG_BANK|banco[21][8]~q ;
wire \REG_BANK|outA[8]~506_combout ;
wire \REG_BANK|outA[8]~507_combout ;
wire \REG_BANK|outA[8]~508_combout ;
wire \REG_BANK|outA[8]~509_combout ;
wire \REG_BANK|outA[8]~510_combout ;
wire \REG_BANK|outA[8]~511_combout ;
wire \REG_BANK|outA[8]~512_combout ;
wire \REG_BANK|outA[8]~513_combout ;
wire \REG_BANK|outA[8]~514_combout ;
wire \REG_BANK|outA[8]~515_combout ;
wire \REG_BANK|outA[8]~516_combout ;
wire \REG_BANK|outA[8]~517_combout ;
wire \REG_BANK|outA[8]~518_combout ;
wire \REG_BANK|outA[8]~519_combout ;
wire \REG_BANK|outA[8]~520_combout ;
wire \REG_BANK|outA[8]~521_combout ;
wire \REG_BANK|outA[8]~522_combout ;
wire \REG_BANK|outA[8]~523_combout ;
wire \REG_BANK|outA[8]~524_combout ;
wire \REG_BANK|outA[8]~525_combout ;
wire \REG_BANK|outA[8]~526_combout ;
wire \REG_BANK|outA[8]~527_combout ;
wire \ALU|Add2~17 ;
wire \ALU|Add2~19 ;
wire \ALU|Add2~20_combout ;
wire \ALU|out[10]~353_combout ;
wire \ALU|out[10]~354_combout ;
wire \ALU|ShiftRight3~8_combout ;
wire \ALU|ShiftRight3~9_combout ;
wire \ALU|out[10]~355_combout ;
wire \ALU|out[10]~356_combout ;
wire \ALU|ShiftRight1~8_combout ;
wire \ALU|ShiftRight1~10_combout ;
wire \ALU|out[10]~357_combout ;
wire \ALU|ShiftRight1~36_combout ;
wire \ALU|ShiftRight1~54_combout ;
wire \ALU|ShiftRight0~34_combout ;
wire \ALU|out[10]~358_combout ;
wire \ALU|ShiftRight1~5_combout ;
wire \ALU|ShiftRight1~6_combout ;
wire \ALU|ShiftRight0~2_combout ;
wire \ALU|ShiftRight1~12_combout ;
wire \ALU|ShiftRight1~13_combout ;
wire \ALU|out[10]~359_combout ;
wire \ALU|out[10]~360_combout ;
wire \REG_BANK|banco[25][10]~q ;
wire \REG_BANK|banco[17][10]~q ;
wire \REG_BANK|Mux53~0_combout ;
wire \REG_BANK|banco[29][10]~q ;
wire \REG_BANK|Mux53~1_combout ;
wire \REG_BANK|banco[26][10]~q ;
wire \REG_BANK|banco[22][10]~q ;
wire \REG_BANK|banco[18][10]~q ;
wire \REG_BANK|Mux53~2_combout ;
wire \REG_BANK|banco[30][10]~q ;
wire \REG_BANK|Mux53~3_combout ;
wire \REG_BANK|banco[24][10]~q ;
wire \REG_BANK|banco[20][10]~q ;
wire \REG_BANK|banco[16][10]~q ;
wire \REG_BANK|Mux53~4_combout ;
wire \REG_BANK|banco[28][10]~q ;
wire \REG_BANK|Mux53~5_combout ;
wire \REG_BANK|Mux53~6_combout ;
wire \REG_BANK|banco[23][10]~q ;
wire \REG_BANK|banco[27][10]~q ;
wire \REG_BANK|banco[19][10]~q ;
wire \REG_BANK|Mux53~7_combout ;
wire \REG_BANK|banco[31][10]~q ;
wire \REG_BANK|Mux53~8_combout ;
wire \REG_BANK|Mux53~9_combout ;
wire \REG_BANK|banco[6][10]~q ;
wire \REG_BANK|banco[5][10]~q ;
wire \REG_BANK|banco[4][10]~q ;
wire \REG_BANK|Mux53~10_combout ;
wire \REG_BANK|banco[7][10]~q ;
wire \REG_BANK|Mux53~11_combout ;
wire \REG_BANK|banco[9][10]~q ;
wire \REG_BANK|banco[10][10]~q ;
wire \REG_BANK|banco[8][10]~q ;
wire \REG_BANK|Mux53~12_combout ;
wire \REG_BANK|banco[11][10]~q ;
wire \REG_BANK|Mux53~13_combout ;
wire \REG_BANK|banco[3][10]~q ;
wire \REG_BANK|banco[1][10]~q ;
wire \REG_BANK|Mux53~14_combout ;
wire \REG_BANK|banco[2][10]~q ;
wire \REG_BANK|Mux53~15_combout ;
wire \REG_BANK|Mux53~16_combout ;
wire \REG_BANK|banco[14][10]~q ;
wire \REG_BANK|banco[13][10]~q ;
wire \REG_BANK|banco[12][10]~q ;
wire \REG_BANK|Mux53~17_combout ;
wire \REG_BANK|banco[15][10]~q ;
wire \REG_BANK|Mux53~18_combout ;
wire \REG_BANK|Mux53~19_combout ;
wire \REG_BANK|Mux53~20_combout ;
wire \ALU|out[10]~361_combout ;
wire \REG_BANK|banco[21][9]~q ;
wire \REG_BANK|banco[17][9]~q ;
wire \REG_BANK|Mux54~0_combout ;
wire \REG_BANK|banco[29][9]~q ;
wire \REG_BANK|Mux54~1_combout ;
wire \REG_BANK|banco[22][9]~q ;
wire \REG_BANK|banco[26][9]~q ;
wire \REG_BANK|banco[18][9]~q ;
wire \REG_BANK|Mux54~2_combout ;
wire \REG_BANK|banco[30][9]~q ;
wire \REG_BANK|Mux54~3_combout ;
wire \REG_BANK|banco[20][9]~q ;
wire \REG_BANK|banco[24][9]~q ;
wire \REG_BANK|banco[16][9]~q ;
wire \REG_BANK|Mux54~4_combout ;
wire \REG_BANK|banco[28][9]~q ;
wire \REG_BANK|Mux54~5_combout ;
wire \REG_BANK|Mux54~6_combout ;
wire \REG_BANK|banco[27][9]~q ;
wire \REG_BANK|banco[23][9]~q ;
wire \REG_BANK|banco[19][9]~q ;
wire \REG_BANK|Mux54~7_combout ;
wire \REG_BANK|banco[31][9]~q ;
wire \REG_BANK|Mux54~8_combout ;
wire \REG_BANK|Mux54~9_combout ;
wire \REG_BANK|banco[9][9]~q ;
wire \REG_BANK|banco[10][9]~q ;
wire \REG_BANK|banco[8][9]~q ;
wire \REG_BANK|Mux54~10_combout ;
wire \REG_BANK|banco[11][9]~q ;
wire \REG_BANK|Mux54~11_combout ;
wire \REG_BANK|banco[6][9]~q ;
wire \REG_BANK|banco[5][9]~q ;
wire \REG_BANK|banco[4][9]~q ;
wire \REG_BANK|Mux54~12_combout ;
wire \REG_BANK|banco[7][9]~q ;
wire \REG_BANK|Mux54~13_combout ;
wire \REG_BANK|banco[3][9]~q ;
wire \REG_BANK|banco[1][9]~q ;
wire \REG_BANK|Mux54~14_combout ;
wire \REG_BANK|banco[2][9]~q ;
wire \REG_BANK|Mux54~15_combout ;
wire \REG_BANK|Mux54~16_combout ;
wire \REG_BANK|banco[14][9]~q ;
wire \REG_BANK|banco[13][9]~q ;
wire \REG_BANK|banco[12][9]~q ;
wire \REG_BANK|Mux54~17_combout ;
wire \REG_BANK|banco[15][9]~q ;
wire \REG_BANK|Mux54~18_combout ;
wire \REG_BANK|Mux54~19_combout ;
wire \REG_BANK|Mux54~20_combout ;
wire \ALU|Add1~17 ;
wire \ALU|Add1~19 ;
wire \ALU|Add1~20_combout ;
wire \ALU|Add0~17 ;
wire \ALU|Add0~19 ;
wire \ALU|Add0~20_combout ;
wire \ALU|out[10]~362_combout ;
wire \ALU|out[10]~363_combout ;
wire \ALU|out[10]~364_combout ;
wire \ALU|ShiftLeft0~17_combout ;
wire \ALU|ShiftLeft0~7_combout ;
wire \ALU|ShiftLeft0~8_combout ;
wire \ALU|ShiftLeft0~83_combout ;
wire \ALU|ShiftLeft0~13_combout ;
wire \ALU|ShiftLeft0~14_combout ;
wire \ALU|ShiftLeft0~89_combout ;
wire \ALU|out[10]~365_combout ;
wire \ALU|out[10]~366_combout ;
wire \REG_BANK|banco[21][10]~q ;
wire \REG_BANK|outA[10]~462_combout ;
wire \REG_BANK|outA[10]~463_combout ;
wire \REG_BANK|outA[10]~464_combout ;
wire \REG_BANK|outA[10]~465_combout ;
wire \REG_BANK|outA[10]~466_combout ;
wire \REG_BANK|outA[10]~467_combout ;
wire \REG_BANK|outA[10]~468_combout ;
wire \REG_BANK|outA[10]~469_combout ;
wire \REG_BANK|outA[10]~470_combout ;
wire \REG_BANK|outA[10]~471_combout ;
wire \REG_BANK|outA[10]~472_combout ;
wire \REG_BANK|outA[10]~473_combout ;
wire \REG_BANK|outA[10]~474_combout ;
wire \REG_BANK|outA[10]~475_combout ;
wire \REG_BANK|outA[10]~476_combout ;
wire \REG_BANK|outA[10]~477_combout ;
wire \REG_BANK|outA[10]~478_combout ;
wire \REG_BANK|outA[10]~479_combout ;
wire \REG_BANK|outA[10]~480_combout ;
wire \REG_BANK|outA[10]~481_combout ;
wire \REG_BANK|outA[10]~482_combout ;
wire \REG_BANK|outA[10]~483_combout ;
wire \ALU|ShiftLeft1~33_combout ;
wire \ALU|ShiftLeft1~35_combout ;
wire \ALU|ShiftLeft1~61_combout ;
wire \ALU|ShiftLeft1~36_combout ;
wire \ALU|ShiftLeft1~43_combout ;
wire \ALU|ShiftLeft1~62_combout ;
wire \ALU|ShiftLeft1~63_combout ;
wire \ALU|out[17]~46_combout ;
wire \ALU|ShiftLeft1~26_combout ;
wire \ALU|ShiftLeft1~28_combout ;
wire \ALU|ShiftLeft1~64_combout ;
wire \ALU|ShiftLeft1~29_combout ;
wire \ALU|ShiftLeft1~32_combout ;
wire \ALU|ShiftLeft1~65_combout ;
wire \ALU|out[17]~157_combout ;
wire \ALU|out[17]~49_combout ;
wire \ALU|out[17]~158_combout ;
wire \ALU|out[17]~159_combout ;
wire \ALU|out[17]~160_combout ;
wire \ALU|out[17]~161_combout ;
wire \ALU|ShiftLeft0~32_combout ;
wire \ALU|ShiftLeft0~34_combout ;
wire \ALU|ShiftLeft0~67_combout ;
wire \ALU|ShiftLeft0~69_combout ;
wire \ALU|ShiftRight0~26_combout ;
wire \ALU|out[17]~61_combout ;
wire \ALU|out[17]~162_combout ;
wire \REG_BANK|banco[21][17]~q ;
wire \REG_BANK|banco[17][17]~q ;
wire \REG_BANK|Mux46~0_combout ;
wire \REG_BANK|banco[29][17]~q ;
wire \REG_BANK|Mux46~1_combout ;
wire \REG_BANK|banco[22][17]~q ;
wire \REG_BANK|banco[26][17]~q ;
wire \REG_BANK|banco[18][17]~q ;
wire \REG_BANK|Mux46~2_combout ;
wire \REG_BANK|banco[30][17]~q ;
wire \REG_BANK|Mux46~3_combout ;
wire \REG_BANK|banco[20][17]~q ;
wire \REG_BANK|banco[24][17]~q ;
wire \REG_BANK|banco[16][17]~q ;
wire \REG_BANK|Mux46~4_combout ;
wire \REG_BANK|banco[28][17]~q ;
wire \REG_BANK|Mux46~5_combout ;
wire \REG_BANK|Mux46~6_combout ;
wire \REG_BANK|banco[27][17]~q ;
wire \REG_BANK|banco[23][17]~q ;
wire \REG_BANK|banco[19][17]~q ;
wire \REG_BANK|Mux46~7_combout ;
wire \REG_BANK|banco[31][17]~q ;
wire \REG_BANK|Mux46~8_combout ;
wire \REG_BANK|Mux46~9_combout ;
wire \REG_BANK|banco[9][17]~q ;
wire \REG_BANK|banco[10][17]~q ;
wire \REG_BANK|banco[8][17]~q ;
wire \REG_BANK|Mux46~10_combout ;
wire \REG_BANK|banco[11][17]~q ;
wire \REG_BANK|Mux46~11_combout ;
wire \REG_BANK|banco[6][17]~q ;
wire \REG_BANK|banco[5][17]~q ;
wire \REG_BANK|banco[4][17]~q ;
wire \REG_BANK|Mux46~12_combout ;
wire \REG_BANK|banco[7][17]~q ;
wire \REG_BANK|Mux46~13_combout ;
wire \REG_BANK|banco[3][17]~q ;
wire \REG_BANK|banco[1][17]~q ;
wire \REG_BANK|Mux46~14_combout ;
wire \REG_BANK|banco[2][17]~q ;
wire \REG_BANK|Mux46~15_combout ;
wire \REG_BANK|Mux46~16_combout ;
wire \REG_BANK|banco[14][17]~q ;
wire \REG_BANK|banco[13][17]~q ;
wire \REG_BANK|banco[12][17]~q ;
wire \REG_BANK|Mux46~17_combout ;
wire \REG_BANK|banco[15][17]~q ;
wire \REG_BANK|Mux46~18_combout ;
wire \REG_BANK|Mux46~19_combout ;
wire \REG_BANK|Mux46~20_combout ;
wire \ALU|out[17]~163_combout ;
wire \ALU|ShiftRight0~29_combout ;
wire \ALU|ShiftRight1~33_combout ;
wire \ALU|out[17]~64_combout ;
wire \ALU|out[17]~164_combout ;
wire \ALU|out[17]~67_combout ;
wire \ALU|ShiftLeft0~42_combout ;
wire \ALU|ShiftLeft0~31_combout ;
wire \ALU|ShiftLeft0~71_combout ;
wire \ALU|out[17]~165_combout ;
wire \ALU|out[17]~36_combout ;
wire \ALU|out[17]~166_combout ;
wire \ALU|out[17]~167_combout ;
wire \ALU|ShiftRight1~34_combout ;
wire \ALU|ShiftRight1~35_combout ;
wire \ALU|out[17]~168_combout ;
wire \REG_BANK|banco[25][16]~q ;
wire \REG_BANK|banco[17][16]~q ;
wire \REG_BANK|Mux47~0_combout ;
wire \REG_BANK|banco[29][16]~q ;
wire \REG_BANK|Mux47~1_combout ;
wire \REG_BANK|banco[26][16]~q ;
wire \REG_BANK|banco[22][16]~q ;
wire \REG_BANK|banco[18][16]~q ;
wire \REG_BANK|Mux47~2_combout ;
wire \REG_BANK|banco[30][16]~q ;
wire \REG_BANK|Mux47~3_combout ;
wire \REG_BANK|banco[24][16]~q ;
wire \REG_BANK|banco[20][16]~q ;
wire \REG_BANK|banco[16][16]~q ;
wire \REG_BANK|Mux47~4_combout ;
wire \REG_BANK|banco[28][16]~q ;
wire \REG_BANK|Mux47~5_combout ;
wire \REG_BANK|Mux47~6_combout ;
wire \REG_BANK|banco[23][16]~q ;
wire \REG_BANK|banco[27][16]~q ;
wire \REG_BANK|banco[19][16]~q ;
wire \REG_BANK|Mux47~7_combout ;
wire \REG_BANK|banco[31][16]~q ;
wire \REG_BANK|Mux47~8_combout ;
wire \REG_BANK|Mux47~9_combout ;
wire \REG_BANK|banco[6][16]~q ;
wire \REG_BANK|banco[5][16]~q ;
wire \REG_BANK|banco[4][16]~q ;
wire \REG_BANK|Mux47~10_combout ;
wire \REG_BANK|banco[7][16]~q ;
wire \REG_BANK|Mux47~11_combout ;
wire \REG_BANK|banco[9][16]~q ;
wire \REG_BANK|banco[10][16]~q ;
wire \REG_BANK|banco[8][16]~q ;
wire \REG_BANK|Mux47~12_combout ;
wire \REG_BANK|banco[11][16]~q ;
wire \REG_BANK|Mux47~13_combout ;
wire \REG_BANK|banco[3][16]~q ;
wire \REG_BANK|banco[1][16]~q ;
wire \REG_BANK|Mux47~14_combout ;
wire \REG_BANK|banco[2][16]~q ;
wire \REG_BANK|Mux47~15_combout ;
wire \REG_BANK|Mux47~16_combout ;
wire \REG_BANK|banco[14][16]~q ;
wire \REG_BANK|banco[13][16]~q ;
wire \REG_BANK|banco[12][16]~q ;
wire \REG_BANK|Mux47~17_combout ;
wire \REG_BANK|banco[15][16]~q ;
wire \REG_BANK|Mux47~18_combout ;
wire \REG_BANK|Mux47~19_combout ;
wire \REG_BANK|Mux47~20_combout ;
wire \REG_BANK|banco[21][15]~q ;
wire \REG_BANK|banco[17][15]~q ;
wire \REG_BANK|Mux48~0_combout ;
wire \REG_BANK|banco[29][15]~q ;
wire \REG_BANK|Mux48~1_combout ;
wire \REG_BANK|banco[22][15]~q ;
wire \REG_BANK|banco[26][15]~q ;
wire \REG_BANK|banco[18][15]~q ;
wire \REG_BANK|Mux48~2_combout ;
wire \REG_BANK|banco[30][15]~q ;
wire \REG_BANK|Mux48~3_combout ;
wire \REG_BANK|banco[20][15]~q ;
wire \REG_BANK|banco[24][15]~q ;
wire \REG_BANK|banco[16][15]~q ;
wire \REG_BANK|Mux48~4_combout ;
wire \REG_BANK|banco[28][15]~q ;
wire \REG_BANK|Mux48~5_combout ;
wire \REG_BANK|Mux48~6_combout ;
wire \REG_BANK|banco[27][15]~q ;
wire \REG_BANK|banco[23][15]~q ;
wire \REG_BANK|banco[19][15]~q ;
wire \REG_BANK|Mux48~7_combout ;
wire \REG_BANK|banco[31][15]~q ;
wire \REG_BANK|Mux48~8_combout ;
wire \REG_BANK|Mux48~9_combout ;
wire \REG_BANK|banco[9][15]~q ;
wire \REG_BANK|banco[10][15]~q ;
wire \REG_BANK|banco[8][15]~q ;
wire \REG_BANK|Mux48~10_combout ;
wire \REG_BANK|banco[11][15]~q ;
wire \REG_BANK|Mux48~11_combout ;
wire \REG_BANK|banco[6][15]~q ;
wire \REG_BANK|banco[5][15]~q ;
wire \REG_BANK|banco[4][15]~q ;
wire \REG_BANK|Mux48~12_combout ;
wire \REG_BANK|banco[7][15]~q ;
wire \REG_BANK|Mux48~13_combout ;
wire \REG_BANK|banco[3][15]~q ;
wire \REG_BANK|banco[1][15]~q ;
wire \REG_BANK|Mux48~14_combout ;
wire \REG_BANK|banco[2][15]~q ;
wire \REG_BANK|Mux48~15_combout ;
wire \REG_BANK|Mux48~16_combout ;
wire \REG_BANK|banco[14][15]~q ;
wire \REG_BANK|banco[13][15]~q ;
wire \REG_BANK|banco[12][15]~q ;
wire \REG_BANK|Mux48~17_combout ;
wire \REG_BANK|banco[15][15]~q ;
wire \REG_BANK|Mux48~18_combout ;
wire \REG_BANK|Mux48~19_combout ;
wire \REG_BANK|Mux48~20_combout ;
wire \REG_BANK|banco[25][14]~q ;
wire \REG_BANK|banco[17][14]~q ;
wire \REG_BANK|Mux49~0_combout ;
wire \REG_BANK|banco[29][14]~q ;
wire \REG_BANK|Mux49~1_combout ;
wire \REG_BANK|banco[26][14]~q ;
wire \REG_BANK|banco[22][14]~q ;
wire \REG_BANK|banco[18][14]~q ;
wire \REG_BANK|Mux49~2_combout ;
wire \REG_BANK|banco[30][14]~q ;
wire \REG_BANK|Mux49~3_combout ;
wire \REG_BANK|banco[24][14]~q ;
wire \REG_BANK|banco[20][14]~q ;
wire \REG_BANK|banco[16][14]~q ;
wire \REG_BANK|Mux49~4_combout ;
wire \REG_BANK|banco[28][14]~q ;
wire \REG_BANK|Mux49~5_combout ;
wire \REG_BANK|Mux49~6_combout ;
wire \REG_BANK|banco[23][14]~q ;
wire \REG_BANK|banco[27][14]~q ;
wire \REG_BANK|banco[19][14]~q ;
wire \REG_BANK|Mux49~7_combout ;
wire \REG_BANK|banco[31][14]~q ;
wire \REG_BANK|Mux49~8_combout ;
wire \REG_BANK|Mux49~9_combout ;
wire \REG_BANK|banco[6][14]~q ;
wire \REG_BANK|banco[5][14]~q ;
wire \REG_BANK|banco[4][14]~q ;
wire \REG_BANK|Mux49~10_combout ;
wire \REG_BANK|banco[7][14]~q ;
wire \REG_BANK|Mux49~11_combout ;
wire \REG_BANK|banco[9][14]~q ;
wire \REG_BANK|banco[10][14]~q ;
wire \REG_BANK|banco[8][14]~q ;
wire \REG_BANK|Mux49~12_combout ;
wire \REG_BANK|banco[11][14]~q ;
wire \REG_BANK|Mux49~13_combout ;
wire \REG_BANK|banco[3][14]~q ;
wire \REG_BANK|banco[1][14]~q ;
wire \REG_BANK|Mux49~14_combout ;
wire \REG_BANK|banco[2][14]~q ;
wire \REG_BANK|Mux49~15_combout ;
wire \REG_BANK|Mux49~16_combout ;
wire \REG_BANK|banco[14][14]~q ;
wire \REG_BANK|banco[13][14]~q ;
wire \REG_BANK|banco[12][14]~q ;
wire \REG_BANK|Mux49~17_combout ;
wire \REG_BANK|banco[15][14]~q ;
wire \REG_BANK|Mux49~18_combout ;
wire \REG_BANK|Mux49~19_combout ;
wire \REG_BANK|Mux49~20_combout ;
wire \REG_BANK|banco[21][13]~q ;
wire \REG_BANK|banco[17][13]~q ;
wire \REG_BANK|Mux50~0_combout ;
wire \REG_BANK|banco[29][13]~q ;
wire \REG_BANK|Mux50~1_combout ;
wire \REG_BANK|banco[22][13]~q ;
wire \REG_BANK|banco[26][13]~q ;
wire \REG_BANK|banco[18][13]~q ;
wire \REG_BANK|Mux50~2_combout ;
wire \REG_BANK|banco[30][13]~q ;
wire \REG_BANK|Mux50~3_combout ;
wire \REG_BANK|banco[20][13]~q ;
wire \REG_BANK|banco[24][13]~q ;
wire \REG_BANK|banco[16][13]~q ;
wire \REG_BANK|Mux50~4_combout ;
wire \REG_BANK|banco[28][13]~q ;
wire \REG_BANK|Mux50~5_combout ;
wire \REG_BANK|Mux50~6_combout ;
wire \REG_BANK|banco[27][13]~q ;
wire \REG_BANK|banco[23][13]~q ;
wire \REG_BANK|banco[19][13]~q ;
wire \REG_BANK|Mux50~7_combout ;
wire \REG_BANK|banco[31][13]~q ;
wire \REG_BANK|Mux50~8_combout ;
wire \REG_BANK|Mux50~9_combout ;
wire \REG_BANK|banco[9][13]~q ;
wire \REG_BANK|banco[10][13]~q ;
wire \REG_BANK|banco[8][13]~q ;
wire \REG_BANK|Mux50~10_combout ;
wire \REG_BANK|banco[11][13]~q ;
wire \REG_BANK|Mux50~11_combout ;
wire \REG_BANK|banco[6][13]~q ;
wire \REG_BANK|banco[5][13]~q ;
wire \REG_BANK|banco[4][13]~q ;
wire \REG_BANK|Mux50~12_combout ;
wire \REG_BANK|banco[7][13]~q ;
wire \REG_BANK|Mux50~13_combout ;
wire \REG_BANK|banco[3][13]~q ;
wire \REG_BANK|banco[1][13]~q ;
wire \REG_BANK|Mux50~14_combout ;
wire \REG_BANK|banco[2][13]~q ;
wire \REG_BANK|Mux50~15_combout ;
wire \REG_BANK|Mux50~16_combout ;
wire \REG_BANK|banco[14][13]~q ;
wire \REG_BANK|banco[13][13]~q ;
wire \REG_BANK|banco[12][13]~q ;
wire \REG_BANK|Mux50~17_combout ;
wire \REG_BANK|banco[15][13]~q ;
wire \REG_BANK|Mux50~18_combout ;
wire \REG_BANK|Mux50~19_combout ;
wire \REG_BANK|Mux50~20_combout ;
wire \REG_BANK|banco[25][12]~q ;
wire \REG_BANK|banco[17][12]~q ;
wire \REG_BANK|Mux51~0_combout ;
wire \REG_BANK|banco[29][12]~q ;
wire \REG_BANK|Mux51~1_combout ;
wire \REG_BANK|banco[26][12]~q ;
wire \REG_BANK|banco[22][12]~q ;
wire \REG_BANK|banco[18][12]~q ;
wire \REG_BANK|Mux51~2_combout ;
wire \REG_BANK|banco[30][12]~q ;
wire \REG_BANK|Mux51~3_combout ;
wire \REG_BANK|banco[24][12]~q ;
wire \REG_BANK|banco[20][12]~q ;
wire \REG_BANK|banco[16][12]~q ;
wire \REG_BANK|Mux51~4_combout ;
wire \REG_BANK|banco[28][12]~q ;
wire \REG_BANK|Mux51~5_combout ;
wire \REG_BANK|Mux51~6_combout ;
wire \REG_BANK|banco[23][12]~q ;
wire \REG_BANK|banco[27][12]~q ;
wire \REG_BANK|banco[19][12]~q ;
wire \REG_BANK|Mux51~7_combout ;
wire \REG_BANK|banco[31][12]~q ;
wire \REG_BANK|Mux51~8_combout ;
wire \REG_BANK|Mux51~9_combout ;
wire \REG_BANK|banco[6][12]~q ;
wire \REG_BANK|banco[5][12]~q ;
wire \REG_BANK|banco[4][12]~q ;
wire \REG_BANK|Mux51~10_combout ;
wire \REG_BANK|banco[7][12]~q ;
wire \REG_BANK|Mux51~11_combout ;
wire \REG_BANK|banco[9][12]~q ;
wire \REG_BANK|banco[10][12]~q ;
wire \REG_BANK|banco[8][12]~q ;
wire \REG_BANK|Mux51~12_combout ;
wire \REG_BANK|banco[11][12]~q ;
wire \REG_BANK|Mux51~13_combout ;
wire \REG_BANK|banco[3][12]~q ;
wire \REG_BANK|banco[1][12]~q ;
wire \REG_BANK|Mux51~14_combout ;
wire \REG_BANK|banco[2][12]~q ;
wire \REG_BANK|Mux51~15_combout ;
wire \REG_BANK|Mux51~16_combout ;
wire \REG_BANK|banco[14][12]~q ;
wire \REG_BANK|banco[13][12]~q ;
wire \REG_BANK|banco[12][12]~q ;
wire \REG_BANK|Mux51~17_combout ;
wire \REG_BANK|banco[15][12]~q ;
wire \REG_BANK|Mux51~18_combout ;
wire \REG_BANK|Mux51~19_combout ;
wire \REG_BANK|Mux51~20_combout ;
wire \REG_BANK|banco[21][11]~q ;
wire \REG_BANK|banco[17][11]~q ;
wire \REG_BANK|Mux52~0_combout ;
wire \REG_BANK|banco[29][11]~q ;
wire \REG_BANK|Mux52~1_combout ;
wire \REG_BANK|banco[22][11]~q ;
wire \REG_BANK|banco[26][11]~q ;
wire \REG_BANK|banco[18][11]~q ;
wire \REG_BANK|Mux52~2_combout ;
wire \REG_BANK|banco[30][11]~q ;
wire \REG_BANK|Mux52~3_combout ;
wire \REG_BANK|banco[20][11]~q ;
wire \REG_BANK|banco[24][11]~q ;
wire \REG_BANK|banco[16][11]~q ;
wire \REG_BANK|Mux52~4_combout ;
wire \REG_BANK|banco[28][11]~q ;
wire \REG_BANK|Mux52~5_combout ;
wire \REG_BANK|Mux52~6_combout ;
wire \REG_BANK|banco[27][11]~q ;
wire \REG_BANK|banco[23][11]~q ;
wire \REG_BANK|banco[19][11]~q ;
wire \REG_BANK|Mux52~7_combout ;
wire \REG_BANK|banco[31][11]~q ;
wire \REG_BANK|Mux52~8_combout ;
wire \REG_BANK|Mux52~9_combout ;
wire \REG_BANK|banco[9][11]~q ;
wire \REG_BANK|banco[10][11]~q ;
wire \REG_BANK|banco[8][11]~q ;
wire \REG_BANK|Mux52~10_combout ;
wire \REG_BANK|banco[11][11]~q ;
wire \REG_BANK|Mux52~11_combout ;
wire \REG_BANK|banco[6][11]~q ;
wire \REG_BANK|banco[5][11]~q ;
wire \REG_BANK|banco[4][11]~q ;
wire \REG_BANK|Mux52~12_combout ;
wire \REG_BANK|banco[7][11]~q ;
wire \REG_BANK|Mux52~13_combout ;
wire \REG_BANK|banco[3][11]~q ;
wire \REG_BANK|banco[1][11]~q ;
wire \REG_BANK|Mux52~14_combout ;
wire \REG_BANK|banco[2][11]~q ;
wire \REG_BANK|Mux52~15_combout ;
wire \REG_BANK|Mux52~16_combout ;
wire \REG_BANK|banco[14][11]~q ;
wire \REG_BANK|banco[13][11]~q ;
wire \REG_BANK|banco[12][11]~q ;
wire \REG_BANK|Mux52~17_combout ;
wire \REG_BANK|banco[15][11]~q ;
wire \REG_BANK|Mux52~18_combout ;
wire \REG_BANK|Mux52~19_combout ;
wire \REG_BANK|Mux52~20_combout ;
wire \ALU|Add1~21 ;
wire \ALU|Add1~23 ;
wire \ALU|Add1~25 ;
wire \ALU|Add1~27 ;
wire \ALU|Add1~29 ;
wire \ALU|Add1~31 ;
wire \ALU|Add1~33 ;
wire \ALU|Add1~34_combout ;
wire \ALU|Add0~21 ;
wire \ALU|Add0~23 ;
wire \ALU|Add0~25 ;
wire \ALU|Add0~27 ;
wire \ALU|Add0~29 ;
wire \ALU|Add0~31 ;
wire \ALU|Add0~33 ;
wire \ALU|Add0~34_combout ;
wire \ALU|out[17]~169_combout ;
wire \ALU|out[17]~170_combout ;
wire \ALU|out[17]~171_combout ;
wire \ALU|out[17]~172_combout ;
wire \REG_BANK|banco[25][17]~q ;
wire \REG_BANK|outA[17]~308_combout ;
wire \REG_BANK|outA[17]~309_combout ;
wire \REG_BANK|outA[17]~310_combout ;
wire \REG_BANK|outA[17]~311_combout ;
wire \REG_BANK|outA[17]~312_combout ;
wire \REG_BANK|outA[17]~313_combout ;
wire \REG_BANK|outA[17]~314_combout ;
wire \REG_BANK|outA[17]~315_combout ;
wire \REG_BANK|outA[17]~316_combout ;
wire \REG_BANK|outA[17]~317_combout ;
wire \REG_BANK|outA[17]~318_combout ;
wire \REG_BANK|outA[17]~319_combout ;
wire \REG_BANK|outA[17]~320_combout ;
wire \REG_BANK|outA[17]~321_combout ;
wire \REG_BANK|outA[17]~322_combout ;
wire \REG_BANK|outA[17]~323_combout ;
wire \REG_BANK|outA[17]~324_combout ;
wire \REG_BANK|outA[17]~325_combout ;
wire \REG_BANK|outA[17]~326_combout ;
wire \REG_BANK|outA[17]~327_combout ;
wire \REG_BANK|outA[17]~328_combout ;
wire \REG_BANK|outA[17]~329_combout ;
wire \ALU|ShiftRight0~28_combout ;
wire \ALU|ShiftRight1~52_combout ;
wire \ALU|Selector16~0_combout ;
wire \ALU|ShiftRight1~16_combout ;
wire \ALU|ShiftRight1~18_combout ;
wire \ALU|Selector16~1_combout ;
wire \ALU|Selector16~2_combout ;
wire \ALU|Selector16~3_combout ;
wire \ALU|ShiftLeft0~33_combout ;
wire \ALU|ShiftLeft0~36_combout ;
wire \ALU|ShiftLeft0~37_combout ;
wire \ALU|ShiftLeft0~40_combout ;
wire \ALU|ShiftLeft0~43_combout ;
wire \ALU|ShiftLeft0~44_combout ;
wire \ALU|Selector16~4_combout ;
wire \ALU|Selector16~5_combout ;
wire \ALU|Add1~30_combout ;
wire \ALU|Add0~30_combout ;
wire \ALU|Selector16~6_combout ;
wire \ALU|Selector16~7_combout ;
wire \ALU|Selector15~1_combout ;
wire \ALU|Selector16~8_combout ;
wire \ALU|Selector16~9_combout ;
wire \ALU|out[15]~318_combout ;
wire \ALU|Add2~30_combout ;
wire \ALU|ShiftLeft1~34_combout ;
wire \ALU|ShiftLeft1~37_combout ;
wire \ALU|out[23]~41_combout ;
wire \ALU|ShiftLeft1~38_combout ;
wire \ALU|Selector48~0_combout ;
wire \ALU|Selector48~1_combout ;
wire \ALU|Selector48~2_combout ;
wire \ALU|Selector48~3_combout ;
wire \ALU|Selector48~4_combout ;
wire \ALU|ShiftRight3~16_combout ;
wire \ALU|ShiftRight2~29_combout ;
wire \ALU|ShiftRight3~50_combout ;
wire \ALU|Selector48~5_combout ;
wire \ALU|Selector48~6_combout ;
wire \ALU|Selector48~7_combout ;
wire \ALU|Selector48~8_combout ;
wire \ALU|out[15]~319_combout ;
wire \REG_BANK|banco[25][15]~q ;
wire \REG_BANK|outA[15]~352_combout ;
wire \REG_BANK|outA[15]~353_combout ;
wire \REG_BANK|outA[15]~354_combout ;
wire \REG_BANK|outA[15]~355_combout ;
wire \REG_BANK|outA[15]~356_combout ;
wire \REG_BANK|outA[15]~357_combout ;
wire \REG_BANK|outA[15]~358_combout ;
wire \REG_BANK|outA[15]~359_combout ;
wire \REG_BANK|outA[15]~360_combout ;
wire \REG_BANK|outA[15]~361_combout ;
wire \REG_BANK|outA[15]~362_combout ;
wire \REG_BANK|outA[15]~363_combout ;
wire \REG_BANK|outA[15]~364_combout ;
wire \REG_BANK|outA[15]~365_combout ;
wire \REG_BANK|outA[15]~366_combout ;
wire \REG_BANK|outA[15]~367_combout ;
wire \REG_BANK|outA[15]~368_combout ;
wire \REG_BANK|outA[15]~369_combout ;
wire \REG_BANK|outA[15]~370_combout ;
wire \REG_BANK|outA[15]~371_combout ;
wire \REG_BANK|outA[15]~372_combout ;
wire \REG_BANK|outA[15]~373_combout ;
wire \ALU|ShiftRight3~37_combout ;
wire \ALU|ShiftRight3~38_combout ;
wire \ALU|ShiftRight3~39_combout ;
wire \ALU|ShiftRight3~47_combout ;
wire \ALU|ShiftRight3~48_combout ;
wire \ALU|ShiftRight2~33_combout ;
wire \ALU|out[9]~322_combout ;
wire \ALU|out[9]~323_combout ;
wire \ALU|ShiftLeft1~77_combout ;
wire \ALU|ShiftLeft1~78_combout ;
wire \ALU|out[9]~324_combout ;
wire \ALU|out[9]~325_combout ;
wire \ALU|out[9]~327_combout ;
wire \ALU|Add2~18_combout ;
wire \ALU|out[9]~328_combout ;
wire \ALU|out[9]~329_combout ;
wire \ALU|out[9]~330_combout ;
wire \ALU|ShiftRight1~45_combout ;
wire \ALU|ShiftRight1~49_combout ;
wire \ALU|ShiftRight0~32_combout ;
wire \ALU|out[9]~308_combout ;
wire \ALU|out[9]~309_combout ;
wire \ALU|out[9]~310_combout ;
wire \ALU|out[9]~311_combout ;
wire \ALU|ShiftLeft0~81_combout ;
wire \ALU|ShiftLeft0~88_combout ;
wire \ALU|ShiftLeft0~82_combout ;
wire \ALU|out[9]~312_combout ;
wire \ALU|out[9]~313_combout ;
wire \ALU|Add1~18_combout ;
wire \ALU|Add0~18_combout ;
wire \ALU|out[9]~314_combout ;
wire \ALU|out[9]~315_combout ;
wire \ALU|out[9]~316_combout ;
wire \ALU|out[9]~317_combout ;
wire \ALU|out[9]~607_combout ;
wire \REG_BANK|banco[25][9]~q ;
wire \REG_BANK|outA[9]~484_combout ;
wire \REG_BANK|outA[9]~485_combout ;
wire \REG_BANK|outA[9]~486_combout ;
wire \REG_BANK|outA[9]~487_combout ;
wire \REG_BANK|outA[9]~488_combout ;
wire \REG_BANK|outA[9]~489_combout ;
wire \REG_BANK|outA[9]~490_combout ;
wire \REG_BANK|outA[9]~491_combout ;
wire \REG_BANK|outA[9]~492_combout ;
wire \REG_BANK|outA[9]~493_combout ;
wire \REG_BANK|outA[9]~494_combout ;
wire \REG_BANK|outA[9]~495_combout ;
wire \REG_BANK|outA[9]~496_combout ;
wire \REG_BANK|outA[9]~497_combout ;
wire \REG_BANK|outA[9]~498_combout ;
wire \REG_BANK|outA[9]~499_combout ;
wire \REG_BANK|outA[9]~500_combout ;
wire \REG_BANK|outA[9]~501_combout ;
wire \REG_BANK|outA[9]~502_combout ;
wire \REG_BANK|outA[9]~503_combout ;
wire \REG_BANK|outA[9]~504_combout ;
wire \REG_BANK|outA[9]~505_combout ;
wire \ALU|ShiftLeft1~19_combout ;
wire \ALU|ShiftLeft1~60_combout ;
wire \ALU|out[20]~109_combout ;
wire \ALU|ShiftLeft1~81_combout ;
wire \ALU|out[12]~449_combout ;
wire \ALU|out[9]~186_combout ;
wire \ALU|out[12]~451_combout ;
wire \ALU|out[12]~452_combout ;
wire \ALU|out[12]~453_combout ;
wire \ALU|out~454_combout ;
wire \ALU|Add2~21 ;
wire \ALU|Add2~23 ;
wire \ALU|Add2~24_combout ;
wire \ALU|out[12]~455_combout ;
wire \ALU|out[12]~456_combout ;
wire \ALU|out[12]~457_combout ;
wire \ALU|out[12]~458_combout ;
wire \ALU|out[8]~459_combout ;
wire \ALU|out[28]~460_combout ;
wire \ALU|ShiftLeft0~65_combout ;
wire \ALU|ShiftLeft0~9_combout ;
wire \ALU|ShiftLeft0~66_combout ;
wire \ALU|out[20]~100_combout ;
wire \ALU|ShiftLeft0~85_combout ;
wire \ALU|out[12]~461_combout ;
wire \ALU|out[4]~462_combout ;
wire \ALU|out[12]~463_combout ;
wire \ALU|out[12]~464_combout ;
wire \ALU|Add1~24_combout ;
wire \ALU|Add0~24_combout ;
wire \ALU|out[12]~465_combout ;
wire \ALU|out[12]~466_combout ;
wire \ALU|out[12]~467_combout ;
wire \ALU|out[12]~468_combout ;
wire \ALU|out[12]~469_combout ;
wire \REG_BANK|banco[21][12]~q ;
wire \REG_BANK|outA[12]~418_combout ;
wire \REG_BANK|outA[12]~419_combout ;
wire \REG_BANK|outA[12]~420_combout ;
wire \REG_BANK|outA[12]~421_combout ;
wire \REG_BANK|outA[12]~422_combout ;
wire \REG_BANK|outA[12]~423_combout ;
wire \REG_BANK|outA[12]~424_combout ;
wire \REG_BANK|outA[12]~425_combout ;
wire \REG_BANK|outA[12]~426_combout ;
wire \REG_BANK|outA[12]~427_combout ;
wire \REG_BANK|outA[12]~428_combout ;
wire \REG_BANK|outA[12]~429_combout ;
wire \REG_BANK|outA[12]~430_combout ;
wire \REG_BANK|outA[12]~431_combout ;
wire \REG_BANK|outA[12]~432_combout ;
wire \REG_BANK|outA[12]~433_combout ;
wire \REG_BANK|outA[12]~434_combout ;
wire \REG_BANK|outA[12]~435_combout ;
wire \REG_BANK|outA[12]~436_combout ;
wire \REG_BANK|outA[12]~437_combout ;
wire \REG_BANK|outA[12]~438_combout ;
wire \REG_BANK|outA[12]~439_combout ;
wire \ALU|ShiftRight1~48_combout ;
wire \ALU|ShiftRight1~53_combout ;
wire \ALU|ShiftRight1~46_combout ;
wire \ALU|ShiftRight1~51_combout ;
wire \ALU|out[7]~470_combout ;
wire \ALU|out[7]~471_combout ;
wire \ALU|out[7]~472_combout ;
wire \ALU|out[24]~268_combout ;
wire \ALU|out[4]~410_combout ;
wire \ALU|out[7]~473_combout ;
wire \ALU|Add1~14_combout ;
wire \ALU|Add0~14_combout ;
wire \ALU|out[7]~474_combout ;
wire \ALU|out[7]~475_combout ;
wire \ALU|ShiftRight1~26_combout ;
wire \ALU|out[7]~609_combout ;
wire \ALU|out[7]~476_combout ;
wire \ALU|ShiftRight1~27_combout ;
wire \ALU|out[7]~125_combout ;
wire \ALU|out[7]~477_combout ;
wire \ALU|out[7]~478_combout ;
wire \ALU|ShiftRight3~51_combout ;
wire \ALU|ShiftRight3~40_combout ;
wire \ALU|ShiftRight3~49_combout ;
wire \ALU|out[7]~479_combout ;
wire \ALU|out[7]~480_combout ;
wire \ALU|out[7]~481_combout ;
wire \ALU|out[4]~420_combout ;
wire \ALU|out[7]~482_combout ;
wire \ALU|ShiftRight3~22_combout ;
wire \ALU|out[7]~114_combout ;
wire \ALU|Add2~14_combout ;
wire \ALU|out[7]~483_combout ;
wire \ALU|out[7]~484_combout ;
wire \ALU|out[7]~485_combout ;
wire \ALU|out[7]~486_combout ;
wire \ALU|out[7]~487_combout ;
wire \REG_BANK|banco[25][7]~q ;
wire \REG_BANK|outA[7]~528_combout ;
wire \REG_BANK|outA[7]~529_combout ;
wire \REG_BANK|outA[7]~530_combout ;
wire \REG_BANK|outA[7]~531_combout ;
wire \REG_BANK|outA[7]~532_combout ;
wire \REG_BANK|outA[7]~533_combout ;
wire \REG_BANK|outA[7]~534_combout ;
wire \REG_BANK|outA[7]~535_combout ;
wire \REG_BANK|outA[7]~536_combout ;
wire \REG_BANK|outA[7]~537_combout ;
wire \REG_BANK|outA[7]~538_combout ;
wire \REG_BANK|outA[7]~539_combout ;
wire \REG_BANK|outA[7]~540_combout ;
wire \REG_BANK|outA[7]~541_combout ;
wire \REG_BANK|outA[7]~542_combout ;
wire \REG_BANK|outA[7]~543_combout ;
wire \REG_BANK|outA[7]~544_combout ;
wire \REG_BANK|outA[7]~545_combout ;
wire \REG_BANK|outA[7]~546_combout ;
wire \REG_BANK|outA[7]~547_combout ;
wire \REG_BANK|outA[7]~548_combout ;
wire \REG_BANK|outA[7]~549_combout ;
wire \ALU|ShiftLeft1~18_combout ;
wire \ALU|ShiftLeft1~59_combout ;
wire \ALU|Selector47~2_combout ;
wire \ALU|Selector47~3_combout ;
wire \ALU|ShiftRight2~14_combout ;
wire \ALU|Selector47~4_combout ;
wire \ALU|Selector47~5_combout ;
wire \ALU|ShiftLeft1~22_combout ;
wire \ALU|ShiftLeft1~3_combout ;
wire \ALU|ShiftLeft1~56_combout ;
wire \ALU|ShiftLeft1~71_combout ;
wire \ALU|Selector47~6_combout ;
wire \ALU|Add2~32_combout ;
wire \ALU|out~260_combout ;
wire \ALU|Selector47~7_combout ;
wire \ALU|Selector1~7_combout ;
wire \ALU|Selector47~8_combout ;
wire \ALU|Selector47~9_combout ;
wire \ALU|Selector15~2_combout ;
wire \ALU|Selector15~3_combout ;
wire \ALU|ShiftLeft0~10_combout ;
wire \ALU|ShiftLeft0~20_combout ;
wire \ALU|ShiftLeft0~62_combout ;
wire \ALU|ShiftLeft0~75_combout ;
wire \ALU|Selector15~4_combout ;
wire \ALU|Selector15~5_combout ;
wire \ALU|Selector15~6_combout ;
wire \ALU|Add1~32_combout ;
wire \ALU|Add0~32_combout ;
wire \ALU|Selector15~7_combout ;
wire \ALU|Selector15~8_combout ;
wire \ALU|Selector15~9_combout ;
wire \ALU|Selector15~10_combout ;
wire \ALU|out[16]~261_combout ;
wire \REG_BANK|banco[21][16]~q ;
wire \REG_BANK|outA[16]~330_combout ;
wire \REG_BANK|outA[16]~331_combout ;
wire \REG_BANK|outA[16]~332_combout ;
wire \REG_BANK|outA[16]~333_combout ;
wire \REG_BANK|outA[16]~334_combout ;
wire \REG_BANK|outA[16]~335_combout ;
wire \REG_BANK|outA[16]~336_combout ;
wire \REG_BANK|outA[16]~337_combout ;
wire \REG_BANK|outA[16]~338_combout ;
wire \REG_BANK|outA[16]~339_combout ;
wire \REG_BANK|outA[16]~340_combout ;
wire \REG_BANK|outA[16]~341_combout ;
wire \REG_BANK|outA[16]~342_combout ;
wire \REG_BANK|outA[16]~343_combout ;
wire \REG_BANK|outA[16]~344_combout ;
wire \REG_BANK|outA[16]~345_combout ;
wire \REG_BANK|outA[16]~346_combout ;
wire \REG_BANK|outA[16]~347_combout ;
wire \REG_BANK|outA[16]~348_combout ;
wire \REG_BANK|outA[16]~349_combout ;
wire \REG_BANK|outA[16]~350_combout ;
wire \REG_BANK|outA[16]~351_combout ;
wire \ALU|ShiftRight1~43_combout ;
wire \ALU|out[13]~388_combout ;
wire \ALU|out[5]~389_combout ;
wire \ALU|out[13]~390_combout ;
wire \ALU|out[21]~204_combout ;
wire \ALU|ShiftLeft0~84_combout ;
wire \ALU|out[13]~391_combout ;
wire \ALU|out[13]~392_combout ;
wire \ALU|Add1~26_combout ;
wire \ALU|Add0~26_combout ;
wire \ALU|out[13]~393_combout ;
wire \ALU|out[13]~394_combout ;
wire \ALU|out[13]~395_combout ;
wire \ALU|out[29]~396_combout ;
wire \ALU|out[13]~397_combout ;
wire \ALU|out[13]~619_combout ;
wire \ALU|ShiftLeft1~66_combout ;
wire \ALU|out[21]~209_combout ;
wire \ALU|ShiftLeft1~80_combout ;
wire \ALU|out[13]~398_combout ;
wire \ALU|out[13]~399_combout ;
wire \ALU|out[13]~401_combout ;
wire \ALU|out[13]~402_combout ;
wire \ALU|out[13]~403_combout ;
wire \ALU|out[13]~404_combout ;
wire \ALU|Add2~25 ;
wire \ALU|Add2~26_combout ;
wire \ALU|out[13]~405_combout ;
wire \ALU|out[13]~406_combout ;
wire \ALU|out[13]~407_combout ;
wire \ALU|out[13]~408_combout ;
wire \REG_BANK|banco[25][13]~q ;
wire \REG_BANK|outA[13]~396_combout ;
wire \REG_BANK|outA[13]~397_combout ;
wire \REG_BANK|outA[13]~398_combout ;
wire \REG_BANK|outA[13]~399_combout ;
wire \REG_BANK|outA[13]~400_combout ;
wire \REG_BANK|outA[13]~401_combout ;
wire \REG_BANK|outA[13]~402_combout ;
wire \REG_BANK|outA[13]~403_combout ;
wire \REG_BANK|outA[13]~404_combout ;
wire \REG_BANK|outA[13]~405_combout ;
wire \REG_BANK|outA[13]~406_combout ;
wire \REG_BANK|outA[13]~407_combout ;
wire \REG_BANK|outA[13]~408_combout ;
wire \REG_BANK|outA[13]~409_combout ;
wire \REG_BANK|outA[13]~410_combout ;
wire \REG_BANK|outA[13]~411_combout ;
wire \REG_BANK|outA[13]~412_combout ;
wire \REG_BANK|outA[13]~413_combout ;
wire \REG_BANK|outA[13]~414_combout ;
wire \REG_BANK|outA[13]~415_combout ;
wire \REG_BANK|outA[13]~416_combout ;
wire \REG_BANK|outA[13]~417_combout ;
wire \ALU|Add2~27 ;
wire \ALU|Add2~28_combout ;
wire \ALU|out[14]~179_combout ;
wire \ALU|out[14]~180_combout ;
wire \ALU|out[14]~182_combout ;
wire \ALU|out[22]~39_combout ;
wire \ALU|ShiftLeft1~24_combout ;
wire \ALU|out[14]~184_combout ;
wire \ALU|out[14]~185_combout ;
wire \ALU|out[14]~187_combout ;
wire \ALU|out[14]~37_combout ;
wire \ALU|ShiftLeft0~11_combout ;
wire \ALU|ShiftLeft0~12_combout ;
wire \ALU|ShiftLeft0~18_combout ;
wire \ALU|ShiftLeft0~19_combout ;
wire \ALU|out[14]~189_combout ;
wire \ALU|out[14]~192_combout ;
wire \ALU|out[14]~193_combout ;
wire \ALU|out[14]~194_combout ;
wire \ALU|Add1~28_combout ;
wire \ALU|Add0~28_combout ;
wire \ALU|out[14]~195_combout ;
wire \ALU|out[14]~196_combout ;
wire \ALU|out[14]~628_combout ;
wire \ALU|out[14]~198_combout ;
wire \ALU|out[14]~629_combout ;
wire \ALU|out[14]~199_combout ;
wire \REG_BANK|banco[21][14]~q ;
wire \REG_BANK|outA[14]~374_combout ;
wire \REG_BANK|outA[14]~375_combout ;
wire \REG_BANK|outA[14]~376_combout ;
wire \REG_BANK|outA[14]~377_combout ;
wire \REG_BANK|outA[14]~378_combout ;
wire \REG_BANK|outA[14]~379_combout ;
wire \REG_BANK|outA[14]~380_combout ;
wire \REG_BANK|outA[14]~381_combout ;
wire \REG_BANK|outA[14]~382_combout ;
wire \REG_BANK|outA[14]~383_combout ;
wire \REG_BANK|outA[14]~384_combout ;
wire \REG_BANK|outA[14]~385_combout ;
wire \REG_BANK|outA[14]~386_combout ;
wire \REG_BANK|outA[14]~387_combout ;
wire \REG_BANK|outA[14]~388_combout ;
wire \REG_BANK|outA[14]~389_combout ;
wire \REG_BANK|outA[14]~390_combout ;
wire \REG_BANK|outA[14]~391_combout ;
wire \REG_BANK|outA[14]~392_combout ;
wire \REG_BANK|outA[14]~393_combout ;
wire \REG_BANK|outA[14]~394_combout ;
wire \REG_BANK|outA[14]~395_combout ;
wire \ALU|ShiftLeft0~35_combout ;
wire \ALU|ShiftLeft0~49_combout ;
wire \ALU|ShiftLeft0~68_combout ;
wire \ALU|ShiftLeft0~50_combout ;
wire \ALU|ShiftLeft0~52_combout ;
wire \ALU|ShiftLeft0~73_combout ;
wire \ALU|ShiftLeft0~74_combout ;
wire \ALU|out[21]~200_combout ;
wire \REG_BANK|banco[21][21]~q ;
wire \REG_BANK|banco[17][21]~q ;
wire \REG_BANK|Mux42~0_combout ;
wire \REG_BANK|banco[29][21]~q ;
wire \REG_BANK|Mux42~1_combout ;
wire \REG_BANK|banco[22][21]~q ;
wire \REG_BANK|banco[26][21]~q ;
wire \REG_BANK|banco[18][21]~q ;
wire \REG_BANK|Mux42~2_combout ;
wire \REG_BANK|banco[30][21]~q ;
wire \REG_BANK|Mux42~3_combout ;
wire \REG_BANK|banco[20][21]~q ;
wire \REG_BANK|banco[24][21]~q ;
wire \REG_BANK|banco[16][21]~q ;
wire \REG_BANK|Mux42~4_combout ;
wire \REG_BANK|banco[28][21]~q ;
wire \REG_BANK|Mux42~5_combout ;
wire \REG_BANK|Mux42~6_combout ;
wire \REG_BANK|banco[27][21]~q ;
wire \REG_BANK|banco[23][21]~q ;
wire \REG_BANK|banco[19][21]~q ;
wire \REG_BANK|Mux42~7_combout ;
wire \REG_BANK|banco[31][21]~q ;
wire \REG_BANK|Mux42~8_combout ;
wire \REG_BANK|Mux42~9_combout ;
wire \REG_BANK|banco[9][21]~q ;
wire \REG_BANK|banco[10][21]~q ;
wire \REG_BANK|banco[8][21]~q ;
wire \REG_BANK|Mux42~10_combout ;
wire \REG_BANK|banco[11][21]~q ;
wire \REG_BANK|Mux42~11_combout ;
wire \REG_BANK|banco[6][21]~q ;
wire \REG_BANK|banco[5][21]~q ;
wire \REG_BANK|banco[4][21]~q ;
wire \REG_BANK|Mux42~12_combout ;
wire \REG_BANK|banco[7][21]~q ;
wire \REG_BANK|Mux42~13_combout ;
wire \REG_BANK|banco[3][21]~q ;
wire \REG_BANK|banco[1][21]~q ;
wire \REG_BANK|Mux42~14_combout ;
wire \REG_BANK|banco[2][21]~q ;
wire \REG_BANK|Mux42~15_combout ;
wire \REG_BANK|Mux42~16_combout ;
wire \REG_BANK|banco[14][21]~q ;
wire \REG_BANK|banco[13][21]~q ;
wire \REG_BANK|banco[12][21]~q ;
wire \REG_BANK|Mux42~17_combout ;
wire \REG_BANK|banco[15][21]~q ;
wire \REG_BANK|Mux42~18_combout ;
wire \REG_BANK|Mux42~19_combout ;
wire \REG_BANK|Mux42~20_combout ;
wire \ALU|out[21]~201_combout ;
wire \ALU|out[22]~87_combout ;
wire \ALU|ShiftRight1~37_combout ;
wire \ALU|out[5]~611_combout ;
wire \ALU|out[21]~202_combout ;
wire \REG_BANK|banco[25][20]~q ;
wire \REG_BANK|banco[17][20]~q ;
wire \REG_BANK|Mux43~0_combout ;
wire \REG_BANK|banco[29][20]~q ;
wire \REG_BANK|Mux43~1_combout ;
wire \REG_BANK|banco[26][20]~q ;
wire \REG_BANK|banco[22][20]~q ;
wire \REG_BANK|banco[18][20]~q ;
wire \REG_BANK|Mux43~2_combout ;
wire \REG_BANK|banco[30][20]~q ;
wire \REG_BANK|Mux43~3_combout ;
wire \REG_BANK|banco[24][20]~q ;
wire \REG_BANK|banco[20][20]~q ;
wire \REG_BANK|banco[16][20]~q ;
wire \REG_BANK|Mux43~4_combout ;
wire \REG_BANK|banco[28][20]~q ;
wire \REG_BANK|Mux43~5_combout ;
wire \REG_BANK|Mux43~6_combout ;
wire \REG_BANK|banco[23][20]~q ;
wire \REG_BANK|banco[27][20]~q ;
wire \REG_BANK|banco[19][20]~q ;
wire \REG_BANK|Mux43~7_combout ;
wire \REG_BANK|banco[31][20]~q ;
wire \REG_BANK|Mux43~8_combout ;
wire \REG_BANK|Mux43~9_combout ;
wire \REG_BANK|banco[6][20]~q ;
wire \REG_BANK|banco[5][20]~q ;
wire \REG_BANK|banco[4][20]~q ;
wire \REG_BANK|Mux43~10_combout ;
wire \REG_BANK|banco[7][20]~q ;
wire \REG_BANK|Mux43~11_combout ;
wire \REG_BANK|banco[9][20]~q ;
wire \REG_BANK|banco[10][20]~q ;
wire \REG_BANK|banco[8][20]~q ;
wire \REG_BANK|Mux43~12_combout ;
wire \REG_BANK|banco[11][20]~q ;
wire \REG_BANK|Mux43~13_combout ;
wire \REG_BANK|banco[3][20]~q ;
wire \REG_BANK|banco[1][20]~q ;
wire \REG_BANK|Mux43~14_combout ;
wire \REG_BANK|banco[2][20]~q ;
wire \REG_BANK|Mux43~15_combout ;
wire \REG_BANK|Mux43~16_combout ;
wire \REG_BANK|banco[14][20]~q ;
wire \REG_BANK|banco[13][20]~q ;
wire \REG_BANK|banco[12][20]~q ;
wire \REG_BANK|Mux43~17_combout ;
wire \REG_BANK|banco[15][20]~q ;
wire \REG_BANK|Mux43~18_combout ;
wire \REG_BANK|Mux43~19_combout ;
wire \REG_BANK|Mux43~20_combout ;
wire \REG_BANK|banco[21][19]~q ;
wire \REG_BANK|banco[17][19]~q ;
wire \REG_BANK|Mux44~0_combout ;
wire \REG_BANK|banco[29][19]~q ;
wire \REG_BANK|Mux44~1_combout ;
wire \REG_BANK|banco[22][19]~q ;
wire \REG_BANK|banco[26][19]~q ;
wire \REG_BANK|banco[18][19]~q ;
wire \REG_BANK|Mux44~2_combout ;
wire \REG_BANK|banco[30][19]~q ;
wire \REG_BANK|Mux44~3_combout ;
wire \REG_BANK|banco[20][19]~q ;
wire \REG_BANK|banco[24][19]~q ;
wire \REG_BANK|banco[16][19]~q ;
wire \REG_BANK|Mux44~4_combout ;
wire \REG_BANK|banco[28][19]~q ;
wire \REG_BANK|Mux44~5_combout ;
wire \REG_BANK|Mux44~6_combout ;
wire \REG_BANK|banco[27][19]~q ;
wire \REG_BANK|banco[23][19]~q ;
wire \REG_BANK|banco[19][19]~q ;
wire \REG_BANK|Mux44~7_combout ;
wire \REG_BANK|banco[31][19]~q ;
wire \REG_BANK|Mux44~8_combout ;
wire \REG_BANK|Mux44~9_combout ;
wire \REG_BANK|banco[9][19]~q ;
wire \REG_BANK|banco[10][19]~q ;
wire \REG_BANK|banco[8][19]~q ;
wire \REG_BANK|Mux44~10_combout ;
wire \REG_BANK|banco[11][19]~q ;
wire \REG_BANK|Mux44~11_combout ;
wire \REG_BANK|banco[6][19]~q ;
wire \REG_BANK|banco[5][19]~q ;
wire \REG_BANK|banco[4][19]~q ;
wire \REG_BANK|Mux44~12_combout ;
wire \REG_BANK|banco[7][19]~q ;
wire \REG_BANK|Mux44~13_combout ;
wire \REG_BANK|banco[3][19]~q ;
wire \REG_BANK|banco[1][19]~q ;
wire \REG_BANK|Mux44~14_combout ;
wire \REG_BANK|banco[2][19]~q ;
wire \REG_BANK|Mux44~15_combout ;
wire \REG_BANK|Mux44~16_combout ;
wire \REG_BANK|banco[14][19]~q ;
wire \REG_BANK|banco[13][19]~q ;
wire \REG_BANK|banco[12][19]~q ;
wire \REG_BANK|Mux44~17_combout ;
wire \REG_BANK|banco[15][19]~q ;
wire \REG_BANK|Mux44~18_combout ;
wire \REG_BANK|Mux44~19_combout ;
wire \REG_BANK|Mux44~20_combout ;
wire \REG_BANK|banco[25][18]~q ;
wire \REG_BANK|banco[17][18]~q ;
wire \REG_BANK|Mux45~0_combout ;
wire \REG_BANK|banco[29][18]~q ;
wire \REG_BANK|Mux45~1_combout ;
wire \REG_BANK|banco[26][18]~q ;
wire \REG_BANK|banco[22][18]~q ;
wire \REG_BANK|banco[18][18]~q ;
wire \REG_BANK|Mux45~2_combout ;
wire \REG_BANK|banco[30][18]~q ;
wire \REG_BANK|Mux45~3_combout ;
wire \REG_BANK|banco[24][18]~q ;
wire \REG_BANK|banco[20][18]~q ;
wire \REG_BANK|banco[16][18]~q ;
wire \REG_BANK|Mux45~4_combout ;
wire \REG_BANK|banco[28][18]~q ;
wire \REG_BANK|Mux45~5_combout ;
wire \REG_BANK|Mux45~6_combout ;
wire \REG_BANK|banco[23][18]~q ;
wire \REG_BANK|banco[27][18]~q ;
wire \REG_BANK|banco[19][18]~q ;
wire \REG_BANK|Mux45~7_combout ;
wire \REG_BANK|banco[31][18]~q ;
wire \REG_BANK|Mux45~8_combout ;
wire \REG_BANK|Mux45~9_combout ;
wire \REG_BANK|banco[6][18]~q ;
wire \REG_BANK|banco[5][18]~q ;
wire \REG_BANK|banco[4][18]~q ;
wire \REG_BANK|Mux45~10_combout ;
wire \REG_BANK|banco[7][18]~q ;
wire \REG_BANK|Mux45~11_combout ;
wire \REG_BANK|banco[9][18]~q ;
wire \REG_BANK|banco[10][18]~q ;
wire \REG_BANK|banco[8][18]~q ;
wire \REG_BANK|Mux45~12_combout ;
wire \REG_BANK|banco[11][18]~q ;
wire \REG_BANK|Mux45~13_combout ;
wire \REG_BANK|banco[3][18]~q ;
wire \REG_BANK|banco[1][18]~q ;
wire \REG_BANK|Mux45~14_combout ;
wire \REG_BANK|banco[2][18]~q ;
wire \REG_BANK|Mux45~15_combout ;
wire \REG_BANK|Mux45~16_combout ;
wire \REG_BANK|banco[14][18]~q ;
wire \REG_BANK|banco[13][18]~q ;
wire \REG_BANK|banco[12][18]~q ;
wire \REG_BANK|Mux45~17_combout ;
wire \REG_BANK|banco[15][18]~q ;
wire \REG_BANK|Mux45~18_combout ;
wire \REG_BANK|Mux45~19_combout ;
wire \REG_BANK|Mux45~20_combout ;
wire \ALU|Add0~35 ;
wire \ALU|Add0~37 ;
wire \ALU|Add0~39 ;
wire \ALU|Add0~41 ;
wire \ALU|Add0~42_combout ;
wire \ALU|out[21]~207_combout ;
wire \ALU|Add1~35 ;
wire \ALU|Add1~37 ;
wire \ALU|Add1~39 ;
wire \ALU|Add1~41 ;
wire \ALU|Add1~42_combout ;
wire \ALU|out[21]~626_combout ;
wire \ALU|out[21]~205_combout ;
wire \ALU|out[21]~206_combout ;
wire \ALU|ShiftRight1~38_combout ;
wire \ALU|ShiftRight1~39_combout ;
wire \ALU|out[21]~203_combout ;
wire \ALU|out[21]~627_combout ;
wire \ALU|out[21]~115_combout ;
wire \ALU|ShiftLeft1~68_combout ;
wire \ALU|out[21]~208_combout ;
wire \ALU|ShiftRight3~32_combout ;
wire \ALU|out[5]~612_combout ;
wire \ALU|out[21]~210_combout ;
wire \ALU|Add2~35 ;
wire \ALU|Add2~37 ;
wire \ALU|Add2~39 ;
wire \ALU|Add2~41 ;
wire \ALU|Add2~42_combout ;
wire \ALU|out[21]~211_combout ;
wire \ALU|out[21]~212_combout ;
wire \ALU|out[21]~213_combout ;
wire \ALU|ShiftRight3~33_combout ;
wire \ALU|out[21]~613_combout ;
wire \ALU|out[21]~214_combout ;
wire \ALU|out[21]~215_combout ;
wire \ALU|out[21]~606_combout ;
wire \REG_BANK|banco[25][21]~q ;
wire \REG_BANK|outA[21]~220_combout ;
wire \REG_BANK|outA[21]~221_combout ;
wire \REG_BANK|outA[21]~222_combout ;
wire \REG_BANK|outA[21]~223_combout ;
wire \REG_BANK|outA[21]~224_combout ;
wire \REG_BANK|outA[21]~225_combout ;
wire \REG_BANK|outA[21]~226_combout ;
wire \REG_BANK|outA[21]~227_combout ;
wire \REG_BANK|outA[21]~228_combout ;
wire \REG_BANK|outA[21]~229_combout ;
wire \REG_BANK|outA[21]~230_combout ;
wire \REG_BANK|outA[21]~231_combout ;
wire \REG_BANK|outA[21]~232_combout ;
wire \REG_BANK|outA[21]~233_combout ;
wire \REG_BANK|outA[21]~234_combout ;
wire \REG_BANK|outA[21]~235_combout ;
wire \REG_BANK|outA[21]~236_combout ;
wire \REG_BANK|outA[21]~237_combout ;
wire \REG_BANK|outA[21]~238_combout ;
wire \REG_BANK|outA[21]~239_combout ;
wire \REG_BANK|outA[21]~240_combout ;
wire \REG_BANK|outA[21]~241_combout ;
wire \ALU|ShiftRight0~4_combout ;
wire \ALU|ShiftRight0~9_combout ;
wire \ALU|ShiftLeft0~58_combout ;
wire \ALU|ShiftRight1~24_combout ;
wire \ALU|ShiftRight1~25_combout ;
wire \ALU|out[20]~98_combout ;
wire \ALU|ShiftLeft0~21_combout ;
wire \ALU|ShiftLeft0~23_combout ;
wire \ALU|ShiftLeft0~63_combout ;
wire \ALU|ShiftLeft0~64_combout ;
wire \ALU|ShiftRight1~56_combout ;
wire \ALU|out[20]~99_combout ;
wire \ALU|out[20]~101_combout ;
wire \ALU|out[20]~102_combout ;
wire \ALU|out[20]~103_combout ;
wire \ALU|Add0~40_combout ;
wire \ALU|Add1~40_combout ;
wire \ALU|out[20]~630_combout ;
wire \ALU|out[20]~631_combout ;
wire \ALU|out[20]~104_combout ;
wire \ALU|out[20]~105_combout ;
wire \ALU|out[20]~106_combout ;
wire \ALU|ShiftRight3~18_combout ;
wire \ALU|ShiftRight3~20_combout ;
wire \ALU|ShiftRight3~21_combout ;
wire \ALU|out[20]~107_combout ;
wire \ALU|ShiftLeft1~4_combout ;
wire \ALU|ShiftLeft1~6_combout ;
wire \ALU|ShiftLeft1~57_combout ;
wire \ALU|ShiftLeft1~58_combout ;
wire \ALU|out[20]~108_combout ;
wire \ALU|Add2~40_combout ;
wire \ALU|out[20]~110_combout ;
wire \ALU|out[20]~111_combout ;
wire \ALU|out[20]~112_combout ;
wire \ALU|out[20]~113_combout ;
wire \REG_BANK|banco[21][20]~q ;
wire \REG_BANK|outA[20]~242_combout ;
wire \REG_BANK|outA[20]~243_combout ;
wire \REG_BANK|outA[20]~244_combout ;
wire \REG_BANK|outA[20]~245_combout ;
wire \REG_BANK|outA[20]~246_combout ;
wire \REG_BANK|outA[20]~247_combout ;
wire \REG_BANK|outA[20]~248_combout ;
wire \REG_BANK|outA[20]~249_combout ;
wire \REG_BANK|outA[20]~250_combout ;
wire \REG_BANK|outA[20]~251_combout ;
wire \REG_BANK|outA[20]~252_combout ;
wire \REG_BANK|outA[20]~253_combout ;
wire \REG_BANK|outA[20]~254_combout ;
wire \REG_BANK|outA[20]~255_combout ;
wire \REG_BANK|outA[20]~256_combout ;
wire \REG_BANK|outA[20]~257_combout ;
wire \REG_BANK|outA[20]~258_combout ;
wire \REG_BANK|outA[20]~259_combout ;
wire \REG_BANK|outA[20]~260_combout ;
wire \REG_BANK|outA[20]~261_combout ;
wire \REG_BANK|outA[20]~262_combout ;
wire \REG_BANK|outA[20]~263_combout ;
wire \ALU|ShiftRight3~15_combout ;
wire \ALU|ShiftRight2~30_combout ;
wire \ALU|ShiftRight2~36_combout ;
wire \ALU|out[5]~400_combout ;
wire \ALU|ShiftRight3~41_combout ;
wire \ALU|ShiftRight2~32_combout ;
wire \ALU|out[5]~428_combout ;
wire \ALU|out[5]~429_combout ;
wire \ALU|out[5]~430_combout ;
wire \ALU|out[5]~431_combout ;
wire \ALU|out~432_combout ;
wire \ALU|Add2~10_combout ;
wire \ALU|out[5]~433_combout ;
wire \ALU|ShiftLeft1~52_combout ;
wire \ALU|out[5]~434_combout ;
wire \ALU|ShiftRight3~34_combout ;
wire \ALU|out[5]~435_combout ;
wire \ALU|out[5]~436_combout ;
wire \ALU|ShiftRight0~31_combout ;
wire \ALU|out[5]~437_combout ;
wire \ALU|out[5]~438_combout ;
wire \ALU|out[5]~439_combout ;
wire \ALU|out[5]~440_combout ;
wire \ALU|Add1~10_combout ;
wire \ALU|Add0~10_combout ;
wire \ALU|out[5]~441_combout ;
wire \ALU|out[5]~442_combout ;
wire \ALU|out[5]~443_combout ;
wire \ALU|out[5]~444_combout ;
wire \ALU|out[5]~445_combout ;
wire \REG_BANK|banco[25][5]~q ;
wire \REG_BANK|outA[5]~572_combout ;
wire \REG_BANK|outA[5]~573_combout ;
wire \REG_BANK|outA[5]~574_combout ;
wire \REG_BANK|outA[5]~575_combout ;
wire \REG_BANK|outA[5]~576_combout ;
wire \REG_BANK|outA[5]~577_combout ;
wire \REG_BANK|outA[5]~578_combout ;
wire \REG_BANK|outA[5]~579_combout ;
wire \REG_BANK|outA[5]~580_combout ;
wire \REG_BANK|outA[5]~581_combout ;
wire \REG_BANK|outA[5]~582_combout ;
wire \REG_BANK|outA[5]~583_combout ;
wire \REG_BANK|outA[5]~584_combout ;
wire \REG_BANK|outA[5]~585_combout ;
wire \REG_BANK|outA[5]~586_combout ;
wire \REG_BANK|outA[5]~587_combout ;
wire \REG_BANK|outA[5]~588_combout ;
wire \REG_BANK|outA[5]~589_combout ;
wire \REG_BANK|outA[5]~590_combout ;
wire \REG_BANK|outA[5]~591_combout ;
wire \REG_BANK|outA[5]~592_combout ;
wire \REG_BANK|outA[5]~593_combout ;
wire \ALU|ShiftRight1~31_combout ;
wire \ALU|out[28]~238_combout ;
wire \ALU|ShiftRight0~19_combout ;
wire \ALU|ShiftRight1~55_combout ;
wire \ALU|ShiftRight1~32_combout ;
wire \ALU|out[2]~508_combout ;
wire \ALU|out[2]~509_combout ;
wire \ALU|out[2]~510_combout ;
wire \ALU|Add1~4_combout ;
wire \ALU|Add0~4_combout ;
wire \ALU|out[2]~511_combout ;
wire \ALU|out[2]~512_combout ;
wire \ALU|out[18]~608_combout ;
wire \ALU|out[2]~513_combout ;
wire \ALU|ShiftRight1~11_combout ;
wire \ALU|out[2]~514_combout ;
wire \ALU|out[2]~515_combout ;
wire \ALU|ShiftRight3~26_combout ;
wire \ALU|out[28]~250_combout ;
wire \ALU|ShiftRight2~20_combout ;
wire \ALU|ShiftRight3~53_combout ;
wire \ALU|ShiftRight3~27_combout ;
wire \ALU|out[2]~516_combout ;
wire \ALU|out[2]~517_combout ;
wire \ALU|out[2]~518_combout ;
wire \ALU|out[2]~519_combout ;
wire \ALU|out[2]~520_combout ;
wire \ALU|ShiftRight3~7_combout ;
wire \ALU|Add2~4_combout ;
wire \ALU|out[2]~521_combout ;
wire \ALU|out[2]~522_combout ;
wire \ALU|out[2]~523_combout ;
wire \ALU|out[2]~524_combout ;
wire \ALU|out[2]~525_combout ;
wire \REG_BANK|banco[21][2]~q ;
wire \REG_BANK|outA[2]~638_combout ;
wire \REG_BANK|outA[2]~639_combout ;
wire \REG_BANK|outA[2]~640_combout ;
wire \REG_BANK|outA[2]~641_combout ;
wire \REG_BANK|outA[2]~642_combout ;
wire \REG_BANK|outA[2]~643_combout ;
wire \REG_BANK|outA[2]~644_combout ;
wire \REG_BANK|outA[2]~645_combout ;
wire \REG_BANK|outA[2]~646_combout ;
wire \REG_BANK|outA[2]~647_combout ;
wire \REG_BANK|outA[2]~648_combout ;
wire \REG_BANK|outA[2]~649_combout ;
wire \REG_BANK|outA[2]~650_combout ;
wire \REG_BANK|outA[2]~651_combout ;
wire \REG_BANK|outA[2]~652_combout ;
wire \REG_BANK|outA[2]~653_combout ;
wire \REG_BANK|outA[2]~654_combout ;
wire \REG_BANK|outA[2]~655_combout ;
wire \REG_BANK|outA[2]~656_combout ;
wire \REG_BANK|outA[2]~657_combout ;
wire \REG_BANK|outA[2]~658_combout ;
wire \REG_BANK|outA[2]~659_combout ;
wire \ALU|ShiftLeft1~12_combout ;
wire \ALU|ShiftLeft1~13_combout ;
wire \ALU|ShiftLeft1~17_combout ;
wire \ALU|out[22]~218_combout ;
wire \ALU|out[22]~219_combout ;
wire \ALU|out[22]~220_combout ;
wire \ALU|out[22]~221_combout ;
wire \ALU|out[22]~222_combout ;
wire \ALU|ShiftLeft1~5_combout ;
wire \ALU|ShiftLeft1~7_combout ;
wire \ALU|ShiftLeft1~8_combout ;
wire \ALU|out[22]~38_combout ;
wire \ALU|out[22]~223_combout ;
wire \ALU|Add2~43 ;
wire \ALU|Add2~44_combout ;
wire \ALU|out[22]~224_combout ;
wire \ALU|out[22]~225_combout ;
wire \ALU|out[22]~226_combout ;
wire \ALU|ShiftRight1~40_combout ;
wire \ALU|ShiftRight0~30_combout ;
wire \ALU|out[22]~227_combout ;
wire \ALU|ShiftLeft0~22_combout ;
wire \ALU|out[22]~228_combout ;
wire \ALU|ShiftLeft0~24_combout ;
wire \ALU|ShiftLeft0~25_combout ;
wire \ALU|out[22]~229_combout ;
wire \ALU|out[22]~230_combout ;
wire \REG_BANK|banco[25][22]~q ;
wire \REG_BANK|banco[17][22]~q ;
wire \REG_BANK|Mux41~0_combout ;
wire \REG_BANK|banco[29][22]~q ;
wire \REG_BANK|Mux41~1_combout ;
wire \REG_BANK|banco[26][22]~q ;
wire \REG_BANK|banco[22][22]~q ;
wire \REG_BANK|banco[18][22]~q ;
wire \REG_BANK|Mux41~2_combout ;
wire \REG_BANK|banco[30][22]~q ;
wire \REG_BANK|Mux41~3_combout ;
wire \REG_BANK|banco[24][22]~q ;
wire \REG_BANK|banco[20][22]~q ;
wire \REG_BANK|banco[16][22]~q ;
wire \REG_BANK|Mux41~4_combout ;
wire \REG_BANK|banco[28][22]~q ;
wire \REG_BANK|Mux41~5_combout ;
wire \REG_BANK|Mux41~6_combout ;
wire \REG_BANK|banco[23][22]~q ;
wire \REG_BANK|banco[27][22]~q ;
wire \REG_BANK|banco[19][22]~q ;
wire \REG_BANK|Mux41~7_combout ;
wire \REG_BANK|banco[31][22]~q ;
wire \REG_BANK|Mux41~8_combout ;
wire \REG_BANK|Mux41~9_combout ;
wire \REG_BANK|banco[6][22]~q ;
wire \REG_BANK|banco[5][22]~q ;
wire \REG_BANK|banco[4][22]~q ;
wire \REG_BANK|Mux41~10_combout ;
wire \REG_BANK|banco[7][22]~q ;
wire \REG_BANK|Mux41~11_combout ;
wire \REG_BANK|banco[9][22]~q ;
wire \REG_BANK|banco[10][22]~q ;
wire \REG_BANK|banco[8][22]~q ;
wire \REG_BANK|Mux41~12_combout ;
wire \REG_BANK|banco[11][22]~q ;
wire \REG_BANK|Mux41~13_combout ;
wire \REG_BANK|banco[3][22]~q ;
wire \REG_BANK|banco[1][22]~q ;
wire \REG_BANK|Mux41~14_combout ;
wire \REG_BANK|banco[2][22]~q ;
wire \REG_BANK|Mux41~15_combout ;
wire \REG_BANK|Mux41~16_combout ;
wire \REG_BANK|banco[14][22]~q ;
wire \REG_BANK|banco[13][22]~q ;
wire \REG_BANK|banco[12][22]~q ;
wire \REG_BANK|Mux41~17_combout ;
wire \REG_BANK|banco[15][22]~q ;
wire \REG_BANK|Mux41~18_combout ;
wire \REG_BANK|Mux41~19_combout ;
wire \REG_BANK|Mux41~20_combout ;
wire \ALU|out[22]~231_combout ;
wire \ALU|Add1~43 ;
wire \ALU|Add1~44_combout ;
wire \ALU|Add0~43 ;
wire \ALU|Add0~44_combout ;
wire \ALU|out[22]~232_combout ;
wire \ALU|out[22]~233_combout ;
wire \ALU|ShiftRight1~41_combout ;
wire \ALU|ShiftRight1~42_combout ;
wire \ALU|out[22]~234_combout ;
wire \ALU|out[22]~235_combout ;
wire \ALU|out[22]~236_combout ;
wire \REG_BANK|banco[21][22]~q ;
wire \REG_BANK|outA[22]~198_combout ;
wire \REG_BANK|outA[22]~199_combout ;
wire \REG_BANK|outA[22]~200_combout ;
wire \REG_BANK|outA[22]~201_combout ;
wire \REG_BANK|outA[22]~202_combout ;
wire \REG_BANK|outA[22]~203_combout ;
wire \REG_BANK|outA[22]~204_combout ;
wire \REG_BANK|outA[22]~205_combout ;
wire \REG_BANK|outA[22]~206_combout ;
wire \REG_BANK|outA[22]~207_combout ;
wire \REG_BANK|outA[22]~208_combout ;
wire \REG_BANK|outA[22]~209_combout ;
wire \REG_BANK|outA[22]~210_combout ;
wire \REG_BANK|outA[22]~211_combout ;
wire \REG_BANK|outA[22]~212_combout ;
wire \REG_BANK|outA[22]~213_combout ;
wire \REG_BANK|outA[22]~214_combout ;
wire \REG_BANK|outA[22]~215_combout ;
wire \REG_BANK|outA[22]~216_combout ;
wire \REG_BANK|outA[22]~217_combout ;
wire \REG_BANK|outA[22]~218_combout ;
wire \REG_BANK|outA[22]~219_combout ;
wire \ALU|ShiftRight2~8_combout ;
wire \ALU|ShiftRight2~28_combout ;
wire \ALU|ShiftRight3~30_combout ;
wire \ALU|Selector62~2_combout ;
wire \ALU|ShiftRight3~42_combout ;
wire \ALU|ShiftRight3~43_combout ;
wire \ALU|ShiftRight3~44_combout ;
wire \ALU|ShiftRight3~45_combout ;
wire \ALU|ShiftRight3~46_combout ;
wire \ALU|Selector62~3_combout ;
wire \ALU|Selector62~4_combout ;
wire \ALU|Add2~2_combout ;
wire \ALU|Selector62~6_combout ;
wire \ALU|Selector62~7_combout ;
wire \ALU|Selector62~8_combout ;
wire \ALU|Selector62~9_combout ;
wire \ALU|Selector30~0_combout ;
wire \ALU|Selector30~1_combout ;
wire \ALU|Selector30~2_combout ;
wire \ALU|ShiftRight1~57_combout ;
wire \ALU|ShiftRight1~50_combout ;
wire \ALU|Selector30~3_combout ;
wire \ALU|Selector30~4_combout ;
wire \ALU|Selector30~5_combout ;
wire \ALU|Selector30~6_combout ;
wire \ALU|Add1~2_combout ;
wire \ALU|Add0~2_combout ;
wire \ALU|Selector30~7_combout ;
wire \ALU|Selector30~8_combout ;
wire \ALU|Selector30~9_combout ;
wire \ALU|Selector30~10_combout ;
wire \ALU|Selector30~11_combout ;
wire \ALU|out[1]~237_combout ;
wire \REG_BANK|banco[25][1]~q ;
wire \REG_BANK|outA[1]~660_combout ;
wire \REG_BANK|outA[1]~661_combout ;
wire \REG_BANK|outA[1]~662_combout ;
wire \REG_BANK|outA[1]~663_combout ;
wire \REG_BANK|outA[1]~664_combout ;
wire \REG_BANK|outA[1]~665_combout ;
wire \REG_BANK|outA[1]~666_combout ;
wire \REG_BANK|outA[1]~667_combout ;
wire \REG_BANK|outA[1]~668_combout ;
wire \REG_BANK|outA[1]~669_combout ;
wire \REG_BANK|outA[1]~670_combout ;
wire \REG_BANK|outA[1]~671_combout ;
wire \REG_BANK|outA[1]~672_combout ;
wire \REG_BANK|outA[1]~673_combout ;
wire \REG_BANK|outA[1]~674_combout ;
wire \REG_BANK|outA[1]~675_combout ;
wire \REG_BANK|outA[1]~676_combout ;
wire \REG_BANK|outA[1]~677_combout ;
wire \REG_BANK|outA[1]~678_combout ;
wire \REG_BANK|outA[1]~679_combout ;
wire \REG_BANK|outA[1]~680_combout ;
wire \REG_BANK|outA[1]~681_combout ;
wire \ALU|ShiftLeft1~25_combout ;
wire \ALU|ShiftLeft1~27_combout ;
wire \ALU|ShiftLeft1~30_combout ;
wire \ALU|ShiftLeft1~31_combout ;
wire \ALU|out[23]~116_combout ;
wire \ALU|out[23]~117_combout ;
wire \ALU|ShiftLeft1~45_combout ;
wire \ALU|ShiftLeft1~46_combout ;
wire \ALU|ShiftLeft1~47_combout ;
wire \ALU|ShiftLeft1~48_combout ;
wire \ALU|Selector32~12_combout ;
wire \ALU|out[23]~118_combout ;
wire \ALU|Add2~45 ;
wire \ALU|Add2~46_combout ;
wire \ALU|out[23]~119_combout ;
wire \ALU|out[23]~120_combout ;
wire \ALU|out[23]~121_combout ;
wire \ALU|out[23]~122_combout ;
wire \ALU|out[23]~123_combout ;
wire \ALU|out[23]~124_combout ;
wire \ALU|out[23]~126_combout ;
wire \ALU|ShiftLeft0~51_combout ;
wire \ALU|out[23]~128_combout ;
wire \ALU|ShiftLeft0~53_combout ;
wire \ALU|ShiftLeft0~54_combout ;
wire \ALU|out[23]~129_combout ;
wire \ALU|out[23]~130_combout ;
wire \ALU|out[23]~131_combout ;
wire \ALU|out[23]~132_combout ;
wire \ALU|out[23]~133_combout ;
wire \ALU|Add1~45 ;
wire \ALU|Add1~46_combout ;
wire \ALU|out[23]~134_combout ;
wire \ALU|out[23]~135_combout ;
wire \ALU|Add0~45 ;
wire \ALU|Add0~46_combout ;
wire \ALU|out[23]~136_combout ;
wire \ALU|out[23]~137_combout ;
wire \ALU|out[23]~138_combout ;
wire \ALU|out[23]~139_combout ;
wire \REG_BANK|banco[25][23]~q ;
wire \REG_BANK|Mux40~0_combout ;
wire \REG_BANK|Mux40~1_combout ;
wire \REG_BANK|Mux40~2_combout ;
wire \REG_BANK|Mux40~3_combout ;
wire \REG_BANK|Mux40~4_combout ;
wire \REG_BANK|Mux40~5_combout ;
wire \REG_BANK|Mux40~6_combout ;
wire \REG_BANK|Mux40~7_combout ;
wire \REG_BANK|Mux40~8_combout ;
wire \REG_BANK|Mux40~9_combout ;
wire \REG_BANK|Mux40~10_combout ;
wire \REG_BANK|Mux40~11_combout ;
wire \REG_BANK|Mux40~12_combout ;
wire \REG_BANK|Mux40~13_combout ;
wire \REG_BANK|Mux40~14_combout ;
wire \REG_BANK|Mux40~15_combout ;
wire \REG_BANK|Mux40~16_combout ;
wire \REG_BANK|Mux40~17_combout ;
wire \REG_BANK|Mux40~18_combout ;
wire \REG_BANK|Mux40~19_combout ;
wire \REG_BANK|Mux40~20_combout ;
wire \ALU|Add1~47 ;
wire \ALU|Add1~48_combout ;
wire \ALU|out[24]~262_combout ;
wire \ALU|out~263_combout ;
wire \ALU|out[24]~264_combout ;
wire \ALU|out[24]~265_combout ;
wire \ALU|out[24]~266_combout ;
wire \ALU|out[24]~267_combout ;
wire \ALU|ShiftLeft0~27_combout ;
wire \ALU|ShiftLeft0~76_combout ;
wire \ALU|out[24]~269_combout ;
wire \ALU|out[24]~270_combout ;
wire \ALU|out[25]~271_combout ;
wire \ALU|out[24]~272_combout ;
wire \ALU|out[24]~273_combout ;
wire \ALU|out[24]~274_combout ;
wire \ALU|Add0~47 ;
wire \ALU|Add0~48_combout ;
wire \ALU|out[24]~275_combout ;
wire \ALU|out[24]~276_combout ;
wire \ALU|out[24]~277_combout ;
wire \ALU|out[24]~278_combout ;
wire \ALU|Add2~47 ;
wire \ALU|Add2~48_combout ;
wire \ALU|out[24]~614_combout ;
wire \ALU|out[24]~280_combout ;
wire \ALU|ShiftLeft1~9_combout ;
wire \ALU|ShiftLeft1~72_combout ;
wire \ALU|out[24]~281_combout ;
wire \ALU|out[24]~282_combout ;
wire \ALU|out[24]~283_combout ;
wire \ALU|out[24]~284_combout ;
wire \ALU|out[24]~285_combout ;
wire \ALU|out[24]~286_combout ;
wire \ALU|out[24]~287_combout ;
wire \ALU|out[24]~615_combout ;
wire \ALU|out[24]~288_combout ;
wire \ALU|out[24]~289_combout ;
wire \REG_BANK|banco[21][24]~q ;
wire \REG_BANK|outA[24]~154_combout ;
wire \REG_BANK|outA[24]~155_combout ;
wire \REG_BANK|outA[24]~156_combout ;
wire \REG_BANK|outA[24]~157_combout ;
wire \REG_BANK|outA[24]~158_combout ;
wire \REG_BANK|outA[24]~159_combout ;
wire \REG_BANK|outA[24]~160_combout ;
wire \REG_BANK|outA[24]~161_combout ;
wire \REG_BANK|outA[24]~162_combout ;
wire \REG_BANK|outA[24]~163_combout ;
wire \REG_BANK|outA[24]~164_combout ;
wire \REG_BANK|outA[24]~165_combout ;
wire \REG_BANK|outA[24]~166_combout ;
wire \REG_BANK|outA[24]~167_combout ;
wire \REG_BANK|outA[24]~168_combout ;
wire \REG_BANK|outA[24]~169_combout ;
wire \REG_BANK|outA[24]~170_combout ;
wire \REG_BANK|outA[24]~171_combout ;
wire \REG_BANK|outA[24]~172_combout ;
wire \REG_BANK|outA[24]~173_combout ;
wire \REG_BANK|outA[24]~174_combout ;
wire \REG_BANK|outA[24]~175_combout ;
wire \ALU|ShiftRight2~7_combout ;
wire \ALU|ShiftRight3~14_combout ;
wire \ALU|out[11]~367_combout ;
wire \ALU|ShiftRight2~34_combout ;
wire \ALU|out[11]~368_combout ;
wire \ALU|out[11]~369_combout ;
wire \ALU|ShiftLeft1~75_combout ;
wire \ALU|ShiftLeft1~76_combout ;
wire \ALU|out[11]~370_combout ;
wire \ALU|out[11]~371_combout ;
wire \ALU|out~372_combout ;
wire \ALU|Add2~22_combout ;
wire \ALU|out[11]~373_combout ;
wire \ALU|out[11]~374_combout ;
wire \ALU|out[11]~616_combout ;
wire \ALU|out[11]~375_combout ;
wire \ALU|out[11]~376_combout ;
wire \ALU|ShiftRight0~5_combout ;
wire \ALU|out[11]~377_combout ;
wire \ALU|ShiftLeft0~80_combout ;
wire \ALU|ShiftLeft0~87_combout ;
wire \ALU|out[11]~378_combout ;
wire \ALU|ShiftRight0~33_combout ;
wire \ALU|out[11]~379_combout ;
wire \ALU|out[11]~380_combout ;
wire \ALU|Add1~22_combout ;
wire \ALU|Add0~22_combout ;
wire \ALU|out[11]~381_combout ;
wire \ALU|out[11]~382_combout ;
wire \ALU|out[11]~383_combout ;
wire \ALU|out[11]~617_combout ;
wire \ALU|out[11]~384_combout ;
wire \ALU|out[11]~385_combout ;
wire \REG_BANK|banco[25][11]~q ;
wire \REG_BANK|outA[11]~440_combout ;
wire \REG_BANK|outA[11]~441_combout ;
wire \REG_BANK|outA[11]~442_combout ;
wire \REG_BANK|outA[11]~443_combout ;
wire \REG_BANK|outA[11]~444_combout ;
wire \REG_BANK|outA[11]~445_combout ;
wire \REG_BANK|outA[11]~446_combout ;
wire \REG_BANK|outA[11]~447_combout ;
wire \REG_BANK|outA[11]~448_combout ;
wire \REG_BANK|outA[11]~449_combout ;
wire \REG_BANK|outA[11]~450_combout ;
wire \REG_BANK|outA[11]~451_combout ;
wire \REG_BANK|outA[11]~452_combout ;
wire \REG_BANK|outA[11]~453_combout ;
wire \REG_BANK|outA[11]~454_combout ;
wire \REG_BANK|outA[11]~455_combout ;
wire \REG_BANK|outA[11]~456_combout ;
wire \REG_BANK|outA[11]~457_combout ;
wire \REG_BANK|outA[11]~458_combout ;
wire \REG_BANK|outA[11]~459_combout ;
wire \REG_BANK|outA[11]~460_combout ;
wire \REG_BANK|outA[11]~461_combout ;
wire \ALU|ShiftLeft1~21_combout ;
wire \ALU|ShiftLeft1~23_combout ;
wire \ALU|ShiftLeft1~49_combout ;
wire \ALU|out[18]~47_combout ;
wire \ALU|out[18]~48_combout ;
wire \ALU|out[18]~50_combout ;
wire \ALU|out[18]~52_combout ;
wire \ALU|out[18]~53_combout ;
wire \ALU|out[18]~54_combout ;
wire \ALU|out[18]~55_combout ;
wire \ALU|out[18]~56_combout ;
wire \ALU|Add2~36_combout ;
wire \ALU|out[18]~58_combout ;
wire \ALU|out[18]~59_combout ;
wire \ALU|ShiftLeft0~55_combout ;
wire \ALU|out[18]~62_combout ;
wire \ALU|out[18]~63_combout ;
wire \ALU|out[18]~66_combout ;
wire \ALU|out[18]~68_combout ;
wire \ALU|out[18]~69_combout ;
wire \ALU|Add1~36_combout ;
wire \ALU|Add0~36_combout ;
wire \ALU|out[18]~70_combout ;
wire \ALU|out[18]~71_combout ;
wire \ALU|out[18]~72_combout ;
wire \ALU|out[18]~73_combout ;
wire \ALU|out[18]~74_combout ;
wire \REG_BANK|banco[21][18]~q ;
wire \REG_BANK|outA[18]~286_combout ;
wire \REG_BANK|outA[18]~287_combout ;
wire \REG_BANK|outA[18]~288_combout ;
wire \REG_BANK|outA[18]~289_combout ;
wire \REG_BANK|outA[18]~290_combout ;
wire \REG_BANK|outA[18]~291_combout ;
wire \REG_BANK|outA[18]~292_combout ;
wire \REG_BANK|outA[18]~293_combout ;
wire \REG_BANK|outA[18]~294_combout ;
wire \REG_BANK|outA[18]~295_combout ;
wire \REG_BANK|outA[18]~296_combout ;
wire \REG_BANK|outA[18]~297_combout ;
wire \REG_BANK|outA[18]~298_combout ;
wire \REG_BANK|outA[18]~299_combout ;
wire \REG_BANK|outA[18]~300_combout ;
wire \REG_BANK|outA[18]~301_combout ;
wire \REG_BANK|outA[18]~302_combout ;
wire \REG_BANK|outA[18]~303_combout ;
wire \REG_BANK|outA[18]~304_combout ;
wire \REG_BANK|outA[18]~305_combout ;
wire \REG_BANK|outA[18]~306_combout ;
wire \REG_BANK|outA[18]~307_combout ;
wire \ALU|ShiftLeft1~44_combout ;
wire \ALU|ShiftLeft1~67_combout ;
wire \ALU|ShiftLeft1~40_combout ;
wire \ALU|ShiftLeft1~82_combout ;
wire \ALU|out[25]~528_combout ;
wire \ALU|out[25]~529_combout ;
wire \ALU|out[25]~530_combout ;
wire \ALU|Add2~49 ;
wire \ALU|Add2~50_combout ;
wire \ALU|out[25]~531_combout ;
wire \ALU|out[25]~532_combout ;
wire \ALU|out[25]~533_combout ;
wire \ALU|out[25]~534_combout ;
wire \REG_BANK|banco[21][25]~q ;
wire \REG_BANK|banco[17][25]~q ;
wire \REG_BANK|Mux38~0_combout ;
wire \REG_BANK|banco[29][25]~q ;
wire \REG_BANK|Mux38~1_combout ;
wire \REG_BANK|banco[22][25]~q ;
wire \REG_BANK|banco[26][25]~q ;
wire \REG_BANK|banco[18][25]~q ;
wire \REG_BANK|Mux38~2_combout ;
wire \REG_BANK|banco[30][25]~q ;
wire \REG_BANK|Mux38~3_combout ;
wire \REG_BANK|banco[20][25]~q ;
wire \REG_BANK|banco[24][25]~q ;
wire \REG_BANK|banco[16][25]~q ;
wire \REG_BANK|Mux38~4_combout ;
wire \REG_BANK|banco[28][25]~q ;
wire \REG_BANK|Mux38~5_combout ;
wire \REG_BANK|Mux38~6_combout ;
wire \REG_BANK|banco[27][25]~q ;
wire \REG_BANK|banco[23][25]~q ;
wire \REG_BANK|banco[19][25]~q ;
wire \REG_BANK|Mux38~7_combout ;
wire \REG_BANK|banco[31][25]~q ;
wire \REG_BANK|Mux38~8_combout ;
wire \REG_BANK|Mux38~9_combout ;
wire \REG_BANK|banco[9][25]~q ;
wire \REG_BANK|banco[10][25]~q ;
wire \REG_BANK|banco[8][25]~q ;
wire \REG_BANK|Mux38~10_combout ;
wire \REG_BANK|banco[11][25]~q ;
wire \REG_BANK|Mux38~11_combout ;
wire \REG_BANK|banco[6][25]~q ;
wire \REG_BANK|banco[5][25]~q ;
wire \REG_BANK|banco[4][25]~q ;
wire \REG_BANK|Mux38~12_combout ;
wire \REG_BANK|banco[7][25]~q ;
wire \REG_BANK|Mux38~13_combout ;
wire \REG_BANK|banco[3][25]~q ;
wire \REG_BANK|banco[1][25]~q ;
wire \REG_BANK|Mux38~14_combout ;
wire \REG_BANK|banco[2][25]~q ;
wire \REG_BANK|Mux38~15_combout ;
wire \REG_BANK|Mux38~16_combout ;
wire \REG_BANK|banco[14][25]~q ;
wire \REG_BANK|banco[13][25]~q ;
wire \REG_BANK|banco[12][25]~q ;
wire \REG_BANK|Mux38~17_combout ;
wire \REG_BANK|banco[15][25]~q ;
wire \REG_BANK|Mux38~18_combout ;
wire \REG_BANK|Mux38~19_combout ;
wire \REG_BANK|Mux38~20_combout ;
wire \ALU|out[25]~535_combout ;
wire \ALU|out[25]~536_combout ;
wire \ALU|ShiftLeft0~46_combout ;
wire \ALU|ShiftLeft0~86_combout ;
wire \ALU|out[25]~537_combout ;
wire \ALU|out[25]~538_combout ;
wire \ALU|out[25]~620_combout ;
wire \ALU|out[25]~539_combout ;
wire \ALU|out[25]~540_combout ;
wire \ALU|Add1~49 ;
wire \ALU|Add1~50_combout ;
wire \ALU|out[25]~541_combout ;
wire \ALU|out[25]~542_combout ;
wire \ALU|out[25]~543_combout ;
wire \ALU|Add0~49 ;
wire \ALU|Add0~50_combout ;
wire \ALU|out[25]~544_combout ;
wire \ALU|out[25]~545_combout ;
wire \ALU|out[25]~546_combout ;
wire \ALU|out[25]~547_combout ;
wire \REG_BANK|banco[25][25]~q ;
wire \REG_BANK|outA[25]~132_combout ;
wire \REG_BANK|outA[25]~133_combout ;
wire \REG_BANK|outA[25]~134_combout ;
wire \REG_BANK|outA[25]~135_combout ;
wire \REG_BANK|outA[25]~136_combout ;
wire \REG_BANK|outA[25]~137_combout ;
wire \REG_BANK|outA[25]~138_combout ;
wire \REG_BANK|outA[25]~139_combout ;
wire \REG_BANK|outA[25]~140_combout ;
wire \REG_BANK|outA[25]~141_combout ;
wire \REG_BANK|outA[25]~142_combout ;
wire \REG_BANK|outA[25]~143_combout ;
wire \REG_BANK|outA[25]~144_combout ;
wire \REG_BANK|outA[25]~145_combout ;
wire \REG_BANK|outA[25]~146_combout ;
wire \REG_BANK|outA[25]~147_combout ;
wire \REG_BANK|outA[25]~148_combout ;
wire \REG_BANK|outA[25]~149_combout ;
wire \REG_BANK|outA[25]~150_combout ;
wire \REG_BANK|outA[25]~151_combout ;
wire \REG_BANK|outA[25]~152_combout ;
wire \REG_BANK|outA[25]~153_combout ;
wire \ALU|Add2~51 ;
wire \ALU|Add2~53 ;
wire \ALU|Add2~54_combout ;
wire \ALU|out[27]~290_combout ;
wire \ALU|out[27]~291_combout ;
wire \ALU|out~292_combout ;
wire \ALU|ShiftLeft1~51_combout ;
wire \ALU|ShiftLeft1~42_combout ;
wire \ALU|out[27]~293_combout ;
wire \ALU|out[27]~294_combout ;
wire \ALU|out[27]~295_combout ;
wire \ALU|out[27]~296_combout ;
wire \ALU|out[27]~297_combout ;
wire \REG_BANK|banco[21][27]~q ;
wire \REG_BANK|banco[17][27]~q ;
wire \REG_BANK|Mux36~0_combout ;
wire \REG_BANK|banco[29][27]~q ;
wire \REG_BANK|Mux36~1_combout ;
wire \REG_BANK|banco[22][27]~q ;
wire \REG_BANK|banco[26][27]~q ;
wire \REG_BANK|banco[18][27]~q ;
wire \REG_BANK|Mux36~2_combout ;
wire \REG_BANK|banco[30][27]~q ;
wire \REG_BANK|Mux36~3_combout ;
wire \REG_BANK|banco[20][27]~q ;
wire \REG_BANK|banco[24][27]~q ;
wire \REG_BANK|banco[16][27]~q ;
wire \REG_BANK|Mux36~4_combout ;
wire \REG_BANK|banco[28][27]~q ;
wire \REG_BANK|Mux36~5_combout ;
wire \REG_BANK|Mux36~6_combout ;
wire \REG_BANK|banco[27][27]~q ;
wire \REG_BANK|banco[23][27]~q ;
wire \REG_BANK|banco[19][27]~q ;
wire \REG_BANK|Mux36~7_combout ;
wire \REG_BANK|banco[31][27]~q ;
wire \REG_BANK|Mux36~8_combout ;
wire \REG_BANK|Mux36~9_combout ;
wire \REG_BANK|banco[9][27]~q ;
wire \REG_BANK|banco[10][27]~q ;
wire \REG_BANK|banco[8][27]~q ;
wire \REG_BANK|Mux36~10_combout ;
wire \REG_BANK|banco[11][27]~q ;
wire \REG_BANK|Mux36~11_combout ;
wire \REG_BANK|banco[6][27]~q ;
wire \REG_BANK|banco[5][27]~q ;
wire \REG_BANK|banco[4][27]~q ;
wire \REG_BANK|Mux36~12_combout ;
wire \REG_BANK|banco[7][27]~q ;
wire \REG_BANK|Mux36~13_combout ;
wire \REG_BANK|banco[3][27]~q ;
wire \REG_BANK|banco[1][27]~q ;
wire \REG_BANK|Mux36~14_combout ;
wire \REG_BANK|banco[2][27]~q ;
wire \REG_BANK|Mux36~15_combout ;
wire \REG_BANK|Mux36~16_combout ;
wire \REG_BANK|banco[14][27]~q ;
wire \REG_BANK|banco[13][27]~q ;
wire \REG_BANK|banco[12][27]~q ;
wire \REG_BANK|Mux36~17_combout ;
wire \REG_BANK|banco[15][27]~q ;
wire \REG_BANK|Mux36~18_combout ;
wire \REG_BANK|Mux36~19_combout ;
wire \REG_BANK|Mux36~20_combout ;
wire \REG_BANK|banco[25][26]~q ;
wire \REG_BANK|banco[17][26]~q ;
wire \REG_BANK|Mux37~0_combout ;
wire \REG_BANK|banco[29][26]~q ;
wire \REG_BANK|Mux37~1_combout ;
wire \REG_BANK|banco[26][26]~q ;
wire \REG_BANK|banco[22][26]~q ;
wire \REG_BANK|banco[18][26]~q ;
wire \REG_BANK|Mux37~2_combout ;
wire \REG_BANK|banco[30][26]~q ;
wire \REG_BANK|Mux37~3_combout ;
wire \REG_BANK|banco[24][26]~q ;
wire \REG_BANK|banco[20][26]~q ;
wire \REG_BANK|banco[16][26]~q ;
wire \REG_BANK|Mux37~4_combout ;
wire \REG_BANK|banco[28][26]~q ;
wire \REG_BANK|Mux37~5_combout ;
wire \REG_BANK|Mux37~6_combout ;
wire \REG_BANK|banco[23][26]~q ;
wire \REG_BANK|banco[27][26]~q ;
wire \REG_BANK|banco[19][26]~q ;
wire \REG_BANK|Mux37~7_combout ;
wire \REG_BANK|banco[31][26]~q ;
wire \REG_BANK|Mux37~8_combout ;
wire \REG_BANK|Mux37~9_combout ;
wire \REG_BANK|banco[6][26]~q ;
wire \REG_BANK|banco[5][26]~q ;
wire \REG_BANK|banco[4][26]~q ;
wire \REG_BANK|Mux37~10_combout ;
wire \REG_BANK|banco[7][26]~q ;
wire \REG_BANK|Mux37~11_combout ;
wire \REG_BANK|banco[9][26]~q ;
wire \REG_BANK|banco[10][26]~q ;
wire \REG_BANK|banco[8][26]~q ;
wire \REG_BANK|Mux37~12_combout ;
wire \REG_BANK|banco[11][26]~q ;
wire \REG_BANK|Mux37~13_combout ;
wire \REG_BANK|banco[3][26]~q ;
wire \REG_BANK|banco[1][26]~q ;
wire \REG_BANK|Mux37~14_combout ;
wire \REG_BANK|banco[2][26]~q ;
wire \REG_BANK|Mux37~15_combout ;
wire \REG_BANK|Mux37~16_combout ;
wire \REG_BANK|banco[14][26]~q ;
wire \REG_BANK|banco[13][26]~q ;
wire \REG_BANK|banco[12][26]~q ;
wire \REG_BANK|Mux37~17_combout ;
wire \REG_BANK|banco[15][26]~q ;
wire \REG_BANK|Mux37~18_combout ;
wire \REG_BANK|Mux37~19_combout ;
wire \REG_BANK|Mux37~20_combout ;
wire \ALU|Add0~51 ;
wire \ALU|Add0~53 ;
wire \ALU|Add0~54_combout ;
wire \ALU|out[27]~298_combout ;
wire \ALU|out[27]~299_combout ;
wire \ALU|out[27]~300_combout ;
wire \ALU|ShiftLeft0~57_combout ;
wire \ALU|ShiftLeft0~47_combout ;
wire \ALU|ShiftLeft0~48_combout ;
wire \ALU|out[27]~301_combout ;
wire \ALU|out[27]~302_combout ;
wire \ALU|out[27]~303_combout ;
wire \ALU|out[27]~304_combout ;
wire \ALU|Add1~51 ;
wire \ALU|Add1~53 ;
wire \ALU|Add1~54_combout ;
wire \ALU|out[27]~305_combout ;
wire \ALU|out[27]~306_combout ;
wire \ALU|out[27]~307_combout ;
wire \REG_BANK|banco[25][27]~q ;
wire \REG_BANK|outA[27]~88_combout ;
wire \REG_BANK|outA[27]~89_combout ;
wire \REG_BANK|outA[27]~90_combout ;
wire \REG_BANK|outA[27]~91_combout ;
wire \REG_BANK|outA[27]~92_combout ;
wire \REG_BANK|outA[27]~93_combout ;
wire \REG_BANK|outA[27]~94_combout ;
wire \REG_BANK|outA[27]~95_combout ;
wire \REG_BANK|outA[27]~96_combout ;
wire \REG_BANK|outA[27]~97_combout ;
wire \REG_BANK|outA[27]~98_combout ;
wire \REG_BANK|outA[27]~99_combout ;
wire \REG_BANK|outA[27]~100_combout ;
wire \REG_BANK|outA[27]~101_combout ;
wire \REG_BANK|outA[27]~102_combout ;
wire \REG_BANK|outA[27]~103_combout ;
wire \REG_BANK|outA[27]~104_combout ;
wire \REG_BANK|outA[27]~105_combout ;
wire \REG_BANK|outA[27]~106_combout ;
wire \REG_BANK|outA[27]~107_combout ;
wire \REG_BANK|outA[27]~108_combout ;
wire \REG_BANK|outA[27]~109_combout ;
wire \ALU|Add2~55 ;
wire \ALU|Add2~56_combout ;
wire \ALU|out[28]~621_combout ;
wire \ALU|out[28]~548_combout ;
wire \ALU|out[28]~549_combout ;
wire \ALU|out[28]~550_combout ;
wire \ALU|ShiftLeft1~10_combout ;
wire \ALU|ShiftLeft1~83_combout ;
wire \ALU|out[28]~551_combout ;
wire \ALU|out[28]~552_combout ;
wire \ALU|out[28]~553_combout ;
wire \ALU|out[28]~554_combout ;
wire \ALU|out[28]~555_combout ;
wire \ALU|out[28]~556_combout ;
wire \REG_BANK|banco[25][28]~q ;
wire \REG_BANK|banco[17][28]~q ;
wire \REG_BANK|Mux35~0_combout ;
wire \REG_BANK|banco[29][28]~q ;
wire \REG_BANK|Mux35~1_combout ;
wire \REG_BANK|banco[26][28]~q ;
wire \REG_BANK|banco[22][28]~q ;
wire \REG_BANK|banco[18][28]~q ;
wire \REG_BANK|Mux35~2_combout ;
wire \REG_BANK|banco[30][28]~q ;
wire \REG_BANK|Mux35~3_combout ;
wire \REG_BANK|banco[24][28]~q ;
wire \REG_BANK|banco[20][28]~q ;
wire \REG_BANK|banco[16][28]~q ;
wire \REG_BANK|Mux35~4_combout ;
wire \REG_BANK|banco[28][28]~q ;
wire \REG_BANK|Mux35~5_combout ;
wire \REG_BANK|Mux35~6_combout ;
wire \REG_BANK|banco[23][28]~q ;
wire \REG_BANK|banco[27][28]~q ;
wire \REG_BANK|banco[19][28]~q ;
wire \REG_BANK|Mux35~7_combout ;
wire \REG_BANK|banco[31][28]~q ;
wire \REG_BANK|Mux35~8_combout ;
wire \REG_BANK|Mux35~9_combout ;
wire \REG_BANK|banco[6][28]~q ;
wire \REG_BANK|banco[5][28]~q ;
wire \REG_BANK|banco[4][28]~q ;
wire \REG_BANK|Mux35~10_combout ;
wire \REG_BANK|banco[7][28]~q ;
wire \REG_BANK|Mux35~11_combout ;
wire \REG_BANK|banco[9][28]~q ;
wire \REG_BANK|banco[10][28]~q ;
wire \REG_BANK|banco[8][28]~q ;
wire \REG_BANK|Mux35~12_combout ;
wire \REG_BANK|banco[11][28]~q ;
wire \REG_BANK|Mux35~13_combout ;
wire \REG_BANK|banco[3][28]~q ;
wire \REG_BANK|banco[1][28]~q ;
wire \REG_BANK|Mux35~14_combout ;
wire \REG_BANK|banco[2][28]~q ;
wire \REG_BANK|Mux35~15_combout ;
wire \REG_BANK|Mux35~16_combout ;
wire \REG_BANK|banco[14][28]~q ;
wire \REG_BANK|banco[13][28]~q ;
wire \REG_BANK|banco[12][28]~q ;
wire \REG_BANK|Mux35~17_combout ;
wire \REG_BANK|banco[15][28]~q ;
wire \REG_BANK|Mux35~18_combout ;
wire \REG_BANK|Mux35~19_combout ;
wire \REG_BANK|Mux35~20_combout ;
wire \ALU|Add1~55 ;
wire \ALU|Add1~56_combout ;
wire \ALU|Add0~55 ;
wire \ALU|Add0~56_combout ;
wire \ALU|out[28]~557_combout ;
wire \ALU|ShiftLeft0~28_combout ;
wire \ALU|ShiftLeft0~26_combout ;
wire \ALU|out[28]~558_combout ;
wire \ALU|out[28]~559_combout ;
wire \ALU|out[28]~560_combout ;
wire \ALU|out[28]~561_combout ;
wire \ALU|out[28]~562_combout ;
wire \ALU|out[28]~622_combout ;
wire \ALU|out[28]~563_combout ;
wire \ALU|out[28]~564_combout ;
wire \ALU|out[28]~565_combout ;
wire \ALU|out[28]~566_combout ;
wire \ALU|out[28]~567_combout ;
wire \REG_BANK|banco[21][28]~q ;
wire \REG_BANK|outA[28]~66_combout ;
wire \REG_BANK|outA[28]~67_combout ;
wire \REG_BANK|outA[28]~68_combout ;
wire \REG_BANK|outA[28]~69_combout ;
wire \REG_BANK|outA[28]~70_combout ;
wire \REG_BANK|outA[28]~71_combout ;
wire \REG_BANK|outA[28]~72_combout ;
wire \REG_BANK|outA[28]~73_combout ;
wire \REG_BANK|outA[28]~74_combout ;
wire \REG_BANK|outA[28]~75_combout ;
wire \REG_BANK|outA[28]~76_combout ;
wire \REG_BANK|outA[28]~77_combout ;
wire \REG_BANK|outA[28]~78_combout ;
wire \REG_BANK|outA[28]~79_combout ;
wire \REG_BANK|outA[28]~80_combout ;
wire \REG_BANK|outA[28]~81_combout ;
wire \REG_BANK|outA[28]~82_combout ;
wire \REG_BANK|outA[28]~83_combout ;
wire \REG_BANK|outA[28]~84_combout ;
wire \REG_BANK|outA[28]~85_combout ;
wire \REG_BANK|outA[28]~86_combout ;
wire \REG_BANK|outA[28]~87_combout ;
wire \ALU|ShiftRight3~11_combout ;
wire \ALU|ShiftRight3~12_combout ;
wire \ALU|ShiftRight2~6_combout ;
wire \ALU|out[19]~75_combout ;
wire \ALU|ShiftRight3~17_combout ;
wire \ALU|out[19]~77_combout ;
wire \ALU|out[19]~78_combout ;
wire \ALU|out[19]~79_combout ;
wire \ALU|Add2~38_combout ;
wire \ALU|out[19]~80_combout ;
wire \ALU|ShiftRight3~19_combout ;
wire \ALU|out[19]~81_combout ;
wire \ALU|out[19]~82_combout ;
wire \ALU|out[19]~83_combout ;
wire \ALU|out[19]~84_combout ;
wire \ALU|out[19]~85_combout ;
wire \ALU|out[19]~86_combout ;
wire \ALU|ShiftRight1~21_combout ;
wire \ALU|out[19]~88_combout ;
wire \ALU|out[19]~89_combout ;
wire \ALU|out[19]~90_combout ;
wire \ALU|ShiftRight1~23_combout ;
wire \ALU|out[19]~91_combout ;
wire \ALU|Add1~38_combout ;
wire \ALU|out[19]~92_combout ;
wire \ALU|Add0~38_combout ;
wire \ALU|out[19]~93_combout ;
wire \ALU|out[19]~94_combout ;
wire \ALU|out[19]~95_combout ;
wire \ALU|out[19]~96_combout ;
wire \REG_BANK|banco[25][19]~q ;
wire \REG_BANK|outA[19]~264_combout ;
wire \REG_BANK|outA[19]~265_combout ;
wire \REG_BANK|outA[19]~266_combout ;
wire \REG_BANK|outA[19]~267_combout ;
wire \REG_BANK|outA[19]~268_combout ;
wire \REG_BANK|outA[19]~269_combout ;
wire \REG_BANK|outA[19]~270_combout ;
wire \REG_BANK|outA[19]~271_combout ;
wire \REG_BANK|outA[19]~272_combout ;
wire \REG_BANK|outA[19]~273_combout ;
wire \REG_BANK|outA[19]~274_combout ;
wire \REG_BANK|outA[19]~275_combout ;
wire \REG_BANK|outA[19]~276_combout ;
wire \REG_BANK|outA[19]~277_combout ;
wire \REG_BANK|outA[19]~278_combout ;
wire \REG_BANK|outA[19]~279_combout ;
wire \REG_BANK|outA[19]~280_combout ;
wire \REG_BANK|outA[19]~281_combout ;
wire \REG_BANK|outA[19]~282_combout ;
wire \REG_BANK|outA[19]~283_combout ;
wire \REG_BANK|outA[19]~284_combout ;
wire \REG_BANK|outA[19]~285_combout ;
wire \ALU|ShiftRight3~5_combout ;
wire \ALU|ShiftRight2~13_combout ;
wire \ALU|out[4]~450_combout ;
wire \ALU|out[4]~488_combout ;
wire \ALU|out[4]~489_combout ;
wire \ALU|out[4]~490_combout ;
wire \ALU|out[4]~491_combout ;
wire \ALU|out[4]~492_combout ;
wire \ALU|Add2~8_combout ;
wire \ALU|out[4]~493_combout ;
wire \ALU|out[4]~494_combout ;
wire \ALU|out[4]~495_combout ;
wire \ALU|out[4]~496_combout ;
wire \ALU|out[4]~497_combout ;
wire \ALU|out[4]~498_combout ;
wire \ALU|out[4]~499_combout ;
wire \ALU|out[4]~500_combout ;
wire \ALU|out[4]~501_combout ;
wire \ALU|Add1~8_combout ;
wire \ALU|Add0~8_combout ;
wire \ALU|out[4]~502_combout ;
wire \ALU|out[4]~503_combout ;
wire \ALU|out[4]~504_combout ;
wire \ALU|out[4]~505_combout ;
wire \ALU|out[4]~506_combout ;
wire \REG_BANK|banco[21][4]~q ;
wire \REG_BANK|Mux59~0_combout ;
wire \REG_BANK|Mux59~1_combout ;
wire \REG_BANK|Mux59~2_combout ;
wire \REG_BANK|Mux59~3_combout ;
wire \REG_BANK|Mux59~4_combout ;
wire \REG_BANK|Mux59~5_combout ;
wire \REG_BANK|Mux59~6_combout ;
wire \REG_BANK|Mux59~7_combout ;
wire \REG_BANK|Mux59~8_combout ;
wire \REG_BANK|Mux59~9_combout ;
wire \REG_BANK|Mux59~10_combout ;
wire \REG_BANK|Mux59~11_combout ;
wire \REG_BANK|Mux59~12_combout ;
wire \REG_BANK|Mux59~13_combout ;
wire \REG_BANK|Mux59~14_combout ;
wire \REG_BANK|Mux59~15_combout ;
wire \REG_BANK|Mux59~16_combout ;
wire \REG_BANK|Mux59~17_combout ;
wire \REG_BANK|Mux59~18_combout ;
wire \REG_BANK|Mux59~19_combout ;
wire \REG_BANK|Mux59~20_combout ;
wire \ALU|out[9]~190_combout ;
wire \ALU|out[6]~409_combout ;
wire \ALU|out[6]~411_combout ;
wire \ALU|out[6]~412_combout ;
wire \ALU|out[6]~413_combout ;
wire \ALU|Add1~12_combout ;
wire \ALU|Add0~12_combout ;
wire \ALU|out[6]~414_combout ;
wire \ALU|out[6]~415_combout ;
wire \ALU|out[6]~416_combout ;
wire \ALU|out[6]~417_combout ;
wire \ALU|out[6]~418_combout ;
wire \ALU|out[6]~419_combout ;
wire \ALU|out[6]~421_combout ;
wire \ALU|out[6]~422_combout ;
wire \ALU|out[6]~423_combout ;
wire \ALU|out[6]~424_combout ;
wire \ALU|out[6]~425_combout ;
wire \ALU|Add2~12_combout ;
wire \ALU|out[6]~426_combout ;
wire \ALU|out[6]~427_combout ;
wire \REG_BANK|banco[21][6]~q ;
wire \REG_BANK|outA[6]~550_combout ;
wire \REG_BANK|outA[6]~551_combout ;
wire \REG_BANK|outA[6]~552_combout ;
wire \REG_BANK|outA[6]~553_combout ;
wire \REG_BANK|outA[6]~554_combout ;
wire \REG_BANK|outA[6]~555_combout ;
wire \REG_BANK|outA[6]~556_combout ;
wire \REG_BANK|outA[6]~557_combout ;
wire \REG_BANK|outA[6]~558_combout ;
wire \REG_BANK|outA[6]~559_combout ;
wire \REG_BANK|outA[6]~560_combout ;
wire \REG_BANK|outA[6]~561_combout ;
wire \REG_BANK|outA[6]~562_combout ;
wire \REG_BANK|outA[6]~563_combout ;
wire \REG_BANK|outA[6]~564_combout ;
wire \REG_BANK|outA[6]~565_combout ;
wire \REG_BANK|outA[6]~566_combout ;
wire \REG_BANK|outA[6]~567_combout ;
wire \REG_BANK|outA[6]~568_combout ;
wire \REG_BANK|outA[6]~569_combout ;
wire \REG_BANK|outA[6]~570_combout ;
wire \REG_BANK|outA[6]~571_combout ;
wire \ALU|ShiftRight1~47_combout ;
wire \ALU|out[3]~239_combout ;
wire \ALU|out[3]~240_combout ;
wire \ALU|out[3]~241_combout ;
wire \ALU|out[3]~242_combout ;
wire \ALU|out[3]~243_combout ;
wire \ALU|out[3]~244_combout ;
wire \ALU|Add1~6_combout ;
wire \ALU|Add0~6_combout ;
wire \ALU|out[3]~245_combout ;
wire \ALU|out[3]~246_combout ;
wire \ALU|out[3]~247_combout ;
wire \ALU|out[3]~248_combout ;
wire \ALU|out[3]~249_combout ;
wire \ALU|out[3]~251_combout ;
wire \ALU|out[3]~252_combout ;
wire \ALU|out[3]~253_combout ;
wire \ALU|out[3]~254_combout ;
wire \ALU|out[3]~255_combout ;
wire \ALU|Add2~6_combout ;
wire \ALU|out[3]~256_combout ;
wire \ALU|out[3]~257_combout ;
wire \ALU|out[3]~258_combout ;
wire \ALU|out[3]~259_combout ;
wire \REG_BANK|banco[25][3]~q ;
wire \REG_BANK|Mux60~0_combout ;
wire \REG_BANK|Mux60~1_combout ;
wire \REG_BANK|Mux60~2_combout ;
wire \REG_BANK|Mux60~3_combout ;
wire \REG_BANK|Mux60~4_combout ;
wire \REG_BANK|Mux60~5_combout ;
wire \REG_BANK|Mux60~6_combout ;
wire \REG_BANK|Mux60~7_combout ;
wire \REG_BANK|Mux60~8_combout ;
wire \REG_BANK|Mux60~9_combout ;
wire \REG_BANK|Mux60~10_combout ;
wire \REG_BANK|Mux60~11_combout ;
wire \REG_BANK|Mux60~12_combout ;
wire \REG_BANK|Mux60~13_combout ;
wire \REG_BANK|Mux60~14_combout ;
wire \REG_BANK|Mux60~15_combout ;
wire \REG_BANK|Mux60~16_combout ;
wire \REG_BANK|Mux60~17_combout ;
wire \REG_BANK|Mux60~18_combout ;
wire \REG_BANK|Mux60~19_combout ;
wire \REG_BANK|Mux60~20_combout ;
wire \ALU|out[26]~623_combout ;
wire \ALU|out[26]~568_combout ;
wire \ALU|ShiftLeft0~29_combout ;
wire \ALU|out[26]~569_combout ;
wire \ALU|out[26]~570_combout ;
wire \ALU|out[26]~571_combout ;
wire \ALU|out[26]~572_combout ;
wire \ALU|out[26]~573_combout ;
wire \ALU|out[26]~574_combout ;
wire \ALU|out[26]~575_combout ;
wire \ALU|out[26]~576_combout ;
wire \ALU|Add2~52_combout ;
wire \ALU|out[26]~624_combout ;
wire \ALU|ShiftLeft1~11_combout ;
wire \ALU|out[26]~625_combout ;
wire \ALU|out[26]~577_combout ;
wire \ALU|out[26]~578_combout ;
wire \ALU|out[26]~579_combout ;
wire \ALU|out[26]~580_combout ;
wire \ALU|out[26]~581_combout ;
wire \ALU|out[26]~582_combout ;
wire \ALU|Add0~52_combout ;
wire \ALU|Add1~52_combout ;
wire \ALU|out[26]~583_combout ;
wire \ALU|out[26]~584_combout ;
wire \REG_BANK|banco[21][26]~q ;
wire \REG_BANK|outA[26]~110_combout ;
wire \REG_BANK|outA[26]~111_combout ;
wire \REG_BANK|outA[26]~112_combout ;
wire \REG_BANK|outA[26]~113_combout ;
wire \REG_BANK|outA[26]~114_combout ;
wire \REG_BANK|outA[26]~115_combout ;
wire \REG_BANK|outA[26]~116_combout ;
wire \REG_BANK|outA[26]~117_combout ;
wire \REG_BANK|outA[26]~118_combout ;
wire \REG_BANK|outA[26]~119_combout ;
wire \REG_BANK|outA[26]~120_combout ;
wire \REG_BANK|outA[26]~121_combout ;
wire \REG_BANK|outA[26]~122_combout ;
wire \REG_BANK|outA[26]~123_combout ;
wire \REG_BANK|outA[26]~124_combout ;
wire \REG_BANK|outA[26]~125_combout ;
wire \REG_BANK|outA[26]~126_combout ;
wire \REG_BANK|outA[26]~127_combout ;
wire \REG_BANK|outA[26]~128_combout ;
wire \REG_BANK|outA[26]~129_combout ;
wire \REG_BANK|outA[26]~130_combout ;
wire \REG_BANK|outA[26]~131_combout ;
wire \ALU|ShiftLeft1~41_combout ;
wire \ALU|ShiftLeft1~39_combout ;
wire \ALU|out[29]~585_combout ;
wire \ALU|out[29]~586_combout ;
wire \ALU|out[29]~587_combout ;
wire \ALU|out[29]~588_combout ;
wire \ALU|out[29]~589_combout ;
wire \ALU|out[29]~590_combout ;
wire \ALU|out~591_combout ;
wire \ALU|Add2~57 ;
wire \ALU|Add2~58_combout ;
wire \ALU|out[29]~592_combout ;
wire \ALU|out[29]~593_combout ;
wire \REG_BANK|banco[21][29]~q ;
wire \REG_BANK|banco[17][29]~q ;
wire \REG_BANK|Mux34~0_combout ;
wire \REG_BANK|banco[29][29]~q ;
wire \REG_BANK|Mux34~1_combout ;
wire \REG_BANK|banco[22][29]~q ;
wire \REG_BANK|banco[26][29]~q ;
wire \REG_BANK|banco[18][29]~q ;
wire \REG_BANK|Mux34~2_combout ;
wire \REG_BANK|banco[30][29]~q ;
wire \REG_BANK|Mux34~3_combout ;
wire \REG_BANK|banco[20][29]~q ;
wire \REG_BANK|banco[24][29]~q ;
wire \REG_BANK|banco[16][29]~q ;
wire \REG_BANK|Mux34~4_combout ;
wire \REG_BANK|banco[28][29]~q ;
wire \REG_BANK|Mux34~5_combout ;
wire \REG_BANK|Mux34~6_combout ;
wire \REG_BANK|banco[27][29]~q ;
wire \REG_BANK|banco[23][29]~q ;
wire \REG_BANK|banco[19][29]~q ;
wire \REG_BANK|Mux34~7_combout ;
wire \REG_BANK|banco[31][29]~q ;
wire \REG_BANK|Mux34~8_combout ;
wire \REG_BANK|Mux34~9_combout ;
wire \REG_BANK|banco[9][29]~q ;
wire \REG_BANK|banco[10][29]~q ;
wire \REG_BANK|banco[8][29]~q ;
wire \REG_BANK|Mux34~10_combout ;
wire \REG_BANK|banco[11][29]~q ;
wire \REG_BANK|Mux34~11_combout ;
wire \REG_BANK|banco[6][29]~q ;
wire \REG_BANK|banco[5][29]~q ;
wire \REG_BANK|banco[4][29]~q ;
wire \REG_BANK|Mux34~12_combout ;
wire \REG_BANK|banco[7][29]~q ;
wire \REG_BANK|Mux34~13_combout ;
wire \REG_BANK|banco[3][29]~q ;
wire \REG_BANK|banco[1][29]~q ;
wire \REG_BANK|Mux34~14_combout ;
wire \REG_BANK|banco[2][29]~q ;
wire \REG_BANK|Mux34~15_combout ;
wire \REG_BANK|Mux34~16_combout ;
wire \REG_BANK|banco[14][29]~q ;
wire \REG_BANK|banco[13][29]~q ;
wire \REG_BANK|banco[12][29]~q ;
wire \REG_BANK|Mux34~17_combout ;
wire \REG_BANK|banco[15][29]~q ;
wire \REG_BANK|Mux34~18_combout ;
wire \REG_BANK|Mux34~19_combout ;
wire \REG_BANK|Mux34~20_combout ;
wire \ALU|Add1~57 ;
wire \ALU|Add1~58_combout ;
wire \ALU|Add0~57 ;
wire \ALU|Add0~58_combout ;
wire \ALU|out[29]~594_combout ;
wire \ALU|out[29]~595_combout ;
wire \ALU|ShiftLeft0~45_combout ;
wire \ALU|out[29]~596_combout ;
wire \ALU|out[29]~597_combout ;
wire \ALU|out[29]~598_combout ;
wire \ALU|out[29]~599_combout ;
wire \ALU|out[29]~600_combout ;
wire \ALU|out[29]~601_combout ;
wire \ALU|out[29]~602_combout ;
wire \ALU|out[29]~603_combout ;
wire \ALU|out[29]~604_combout ;
wire \REG_BANK|banco[25][29]~q ;
wire \REG_BANK|outA[29]~44_combout ;
wire \REG_BANK|outA[29]~45_combout ;
wire \REG_BANK|outA[29]~46_combout ;
wire \REG_BANK|outA[29]~47_combout ;
wire \REG_BANK|outA[29]~48_combout ;
wire \REG_BANK|outA[29]~49_combout ;
wire \REG_BANK|outA[29]~50_combout ;
wire \REG_BANK|outA[29]~51_combout ;
wire \REG_BANK|outA[29]~52_combout ;
wire \REG_BANK|outA[29]~53_combout ;
wire \REG_BANK|outA[29]~54_combout ;
wire \REG_BANK|outA[29]~55_combout ;
wire \REG_BANK|outA[29]~56_combout ;
wire \REG_BANK|outA[29]~57_combout ;
wire \REG_BANK|outA[29]~58_combout ;
wire \REG_BANK|outA[29]~59_combout ;
wire \REG_BANK|outA[29]~60_combout ;
wire \REG_BANK|outA[29]~61_combout ;
wire \REG_BANK|outA[29]~62_combout ;
wire \REG_BANK|outA[29]~63_combout ;
wire \REG_BANK|outA[29]~64_combout ;
wire \REG_BANK|outA[29]~65_combout ;
wire \ALU|Add2~59 ;
wire \ALU|Add2~60_combout ;
wire \ALU|Selector33~2_combout ;
wire \ALU|ShiftRight2~1_combout ;
wire \ALU|Selector33~3_combout ;
wire \ALU|Selector33~4_combout ;
wire \ALU|Selector33~5_combout ;
wire \ALU|Selector33~6_combout ;
wire \ALU|Selector33~7_combout ;
wire \ALU|Selector33~8_combout ;
wire \ALU|Selector33~9_combout ;
wire \ALU|Selector33~10_combout ;
wire \ALU|Selector33~14_combout ;
wire \ALU|Selector33~11_combout ;
wire \ALU|Selector33~12_combout ;
wire \ALU|Selector33~13_combout ;
wire \ALU|Selector1~15_combout ;
wire \ALU|Selector1~2_combout ;
wire \ALU|Selector1~3_combout ;
wire \ALU|Selector1~4_combout ;
wire \ALU|Selector1~5_combout ;
wire \ALU|Selector1~6_combout ;
wire \ALU|ShiftRight0~0_combout ;
wire \ALU|Selector1~8_combout ;
wire \ALU|Selector1~9_combout ;
wire \ALU|Selector1~10_combout ;
wire \ALU|Selector1~11_combout ;
wire \ALU|Add0~59 ;
wire \ALU|Add0~60_combout ;
wire \ALU|Add1~59 ;
wire \ALU|Add1~60_combout ;
wire \ALU|Selector1~12_combout ;
wire \ALU|Selector1~13_combout ;
wire \ALU|Selector1~14_combout ;
wire \ALU|out[30]~605_combout ;
wire \REG_BANK|banco[21][30]~q ;
wire \REG_BANK|Mux33~0_combout ;
wire \REG_BANK|Mux33~1_combout ;
wire \REG_BANK|Mux33~2_combout ;
wire \REG_BANK|Mux33~3_combout ;
wire \REG_BANK|Mux33~4_combout ;
wire \REG_BANK|Mux33~5_combout ;
wire \REG_BANK|Mux33~6_combout ;
wire \REG_BANK|Mux33~7_combout ;
wire \REG_BANK|Mux33~8_combout ;
wire \REG_BANK|Mux33~9_combout ;
wire \REG_BANK|Mux33~10_combout ;
wire \REG_BANK|Mux33~11_combout ;
wire \REG_BANK|Mux33~12_combout ;
wire \REG_BANK|Mux33~13_combout ;
wire \REG_BANK|Mux33~14_combout ;
wire \REG_BANK|Mux33~15_combout ;
wire \REG_BANK|Mux33~16_combout ;
wire \REG_BANK|Mux33~17_combout ;
wire \REG_BANK|Mux33~18_combout ;
wire \REG_BANK|Mux33~19_combout ;
wire \REG_BANK|Mux33~20_combout ;
wire \ALU|Add1~61 ;
wire \ALU|Add1~62_combout ;
wire \ALU|Selector0~0_combout ;
wire \ALU|Selector0~1_combout ;
wire \ALU|Selector0~2_combout ;
wire \ALU|Selector0~3_combout ;
wire \ALU|Selector0~4_combout ;
wire \ALU|Selector0~5_combout ;
wire \ALU|Selector0~6_combout ;
wire \ALU|Selector0~7_combout ;
wire \ALU|Selector0~8_combout ;
wire \ALU|Selector0~9_combout ;
wire \ALU|Add0~61 ;
wire \ALU|Add0~62_combout ;
wire \ALU|Selector0~10_combout ;
wire \ALU|Selector0~11_combout ;
wire \DECODER|WideOr0~0_combout ;
wire \DECODER|WideOr1~0_combout ;
wire \DECODER|imm[31]~0_combout ;
wire \ALU|Selector32~1_combout ;
wire \ALU|Selector32~2_combout ;
wire \ALU|Add2~61 ;
wire \ALU|Add2~62_combout ;
wire \ALU|Selector32~3_combout ;
wire \ALU|Selector32~4_combout ;
wire \ALU|Selector32~5_combout ;
wire \ALU|Selector32~6_combout ;
wire \ALU|Selector32~7_combout ;
wire \ALU|Selector32~8_combout ;
wire \ALU|Selector32~9_combout ;
wire \ALU|Selector32~10_combout ;
wire \ALU|Selector32~11_combout ;
wire \ALU|N~0_combout ;
wire \REG_BANK|banco[25][31]~q ;
wire \REG_BANK|outA[31]~0_combout ;
wire \REG_BANK|outA[31]~1_combout ;
wire \REG_BANK|outA[31]~2_combout ;
wire \REG_BANK|outA[31]~3_combout ;
wire \REG_BANK|outA[31]~4_combout ;
wire \REG_BANK|outA[31]~5_combout ;
wire \REG_BANK|outA[31]~6_combout ;
wire \REG_BANK|outA[31]~7_combout ;
wire \REG_BANK|outA[31]~8_combout ;
wire \REG_BANK|outA[31]~9_combout ;
wire \REG_BANK|outA[31]~10_combout ;
wire \REG_BANK|outA[31]~11_combout ;
wire \REG_BANK|outA[31]~12_combout ;
wire \REG_BANK|outA[31]~13_combout ;
wire \REG_BANK|outA[31]~14_combout ;
wire \REG_BANK|outA[31]~15_combout ;
wire \REG_BANK|outA[31]~16_combout ;
wire \REG_BANK|outA[31]~17_combout ;
wire \REG_BANK|outA[31]~18_combout ;
wire \REG_BANK|outA[31]~19_combout ;
wire \REG_BANK|outA[31]~20_combout ;
wire \JMP|Add0~61 ;
wire \JMP|Add0~62_combout ;
wire \JMP|pc1[30]~86 ;
wire \JMP|pc1[31]~87_combout ;
wire \JMP|pc2~10_combout ;
wire \IFU|Add0~0_combout ;
wire \IFU|pc[30]~87 ;
wire \IFU|pc[31]~88_combout ;
wire \REG_BANK|outA[31]~21_combout ;
wire \ALU|ShiftRight1~4_combout ;
wire \ALU|ShiftRight0~10_combout ;
wire \ALU|ShiftRight0~11_combout ;
wire \ALU|ShiftRight0~13_combout ;
wire \ALU|ShiftRight0~20_combout ;
wire \ALU|ShiftRight0~21_combout ;
wire \ALU|ShiftRight0~22_combout ;
wire \ALU|ShiftRight0~23_combout ;
wire \ALU|Selector31~0_combout ;
wire \ALU|LessThan1~1_cout ;
wire \ALU|LessThan1~3_cout ;
wire \ALU|LessThan1~5_cout ;
wire \ALU|LessThan1~7_cout ;
wire \ALU|LessThan1~9_cout ;
wire \ALU|LessThan1~11_cout ;
wire \ALU|LessThan1~13_cout ;
wire \ALU|LessThan1~15_cout ;
wire \ALU|LessThan1~17_cout ;
wire \ALU|LessThan1~19_cout ;
wire \ALU|LessThan1~21_cout ;
wire \ALU|LessThan1~23_cout ;
wire \ALU|LessThan1~25_cout ;
wire \ALU|LessThan1~27_cout ;
wire \ALU|LessThan1~29_cout ;
wire \ALU|LessThan1~31_cout ;
wire \ALU|LessThan1~33_cout ;
wire \ALU|LessThan1~35_cout ;
wire \ALU|LessThan1~37_cout ;
wire \ALU|LessThan1~39_cout ;
wire \ALU|LessThan1~41_cout ;
wire \ALU|LessThan1~43_cout ;
wire \ALU|LessThan1~45_cout ;
wire \ALU|LessThan1~47_cout ;
wire \ALU|LessThan1~49_cout ;
wire \ALU|LessThan1~51_cout ;
wire \ALU|LessThan1~53_cout ;
wire \ALU|LessThan1~55_cout ;
wire \ALU|LessThan1~57_cout ;
wire \ALU|LessThan1~59_cout ;
wire \ALU|LessThan1~61_cout ;
wire \ALU|LessThan1~62_combout ;
wire \ALU|Selector31~1_combout ;
wire \ALU|Selector31~2_combout ;
wire \ALU|out[0]~141_combout ;
wire \ALU|out[0]~142_combout ;
wire \ALU|out[0]~143_combout ;
wire \ALU|out[0]~144_combout ;
wire \ALU|out[0]~145_combout ;
wire \ALU|out[0]~146_combout ;
wire \ALU|Add0~0_combout ;
wire \ALU|Selector31~3_combout ;
wire \ALU|Add1~0_combout ;
wire \ALU|Selector31~4_combout ;
wire \ALU|LessThan0~1_cout ;
wire \ALU|LessThan0~3_cout ;
wire \ALU|LessThan0~5_cout ;
wire \ALU|LessThan0~7_cout ;
wire \ALU|LessThan0~9_cout ;
wire \ALU|LessThan0~11_cout ;
wire \ALU|LessThan0~13_cout ;
wire \ALU|LessThan0~15_cout ;
wire \ALU|LessThan0~17_cout ;
wire \ALU|LessThan0~19_cout ;
wire \ALU|LessThan0~21_cout ;
wire \ALU|LessThan0~23_cout ;
wire \ALU|LessThan0~25_cout ;
wire \ALU|LessThan0~27_cout ;
wire \ALU|LessThan0~29_cout ;
wire \ALU|LessThan0~31_cout ;
wire \ALU|LessThan0~33_cout ;
wire \ALU|LessThan0~35_cout ;
wire \ALU|LessThan0~37_cout ;
wire \ALU|LessThan0~39_cout ;
wire \ALU|LessThan0~41_cout ;
wire \ALU|LessThan0~43_cout ;
wire \ALU|LessThan0~45_cout ;
wire \ALU|LessThan0~47_cout ;
wire \ALU|LessThan0~49_cout ;
wire \ALU|LessThan0~51_cout ;
wire \ALU|LessThan0~53_cout ;
wire \ALU|LessThan0~55_cout ;
wire \ALU|LessThan0~57_cout ;
wire \ALU|LessThan0~59_cout ;
wire \ALU|LessThan0~61_cout ;
wire \ALU|LessThan0~62_combout ;
wire \ALU|Equal6~0_combout ;
wire \ALU|out[0]~147_combout ;
wire \ALU|ShiftRight2~21_combout ;
wire \ALU|ShiftRight2~22_combout ;
wire \ALU|ShiftRight2~23_combout ;
wire \ALU|ShiftRight2~24_combout ;
wire \ALU|Selector63~0_combout ;
wire \ALU|Selector63~1_combout ;
wire \ALU|Selector63~2_combout ;
wire \ALU|Equal7~0_combout ;
wire \ALU|LessThan3~1_cout ;
wire \ALU|LessThan3~3_cout ;
wire \ALU|LessThan3~5_cout ;
wire \ALU|LessThan3~7_cout ;
wire \ALU|LessThan3~9_cout ;
wire \ALU|LessThan3~11_cout ;
wire \ALU|LessThan3~13_cout ;
wire \ALU|LessThan3~15_cout ;
wire \ALU|LessThan3~17_cout ;
wire \ALU|LessThan3~19_cout ;
wire \ALU|LessThan3~21_cout ;
wire \ALU|LessThan3~23_cout ;
wire \ALU|LessThan3~25_cout ;
wire \ALU|LessThan3~27_cout ;
wire \ALU|LessThan3~29_cout ;
wire \ALU|LessThan3~31_cout ;
wire \ALU|LessThan3~33_cout ;
wire \ALU|LessThan3~35_cout ;
wire \ALU|LessThan3~37_cout ;
wire \ALU|LessThan3~39_cout ;
wire \ALU|LessThan3~41_cout ;
wire \ALU|LessThan3~43_cout ;
wire \ALU|LessThan3~45_cout ;
wire \ALU|LessThan3~47_cout ;
wire \ALU|LessThan3~49_cout ;
wire \ALU|LessThan3~51_cout ;
wire \ALU|LessThan3~53_cout ;
wire \ALU|LessThan3~55_cout ;
wire \ALU|LessThan3~57_cout ;
wire \ALU|LessThan3~59_cout ;
wire \ALU|LessThan3~61_cout ;
wire \ALU|LessThan3~62_combout ;
wire \ALU|Selector63~3_combout ;
wire \ALU|Selector63~4_combout ;
wire \ALU|Add2~0_combout ;
wire \ALU|Selector63~5_combout ;
wire \ALU|LessThan2~1_cout ;
wire \ALU|LessThan2~3_cout ;
wire \ALU|LessThan2~5_cout ;
wire \ALU|LessThan2~7_cout ;
wire \ALU|LessThan2~9_cout ;
wire \ALU|LessThan2~11_cout ;
wire \ALU|LessThan2~13_cout ;
wire \ALU|LessThan2~15_cout ;
wire \ALU|LessThan2~17_cout ;
wire \ALU|LessThan2~19_cout ;
wire \ALU|LessThan2~21_cout ;
wire \ALU|LessThan2~23_cout ;
wire \ALU|LessThan2~25_cout ;
wire \ALU|LessThan2~27_cout ;
wire \ALU|LessThan2~29_cout ;
wire \ALU|LessThan2~31_cout ;
wire \ALU|LessThan2~33_cout ;
wire \ALU|LessThan2~35_cout ;
wire \ALU|LessThan2~37_cout ;
wire \ALU|LessThan2~39_cout ;
wire \ALU|LessThan2~41_cout ;
wire \ALU|LessThan2~43_cout ;
wire \ALU|LessThan2~45_cout ;
wire \ALU|LessThan2~47_cout ;
wire \ALU|LessThan2~49_cout ;
wire \ALU|LessThan2~51_cout ;
wire \ALU|LessThan2~53_cout ;
wire \ALU|LessThan2~55_cout ;
wire \ALU|LessThan2~57_cout ;
wire \ALU|LessThan2~59_cout ;
wire \ALU|LessThan2~61_cout ;
wire \ALU|LessThan2~62_combout ;
wire \ALU|out[0]~149_combout ;
wire \ALU|out[0]~150_combout ;
wire \ALU|out[0]~151_combout ;
wire \JMP|Mux0~0_combout ;
wire \JMP|new_jmp1~0_combout ;
wire \JMP|new_jmp1~q ;
wire \JMP|new_jmp2~0_combout ;
wire \JMP|new_jmp2~q ;
wire \JMP|ctrlFetch~0_combout ;
wire \JMP|global_reset~q ;
wire \IFU|Add0~29_combout ;
wire \IFU|pc[2]~30_combout ;
wire \JMP|Add0~4_combout ;
wire \JMP|pc1~30_combout ;
wire \JMP|pc2~0_combout ;
wire \mux_addr|$00000|auto_generated|result_node[0]~0_combout ;
wire \DECODER|curr_aluCtrl~0_combout ;
wire \DECODER|WideOr0~1_combout ;
wire \DECODER|WideOr0~2_combout ;
wire \HALTCtrl|prev_rd~0_combout ;
wire \HALTCtrl|prev_rd~1_combout ;
wire \HALTCtrl|always0~0_combout ;
wire \HALTCtrl|prev_rd~2_combout ;
wire \HALTCtrl|prev_rd~3_combout ;
wire \HALTCtrl|always0~1_combout ;
wire \HALTCtrl|prev_rd~4_combout ;
wire \HALTCtrl|always0~2_combout ;
wire \HALTCtrl|always0~3_combout ;
wire \HALTCtrl|always0~4_combout ;
wire \HALTCtrl|always0~5_combout ;
wire \HALTCtrl|always0~6_combout ;
wire \HALTCtrl|Equal0~0_combout ;
wire \HALTCtrl|always0~7_combout ;
wire \HALTCtrl|halt~q ;
wire \ALU|Equal8~0_combout ;
wire \ALU|Equal8~1_combout ;
wire \ALU|Equal8~2_combout ;
wire \ALU|Equal8~3_combout ;
wire \ALU|Equal8~4_combout ;
wire \ALU|Equal8~5_combout ;
wire \ALU|Equal8~6_combout ;
wire \ALU|Equal8~7_combout ;
wire \ALU|Equal8~8_combout ;
wire \ALU|Equal8~9_combout ;
wire \ALU|Equal8~10_combout ;
wire \ALU|Equal8~11_combout ;
wire \ALU|Equal8~12_combout ;
wire \ALU|Equal8~13_combout ;
wire \enwr~input_o ;
wire \inclock~input_o ;
wire \data[31]~input1 ;
wire \address[0]~input1 ;
wire \address[1]~input1 ;
wire \address[2]~input1 ;
wire \address[3]~input1 ;
wire \address[4]~input1 ;
wire \address[5]~input1 ;
wire \address[6]~input1 ;
wire \address[7]~input1 ;
wire \data[30]~input1 ;
wire \data[29]~input1 ;
wire \data[28]~input1 ;
wire \data[27]~input1 ;
wire \data[26]~input1 ;
wire \data[25]~input1 ;
wire \data[24]~input1 ;
wire \data[23]~input1 ;
wire \data[22]~input1 ;
wire \data[21]~input1 ;
wire \data[20]~input1 ;
wire \data[19]~input1 ;
wire \data[18]~input1 ;
wire \data[17]~input1 ;
wire \data[16]~input1 ;
wire \data[15]~input1 ;
wire \data[14]~input1 ;
wire \data[13]~input1 ;
wire \data[12]~input1 ;
wire \data[11]~input1 ;
wire \data[10]~input1 ;
wire \data[9]~input1 ;
wire \data[8]~input1 ;
wire \data[7]~input1 ;
wire \data[6]~input1 ;
wire \data[5]~input1 ;
wire \data[4]~input1 ;
wire \data[3]~input1 ;
wire \data[2]~input1 ;
wire \data[1]~input1 ;
wire \data[0]~input1 ;
wire [31:0] \ROM|altsyncram_component|auto_generated|q_a ;
wire [5:0] \LATCH_DEC|selA_ ;
wire [31:0] \IFU|pc ;
wire [2:0] \JMP|jmp_type1 ;
wire [4:0] \LATCH_rd22|out ;
wire [5:0] \LATCH_DEC|selOut_ ;
wire [31:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [31:0] \LATCH_busC|out ;
wire [31:0] \JMP|pc1 ;
wire [2:0] \JMP|jmp_type2 ;
wire [31:0] \LATCH_DEC|imm_ ;
wire [4:0] \LATCH_DEC|selB_ ;
wire [31:0] \LATCH_busA|out ;
wire [31:0] \LATCH_busB|out ;
wire [9:0] \LATCH_aluIn|aluCtrl_ ;
wire [31:0] \LATCH_aluIn|imm_ ;
wire [5:0] \HALTCtrl|prev_rd ;
wire [31:0] \JMP|pc2 ;
wire [9:0] \LATCH_DEC|aluCtrl_ ;
wire [4:0] \LATCH_rd1|out ;
wire [2:0] \LATCH_DEC|jmp_type_ ;

wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ROM|altsyncram_component|auto_generated|q_a [11] = \ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [0] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [1] = \ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [3] = \ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [2] = \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [5] = \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [6] = \ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [4] = \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [10] = \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [9] = \ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [8] = \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [7] = \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [19] = \ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [18] = \ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [17] = \ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [16] = \ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [15] = \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [24] = \ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [23] = \ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [22] = \ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [21] = \ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [20] = \ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [31] = \ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [30] = \ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [29] = \ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [28] = \ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [27] = \ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [26] = \ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [25] = \ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [14] = \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [13] = \ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ROM|altsyncram_component|auto_generated|q_a [12] = \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [31] = \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [30] = \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [29] = \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [28] = \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [27] = \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [26] = \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [25] = \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [24] = \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [23] = \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [22] = \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [21] = \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [20] = \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [19] = \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [18] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [17] = \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [16] = \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [15] = \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [14] = \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [13] = \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [12] = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [11] = \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [10] = \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [9] = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [8] = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneive_io_obuf \halt~output (
	.i(\HALTCtrl|halt~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\halt~output_o ),
	.obar());
// synopsys translate_off
defparam \halt~output .bus_hold = "false";
defparam \halt~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_fetch~output (
	.i(\JMP|ctrlFetch~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_fetch~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_fetch~output .bus_hold = "false";
defparam \ctrl_fetch~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm_en~output (
	.i(\LATCH_aluIn|imm_en_~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm_en~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm_en~output .bus_hold = "false";
defparam \Alu_imm_en~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \AluZ~output (
	.i(\ALU|Equal8~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluZ~output_o ),
	.obar());
// synopsys translate_off
defparam \AluZ~output .bus_hold = "false";
defparam \AluZ~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOutDec[5]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[5]~output0 .bus_hold = "false";
defparam \selOutDec[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOutDec[4]~output0 (
	.i(\DECODER|selOut[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[4]~output0 .bus_hold = "false";
defparam \selOutDec[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOutDec[3]~output0 (
	.i(\DECODER|selOut[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[3]~output0 .bus_hold = "false";
defparam \selOutDec[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOutDec[2]~output0 (
	.i(\DECODER|selOut[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[2]~output0 .bus_hold = "false";
defparam \selOutDec[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOutDec[1]~output0 (
	.i(\DECODER|selOut[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[1]~output0 .bus_hold = "false";
defparam \selOutDec[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOutDec[0]~output0 (
	.i(\DECODER|selOut[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[0]~output0 .bus_hold = "false";
defparam \selOutDec[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selADec[5]~output0 (
	.i(\DECODER|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selADec[5]~output0 .bus_hold = "false";
defparam \selADec[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selADec[4]~output0 (
	.i(\DECODER|selA[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selADec[4]~output0 .bus_hold = "false";
defparam \selADec[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selADec[3]~output0 (
	.i(\DECODER|selA[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selADec[3]~output0 .bus_hold = "false";
defparam \selADec[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selADec[2]~output0 (
	.i(\DECODER|selA[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selADec[2]~output0 .bus_hold = "false";
defparam \selADec[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selADec[1]~output0 (
	.i(\DECODER|selA[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selADec[1]~output0 .bus_hold = "false";
defparam \selADec[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selADec[0]~output0 (
	.i(\DECODER|selA[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selADec[0]~output0 .bus_hold = "false";
defparam \selADec[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selBDec[4]~output0 (
	.i(\DECODER|selB[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[4]~output0 .bus_hold = "false";
defparam \selBDec[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selBDec[3]~output0 (
	.i(\DECODER|selB[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[3]~output0 .bus_hold = "false";
defparam \selBDec[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selBDec[2]~output0 (
	.i(\DECODER|selB[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[2]~output0 .bus_hold = "false";
defparam \selBDec[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selBDec[1]~output0 (
	.i(\DECODER|selB[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[1]~output0 .bus_hold = "false";
defparam \selBDec[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selBDec[0]~output0 (
	.i(\DECODER|selB[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[0]~output0 .bus_hold = "false";
defparam \selBDec[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[31]~output0 (
	.i(\LATCH_busC|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[31]~output0 .bus_hold = "false";
defparam \busC[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[30]~output0 (
	.i(\LATCH_busC|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[30]~output0 .bus_hold = "false";
defparam \busC[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[29]~output0 (
	.i(\LATCH_busC|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[29]~output0 .bus_hold = "false";
defparam \busC[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[28]~output0 (
	.i(\LATCH_busC|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[28]~output0 .bus_hold = "false";
defparam \busC[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[27]~output0 (
	.i(\LATCH_busC|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[27]~output0 .bus_hold = "false";
defparam \busC[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[26]~output0 (
	.i(\LATCH_busC|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[26]~output0 .bus_hold = "false";
defparam \busC[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[25]~output0 (
	.i(\LATCH_busC|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[25]~output0 .bus_hold = "false";
defparam \busC[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[24]~output0 (
	.i(\LATCH_busC|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[24]~output0 .bus_hold = "false";
defparam \busC[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[23]~output0 (
	.i(\LATCH_busC|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[23]~output0 .bus_hold = "false";
defparam \busC[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[22]~output0 (
	.i(\LATCH_busC|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[22]~output0 .bus_hold = "false";
defparam \busC[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[21]~output0 (
	.i(\LATCH_busC|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[21]~output0 .bus_hold = "false";
defparam \busC[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[20]~output0 (
	.i(\LATCH_busC|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[20]~output0 .bus_hold = "false";
defparam \busC[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[19]~output0 (
	.i(\LATCH_busC|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[19]~output0 .bus_hold = "false";
defparam \busC[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[18]~output0 (
	.i(\LATCH_busC|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[18]~output0 .bus_hold = "false";
defparam \busC[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[17]~output0 (
	.i(\LATCH_busC|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[17]~output0 .bus_hold = "false";
defparam \busC[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[16]~output0 (
	.i(\LATCH_busC|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[16]~output0 .bus_hold = "false";
defparam \busC[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[15]~output0 (
	.i(\LATCH_busC|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[15]~output0 .bus_hold = "false";
defparam \busC[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[14]~output0 (
	.i(\LATCH_busC|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[14]~output0 .bus_hold = "false";
defparam \busC[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[13]~output0 (
	.i(\LATCH_busC|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[13]~output0 .bus_hold = "false";
defparam \busC[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[12]~output0 (
	.i(\LATCH_busC|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[12]~output0 .bus_hold = "false";
defparam \busC[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[11]~output0 (
	.i(\LATCH_busC|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[11]~output0 .bus_hold = "false";
defparam \busC[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[10]~output0 (
	.i(\LATCH_busC|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[10]~output0 .bus_hold = "false";
defparam \busC[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[9]~output0 (
	.i(\LATCH_busC|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[9]~output0 .bus_hold = "false";
defparam \busC[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[8]~output0 (
	.i(\LATCH_busC|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[8]~output0 .bus_hold = "false";
defparam \busC[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[7]~output0 (
	.i(\LATCH_busC|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[7]~output0 .bus_hold = "false";
defparam \busC[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[6]~output0 (
	.i(\LATCH_busC|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[6]~output0 .bus_hold = "false";
defparam \busC[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[5]~output0 (
	.i(\LATCH_busC|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[5]~output0 .bus_hold = "false";
defparam \busC[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[4]~output0 (
	.i(\LATCH_busC|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[4]~output0 .bus_hold = "false";
defparam \busC[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[3]~output0 (
	.i(\LATCH_busC|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[3]~output0 .bus_hold = "false";
defparam \busC[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[2]~output0 (
	.i(\LATCH_busC|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[2]~output0 .bus_hold = "false";
defparam \busC[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[1]~output0 (
	.i(\LATCH_busC|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[1]~output0 .bus_hold = "false";
defparam \busC[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busC[0]~output0 (
	.i(\LATCH_busC|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busC[0]~output0 .bus_hold = "false";
defparam \busC[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[31]~output0 (
	.i(\LATCH_DEC|imm_ [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[31]~output0 .bus_hold = "false";
defparam \imm[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[30]~output0 (
	.i(\LATCH_DEC|imm_ [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[30]~output0 .bus_hold = "false";
defparam \imm[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[29]~output0 (
	.i(\LATCH_DEC|imm_ [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[29]~output0 .bus_hold = "false";
defparam \imm[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[28]~output0 (
	.i(\LATCH_DEC|imm_ [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[28]~output0 .bus_hold = "false";
defparam \imm[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[27]~output0 (
	.i(\LATCH_DEC|imm_ [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[27]~output0 .bus_hold = "false";
defparam \imm[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[26]~output0 (
	.i(\LATCH_DEC|imm_ [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[26]~output0 .bus_hold = "false";
defparam \imm[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[25]~output0 (
	.i(\LATCH_DEC|imm_ [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[25]~output0 .bus_hold = "false";
defparam \imm[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[24]~output0 (
	.i(\LATCH_DEC|imm_ [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[24]~output0 .bus_hold = "false";
defparam \imm[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[23]~output0 (
	.i(\LATCH_DEC|imm_ [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[23]~output0 .bus_hold = "false";
defparam \imm[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[22]~output0 (
	.i(\LATCH_DEC|imm_ [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[22]~output0 .bus_hold = "false";
defparam \imm[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[21]~output0 (
	.i(\LATCH_DEC|imm_ [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[21]~output0 .bus_hold = "false";
defparam \imm[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[20]~output0 (
	.i(\LATCH_DEC|imm_ [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[20]~output0 .bus_hold = "false";
defparam \imm[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[19]~output0 (
	.i(\LATCH_DEC|imm_ [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[19]~output0 .bus_hold = "false";
defparam \imm[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[18]~output0 (
	.i(\LATCH_DEC|imm_ [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[18]~output0 .bus_hold = "false";
defparam \imm[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[17]~output0 (
	.i(\LATCH_DEC|imm_ [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[17]~output0 .bus_hold = "false";
defparam \imm[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[16]~output0 (
	.i(\LATCH_DEC|imm_ [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[16]~output0 .bus_hold = "false";
defparam \imm[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[15]~output0 (
	.i(\LATCH_DEC|imm_ [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[15]~output0 .bus_hold = "false";
defparam \imm[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[14]~output0 (
	.i(\LATCH_DEC|imm_ [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[14]~output0 .bus_hold = "false";
defparam \imm[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[13]~output0 (
	.i(\LATCH_DEC|imm_ [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[13]~output0 .bus_hold = "false";
defparam \imm[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[12]~output0 (
	.i(\LATCH_DEC|imm_ [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[12]~output0 .bus_hold = "false";
defparam \imm[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[11]~output0 (
	.i(\LATCH_DEC|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[11]~output0 .bus_hold = "false";
defparam \imm[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[10]~output0 (
	.i(\LATCH_DEC|imm_ [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[10]~output0 .bus_hold = "false";
defparam \imm[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[9]~output0 (
	.i(\LATCH_DEC|imm_ [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[9]~output0 .bus_hold = "false";
defparam \imm[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[8]~output0 (
	.i(\LATCH_DEC|imm_ [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[8]~output0 .bus_hold = "false";
defparam \imm[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[7]~output0 (
	.i(\LATCH_DEC|imm_ [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[7]~output0 .bus_hold = "false";
defparam \imm[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[6]~output0 (
	.i(\LATCH_DEC|imm_ [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[6]~output0 .bus_hold = "false";
defparam \imm[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[5]~output0 (
	.i(\LATCH_DEC|imm_ [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[5]~output0 .bus_hold = "false";
defparam \imm[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[4]~output0 (
	.i(\LATCH_DEC|imm_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[4]~output0 .bus_hold = "false";
defparam \imm[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[3]~output0 (
	.i(\LATCH_DEC|imm_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[3]~output0 .bus_hold = "false";
defparam \imm[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[2]~output0 (
	.i(\LATCH_DEC|imm_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[2]~output0 .bus_hold = "false";
defparam \imm[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[1]~output0 (
	.i(\LATCH_DEC|imm_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[1]~output0 .bus_hold = "false";
defparam \imm[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imm[0]~output0 (
	.i(\LATCH_DEC|imm_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm[0]~output0 .bus_hold = "false";
defparam \imm[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[31]~output0 (
	.i(\IFU|pc [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output0 .bus_hold = "false";
defparam \PC[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[30]~output0 (
	.i(\IFU|pc [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output0 .bus_hold = "false";
defparam \PC[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[29]~output0 (
	.i(\IFU|pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output0 .bus_hold = "false";
defparam \PC[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[28]~output0 (
	.i(\IFU|pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output0 .bus_hold = "false";
defparam \PC[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[27]~output0 (
	.i(\IFU|pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output0 .bus_hold = "false";
defparam \PC[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[26]~output0 (
	.i(\IFU|pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output0 .bus_hold = "false";
defparam \PC[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[25]~output0 (
	.i(\IFU|pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output0 .bus_hold = "false";
defparam \PC[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[24]~output0 (
	.i(\IFU|pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output0 .bus_hold = "false";
defparam \PC[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[23]~output0 (
	.i(\IFU|pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output0 .bus_hold = "false";
defparam \PC[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[22]~output0 (
	.i(\IFU|pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output0 .bus_hold = "false";
defparam \PC[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[21]~output0 (
	.i(\IFU|pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output0 .bus_hold = "false";
defparam \PC[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[20]~output0 (
	.i(\IFU|pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output0 .bus_hold = "false";
defparam \PC[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[19]~output0 (
	.i(\IFU|pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output0 .bus_hold = "false";
defparam \PC[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[18]~output0 (
	.i(\IFU|pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output0 .bus_hold = "false";
defparam \PC[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[17]~output0 (
	.i(\IFU|pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output0 .bus_hold = "false";
defparam \PC[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[16]~output0 (
	.i(\IFU|pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output0 .bus_hold = "false";
defparam \PC[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[15]~output0 (
	.i(\IFU|pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output0 .bus_hold = "false";
defparam \PC[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[14]~output0 (
	.i(\IFU|pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output0 .bus_hold = "false";
defparam \PC[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[13]~output0 (
	.i(\IFU|pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output0 .bus_hold = "false";
defparam \PC[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[12]~output0 (
	.i(\IFU|pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output0 .bus_hold = "false";
defparam \PC[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[11]~output0 (
	.i(\IFU|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output0 .bus_hold = "false";
defparam \PC[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[10]~output0 (
	.i(\IFU|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output0 .bus_hold = "false";
defparam \PC[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[9]~output0 (
	.i(\IFU|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output0 .bus_hold = "false";
defparam \PC[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[8]~output0 (
	.i(\IFU|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output0 .bus_hold = "false";
defparam \PC[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[7]~output0 (
	.i(\IFU|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output0 .bus_hold = "false";
defparam \PC[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[6]~output0 (
	.i(\IFU|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output0 .bus_hold = "false";
defparam \PC[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[5]~output0 (
	.i(\IFU|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output0 .bus_hold = "false";
defparam \PC[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[4]~output0 (
	.i(\IFU|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output0 .bus_hold = "false";
defparam \PC[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[3]~output0 (
	.i(\IFU|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output0 .bus_hold = "false";
defparam \PC[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[2]~output0 (
	.i(\IFU|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output0 .bus_hold = "false";
defparam \PC[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[1]~output0 (
	.i(\IFU|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output0 .bus_hold = "false";
defparam \PC[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[0]~output0 (
	.i(\IFU|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output0 .bus_hold = "false";
defparam \PC[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOut[5]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOut[5]~output0 .bus_hold = "false";
defparam \selOut[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOut[4]~output0 (
	.i(\LATCH_DEC|selOut_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOut[4]~output0 .bus_hold = "false";
defparam \selOut[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOut[3]~output0 (
	.i(\LATCH_DEC|selOut_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOut[3]~output0 .bus_hold = "false";
defparam \selOut[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOut[2]~output0 (
	.i(\LATCH_DEC|selOut_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOut[2]~output0 .bus_hold = "false";
defparam \selOut[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOut[1]~output0 (
	.i(\LATCH_DEC|selOut_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOut[1]~output0 .bus_hold = "false";
defparam \selOut[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selOut[0]~output0 (
	.i(\LATCH_DEC|selOut_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selOut[0]~output0 .bus_hold = "false";
defparam \selOut[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selA[5]~output0 (
	.i(\LATCH_DEC|selA_ [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selA[5]~output0 .bus_hold = "false";
defparam \selA[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selA[4]~output0 (
	.i(\LATCH_DEC|selA_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selA[4]~output0 .bus_hold = "false";
defparam \selA[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selA[3]~output0 (
	.i(\LATCH_DEC|selA_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selA[3]~output0 .bus_hold = "false";
defparam \selA[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selA[2]~output0 (
	.i(\LATCH_DEC|selA_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selA[2]~output0 .bus_hold = "false";
defparam \selA[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selA[1]~output0 (
	.i(\LATCH_DEC|selA_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selA[1]~output0 .bus_hold = "false";
defparam \selA[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selA[0]~output0 (
	.i(\LATCH_DEC|selA_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selA[0]~output0 .bus_hold = "false";
defparam \selA[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selB[4]~output0 (
	.i(\LATCH_DEC|selB_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selB[4]~output0 .bus_hold = "false";
defparam \selB[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selB[3]~output0 (
	.i(\LATCH_DEC|selB_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selB[3]~output0 .bus_hold = "false";
defparam \selB[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selB[2]~output0 (
	.i(\LATCH_DEC|selB_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selB[2]~output0 .bus_hold = "false";
defparam \selB[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selB[1]~output0 (
	.i(\LATCH_DEC|selB_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selB[1]~output0 .bus_hold = "false";
defparam \selB[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \selB[0]~output0 (
	.i(\LATCH_DEC|selB_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \selB[0]~output0 .bus_hold = "false";
defparam \selB[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[31]~output0 (
	.i(\LATCH_busA|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[31]~output0 .bus_hold = "false";
defparam \Alu_BusA[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[30]~output0 (
	.i(\LATCH_busA|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[30]~output0 .bus_hold = "false";
defparam \Alu_BusA[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[29]~output0 (
	.i(\LATCH_busA|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[29]~output0 .bus_hold = "false";
defparam \Alu_BusA[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[28]~output0 (
	.i(\LATCH_busA|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[28]~output0 .bus_hold = "false";
defparam \Alu_BusA[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[27]~output0 (
	.i(\LATCH_busA|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[27]~output0 .bus_hold = "false";
defparam \Alu_BusA[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[26]~output0 (
	.i(\LATCH_busA|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[26]~output0 .bus_hold = "false";
defparam \Alu_BusA[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[25]~output0 (
	.i(\LATCH_busA|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[25]~output0 .bus_hold = "false";
defparam \Alu_BusA[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[24]~output0 (
	.i(\LATCH_busA|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[24]~output0 .bus_hold = "false";
defparam \Alu_BusA[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[23]~output0 (
	.i(\LATCH_busA|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[23]~output0 .bus_hold = "false";
defparam \Alu_BusA[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[22]~output0 (
	.i(\LATCH_busA|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[22]~output0 .bus_hold = "false";
defparam \Alu_BusA[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[21]~output0 (
	.i(\LATCH_busA|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[21]~output0 .bus_hold = "false";
defparam \Alu_BusA[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[20]~output0 (
	.i(\LATCH_busA|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[20]~output0 .bus_hold = "false";
defparam \Alu_BusA[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[19]~output0 (
	.i(\LATCH_busA|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[19]~output0 .bus_hold = "false";
defparam \Alu_BusA[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[18]~output0 (
	.i(\LATCH_busA|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[18]~output0 .bus_hold = "false";
defparam \Alu_BusA[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[17]~output0 (
	.i(\LATCH_busA|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[17]~output0 .bus_hold = "false";
defparam \Alu_BusA[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[16]~output0 (
	.i(\LATCH_busA|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[16]~output0 .bus_hold = "false";
defparam \Alu_BusA[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[15]~output0 (
	.i(\LATCH_busA|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[15]~output0 .bus_hold = "false";
defparam \Alu_BusA[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[14]~output0 (
	.i(\LATCH_busA|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[14]~output0 .bus_hold = "false";
defparam \Alu_BusA[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[13]~output0 (
	.i(\LATCH_busA|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[13]~output0 .bus_hold = "false";
defparam \Alu_BusA[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[12]~output0 (
	.i(\LATCH_busA|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[12]~output0 .bus_hold = "false";
defparam \Alu_BusA[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[11]~output0 (
	.i(\LATCH_busA|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[11]~output0 .bus_hold = "false";
defparam \Alu_BusA[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[10]~output0 (
	.i(\LATCH_busA|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[10]~output0 .bus_hold = "false";
defparam \Alu_BusA[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[9]~output0 (
	.i(\LATCH_busA|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[9]~output0 .bus_hold = "false";
defparam \Alu_BusA[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[8]~output0 (
	.i(\LATCH_busA|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[8]~output0 .bus_hold = "false";
defparam \Alu_BusA[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[7]~output0 (
	.i(\LATCH_busA|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[7]~output0 .bus_hold = "false";
defparam \Alu_BusA[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[6]~output0 (
	.i(\LATCH_busA|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[6]~output0 .bus_hold = "false";
defparam \Alu_BusA[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[5]~output0 (
	.i(\LATCH_busA|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[5]~output0 .bus_hold = "false";
defparam \Alu_BusA[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[4]~output0 (
	.i(\LATCH_busA|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[4]~output0 .bus_hold = "false";
defparam \Alu_BusA[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[3]~output0 (
	.i(\LATCH_busA|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[3]~output0 .bus_hold = "false";
defparam \Alu_BusA[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[2]~output0 (
	.i(\LATCH_busA|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[2]~output0 .bus_hold = "false";
defparam \Alu_BusA[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[1]~output0 (
	.i(\LATCH_busA|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[1]~output0 .bus_hold = "false";
defparam \Alu_BusA[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusA[0]~output0 (
	.i(\LATCH_busA|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[0]~output0 .bus_hold = "false";
defparam \Alu_BusA[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[31]~output0 (
	.i(\LATCH_busB|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[31]~output0 .bus_hold = "false";
defparam \Alu_BusB[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[30]~output0 (
	.i(\LATCH_busB|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[30]~output0 .bus_hold = "false";
defparam \Alu_BusB[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[29]~output0 (
	.i(\LATCH_busB|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[29]~output0 .bus_hold = "false";
defparam \Alu_BusB[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[28]~output0 (
	.i(\LATCH_busB|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[28]~output0 .bus_hold = "false";
defparam \Alu_BusB[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[27]~output0 (
	.i(\LATCH_busB|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[27]~output0 .bus_hold = "false";
defparam \Alu_BusB[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[26]~output0 (
	.i(\LATCH_busB|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[26]~output0 .bus_hold = "false";
defparam \Alu_BusB[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[25]~output0 (
	.i(\LATCH_busB|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[25]~output0 .bus_hold = "false";
defparam \Alu_BusB[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[24]~output0 (
	.i(\LATCH_busB|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[24]~output0 .bus_hold = "false";
defparam \Alu_BusB[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[23]~output0 (
	.i(\LATCH_busB|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[23]~output0 .bus_hold = "false";
defparam \Alu_BusB[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[22]~output0 (
	.i(\LATCH_busB|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[22]~output0 .bus_hold = "false";
defparam \Alu_BusB[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[21]~output0 (
	.i(\LATCH_busB|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[21]~output0 .bus_hold = "false";
defparam \Alu_BusB[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[20]~output0 (
	.i(\LATCH_busB|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[20]~output0 .bus_hold = "false";
defparam \Alu_BusB[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[19]~output0 (
	.i(\LATCH_busB|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[19]~output0 .bus_hold = "false";
defparam \Alu_BusB[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[18]~output0 (
	.i(\LATCH_busB|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[18]~output0 .bus_hold = "false";
defparam \Alu_BusB[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[17]~output0 (
	.i(\LATCH_busB|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[17]~output0 .bus_hold = "false";
defparam \Alu_BusB[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[16]~output0 (
	.i(\LATCH_busB|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[16]~output0 .bus_hold = "false";
defparam \Alu_BusB[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[15]~output0 (
	.i(\LATCH_busB|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[15]~output0 .bus_hold = "false";
defparam \Alu_BusB[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[14]~output0 (
	.i(\LATCH_busB|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[14]~output0 .bus_hold = "false";
defparam \Alu_BusB[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[13]~output0 (
	.i(\LATCH_busB|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[13]~output0 .bus_hold = "false";
defparam \Alu_BusB[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[12]~output0 (
	.i(\LATCH_busB|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[12]~output0 .bus_hold = "false";
defparam \Alu_BusB[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[11]~output0 (
	.i(\LATCH_busB|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[11]~output0 .bus_hold = "false";
defparam \Alu_BusB[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[10]~output0 (
	.i(\LATCH_busB|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[10]~output0 .bus_hold = "false";
defparam \Alu_BusB[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[9]~output0 (
	.i(\LATCH_busB|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[9]~output0 .bus_hold = "false";
defparam \Alu_BusB[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[8]~output0 (
	.i(\LATCH_busB|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[8]~output0 .bus_hold = "false";
defparam \Alu_BusB[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[7]~output0 (
	.i(\LATCH_busB|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[7]~output0 .bus_hold = "false";
defparam \Alu_BusB[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[6]~output0 (
	.i(\LATCH_busB|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[6]~output0 .bus_hold = "false";
defparam \Alu_BusB[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[5]~output0 (
	.i(\LATCH_busB|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[5]~output0 .bus_hold = "false";
defparam \Alu_BusB[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[4]~output0 (
	.i(\LATCH_busB|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[4]~output0 .bus_hold = "false";
defparam \Alu_BusB[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[3]~output0 (
	.i(\LATCH_busB|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[3]~output0 .bus_hold = "false";
defparam \Alu_BusB[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[2]~output0 (
	.i(\LATCH_busB|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[2]~output0 .bus_hold = "false";
defparam \Alu_BusB[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[1]~output0 (
	.i(\LATCH_busB|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[1]~output0 .bus_hold = "false";
defparam \Alu_BusB[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusB[0]~output0 (
	.i(\LATCH_busB|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[0]~output0 .bus_hold = "false";
defparam \Alu_BusB[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[31]~output0 (
	.i(\ALU|N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[31]~output0 .bus_hold = "false";
defparam \Alu_BusC[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[30]~output0 (
	.i(\ALU|out[30]~605_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[30]~output0 .bus_hold = "false";
defparam \Alu_BusC[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[29]~output0 (
	.i(\ALU|out[29]~604_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[29]~output0 .bus_hold = "false";
defparam \Alu_BusC[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[28]~output0 (
	.i(\ALU|out[28]~567_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[28]~output0 .bus_hold = "false";
defparam \Alu_BusC[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[27]~output0 (
	.i(\ALU|out[27]~307_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[27]~output0 .bus_hold = "false";
defparam \Alu_BusC[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[26]~output0 (
	.i(\ALU|out[26]~584_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[26]~output0 .bus_hold = "false";
defparam \Alu_BusC[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[25]~output0 (
	.i(\ALU|out[25]~547_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[25]~output0 .bus_hold = "false";
defparam \Alu_BusC[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[24]~output0 (
	.i(\ALU|out[24]~289_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[24]~output0 .bus_hold = "false";
defparam \Alu_BusC[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[23]~output0 (
	.i(\ALU|out[23]~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[23]~output0 .bus_hold = "false";
defparam \Alu_BusC[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[22]~output0 (
	.i(\ALU|out[22]~236_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[22]~output0 .bus_hold = "false";
defparam \Alu_BusC[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[21]~output0 (
	.i(\ALU|out[21]~606_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[21]~output0 .bus_hold = "false";
defparam \Alu_BusC[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[20]~output0 (
	.i(\ALU|out[20]~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[20]~output0 .bus_hold = "false";
defparam \Alu_BusC[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[19]~output0 (
	.i(\ALU|out[19]~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[19]~output0 .bus_hold = "false";
defparam \Alu_BusC[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[18]~output0 (
	.i(\ALU|out[18]~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[18]~output0 .bus_hold = "false";
defparam \Alu_BusC[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[17]~output0 (
	.i(\ALU|out[17]~172_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[17]~output0 .bus_hold = "false";
defparam \Alu_BusC[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[16]~output0 (
	.i(\ALU|out[16]~261_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[16]~output0 .bus_hold = "false";
defparam \Alu_BusC[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[15]~output0 (
	.i(\ALU|out[15]~319_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[15]~output0 .bus_hold = "false";
defparam \Alu_BusC[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[14]~output0 (
	.i(\ALU|out[14]~199_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[14]~output0 .bus_hold = "false";
defparam \Alu_BusC[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[13]~output0 (
	.i(\ALU|out[13]~408_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[13]~output0 .bus_hold = "false";
defparam \Alu_BusC[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[12]~output0 (
	.i(\ALU|out[12]~469_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[12]~output0 .bus_hold = "false";
defparam \Alu_BusC[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[11]~output0 (
	.i(\ALU|out[11]~385_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[11]~output0 .bus_hold = "false";
defparam \Alu_BusC[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[10]~output0 (
	.i(\ALU|out[10]~366_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[10]~output0 .bus_hold = "false";
defparam \Alu_BusC[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[9]~output0 (
	.i(\ALU|out[9]~607_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[9]~output0 .bus_hold = "false";
defparam \Alu_BusC[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[8]~output0 (
	.i(\ALU|out[8]~347_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[8]~output0 .bus_hold = "false";
defparam \Alu_BusC[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[7]~output0 (
	.i(\ALU|out[7]~487_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[7]~output0 .bus_hold = "false";
defparam \Alu_BusC[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[6]~output0 (
	.i(\ALU|out[6]~427_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[6]~output0 .bus_hold = "false";
defparam \Alu_BusC[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[5]~output0 (
	.i(\ALU|out[5]~445_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[5]~output0 .bus_hold = "false";
defparam \Alu_BusC[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[4]~output0 (
	.i(\ALU|out[4]~506_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[4]~output0 .bus_hold = "false";
defparam \Alu_BusC[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[3]~output0 (
	.i(\ALU|out[3]~259_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[3]~output0 .bus_hold = "false";
defparam \Alu_BusC[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[2]~output0 (
	.i(\ALU|out[2]~525_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[2]~output0 .bus_hold = "false";
defparam \Alu_BusC[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[1]~output0 (
	.i(\ALU|out[1]~237_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[1]~output0 .bus_hold = "false";
defparam \Alu_BusC[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_BusC[0]~output0 (
	.i(\ALU|out[0]~151_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[0]~output0 .bus_hold = "false";
defparam \Alu_BusC[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[9]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[9]~output0 .bus_hold = "false";
defparam \Alu_ctrl[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[8]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[8]~output0 .bus_hold = "false";
defparam \Alu_ctrl[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[7]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[7]~output0 .bus_hold = "false";
defparam \Alu_ctrl[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[6]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[6]~output0 .bus_hold = "false";
defparam \Alu_ctrl[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[5]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[5]~output0 .bus_hold = "false";
defparam \Alu_ctrl[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[4]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[4]~output0 .bus_hold = "false";
defparam \Alu_ctrl[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[3]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[3]~output0 .bus_hold = "false";
defparam \Alu_ctrl[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[2]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[2]~output0 .bus_hold = "false";
defparam \Alu_ctrl[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[1]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[1]~output0 .bus_hold = "false";
defparam \Alu_ctrl[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_ctrl[0]~output0 (
	.i(\LATCH_aluIn|aluCtrl_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[0]~output0 .bus_hold = "false";
defparam \Alu_ctrl[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[31]~output0 (
	.i(\LATCH_aluIn|imm_ [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[31]~output0 .bus_hold = "false";
defparam \Alu_imm[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[30]~output0 (
	.i(\LATCH_aluIn|imm_ [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[30]~output0 .bus_hold = "false";
defparam \Alu_imm[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[29]~output0 (
	.i(\LATCH_aluIn|imm_ [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[29]~output0 .bus_hold = "false";
defparam \Alu_imm[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[28]~output0 (
	.i(\LATCH_aluIn|imm_ [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[28]~output0 .bus_hold = "false";
defparam \Alu_imm[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[27]~output0 (
	.i(\LATCH_aluIn|imm_ [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[27]~output0 .bus_hold = "false";
defparam \Alu_imm[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[26]~output0 (
	.i(\LATCH_aluIn|imm_ [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[26]~output0 .bus_hold = "false";
defparam \Alu_imm[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[25]~output0 (
	.i(\LATCH_aluIn|imm_ [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[25]~output0 .bus_hold = "false";
defparam \Alu_imm[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[24]~output0 (
	.i(\LATCH_aluIn|imm_ [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[24]~output0 .bus_hold = "false";
defparam \Alu_imm[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[23]~output0 (
	.i(\LATCH_aluIn|imm_ [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[23]~output0 .bus_hold = "false";
defparam \Alu_imm[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[22]~output0 (
	.i(\LATCH_aluIn|imm_ [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[22]~output0 .bus_hold = "false";
defparam \Alu_imm[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[21]~output0 (
	.i(\LATCH_aluIn|imm_ [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[21]~output0 .bus_hold = "false";
defparam \Alu_imm[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[20]~output0 (
	.i(\LATCH_aluIn|imm_ [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[20]~output0 .bus_hold = "false";
defparam \Alu_imm[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[19]~output0 (
	.i(\LATCH_aluIn|imm_ [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[19]~output0 .bus_hold = "false";
defparam \Alu_imm[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[18]~output0 (
	.i(\LATCH_aluIn|imm_ [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[18]~output0 .bus_hold = "false";
defparam \Alu_imm[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[17]~output0 (
	.i(\LATCH_aluIn|imm_ [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[17]~output0 .bus_hold = "false";
defparam \Alu_imm[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[16]~output0 (
	.i(\LATCH_aluIn|imm_ [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[16]~output0 .bus_hold = "false";
defparam \Alu_imm[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[15]~output0 (
	.i(\LATCH_aluIn|imm_ [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[15]~output0 .bus_hold = "false";
defparam \Alu_imm[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[14]~output0 (
	.i(\LATCH_aluIn|imm_ [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[14]~output0 .bus_hold = "false";
defparam \Alu_imm[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[13]~output0 (
	.i(\LATCH_aluIn|imm_ [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[13]~output0 .bus_hold = "false";
defparam \Alu_imm[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[12]~output0 (
	.i(\LATCH_aluIn|imm_ [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[12]~output0 .bus_hold = "false";
defparam \Alu_imm[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[11]~output0 (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[11]~output0 .bus_hold = "false";
defparam \Alu_imm[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[10]~output0 (
	.i(\LATCH_aluIn|imm_ [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[10]~output0 .bus_hold = "false";
defparam \Alu_imm[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[9]~output0 (
	.i(\LATCH_aluIn|imm_ [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[9]~output0 .bus_hold = "false";
defparam \Alu_imm[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[8]~output0 (
	.i(\LATCH_aluIn|imm_ [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[8]~output0 .bus_hold = "false";
defparam \Alu_imm[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[7]~output0 (
	.i(\LATCH_aluIn|imm_ [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[7]~output0 .bus_hold = "false";
defparam \Alu_imm[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[6]~output0 (
	.i(\LATCH_aluIn|imm_ [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[6]~output0 .bus_hold = "false";
defparam \Alu_imm[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[5]~output0 (
	.i(\LATCH_aluIn|imm_ [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[5]~output0 .bus_hold = "false";
defparam \Alu_imm[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[4]~output0 (
	.i(\LATCH_aluIn|imm_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[4]~output0 .bus_hold = "false";
defparam \Alu_imm[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[3]~output0 (
	.i(\LATCH_aluIn|imm_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[3]~output0 .bus_hold = "false";
defparam \Alu_imm[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[2]~output0 (
	.i(\LATCH_aluIn|imm_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[2]~output0 .bus_hold = "false";
defparam \Alu_imm[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[1]~output0 (
	.i(\LATCH_aluIn|imm_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[1]~output0 .bus_hold = "false";
defparam \Alu_imm[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Alu_imm[0]~output0 (
	.i(\LATCH_aluIn|imm_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_imm[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \Alu_imm[0]~output0 .bus_hold = "false";
defparam \Alu_imm[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[31]~output0 (
	.i(\REG_BANK|outA[31]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[31]~output0 .bus_hold = "false";
defparam \busA[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[30]~output0 (
	.i(\REG_BANK|outA[30]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[30]~output0 .bus_hold = "false";
defparam \busA[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[29]~output0 (
	.i(\REG_BANK|outA[29]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[29]~output0 .bus_hold = "false";
defparam \busA[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[28]~output0 (
	.i(\REG_BANK|outA[28]~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[28]~output0 .bus_hold = "false";
defparam \busA[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[27]~output0 (
	.i(\REG_BANK|outA[27]~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[27]~output0 .bus_hold = "false";
defparam \busA[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[26]~output0 (
	.i(\REG_BANK|outA[26]~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[26]~output0 .bus_hold = "false";
defparam \busA[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[25]~output0 (
	.i(\REG_BANK|outA[25]~153_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[25]~output0 .bus_hold = "false";
defparam \busA[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[24]~output0 (
	.i(\REG_BANK|outA[24]~175_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[24]~output0 .bus_hold = "false";
defparam \busA[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[23]~output0 (
	.i(\REG_BANK|outA[23]~197_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[23]~output0 .bus_hold = "false";
defparam \busA[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[22]~output0 (
	.i(\REG_BANK|outA[22]~219_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[22]~output0 .bus_hold = "false";
defparam \busA[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[21]~output0 (
	.i(\REG_BANK|outA[21]~241_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[21]~output0 .bus_hold = "false";
defparam \busA[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[20]~output0 (
	.i(\REG_BANK|outA[20]~263_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[20]~output0 .bus_hold = "false";
defparam \busA[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[19]~output0 (
	.i(\REG_BANK|outA[19]~285_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[19]~output0 .bus_hold = "false";
defparam \busA[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[18]~output0 (
	.i(\REG_BANK|outA[18]~307_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[18]~output0 .bus_hold = "false";
defparam \busA[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[17]~output0 (
	.i(\REG_BANK|outA[17]~329_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[17]~output0 .bus_hold = "false";
defparam \busA[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[16]~output0 (
	.i(\REG_BANK|outA[16]~351_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[16]~output0 .bus_hold = "false";
defparam \busA[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[15]~output0 (
	.i(\REG_BANK|outA[15]~373_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[15]~output0 .bus_hold = "false";
defparam \busA[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[14]~output0 (
	.i(\REG_BANK|outA[14]~395_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[14]~output0 .bus_hold = "false";
defparam \busA[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[13]~output0 (
	.i(\REG_BANK|outA[13]~417_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[13]~output0 .bus_hold = "false";
defparam \busA[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[12]~output0 (
	.i(\REG_BANK|outA[12]~439_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[12]~output0 .bus_hold = "false";
defparam \busA[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[11]~output0 (
	.i(\REG_BANK|outA[11]~461_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[11]~output0 .bus_hold = "false";
defparam \busA[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[10]~output0 (
	.i(\REG_BANK|outA[10]~483_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[10]~output0 .bus_hold = "false";
defparam \busA[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[9]~output0 (
	.i(\REG_BANK|outA[9]~505_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[9]~output0 .bus_hold = "false";
defparam \busA[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[8]~output0 (
	.i(\REG_BANK|outA[8]~527_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[8]~output0 .bus_hold = "false";
defparam \busA[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[7]~output0 (
	.i(\REG_BANK|outA[7]~549_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[7]~output0 .bus_hold = "false";
defparam \busA[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[6]~output0 (
	.i(\REG_BANK|outA[6]~571_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[6]~output0 .bus_hold = "false";
defparam \busA[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[5]~output0 (
	.i(\REG_BANK|outA[5]~593_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[5]~output0 .bus_hold = "false";
defparam \busA[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[4]~output0 (
	.i(\REG_BANK|outA[4]~615_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[4]~output0 .bus_hold = "false";
defparam \busA[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[3]~output0 (
	.i(\REG_BANK|outA[3]~637_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[3]~output0 .bus_hold = "false";
defparam \busA[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[2]~output0 (
	.i(\REG_BANK|outA[2]~659_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[2]~output0 .bus_hold = "false";
defparam \busA[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[1]~output0 (
	.i(\REG_BANK|outA[1]~681_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[1]~output0 .bus_hold = "false";
defparam \busA[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busA[0]~output0 (
	.i(\REG_BANK|outA[0]~703_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busA[0]~output0 .bus_hold = "false";
defparam \busA[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[31]~output0 (
	.i(\REG_BANK|Mux32~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[31]~output0 .bus_hold = "false";
defparam \busB[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[30]~output0 (
	.i(\REG_BANK|Mux33~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[30]~output0 .bus_hold = "false";
defparam \busB[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[29]~output0 (
	.i(\REG_BANK|Mux34~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[29]~output0 .bus_hold = "false";
defparam \busB[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[28]~output0 (
	.i(\REG_BANK|Mux35~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[28]~output0 .bus_hold = "false";
defparam \busB[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[27]~output0 (
	.i(\REG_BANK|Mux36~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[27]~output0 .bus_hold = "false";
defparam \busB[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[26]~output0 (
	.i(\REG_BANK|Mux37~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[26]~output0 .bus_hold = "false";
defparam \busB[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[25]~output0 (
	.i(\REG_BANK|Mux38~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[25]~output0 .bus_hold = "false";
defparam \busB[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[24]~output0 (
	.i(\REG_BANK|Mux39~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[24]~output0 .bus_hold = "false";
defparam \busB[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[23]~output0 (
	.i(\REG_BANK|Mux40~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[23]~output0 .bus_hold = "false";
defparam \busB[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[22]~output0 (
	.i(\REG_BANK|Mux41~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[22]~output0 .bus_hold = "false";
defparam \busB[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[21]~output0 (
	.i(\REG_BANK|Mux42~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[21]~output0 .bus_hold = "false";
defparam \busB[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[20]~output0 (
	.i(\REG_BANK|Mux43~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[20]~output0 .bus_hold = "false";
defparam \busB[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[19]~output0 (
	.i(\REG_BANK|Mux44~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[19]~output0 .bus_hold = "false";
defparam \busB[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[18]~output0 (
	.i(\REG_BANK|Mux45~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[18]~output0 .bus_hold = "false";
defparam \busB[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[17]~output0 (
	.i(\REG_BANK|Mux46~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[17]~output0 .bus_hold = "false";
defparam \busB[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[16]~output0 (
	.i(\REG_BANK|Mux47~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[16]~output0 .bus_hold = "false";
defparam \busB[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[15]~output0 (
	.i(\REG_BANK|Mux48~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[15]~output0 .bus_hold = "false";
defparam \busB[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[14]~output0 (
	.i(\REG_BANK|Mux49~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[14]~output0 .bus_hold = "false";
defparam \busB[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[13]~output0 (
	.i(\REG_BANK|Mux50~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[13]~output0 .bus_hold = "false";
defparam \busB[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[12]~output0 (
	.i(\REG_BANK|Mux51~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[12]~output0 .bus_hold = "false";
defparam \busB[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[11]~output0 (
	.i(\REG_BANK|Mux52~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[11]~output0 .bus_hold = "false";
defparam \busB[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[10]~output0 (
	.i(\REG_BANK|Mux53~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[10]~output0 .bus_hold = "false";
defparam \busB[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[9]~output0 (
	.i(\REG_BANK|Mux54~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[9]~output0 .bus_hold = "false";
defparam \busB[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[8]~output0 (
	.i(\REG_BANK|Mux55~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[8]~output0 .bus_hold = "false";
defparam \busB[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[7]~output0 (
	.i(\REG_BANK|Mux56~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[7]~output0 .bus_hold = "false";
defparam \busB[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[6]~output0 (
	.i(\REG_BANK|Mux57~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[6]~output0 .bus_hold = "false";
defparam \busB[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[5]~output0 (
	.i(\REG_BANK|Mux58~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[5]~output0 .bus_hold = "false";
defparam \busB[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[4]~output0 (
	.i(\REG_BANK|Mux59~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[4]~output0 .bus_hold = "false";
defparam \busB[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[3]~output0 (
	.i(\REG_BANK|Mux60~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[3]~output0 .bus_hold = "false";
defparam \busB[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[2]~output0 (
	.i(\REG_BANK|Mux61~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[2]~output0 .bus_hold = "false";
defparam \busB[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[1]~output0 (
	.i(\REG_BANK|Mux62~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[1]~output0 .bus_hold = "false";
defparam \busB[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \busB[0]~output0 (
	.i(\REG_BANK|Mux63~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \busB[0]~output0 .bus_hold = "false";
defparam \busB[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[31]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output0 .bus_hold = "false";
defparam \instruction[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[30]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output0 .bus_hold = "false";
defparam \instruction[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[29]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output0 .bus_hold = "false";
defparam \instruction[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[28]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output0 .bus_hold = "false";
defparam \instruction[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[27]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output0 .bus_hold = "false";
defparam \instruction[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[26]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output0 .bus_hold = "false";
defparam \instruction[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[25]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output0 .bus_hold = "false";
defparam \instruction[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[24]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output0 .bus_hold = "false";
defparam \instruction[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[23]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output0 .bus_hold = "false";
defparam \instruction[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[22]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output0 .bus_hold = "false";
defparam \instruction[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[21]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output0 .bus_hold = "false";
defparam \instruction[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[20]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output0 .bus_hold = "false";
defparam \instruction[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[19]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output0 .bus_hold = "false";
defparam \instruction[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[18]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output0 .bus_hold = "false";
defparam \instruction[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[17]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output0 .bus_hold = "false";
defparam \instruction[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[16]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output0 .bus_hold = "false";
defparam \instruction[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[15]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output0 .bus_hold = "false";
defparam \instruction[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[14]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output0 .bus_hold = "false";
defparam \instruction[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[13]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output0 .bus_hold = "false";
defparam \instruction[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[12]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output0 .bus_hold = "false";
defparam \instruction[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[11]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output0 .bus_hold = "false";
defparam \instruction[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[10]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output0 .bus_hold = "false";
defparam \instruction[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[9]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output0 .bus_hold = "false";
defparam \instruction[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[8]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output0 .bus_hold = "false";
defparam \instruction[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[7]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output0 .bus_hold = "false";
defparam \instruction[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[6]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output0 .bus_hold = "false";
defparam \instruction[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[5]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output0 .bus_hold = "false";
defparam \instruction[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[4]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output0 .bus_hold = "false";
defparam \instruction[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[3]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output0 .bus_hold = "false";
defparam \instruction[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[2]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output0 .bus_hold = "false";
defparam \instruction[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[1]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output0 .bus_hold = "false";
defparam \instruction[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instruction[0]~output0 (
	.i(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output0 .bus_hold = "false";
defparam \instruction[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[31]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[31]~output0 .bus_hold = "false";
defparam \outRam[31]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[30]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[30]~output0 .bus_hold = "false";
defparam \outRam[30]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[29]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[29]~output0 .bus_hold = "false";
defparam \outRam[29]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[28]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[28]~output0 .bus_hold = "false";
defparam \outRam[28]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[27]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[27]~output0 .bus_hold = "false";
defparam \outRam[27]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[26]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[26]~output0 .bus_hold = "false";
defparam \outRam[26]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[25]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[25]~output0 .bus_hold = "false";
defparam \outRam[25]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[24]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[24]~output0 .bus_hold = "false";
defparam \outRam[24]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[23]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[23]~output0 .bus_hold = "false";
defparam \outRam[23]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[22]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[22]~output0 .bus_hold = "false";
defparam \outRam[22]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[21]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[21]~output0 .bus_hold = "false";
defparam \outRam[21]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[20]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[20]~output0 .bus_hold = "false";
defparam \outRam[20]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[19]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[19]~output0 .bus_hold = "false";
defparam \outRam[19]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[18]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[18]~output0 .bus_hold = "false";
defparam \outRam[18]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[17]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[17]~output0 .bus_hold = "false";
defparam \outRam[17]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[16]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[16]~output0 .bus_hold = "false";
defparam \outRam[16]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[15]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[15]~output0 .bus_hold = "false";
defparam \outRam[15]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[14]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[14]~output0 .bus_hold = "false";
defparam \outRam[14]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[13]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[13]~output0 .bus_hold = "false";
defparam \outRam[13]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[12]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[12]~output0 .bus_hold = "false";
defparam \outRam[12]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[11]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[11]~output0 .bus_hold = "false";
defparam \outRam[11]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[10]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[10]~output0 .bus_hold = "false";
defparam \outRam[10]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[9]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[9]~output0 .bus_hold = "false";
defparam \outRam[9]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[8]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[8]~output0 .bus_hold = "false";
defparam \outRam[8]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[7]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[7]~output0 .bus_hold = "false";
defparam \outRam[7]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[6]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[6]~output0 .bus_hold = "false";
defparam \outRam[6]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[5]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[5]~output0 .bus_hold = "false";
defparam \outRam[5]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[4]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[4]~output0 .bus_hold = "false";
defparam \outRam[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[3]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[3]~output0 .bus_hold = "false";
defparam \outRam[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[2]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[2]~output0 .bus_hold = "false";
defparam \outRam[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[1]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[1]~output0 .bus_hold = "false";
defparam \outRam[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \outRam[0]~output0 (
	.i(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \outRam[0]~output0 .bus_hold = "false";
defparam \outRam[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \rd[4]~output0 (
	.i(\LATCH_rd22|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \rd[4]~output0 .bus_hold = "false";
defparam \rd[4]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \rd[3]~output0 (
	.i(\LATCH_rd22|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \rd[3]~output0 .bus_hold = "false";
defparam \rd[3]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \rd[2]~output0 (
	.i(\LATCH_rd22|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \rd[2]~output0 .bus_hold = "false";
defparam \rd[2]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \rd[1]~output0 (
	.i(\LATCH_rd22|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \rd[1]~output0 .bus_hold = "false";
defparam \rd[1]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \rd[0]~output0 (
	.i(\LATCH_rd22|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \rd[0]~output0 .bus_hold = "false";
defparam \rd[0]~output0 .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~28 (
// Equation(s):
// \IFU|Add0~28_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [3])) # (!\JMP|global_reset~q  & ((\IFU|pc [3])))

	.dataa(\JMP|pc2 [3]),
	.datab(\IFU|pc [3]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~28 .lut_mask = 16'hAACC;
defparam \IFU|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~30 (
// Equation(s):
// \IFU|Add0~30_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [2])) # (!\JMP|global_reset~q  & ((\IFU|pc [2])))

	.dataa(\JMP|pc2 [2]),
	.datab(\IFU|pc [2]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~30 .lut_mask = 16'hAACC;
defparam \IFU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[2]~30 (
// Equation(s):
// \IFU|pc[2]~30_combout  = (\IFU|Add0~29_combout  & (\IFU|Add0~30_combout  $ (VCC))) # (!\IFU|Add0~29_combout  & (\IFU|Add0~30_combout  & VCC))
// \IFU|pc[2]~31  = CARRY((\IFU|Add0~29_combout  & \IFU|Add0~30_combout ))

	.dataa(\IFU|Add0~29_combout ),
	.datab(\IFU|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IFU|pc[2]~30_combout ),
	.cout(\IFU|pc[2]~31 ));
// synopsys translate_off
defparam \IFU|pc[2]~30 .lut_mask = 16'h6688;
defparam \IFU|pc[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[3]~32 (
// Equation(s):
// \IFU|pc[3]~32_combout  = (\IFU|Add0~28_combout  & (!\IFU|pc[2]~31 )) # (!\IFU|Add0~28_combout  & ((\IFU|pc[2]~31 ) # (GND)))
// \IFU|pc[3]~33  = CARRY((!\IFU|pc[2]~31 ) # (!\IFU|Add0~28_combout ))

	.dataa(\IFU|Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[2]~31 ),
	.combout(\IFU|pc[3]~32_combout ),
	.cout(\IFU|pc[3]~33 ));
// synopsys translate_off
defparam \IFU|pc[3]~32 .lut_mask = 16'h5A5F;
defparam \IFU|pc[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[3] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[3] .is_wysiwyg = "true";
defparam \IFU|pc[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~27 (
// Equation(s):
// \IFU|Add0~27_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [4])) # (!\JMP|global_reset~q  & ((\IFU|pc [4])))

	.dataa(\JMP|pc2 [4]),
	.datab(\IFU|pc [4]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~27 .lut_mask = 16'hAACC;
defparam \IFU|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[4]~34 (
// Equation(s):
// \IFU|pc[4]~34_combout  = (\IFU|Add0~27_combout  & (\IFU|pc[3]~33  $ (GND))) # (!\IFU|Add0~27_combout  & (!\IFU|pc[3]~33  & VCC))
// \IFU|pc[4]~35  = CARRY((\IFU|Add0~27_combout  & !\IFU|pc[3]~33 ))

	.dataa(\IFU|Add0~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[3]~33 ),
	.combout(\IFU|pc[4]~34_combout ),
	.cout(\IFU|pc[4]~35 ));
// synopsys translate_off
defparam \IFU|pc[4]~34 .lut_mask = 16'hA50A;
defparam \IFU|pc[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[4] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[4] .is_wysiwyg = "true";
defparam \IFU|pc[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~26 (
// Equation(s):
// \IFU|Add0~26_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [5])) # (!\JMP|global_reset~q  & ((\IFU|pc [5])))

	.dataa(\JMP|pc2 [5]),
	.datab(\IFU|pc [5]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~26 .lut_mask = 16'hAACC;
defparam \IFU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[5]~36 (
// Equation(s):
// \IFU|pc[5]~36_combout  = (\IFU|Add0~26_combout  & (!\IFU|pc[4]~35 )) # (!\IFU|Add0~26_combout  & ((\IFU|pc[4]~35 ) # (GND)))
// \IFU|pc[5]~37  = CARRY((!\IFU|pc[4]~35 ) # (!\IFU|Add0~26_combout ))

	.dataa(\IFU|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[4]~35 ),
	.combout(\IFU|pc[5]~36_combout ),
	.cout(\IFU|pc[5]~37 ));
// synopsys translate_off
defparam \IFU|pc[5]~36 .lut_mask = 16'h5A5F;
defparam \IFU|pc[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[5] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[5] .is_wysiwyg = "true";
defparam \IFU|pc[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~25 (
// Equation(s):
// \IFU|Add0~25_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [6])) # (!\JMP|global_reset~q  & ((\IFU|pc [6])))

	.dataa(\JMP|pc2 [6]),
	.datab(\IFU|pc [6]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~25 .lut_mask = 16'hAACC;
defparam \IFU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[6]~38 (
// Equation(s):
// \IFU|pc[6]~38_combout  = (\IFU|Add0~25_combout  & (\IFU|pc[5]~37  $ (GND))) # (!\IFU|Add0~25_combout  & (!\IFU|pc[5]~37  & VCC))
// \IFU|pc[6]~39  = CARRY((\IFU|Add0~25_combout  & !\IFU|pc[5]~37 ))

	.dataa(\IFU|Add0~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[5]~37 ),
	.combout(\IFU|pc[6]~38_combout ),
	.cout(\IFU|pc[6]~39 ));
// synopsys translate_off
defparam \IFU|pc[6]~38 .lut_mask = 16'hA50A;
defparam \IFU|pc[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[6] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[6] .is_wysiwyg = "true";
defparam \IFU|pc[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~24 (
// Equation(s):
// \IFU|Add0~24_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [7])) # (!\JMP|global_reset~q  & ((\IFU|pc [7])))

	.dataa(\JMP|pc2 [7]),
	.datab(\IFU|pc [7]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~24 .lut_mask = 16'hAACC;
defparam \IFU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[7]~40 (
// Equation(s):
// \IFU|pc[7]~40_combout  = (\IFU|Add0~24_combout  & (!\IFU|pc[6]~39 )) # (!\IFU|Add0~24_combout  & ((\IFU|pc[6]~39 ) # (GND)))
// \IFU|pc[7]~41  = CARRY((!\IFU|pc[6]~39 ) # (!\IFU|Add0~24_combout ))

	.dataa(\IFU|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[6]~39 ),
	.combout(\IFU|pc[7]~40_combout ),
	.cout(\IFU|pc[7]~41 ));
// synopsys translate_off
defparam \IFU|pc[7]~40 .lut_mask = 16'h5A5F;
defparam \IFU|pc[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[7] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[7] .is_wysiwyg = "true";
defparam \IFU|pc[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~23 (
// Equation(s):
// \IFU|Add0~23_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [8])) # (!\JMP|global_reset~q  & ((\IFU|pc [8])))

	.dataa(\JMP|pc2 [8]),
	.datab(\IFU|pc [8]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~23 .lut_mask = 16'hAACC;
defparam \IFU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[8]~42 (
// Equation(s):
// \IFU|pc[8]~42_combout  = (\IFU|Add0~23_combout  & (\IFU|pc[7]~41  $ (GND))) # (!\IFU|Add0~23_combout  & (!\IFU|pc[7]~41  & VCC))
// \IFU|pc[8]~43  = CARRY((\IFU|Add0~23_combout  & !\IFU|pc[7]~41 ))

	.dataa(\IFU|Add0~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[7]~41 ),
	.combout(\IFU|pc[8]~42_combout ),
	.cout(\IFU|pc[8]~43 ));
// synopsys translate_off
defparam \IFU|pc[8]~42 .lut_mask = 16'hA50A;
defparam \IFU|pc[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[8] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[8] .is_wysiwyg = "true";
defparam \IFU|pc[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~22 (
// Equation(s):
// \IFU|Add0~22_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [9])) # (!\JMP|global_reset~q  & ((\IFU|pc [9])))

	.dataa(\JMP|pc2 [9]),
	.datab(\IFU|pc [9]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~22 .lut_mask = 16'hAACC;
defparam \IFU|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[9]~44 (
// Equation(s):
// \IFU|pc[9]~44_combout  = (\IFU|Add0~22_combout  & (!\IFU|pc[8]~43 )) # (!\IFU|Add0~22_combout  & ((\IFU|pc[8]~43 ) # (GND)))
// \IFU|pc[9]~45  = CARRY((!\IFU|pc[8]~43 ) # (!\IFU|Add0~22_combout ))

	.dataa(\IFU|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[8]~43 ),
	.combout(\IFU|pc[9]~44_combout ),
	.cout(\IFU|pc[9]~45 ));
// synopsys translate_off
defparam \IFU|pc[9]~44 .lut_mask = 16'h5A5F;
defparam \IFU|pc[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[9] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[9] .is_wysiwyg = "true";
defparam \IFU|pc[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~21 (
// Equation(s):
// \IFU|Add0~21_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [10])) # (!\JMP|global_reset~q  & ((\IFU|pc [10])))

	.dataa(\JMP|pc2 [10]),
	.datab(\IFU|pc [10]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~21 .lut_mask = 16'hAACC;
defparam \IFU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[10]~46 (
// Equation(s):
// \IFU|pc[10]~46_combout  = (\IFU|Add0~21_combout  & (\IFU|pc[9]~45  $ (GND))) # (!\IFU|Add0~21_combout  & (!\IFU|pc[9]~45  & VCC))
// \IFU|pc[10]~47  = CARRY((\IFU|Add0~21_combout  & !\IFU|pc[9]~45 ))

	.dataa(\IFU|Add0~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[9]~45 ),
	.combout(\IFU|pc[10]~46_combout ),
	.cout(\IFU|pc[10]~47 ));
// synopsys translate_off
defparam \IFU|pc[10]~46 .lut_mask = 16'hA50A;
defparam \IFU|pc[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[10] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[10] .is_wysiwyg = "true";
defparam \IFU|pc[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~20 (
// Equation(s):
// \IFU|Add0~20_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [11])) # (!\JMP|global_reset~q  & ((\IFU|pc [11])))

	.dataa(\JMP|pc2 [11]),
	.datab(\IFU|pc [11]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~20 .lut_mask = 16'hAACC;
defparam \IFU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[11]~48 (
// Equation(s):
// \IFU|pc[11]~48_combout  = (\IFU|Add0~20_combout  & (!\IFU|pc[10]~47 )) # (!\IFU|Add0~20_combout  & ((\IFU|pc[10]~47 ) # (GND)))
// \IFU|pc[11]~49  = CARRY((!\IFU|pc[10]~47 ) # (!\IFU|Add0~20_combout ))

	.dataa(\IFU|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[10]~47 ),
	.combout(\IFU|pc[11]~48_combout ),
	.cout(\IFU|pc[11]~49 ));
// synopsys translate_off
defparam \IFU|pc[11]~48 .lut_mask = 16'h5A5F;
defparam \IFU|pc[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[11] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[11] .is_wysiwyg = "true";
defparam \IFU|pc[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector19~0 (
// Equation(s):
// \DECODER|Selector19~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & ((\ROM|altsyncram_component|auto_generated|q_a [3] & (\ROM|altsyncram_component|auto_generated|q_a [20])) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & 
// ((\ROM|altsyncram_component|auto_generated|q_a [31])))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DECODER|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector19~0 .lut_mask = 16'h88A0;
defparam \DECODER|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|curr_aluCtrl~1 (
// Equation(s):
// \DECODER|curr_aluCtrl~1_combout  = (!\ROM|altsyncram_component|auto_generated|q_a [3] & !\ROM|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|curr_aluCtrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|curr_aluCtrl~1 .lut_mask = 16'h000F;
defparam \DECODER|curr_aluCtrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector19~1 (
// Equation(s):
// \DECODER|Selector19~1_combout  = (\DECODER|WideOr11~2_combout  & ((\DECODER|Selector19~0_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [7] & \DECODER|curr_aluCtrl~1_combout ))))

	.dataa(\DECODER|WideOr11~2_combout ),
	.datab(\DECODER|Selector19~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\DECODER|curr_aluCtrl~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector19~1 .lut_mask = 16'hA888;
defparam \DECODER|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011E;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector19~2 (
// Equation(s):
// \DECODER|Selector19~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [31] & (!\ROM|altsyncram_component|auto_generated|q_a [6] & ((!\ROM|altsyncram_component|auto_generated|q_a [4]) # (!\ROM|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector19~2 .lut_mask = 16'h002A;
defparam \DECODER|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector19~3 (
// Equation(s):
// \DECODER|Selector19~3_combout  = (\DECODER|curr_aluCtrl~0_combout  & ((\DECODER|Selector19~1_combout ) # ((\DECODER|curr_aluCtrl~1_combout  & \DECODER|Selector19~2_combout ))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Selector19~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\DECODER|Selector19~2_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector19~3 .lut_mask = 16'hA888;
defparam \DECODER|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[11] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[11] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 1024'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BE;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~6 (
// Equation(s):
// \DECODER|Selector0~6_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & (!\ROM|altsyncram_component|auto_generated|q_a [3] & !\ROM|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~6 .lut_mask = 16'h0008;
defparam \DECODER|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector20~0 (
// Equation(s):
// \DECODER|Selector20~0_combout  = (\DECODER|Selector0~6_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [5] & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector0~6_combout ),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector20~0 .lut_mask = 16'h000A;
defparam \DECODER|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector22~0 (
// Equation(s):
// \DECODER|Selector22~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|curr_aluCtrl~0_combout  & (\ROM|altsyncram_component|auto_generated|q_a [22]))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & 
// (((\ROM|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector22~0 .lut_mask = 16'h88F0;
defparam \DECODER|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector20~2 (
// Equation(s):
// \DECODER|Selector20~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4]) # (((\ROM|altsyncram_component|auto_generated|q_a [2] & !\ROM|altsyncram_component|auto_generated|q_a [6])) # (!\ROM|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DECODER|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector20~2 .lut_mask = 16'hAEFF;
defparam \DECODER|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Decoder0~0 (
// Equation(s):
// \DECODER|Decoder0~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & !\ROM|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DECODER|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Decoder0~0 .lut_mask = 16'h0088;
defparam \DECODER|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector20~3 (
// Equation(s):
// \DECODER|Selector20~3_combout  = (\DECODER|Selector20~2_combout ) # ((!\ROM|altsyncram_component|auto_generated|q_a [2] & !\DECODER|Decoder0~0_combout ))

	.dataa(\DECODER|Selector20~2_combout ),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\DECODER|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector20~3 .lut_mask = 16'hAAAF;
defparam \DECODER|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector22~1 (
// Equation(s):
// \DECODER|Selector22~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [22] & ((\DECODER|Selector20~0_combout ) # ((\DECODER|Selector22~0_combout  & !\DECODER|Selector20~3_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [22] & 
// (((\DECODER|Selector22~0_combout  & !\DECODER|Selector20~3_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.datab(\DECODER|Selector20~0_combout ),
	.datac(\DECODER|Selector22~0_combout ),
	.datad(\DECODER|Selector20~3_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector22~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[2] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector23~0 (
// Equation(s):
// \DECODER|Selector23~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|curr_aluCtrl~0_combout  & (\ROM|altsyncram_component|auto_generated|q_a [21]))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & 
// (((\ROM|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector23~0 .lut_mask = 16'h88F0;
defparam \DECODER|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector23~1 (
// Equation(s):
// \DECODER|Selector23~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [21] & ((\DECODER|Selector20~0_combout ) # ((\DECODER|Selector23~0_combout  & !\DECODER|Selector20~3_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [21] & 
// (((\DECODER|Selector23~0_combout  & !\DECODER|Selector20~3_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.datab(\DECODER|Selector20~0_combout ),
	.datac(\DECODER|Selector23~0_combout ),
	.datad(\DECODER|Selector20~3_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector23~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[1] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector24~0 (
// Equation(s):
// \DECODER|Selector24~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|WideOr11~2_combout  & (\DECODER|Decoder0~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\DECODER|WideOr11~2_combout ),
	.datac(\DECODER|Decoder0~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\DECODER|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector24~0 .lut_mask = 16'h8000;
defparam \DECODER|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector24~1 (
// Equation(s):
// \DECODER|Selector24~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (((\ROM|altsyncram_component|auto_generated|q_a [7] & !\ROM|altsyncram_component|auto_generated|q_a [4])))) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & 
// (\ROM|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector24~1 .lut_mask = 16'h0ACA;
defparam \DECODER|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector24~2 (
// Equation(s):
// \DECODER|Selector24~2_combout  = (\DECODER|Selector24~0_combout ) # ((\DECODER|Selector0~6_combout  & (\DECODER|Selector24~1_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\DECODER|Selector24~0_combout ),
	.datab(\DECODER|Selector0~6_combout ),
	.datac(\DECODER|Selector24~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector24~2 .lut_mask = 16'hAAEA;
defparam \DECODER|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[0] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~0 (
// Equation(s):
// \JMP|Add0~0_combout  = (\IFU|pc [0] & (\LATCH_DEC|imm_ [0] $ (VCC))) # (!\IFU|pc [0] & (\LATCH_DEC|imm_ [0] & VCC))
// \JMP|Add0~1  = CARRY((\IFU|pc [0] & \LATCH_DEC|imm_ [0]))

	.dataa(\IFU|pc [0]),
	.datab(\LATCH_DEC|imm_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\JMP|Add0~0_combout ),
	.cout(\JMP|Add0~1 ));
// synopsys translate_off
defparam \JMP|Add0~0 .lut_mask = 16'h6688;
defparam \JMP|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr11~3 (
// Equation(s):
// \DECODER|WideOr11~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & ((\ROM|altsyncram_component|auto_generated|q_a [2]) # (!\ROM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DECODER|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr11~3 .lut_mask = 16'h8088;
defparam \DECODER|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr11~4 (
// Equation(s):
// \DECODER|WideOr11~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [6] & (!\ROM|altsyncram_component|auto_generated|q_a [4] & \DECODER|WideOr11~3_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\DECODER|WideOr11~3_combout ),
	.cin(gnd),
	.combout(\DECODER|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr11~4 .lut_mask = 16'h0800;
defparam \DECODER|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|new_jmp_ (
	.clk(\clk~input_o ),
	.d(\DECODER|WideOr11~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|new_jmp_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|new_jmp_ .is_wysiwyg = "true";
defparam \LATCH_DEC|new_jmp_ .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|jmp_type[2]~5 (
// Equation(s):
// \DECODER|jmp_type[2]~5_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [6] & (!\ROM|altsyncram_component|auto_generated|q_a [4] & \DECODER|curr_aluCtrl~0_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\DECODER|curr_aluCtrl~0_combout ),
	.cin(gnd),
	.combout(\DECODER|jmp_type[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|jmp_type[2]~5 .lut_mask = 16'h0800;
defparam \DECODER|jmp_type[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector25~0 (
// Equation(s):
// \DECODER|Selector25~0_combout  = (\DECODER|jmp_type[2]~5_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [2]) # ((\ROM|altsyncram_component|auto_generated|q_a [13] & !\ROM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\DECODER|jmp_type[2]~5_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DECODER|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector25~0 .lut_mask = 16'h88A8;
defparam \DECODER|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|jmp_type_[1] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|jmp_type_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|jmp_type_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|jmp_type_[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[2]~29 (
// Equation(s):
// \JMP|pc1[2]~29_combout  = ((\JMP|global_reset~q ) # ((!\LATCH_DEC|jmp_type_ [2] & \LATCH_DEC|jmp_type_ [1]))) # (!\LATCH_DEC|new_jmp_~q )

	.dataa(\LATCH_DEC|new_jmp_~q ),
	.datab(\LATCH_DEC|jmp_type_ [2]),
	.datac(\LATCH_DEC|jmp_type_ [1]),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc1[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc1[2]~29 .lut_mask = 16'hFF75;
defparam \JMP|pc1[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1~90 (
// Equation(s):
// \JMP|pc1~90_combout  = (\JMP|Add0~0_combout  & !\JMP|pc1[2]~29_combout )

	.dataa(\JMP|Add0~0_combout ),
	.datab(\JMP|pc1[2]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\JMP|pc1~90_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc1~90 .lut_mask = 16'h2222;
defparam \JMP|pc1~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc1[0] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[0] .is_wysiwyg = "true";
defparam \JMP|pc1[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~31 (
// Equation(s):
// \JMP|pc2~31_combout  = (\JMP|pc1 [0] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~31_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~31 .lut_mask = 16'h00AA;
defparam \JMP|pc2~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[0] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[0] .is_wysiwyg = "true";
defparam \JMP|pc2[0] .power_up = "low";
// synopsys translate_on

dffeas \IFU|pc[0] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JMP|global_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[0] .is_wysiwyg = "true";
defparam \IFU|pc[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~2 (
// Equation(s):
// \JMP|Add0~2_combout  = (\IFU|pc [1] & ((\LATCH_DEC|imm_ [1] & (\JMP|Add0~1  & VCC)) # (!\LATCH_DEC|imm_ [1] & (!\JMP|Add0~1 )))) # (!\IFU|pc [1] & ((\LATCH_DEC|imm_ [1] & (!\JMP|Add0~1 )) # (!\LATCH_DEC|imm_ [1] & ((\JMP|Add0~1 ) # (GND)))))
// \JMP|Add0~3  = CARRY((\IFU|pc [1] & (!\LATCH_DEC|imm_ [1] & !\JMP|Add0~1 )) # (!\IFU|pc [1] & ((!\JMP|Add0~1 ) # (!\LATCH_DEC|imm_ [1]))))

	.dataa(\IFU|pc [1]),
	.datab(\LATCH_DEC|imm_ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~1 ),
	.combout(\JMP|Add0~2_combout ),
	.cout(\JMP|Add0~3 ));
// synopsys translate_off
defparam \JMP|Add0~2 .lut_mask = 16'h9617;
defparam \JMP|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1~89 (
// Equation(s):
// \JMP|pc1~89_combout  = (\JMP|Add0~2_combout  & !\JMP|pc1[2]~29_combout )

	.dataa(\JMP|Add0~2_combout ),
	.datab(\JMP|pc1[2]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\JMP|pc1~89_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc1~89 .lut_mask = 16'h2222;
defparam \JMP|pc1~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc1[1] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[1] .is_wysiwyg = "true";
defparam \JMP|pc1[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~30 (
// Equation(s):
// \JMP|pc2~30_combout  = (\JMP|pc1 [1] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~30_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~30 .lut_mask = 16'h00AA;
defparam \JMP|pc2~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[1] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[1] .is_wysiwyg = "true";
defparam \JMP|pc2[1] .power_up = "low";
// synopsys translate_on

dffeas \IFU|pc[1] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JMP|global_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[1] .is_wysiwyg = "true";
defparam \IFU|pc[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~4 (
// Equation(s):
// \JMP|Add0~4_combout  = ((\IFU|pc [2] $ (\LATCH_DEC|imm_ [2] $ (!\JMP|Add0~3 )))) # (GND)
// \JMP|Add0~5  = CARRY((\IFU|pc [2] & ((\LATCH_DEC|imm_ [2]) # (!\JMP|Add0~3 ))) # (!\IFU|pc [2] & (\LATCH_DEC|imm_ [2] & !\JMP|Add0~3 )))

	.dataa(\IFU|pc [2]),
	.datab(\LATCH_DEC|imm_ [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~3 ),
	.combout(\JMP|Add0~4_combout ),
	.cout(\JMP|Add0~5 ));
// synopsys translate_off
defparam \JMP|Add0~4 .lut_mask = 16'h698E;
defparam \JMP|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~6 (
// Equation(s):
// \JMP|Add0~6_combout  = (\IFU|pc [3] & ((\LATCH_DEC|imm_ [3] & (\JMP|Add0~5  & VCC)) # (!\LATCH_DEC|imm_ [3] & (!\JMP|Add0~5 )))) # (!\IFU|pc [3] & ((\LATCH_DEC|imm_ [3] & (!\JMP|Add0~5 )) # (!\LATCH_DEC|imm_ [3] & ((\JMP|Add0~5 ) # (GND)))))
// \JMP|Add0~7  = CARRY((\IFU|pc [3] & (!\LATCH_DEC|imm_ [3] & !\JMP|Add0~5 )) # (!\IFU|pc [3] & ((!\JMP|Add0~5 ) # (!\LATCH_DEC|imm_ [3]))))

	.dataa(\IFU|pc [3]),
	.datab(\LATCH_DEC|imm_ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~5 ),
	.combout(\JMP|Add0~6_combout ),
	.cout(\JMP|Add0~7 ));
// synopsys translate_off
defparam \JMP|Add0~6 .lut_mask = 16'h9617;
defparam \JMP|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~8 (
// Equation(s):
// \JMP|Add0~8_combout  = ((\IFU|pc [4] $ (\LATCH_DEC|imm_ [4] $ (!\JMP|Add0~7 )))) # (GND)
// \JMP|Add0~9  = CARRY((\IFU|pc [4] & ((\LATCH_DEC|imm_ [4]) # (!\JMP|Add0~7 ))) # (!\IFU|pc [4] & (\LATCH_DEC|imm_ [4] & !\JMP|Add0~7 )))

	.dataa(\IFU|pc [4]),
	.datab(\LATCH_DEC|imm_ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~7 ),
	.combout(\JMP|Add0~8_combout ),
	.cout(\JMP|Add0~9 ));
// synopsys translate_off
defparam \JMP|Add0~8 .lut_mask = 16'h698E;
defparam \JMP|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~10 (
// Equation(s):
// \JMP|Add0~10_combout  = (\IFU|pc [5] & ((\LATCH_DEC|imm_ [5] & (\JMP|Add0~9  & VCC)) # (!\LATCH_DEC|imm_ [5] & (!\JMP|Add0~9 )))) # (!\IFU|pc [5] & ((\LATCH_DEC|imm_ [5] & (!\JMP|Add0~9 )) # (!\LATCH_DEC|imm_ [5] & ((\JMP|Add0~9 ) # (GND)))))
// \JMP|Add0~11  = CARRY((\IFU|pc [5] & (!\LATCH_DEC|imm_ [5] & !\JMP|Add0~9 )) # (!\IFU|pc [5] & ((!\JMP|Add0~9 ) # (!\LATCH_DEC|imm_ [5]))))

	.dataa(\IFU|pc [5]),
	.datab(\LATCH_DEC|imm_ [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~9 ),
	.combout(\JMP|Add0~10_combout ),
	.cout(\JMP|Add0~11 ));
// synopsys translate_off
defparam \JMP|Add0~10 .lut_mask = 16'h9617;
defparam \JMP|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~12 (
// Equation(s):
// \JMP|Add0~12_combout  = ((\IFU|pc [6] $ (\LATCH_DEC|imm_ [6] $ (!\JMP|Add0~11 )))) # (GND)
// \JMP|Add0~13  = CARRY((\IFU|pc [6] & ((\LATCH_DEC|imm_ [6]) # (!\JMP|Add0~11 ))) # (!\IFU|pc [6] & (\LATCH_DEC|imm_ [6] & !\JMP|Add0~11 )))

	.dataa(\IFU|pc [6]),
	.datab(\LATCH_DEC|imm_ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~11 ),
	.combout(\JMP|Add0~12_combout ),
	.cout(\JMP|Add0~13 ));
// synopsys translate_off
defparam \JMP|Add0~12 .lut_mask = 16'h698E;
defparam \JMP|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~14 (
// Equation(s):
// \JMP|Add0~14_combout  = (\IFU|pc [7] & ((\LATCH_DEC|imm_ [7] & (\JMP|Add0~13  & VCC)) # (!\LATCH_DEC|imm_ [7] & (!\JMP|Add0~13 )))) # (!\IFU|pc [7] & ((\LATCH_DEC|imm_ [7] & (!\JMP|Add0~13 )) # (!\LATCH_DEC|imm_ [7] & ((\JMP|Add0~13 ) # (GND)))))
// \JMP|Add0~15  = CARRY((\IFU|pc [7] & (!\LATCH_DEC|imm_ [7] & !\JMP|Add0~13 )) # (!\IFU|pc [7] & ((!\JMP|Add0~13 ) # (!\LATCH_DEC|imm_ [7]))))

	.dataa(\IFU|pc [7]),
	.datab(\LATCH_DEC|imm_ [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~13 ),
	.combout(\JMP|Add0~14_combout ),
	.cout(\JMP|Add0~15 ));
// synopsys translate_off
defparam \JMP|Add0~14 .lut_mask = 16'h9617;
defparam \JMP|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~16 (
// Equation(s):
// \JMP|Add0~16_combout  = ((\IFU|pc [8] $ (\LATCH_DEC|imm_ [8] $ (!\JMP|Add0~15 )))) # (GND)
// \JMP|Add0~17  = CARRY((\IFU|pc [8] & ((\LATCH_DEC|imm_ [8]) # (!\JMP|Add0~15 ))) # (!\IFU|pc [8] & (\LATCH_DEC|imm_ [8] & !\JMP|Add0~15 )))

	.dataa(\IFU|pc [8]),
	.datab(\LATCH_DEC|imm_ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~15 ),
	.combout(\JMP|Add0~16_combout ),
	.cout(\JMP|Add0~17 ));
// synopsys translate_off
defparam \JMP|Add0~16 .lut_mask = 16'h698E;
defparam \JMP|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~18 (
// Equation(s):
// \JMP|Add0~18_combout  = (\IFU|pc [9] & ((\LATCH_DEC|imm_ [9] & (\JMP|Add0~17  & VCC)) # (!\LATCH_DEC|imm_ [9] & (!\JMP|Add0~17 )))) # (!\IFU|pc [9] & ((\LATCH_DEC|imm_ [9] & (!\JMP|Add0~17 )) # (!\LATCH_DEC|imm_ [9] & ((\JMP|Add0~17 ) # (GND)))))
// \JMP|Add0~19  = CARRY((\IFU|pc [9] & (!\LATCH_DEC|imm_ [9] & !\JMP|Add0~17 )) # (!\IFU|pc [9] & ((!\JMP|Add0~17 ) # (!\LATCH_DEC|imm_ [9]))))

	.dataa(\IFU|pc [9]),
	.datab(\LATCH_DEC|imm_ [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~17 ),
	.combout(\JMP|Add0~18_combout ),
	.cout(\JMP|Add0~19 ));
// synopsys translate_off
defparam \JMP|Add0~18 .lut_mask = 16'h9617;
defparam \JMP|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~20 (
// Equation(s):
// \JMP|Add0~20_combout  = ((\IFU|pc [10] $ (\LATCH_DEC|imm_ [10] $ (!\JMP|Add0~19 )))) # (GND)
// \JMP|Add0~21  = CARRY((\IFU|pc [10] & ((\LATCH_DEC|imm_ [10]) # (!\JMP|Add0~19 ))) # (!\IFU|pc [10] & (\LATCH_DEC|imm_ [10] & !\JMP|Add0~19 )))

	.dataa(\IFU|pc [10]),
	.datab(\LATCH_DEC|imm_ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~19 ),
	.combout(\JMP|Add0~20_combout ),
	.cout(\JMP|Add0~21 ));
// synopsys translate_off
defparam \JMP|Add0~20 .lut_mask = 16'h698E;
defparam \JMP|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~22 (
// Equation(s):
// \JMP|Add0~22_combout  = (\IFU|pc [11] & ((\LATCH_DEC|imm_ [11] & (\JMP|Add0~21  & VCC)) # (!\LATCH_DEC|imm_ [11] & (!\JMP|Add0~21 )))) # (!\IFU|pc [11] & ((\LATCH_DEC|imm_ [11] & (!\JMP|Add0~21 )) # (!\LATCH_DEC|imm_ [11] & ((\JMP|Add0~21 ) # (GND)))))
// \JMP|Add0~23  = CARRY((\IFU|pc [11] & (!\LATCH_DEC|imm_ [11] & !\JMP|Add0~21 )) # (!\IFU|pc [11] & ((!\JMP|Add0~21 ) # (!\LATCH_DEC|imm_ [11]))))

	.dataa(\IFU|pc [11]),
	.datab(\LATCH_DEC|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~21 ),
	.combout(\JMP|Add0~22_combout ),
	.cout(\JMP|Add0~23 ));
// synopsys translate_off
defparam \JMP|Add0~22 .lut_mask = 16'h9617;
defparam \JMP|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[3]~31 (
// Equation(s):
// \JMP|pc1[3]~31_combout  = \JMP|Add0~6_combout  $ (VCC)
// \JMP|pc1[3]~32  = CARRY(\JMP|Add0~6_combout )

	.dataa(\JMP|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\JMP|pc1[3]~31_combout ),
	.cout(\JMP|pc1[3]~32 ));
// synopsys translate_off
defparam \JMP|pc1[3]~31 .lut_mask = 16'h55AA;
defparam \JMP|pc1[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[4]~33 (
// Equation(s):
// \JMP|pc1[4]~33_combout  = (\JMP|Add0~8_combout  & (\JMP|pc1[3]~32  & VCC)) # (!\JMP|Add0~8_combout  & (!\JMP|pc1[3]~32 ))
// \JMP|pc1[4]~34  = CARRY((!\JMP|Add0~8_combout  & !\JMP|pc1[3]~32 ))

	.dataa(\JMP|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[3]~32 ),
	.combout(\JMP|pc1[4]~33_combout ),
	.cout(\JMP|pc1[4]~34 ));
// synopsys translate_off
defparam \JMP|pc1[4]~33 .lut_mask = 16'hA505;
defparam \JMP|pc1[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[5]~35 (
// Equation(s):
// \JMP|pc1[5]~35_combout  = (\JMP|Add0~10_combout  & ((GND) # (!\JMP|pc1[4]~34 ))) # (!\JMP|Add0~10_combout  & (\JMP|pc1[4]~34  $ (GND)))
// \JMP|pc1[5]~36  = CARRY((\JMP|Add0~10_combout ) # (!\JMP|pc1[4]~34 ))

	.dataa(\JMP|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[4]~34 ),
	.combout(\JMP|pc1[5]~35_combout ),
	.cout(\JMP|pc1[5]~36 ));
// synopsys translate_off
defparam \JMP|pc1[5]~35 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[6]~37 (
// Equation(s):
// \JMP|pc1[6]~37_combout  = (\JMP|Add0~12_combout  & (\JMP|pc1[5]~36  & VCC)) # (!\JMP|Add0~12_combout  & (!\JMP|pc1[5]~36 ))
// \JMP|pc1[6]~38  = CARRY((!\JMP|Add0~12_combout  & !\JMP|pc1[5]~36 ))

	.dataa(\JMP|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[5]~36 ),
	.combout(\JMP|pc1[6]~37_combout ),
	.cout(\JMP|pc1[6]~38 ));
// synopsys translate_off
defparam \JMP|pc1[6]~37 .lut_mask = 16'hA505;
defparam \JMP|pc1[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[7]~39 (
// Equation(s):
// \JMP|pc1[7]~39_combout  = (\JMP|Add0~14_combout  & ((GND) # (!\JMP|pc1[6]~38 ))) # (!\JMP|Add0~14_combout  & (\JMP|pc1[6]~38  $ (GND)))
// \JMP|pc1[7]~40  = CARRY((\JMP|Add0~14_combout ) # (!\JMP|pc1[6]~38 ))

	.dataa(\JMP|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[6]~38 ),
	.combout(\JMP|pc1[7]~39_combout ),
	.cout(\JMP|pc1[7]~40 ));
// synopsys translate_off
defparam \JMP|pc1[7]~39 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[8]~41 (
// Equation(s):
// \JMP|pc1[8]~41_combout  = (\JMP|Add0~16_combout  & (\JMP|pc1[7]~40  & VCC)) # (!\JMP|Add0~16_combout  & (!\JMP|pc1[7]~40 ))
// \JMP|pc1[8]~42  = CARRY((!\JMP|Add0~16_combout  & !\JMP|pc1[7]~40 ))

	.dataa(\JMP|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[7]~40 ),
	.combout(\JMP|pc1[8]~41_combout ),
	.cout(\JMP|pc1[8]~42 ));
// synopsys translate_off
defparam \JMP|pc1[8]~41 .lut_mask = 16'hA505;
defparam \JMP|pc1[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[9]~43 (
// Equation(s):
// \JMP|pc1[9]~43_combout  = (\JMP|Add0~18_combout  & ((GND) # (!\JMP|pc1[8]~42 ))) # (!\JMP|Add0~18_combout  & (\JMP|pc1[8]~42  $ (GND)))
// \JMP|pc1[9]~44  = CARRY((\JMP|Add0~18_combout ) # (!\JMP|pc1[8]~42 ))

	.dataa(\JMP|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[8]~42 ),
	.combout(\JMP|pc1[9]~43_combout ),
	.cout(\JMP|pc1[9]~44 ));
// synopsys translate_off
defparam \JMP|pc1[9]~43 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[10]~45 (
// Equation(s):
// \JMP|pc1[10]~45_combout  = (\JMP|Add0~20_combout  & (\JMP|pc1[9]~44  & VCC)) # (!\JMP|Add0~20_combout  & (!\JMP|pc1[9]~44 ))
// \JMP|pc1[10]~46  = CARRY((!\JMP|Add0~20_combout  & !\JMP|pc1[9]~44 ))

	.dataa(\JMP|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[9]~44 ),
	.combout(\JMP|pc1[10]~45_combout ),
	.cout(\JMP|pc1[10]~46 ));
// synopsys translate_off
defparam \JMP|pc1[10]~45 .lut_mask = 16'hA505;
defparam \JMP|pc1[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[11]~47 (
// Equation(s):
// \JMP|pc1[11]~47_combout  = (\JMP|Add0~22_combout  & ((GND) # (!\JMP|pc1[10]~46 ))) # (!\JMP|Add0~22_combout  & (\JMP|pc1[10]~46  $ (GND)))
// \JMP|pc1[11]~48  = CARRY((\JMP|Add0~22_combout ) # (!\JMP|pc1[10]~46 ))

	.dataa(\JMP|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[10]~46 ),
	.combout(\JMP|pc1[11]~47_combout ),
	.cout(\JMP|pc1[11]~48 ));
// synopsys translate_off
defparam \JMP|pc1[11]~47 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[11] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[11] .is_wysiwyg = "true";
defparam \JMP|pc1[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~9 (
// Equation(s):
// \JMP|pc2~9_combout  = (\JMP|pc1 [11] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~9_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~9 .lut_mask = 16'h00AA;
defparam \JMP|pc2~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[11] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[11] .is_wysiwyg = "true";
defparam \JMP|pc2[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[9]~9_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [11])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [11])))

	.dataa(\JMP|pc2 [11]),
	.datab(\IFU|pc [11]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr3~6 (
// Equation(s):
// \DECODER|WideOr3~6_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (!\ROM|altsyncram_component|auto_generated|q_a [6] & (\DECODER|curr_aluCtrl~1_combout  & !\ROM|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DECODER|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr3~6 .lut_mask = 16'h0020;
defparam \DECODER|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr3~4 (
// Equation(s):
// \DECODER|WideOr3~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [6] & (((!\ROM|altsyncram_component|auto_generated|q_a [2] & \ROM|altsyncram_component|auto_generated|q_a [3])) # (!\ROM|altsyncram_component|auto_generated|q_a [5]))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [6] & (((\ROM|altsyncram_component|auto_generated|q_a [2]) # (\ROM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DECODER|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr3~4 .lut_mask = 16'h7F74;
defparam \DECODER|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr3~5 (
// Equation(s):
// \DECODER|WideOr3~5_combout  = (\DECODER|curr_aluCtrl~0_combout  & ((\DECODER|WideOr3~6_combout ) # ((!\ROM|altsyncram_component|auto_generated|q_a [4] & !\DECODER|WideOr3~4_combout ))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|WideOr3~6_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\DECODER|WideOr3~4_combout ),
	.cin(gnd),
	.combout(\DECODER|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr3~5 .lut_mask = 16'h888A;
defparam \DECODER|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|imm[10]~1 (
// Equation(s):
// \DECODER|imm[10]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [30] & \DECODER|WideOr3~5_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [30]),
	.datab(\DECODER|WideOr3~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[10]~1 .lut_mask = 16'h8888;
defparam \DECODER|imm[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[10] (
	.clk(\clk~input_o ),
	.d(\DECODER|imm[10]~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[10] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[10] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[10] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[10]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[10] .is_wysiwyg = "true";
defparam \JMP|pc1[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~8 (
// Equation(s):
// \JMP|pc2~8_combout  = (\JMP|pc1 [10] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~8_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~8 .lut_mask = 16'h00AA;
defparam \JMP|pc2~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[10] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[10] .is_wysiwyg = "true";
defparam \JMP|pc2[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[8]~8_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [10])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [10])))

	.dataa(\JMP|pc2 [10]),
	.datab(\IFU|pc [10]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|imm[9]~2 (
// Equation(s):
// \DECODER|imm[9]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [29] & \DECODER|WideOr3~5_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [29]),
	.datab(\DECODER|WideOr3~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[9]~2 .lut_mask = 16'h8888;
defparam \DECODER|imm[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[9] (
	.clk(\clk~input_o ),
	.d(\DECODER|imm[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[9] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[9] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[9] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[9]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[9] .is_wysiwyg = "true";
defparam \JMP|pc1[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~7 (
// Equation(s):
// \JMP|pc2~7_combout  = (\JMP|pc1 [9] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~7_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~7 .lut_mask = 16'h00AA;
defparam \JMP|pc2~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[9] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[9] .is_wysiwyg = "true";
defparam \JMP|pc2[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[7]~7_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [9])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [9])))

	.dataa(\JMP|pc2 [9]),
	.datab(\IFU|pc [9]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|imm[8]~3 (
// Equation(s):
// \DECODER|imm[8]~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [28] & \DECODER|WideOr3~5_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [28]),
	.datab(\DECODER|WideOr3~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[8]~3 .lut_mask = 16'h8888;
defparam \DECODER|imm[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[8] (
	.clk(\clk~input_o ),
	.d(\DECODER|imm[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[8] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[8] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[8] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[8] .is_wysiwyg = "true";
defparam \JMP|pc1[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~6 (
// Equation(s):
// \JMP|pc2~6_combout  = (\JMP|pc1 [8] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~6_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~6 .lut_mask = 16'h00AA;
defparam \JMP|pc2~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[8] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[8] .is_wysiwyg = "true";
defparam \JMP|pc2[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[6]~6_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [8])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [8])))

	.dataa(\JMP|pc2 [8]),
	.datab(\IFU|pc [8]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|imm[7]~4 (
// Equation(s):
// \DECODER|imm[7]~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [27] & \DECODER|WideOr3~5_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [27]),
	.datab(\DECODER|WideOr3~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[7]~4 .lut_mask = 16'h8888;
defparam \DECODER|imm[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[7] (
	.clk(\clk~input_o ),
	.d(\DECODER|imm[7]~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[7] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[7] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[7] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[7]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[7] .is_wysiwyg = "true";
defparam \JMP|pc1[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~5 (
// Equation(s):
// \JMP|pc2~5_combout  = (\JMP|pc1 [7] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~5_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~5 .lut_mask = 16'h00AA;
defparam \JMP|pc2~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[7] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[7] .is_wysiwyg = "true";
defparam \JMP|pc2[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[5]~5_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [7])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [7])))

	.dataa(\JMP|pc2 [7]),
	.datab(\IFU|pc [7]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|imm[6]~5 (
// Equation(s):
// \DECODER|imm[6]~5_combout  = (\ROM|altsyncram_component|auto_generated|q_a [26] & \DECODER|WideOr3~5_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [26]),
	.datab(\DECODER|WideOr3~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[6]~5 .lut_mask = 16'h8888;
defparam \DECODER|imm[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[6] (
	.clk(\clk~input_o ),
	.d(\DECODER|imm[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[6] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[6] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[6] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[6] .is_wysiwyg = "true";
defparam \JMP|pc1[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~4 (
// Equation(s):
// \JMP|pc2~4_combout  = (\JMP|pc1 [6] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~4_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~4 .lut_mask = 16'h00AA;
defparam \JMP|pc2~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[6] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[6] .is_wysiwyg = "true";
defparam \JMP|pc2[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[4]~4_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [6])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [6])))

	.dataa(\JMP|pc2 [6]),
	.datab(\IFU|pc [6]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|imm[5]~6 (
// Equation(s):
// \DECODER|imm[5]~6_combout  = (\ROM|altsyncram_component|auto_generated|q_a [25] & \DECODER|WideOr3~5_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [25]),
	.datab(\DECODER|WideOr3~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[5]~6 .lut_mask = 16'h8888;
defparam \DECODER|imm[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[5] (
	.clk(\clk~input_o ),
	.d(\DECODER|imm[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[5] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[5] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[5] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[5] .is_wysiwyg = "true";
defparam \JMP|pc1[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~3 (
// Equation(s):
// \JMP|pc2~3_combout  = (\JMP|pc1 [5] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~3_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~3 .lut_mask = 16'h00AA;
defparam \JMP|pc2~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[5] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[5] .is_wysiwyg = "true";
defparam \JMP|pc2[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[3]~3_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [5])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [5])))

	.dataa(\JMP|pc2 [5]),
	.datab(\IFU|pc [5]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector20~1 (
// Equation(s):
// \DECODER|Selector20~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|curr_aluCtrl~0_combout  & (\ROM|altsyncram_component|auto_generated|q_a [24]))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & 
// (((\ROM|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [11]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector20~1 .lut_mask = 16'h88F0;
defparam \DECODER|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector20~4 (
// Equation(s):
// \DECODER|Selector20~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [24] & ((\DECODER|Selector20~0_combout ) # ((\DECODER|Selector20~1_combout  & !\DECODER|Selector20~3_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [24] & 
// (((\DECODER|Selector20~1_combout  & !\DECODER|Selector20~3_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.datab(\DECODER|Selector20~0_combout ),
	.datac(\DECODER|Selector20~1_combout ),
	.datad(\DECODER|Selector20~3_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector20~4 .lut_mask = 16'h88F8;
defparam \DECODER|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[4] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector20~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[4] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[4] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[4] .is_wysiwyg = "true";
defparam \JMP|pc1[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~2 (
// Equation(s):
// \JMP|pc2~2_combout  = (\JMP|pc1 [4] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~2_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~2 .lut_mask = 16'h00AA;
defparam \JMP|pc2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[4] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[4] .is_wysiwyg = "true";
defparam \JMP|pc2[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[2]~2_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [4])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [4])))

	.dataa(\JMP|pc2 [4]),
	.datab(\IFU|pc [4]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector21~0 (
// Equation(s):
// \DECODER|Selector21~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|curr_aluCtrl~0_combout  & (\ROM|altsyncram_component|auto_generated|q_a [23]))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & 
// (((\ROM|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector21~0 .lut_mask = 16'h88F0;
defparam \DECODER|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector21~1 (
// Equation(s):
// \DECODER|Selector21~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [23] & ((\DECODER|Selector20~0_combout ) # ((\DECODER|Selector21~0_combout  & !\DECODER|Selector20~3_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [23] & 
// (((\DECODER|Selector21~0_combout  & !\DECODER|Selector20~3_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.datab(\DECODER|Selector20~0_combout ),
	.datac(\DECODER|Selector21~0_combout ),
	.datad(\DECODER|Selector20~3_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector21~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[3] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[3] .power_up = "low";
// synopsys translate_on

dffeas \JMP|pc1[3] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[3] .is_wysiwyg = "true";
defparam \JMP|pc1[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~1 (
// Equation(s):
// \JMP|pc2~1_combout  = (\JMP|pc1 [3] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~1_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~1 .lut_mask = 16'h00AA;
defparam \JMP|pc2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[3] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[3] .is_wysiwyg = "true";
defparam \JMP|pc2[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[1]~1_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [3])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [3])))

	.dataa(\JMP|pc2 [3]),
	.datab(\IFU|pc [3]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr11~2 (
// Equation(s):
// \DECODER|WideOr11~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [6] & !\ROM|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr11~2 .lut_mask = 16'h0088;
defparam \DECODER|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|jmp_type[2]~4 (
// Equation(s):
// \DECODER|jmp_type[2]~4_combout  = (\DECODER|WideOr11~2_combout  & (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\DECODER|WideOr11~2_combout ),
	.datab(\DECODER|curr_aluCtrl~0_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\DECODER|jmp_type[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|jmp_type[2]~4 .lut_mask = 16'h8000;
defparam \DECODER|jmp_type[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|jmp_type_[2] (
	.clk(\clk~input_o ),
	.d(\DECODER|jmp_type[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|jmp_type_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|jmp_type_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|jmp_type_[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|jmp_type1~0 (
// Equation(s):
// \JMP|jmp_type1~0_combout  = (\LATCH_DEC|jmp_type_ [2] & !\JMP|global_reset~q )

	.dataa(\LATCH_DEC|jmp_type_ [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|jmp_type1~0_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|jmp_type1~0 .lut_mask = 16'h00AA;
defparam \JMP|jmp_type1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|jmp_type1[2] (
	.clk(\clk~input_o ),
	.d(\JMP|jmp_type1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|jmp_type1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|jmp_type1[2] .is_wysiwyg = "true";
defparam \JMP|jmp_type1[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|jmp_type2~0 (
// Equation(s):
// \JMP|jmp_type2~0_combout  = (\JMP|jmp_type1 [2] & !\JMP|global_reset~q )

	.dataa(\JMP|jmp_type1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|jmp_type2~0_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|jmp_type2~0 .lut_mask = 16'h00AA;
defparam \JMP|jmp_type2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|jmp_type2[2] (
	.clk(\clk~input_o ),
	.d(\JMP|jmp_type2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|jmp_type2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|jmp_type2[2] .is_wysiwyg = "true";
defparam \JMP|jmp_type2[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|jmp_type1~1 (
// Equation(s):
// \JMP|jmp_type1~1_combout  = (\LATCH_DEC|jmp_type_ [1] & !\JMP|global_reset~q )

	.dataa(\LATCH_DEC|jmp_type_ [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|jmp_type1~1_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|jmp_type1~1 .lut_mask = 16'h00AA;
defparam \JMP|jmp_type1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|jmp_type1[1] (
	.clk(\clk~input_o ),
	.d(\JMP|jmp_type1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|jmp_type1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|jmp_type1[1] .is_wysiwyg = "true";
defparam \JMP|jmp_type1[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|jmp_type2~1 (
// Equation(s):
// \JMP|jmp_type2~1_combout  = (\JMP|jmp_type1 [1] & !\JMP|global_reset~q )

	.dataa(\JMP|jmp_type1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|jmp_type2~1_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|jmp_type2~1 .lut_mask = 16'h00AA;
defparam \JMP|jmp_type2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|jmp_type2[1] (
	.clk(\clk~input_o ),
	.d(\JMP|jmp_type2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|jmp_type2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|jmp_type2[1] .is_wysiwyg = "true";
defparam \JMP|jmp_type2[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector26~0 (
// Equation(s):
// \DECODER|Selector26~0_combout  = (\DECODER|WideOr11~2_combout  & (\DECODER|Decoder0~0_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [2]) # (\ROM|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\DECODER|WideOr11~2_combout ),
	.datab(\DECODER|Decoder0~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\DECODER|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector26~0 .lut_mask = 16'h8880;
defparam \DECODER|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|jmp_type_[0] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|jmp_type_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|jmp_type_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|jmp_type_[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|jmp_type1~2 (
// Equation(s):
// \JMP|jmp_type1~2_combout  = (\LATCH_DEC|jmp_type_ [0] & !\JMP|global_reset~q )

	.dataa(\LATCH_DEC|jmp_type_ [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|jmp_type1~2_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|jmp_type1~2 .lut_mask = 16'h00AA;
defparam \JMP|jmp_type1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|jmp_type1[0] (
	.clk(\clk~input_o ),
	.d(\JMP|jmp_type1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|jmp_type1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|jmp_type1[0] .is_wysiwyg = "true";
defparam \JMP|jmp_type1[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|jmp_type2~2 (
// Equation(s):
// \JMP|jmp_type2~2_combout  = (\JMP|jmp_type1 [0] & !\JMP|global_reset~q )

	.dataa(\JMP|jmp_type1 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|jmp_type2~2_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|jmp_type2~2 .lut_mask = 16'h00AA;
defparam \JMP|jmp_type2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|jmp_type2[0] (
	.clk(\clk~input_o ),
	.d(\JMP|jmp_type2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|jmp_type2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|jmp_type2[0] .is_wysiwyg = "true";
defparam \JMP|jmp_type2[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr17~0 (
// Equation(s):
// \DECODER|WideOr17~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & ((\ROM|altsyncram_component|auto_generated|q_a [4] & ((\ROM|altsyncram_component|auto_generated|q_a [2]) # (!\ROM|altsyncram_component|auto_generated|q_a [5]))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [4] & (!\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DECODER|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr17~0 .lut_mask = 16'h828A;
defparam \DECODER|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr17~1 (
// Equation(s):
// \DECODER|WideOr17~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (\DECODER|WideOr17~0_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [3] & !\ROM|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DECODER|WideOr17~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr17~1 .lut_mask = 16'h0008;
defparam \DECODER|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_en_ (
	.clk(\clk~input_o ),
	.d(\DECODER|WideOr17~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_en_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_en_ .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_en_ .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_en_ (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_en_~q ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_en_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_en_ .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_en_ .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Decoder0~1 (
// Equation(s):
// \DECODER|Decoder0~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & !\ROM|altsyncram_component|auto_generated|q_a [6])

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Decoder0~1 .lut_mask = 16'h00AA;
defparam \DECODER|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|aluCtrl[9]~0 (
// Equation(s):
// \DECODER|aluCtrl[9]~0_combout  = (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Decoder0~1_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Decoder0~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[9]~0 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[9] (
	.clk(\clk~input_o ),
	.d(\DECODER|aluCtrl[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[9] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[9] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[9] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [9]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[9] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|aluCtrl[7]~1 (
// Equation(s):
// \DECODER|aluCtrl[7]~1_combout  = (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Decoder0~1_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Decoder0~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[7]~1 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[7] (
	.clk(\clk~input_o ),
	.d(\DECODER|aluCtrl[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[7] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[7] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[7] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [7]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[7] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|aluCtrl[6]~2 (
// Equation(s):
// \DECODER|aluCtrl[6]~2_combout  = (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Decoder0~1_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Decoder0~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[6]~2 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[6] (
	.clk(\clk~input_o ),
	.d(\DECODER|aluCtrl[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[6] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[6] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[6] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [6]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[6] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|aluCtrl[5]~3 (
// Equation(s):
// \DECODER|aluCtrl[5]~3_combout  = (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Decoder0~1_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Decoder0~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[5]~3 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[5] (
	.clk(\clk~input_o ),
	.d(\DECODER|aluCtrl[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[5] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[5] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[5] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [5]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[5] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = (!\LATCH_aluIn|aluCtrl_ [9] & (!\LATCH_aluIn|aluCtrl_ [7] & (!\LATCH_aluIn|aluCtrl_ [6] & !\LATCH_aluIn|aluCtrl_ [5])))

	.dataa(\LATCH_aluIn|aluCtrl_ [9]),
	.datab(\LATCH_aluIn|aluCtrl_ [7]),
	.datac(\LATCH_aluIn|aluCtrl_ [6]),
	.datad(\LATCH_aluIn|aluCtrl_ [5]),
	.cin(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector29~4 (
// Equation(s):
// \DECODER|Selector29~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [12] & !\ROM|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector29~4 .lut_mask = 16'h0088;
defparam \DECODER|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector29~5 (
// Equation(s):
// \DECODER|Selector29~5_combout  = (\DECODER|Selector29~4_combout ) # ((\DECODER|WideOr11~2_combout  & (\ROM|altsyncram_component|auto_generated|q_a [14] & \ROM|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\DECODER|Selector29~4_combout ),
	.datab(\DECODER|WideOr11~2_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\DECODER|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector29~5 .lut_mask = 16'hEAAA;
defparam \DECODER|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector29~6 (
// Equation(s):
// \DECODER|Selector29~6_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & (\DECODER|curr_aluCtrl~1_combout  & \DECODER|Selector29~5_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\DECODER|Selector29~5_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector29~6 .lut_mask = 16'h8000;
defparam \DECODER|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[0] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector29~6_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[0] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[0] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [0]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[0] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|aluCtrl[2]~6 (
// Equation(s):
// \DECODER|aluCtrl[2]~6_combout  = (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Decoder0~1_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Decoder0~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[2]~6 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[2] (
	.clk(\clk~input_o ),
	.d(\DECODER|aluCtrl[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[2] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[2] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [2]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[2] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector27~0 (
// Equation(s):
// \DECODER|Selector27~0_combout  = (\DECODER|WideOr11~2_combout  & (\DECODER|Decoder0~0_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [14] & !\ROM|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\DECODER|WideOr11~2_combout ),
	.datab(\DECODER|Decoder0~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\DECODER|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector27~0 .lut_mask = 16'h0008;
defparam \DECODER|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector6~3 (
// Equation(s):
// \DECODER|Selector6~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & \DECODER|Selector0~6_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\DECODER|Selector0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector6~3 .lut_mask = 16'h8888;
defparam \DECODER|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector27~1 (
// Equation(s):
// \DECODER|Selector27~1_combout  = (!\ROM|altsyncram_component|auto_generated|q_a [2] & ((\DECODER|Selector27~0_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [30] & \DECODER|Selector6~3_combout ))))

	.dataa(\DECODER|Selector27~0_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [30]),
	.datac(\DECODER|Selector6~3_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector27~1 .lut_mask = 16'h00EA;
defparam \DECODER|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[8] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[8] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[8] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[8] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [8]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[8] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector28~0 (
// Equation(s):
// \DECODER|Selector28~0_combout  = (\DECODER|WideOr11~2_combout  & (\DECODER|Decoder0~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\DECODER|WideOr11~2_combout ),
	.datab(\DECODER|Decoder0~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector28~0 .lut_mask = 16'h8080;
defparam \DECODER|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~8 (
// Equation(s):
// \DECODER|Selector0~8_combout  = (\ROM|altsyncram_component|auto_generated|q_a [13] & \DECODER|Selector0~6_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\DECODER|Selector0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~8 .lut_mask = 16'h8888;
defparam \DECODER|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector28~1 (
// Equation(s):
// \DECODER|Selector28~1_combout  = (!\ROM|altsyncram_component|auto_generated|q_a [2] & ((\DECODER|Selector28~0_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [4] & \DECODER|Selector0~8_combout ))))

	.dataa(\DECODER|Selector28~0_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\DECODER|Selector0~8_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector28~1 .lut_mask = 16'h00EA;
defparam \DECODER|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[1] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[1] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[1] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [1]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[1] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal2~0 (
// Equation(s):
// \ALU|Equal2~0_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_aluIn|aluCtrl_ [2] & (\LATCH_aluIn|aluCtrl_ [8] & !\LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal2~0 .lut_mask = 16'h0080;
defparam \ALU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|aluCtrl[4]~4 (
// Equation(s):
// \DECODER|aluCtrl[4]~4_combout  = (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Decoder0~1_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Decoder0~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[4]~4 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[4] (
	.clk(\clk~input_o ),
	.d(\DECODER|aluCtrl[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[4] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[4] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [4]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[4] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|aluCtrl[3]~5 (
// Equation(s):
// \DECODER|aluCtrl[3]~5_combout  = (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Decoder0~1_combout  & (\DECODER|curr_aluCtrl~1_combout  & \ROM|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Decoder0~1_combout ),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[3]~5 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|aluCtrl_[3] (
	.clk(\clk~input_o ),
	.d(\DECODER|aluCtrl[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[3] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|aluCtrl_[3] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|aluCtrl_ [3]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[3] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal2~1 (
// Equation(s):
// \ALU|Equal2~1_combout  = (\ALU|Equal0~0_combout  & (\ALU|Equal2~0_combout  & (!\LATCH_aluIn|aluCtrl_ [4] & !\LATCH_aluIn|aluCtrl_ [3])))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\ALU|Equal2~0_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [4]),
	.datad(\LATCH_aluIn|aluCtrl_ [3]),
	.cin(gnd),
	.combout(\ALU|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal2~1 .lut_mask = 16'h0008;
defparam \ALU|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = (\ALU|Equal0~0_combout  & (!\LATCH_aluIn|aluCtrl_ [8] & (!\LATCH_aluIn|aluCtrl_ [4] & !\LATCH_aluIn|aluCtrl_ [3])))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\LATCH_aluIn|aluCtrl_ [4]),
	.datad(\LATCH_aluIn|aluCtrl_ [3]),
	.cin(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~1 .lut_mask = 16'h0002;
defparam \ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal0~2 (
// Equation(s):
// \ALU|Equal0~2_combout  = (\LATCH_aluIn|aluCtrl_ [0] & !\LATCH_aluIn|aluCtrl_ [1])

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~2 .lut_mask = 16'h00AA;
defparam \ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~0 (
// Equation(s):
// \ALU|Selector47~0_combout  = (\ALU|Equal2~1_combout ) # ((\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & \ALU|Equal0~2_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\ALU|Equal0~1_combout ),
	.datad(\ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ALU|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~0 .lut_mask = 16'hEAAA;
defparam \ALU|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr15~0 (
// Equation(s):
// \DECODER|WideOr15~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & ((!\ROM|altsyncram_component|auto_generated|q_a [6]) # (!\ROM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr15~0 .lut_mask = 16'h0888;
defparam \DECODER|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selB[3]~1 (
// Equation(s):
// \DECODER|selB[3]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr15~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr15~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\DECODER|selB[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[3]~1 .lut_mask = 16'h8000;
defparam \DECODER|selB[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selB_[3] (
	.clk(\clk~input_o ),
	.d(\DECODER|selB[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selOut[0]~4 (
// Equation(s):
// \DECODER|selOut[0]~4_combout  = (\DECODER|WideOr0~2_combout  & \ROM|altsyncram_component|auto_generated|q_a [7])

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|selOut[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[0]~4 .lut_mask = 16'h8888;
defparam \DECODER|selOut[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selOut_[0] (
	.clk(\clk~input_o ),
	.d(\DECODER|selOut[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[0]~4 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[0]~4_combout  = (\LATCH_DEC|selOut_ [0] & !\HALTCtrl|halt~q )

	.dataa(\LATCH_DEC|selOut_ [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\HALTCtrl|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[0]~4 .lut_mask = 16'h00AA;
defparam \mux_rd|$00000|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_rd1|out[0] (
	.clk(\clk~input_o ),
	.d(\mux_rd|$00000|auto_generated|result_node[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[0] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[0] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_rd22|out[0] (
	.clk(\clk~input_o ),
	.d(\LATCH_rd1|out [0]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[0] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selOut[4]~0 (
// Equation(s):
// \DECODER|selOut[4]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [11] & \DECODER|WideOr0~2_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [11]),
	.datab(\DECODER|WideOr0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|selOut[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[4]~0 .lut_mask = 16'h8888;
defparam \DECODER|selOut[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selOut_[4] (
	.clk(\clk~input_o ),
	.d(\DECODER|selOut[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[4]~0 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[4]~0_combout  = (\LATCH_DEC|selOut_ [4] & !\HALTCtrl|halt~q )

	.dataa(\LATCH_DEC|selOut_ [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\HALTCtrl|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[4]~0 .lut_mask = 16'h00AA;
defparam \mux_rd|$00000|auto_generated|result_node[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_rd1|out[4] (
	.clk(\clk~input_o ),
	.d(\mux_rd|$00000|auto_generated|result_node[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[4] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[4] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_rd22|out[4] (
	.clk(\clk~input_o ),
	.d(\LATCH_rd1|out [4]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[4] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selOut[3]~1 (
// Equation(s):
// \DECODER|selOut[3]~1_combout  = (\DECODER|WideOr0~2_combout  & \ROM|altsyncram_component|auto_generated|q_a [10])

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|selOut[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[3]~1 .lut_mask = 16'h8888;
defparam \DECODER|selOut[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selOut_[3] (
	.clk(\clk~input_o ),
	.d(\DECODER|selOut[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[3]~1 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[3]~1_combout  = (\LATCH_DEC|selOut_ [3] & !\HALTCtrl|halt~q )

	.dataa(\LATCH_DEC|selOut_ [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\HALTCtrl|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[3]~1 .lut_mask = 16'h00AA;
defparam \mux_rd|$00000|auto_generated|result_node[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_rd1|out[3] (
	.clk(\clk~input_o ),
	.d(\mux_rd|$00000|auto_generated|result_node[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[3] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[3] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_rd22|out[3] (
	.clk(\clk~input_o ),
	.d(\LATCH_rd1|out [3]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[3] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selOut[2]~2 (
// Equation(s):
// \DECODER|selOut[2]~2_combout  = (\DECODER|WideOr0~2_combout  & \ROM|altsyncram_component|auto_generated|q_a [9])

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|selOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[2]~2 .lut_mask = 16'h8888;
defparam \DECODER|selOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selOut_[2] (
	.clk(\clk~input_o ),
	.d(\DECODER|selOut[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[2]~2_combout  = (\LATCH_DEC|selOut_ [2] & !\HALTCtrl|halt~q )

	.dataa(\LATCH_DEC|selOut_ [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\HALTCtrl|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'h00AA;
defparam \mux_rd|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_rd1|out[2] (
	.clk(\clk~input_o ),
	.d(\mux_rd|$00000|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[2] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[2] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_rd22|out[2] (
	.clk(\clk~input_o ),
	.d(\LATCH_rd1|out [2]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[2] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selOut[1]~3 (
// Equation(s):
// \DECODER|selOut[1]~3_combout  = (\DECODER|WideOr0~2_combout  & \ROM|altsyncram_component|auto_generated|q_a [8])

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|selOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[1]~3 .lut_mask = 16'h8888;
defparam \DECODER|selOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selOut_[1] (
	.clk(\clk~input_o ),
	.d(\DECODER|selOut[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[1]~3 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[1]~3_combout  = (\LATCH_DEC|selOut_ [1] & !\HALTCtrl|halt~q )

	.dataa(\LATCH_DEC|selOut_ [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\HALTCtrl|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[1]~3 .lut_mask = 16'h00AA;
defparam \mux_rd|$00000|auto_generated|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_rd1|out[1] (
	.clk(\clk~input_o ),
	.d(\mux_rd|$00000|auto_generated|result_node[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[1] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[1] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_rd22|out[1] (
	.clk(\clk~input_o ),
	.d(\LATCH_rd1|out [1]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[1] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~2 (
// Equation(s):
// \REG_BANK|Decoder0~2_combout  = (\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~2 .lut_mask = 16'h0020;
defparam \REG_BANK|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~3 (
// Equation(s):
// \REG_BANK|Decoder0~3_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~2_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~3 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selB[2]~2 (
// Equation(s):
// \DECODER|selB[2]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr15~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr15~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\DECODER|selB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[2]~2 .lut_mask = 16'h8000;
defparam \DECODER|selB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selB_[2] (
	.clk(\clk~input_o ),
	.d(\DECODER|selB[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~4 (
// Equation(s):
// \REG_BANK|Decoder0~4_combout  = (\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~4 .lut_mask = 16'h0002;
defparam \REG_BANK|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~5 (
// Equation(s):
// \REG_BANK|Decoder0~5_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~4_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~5 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[17][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~0 (
// Equation(s):
// \REG_BANK|Mux32~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][31]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][31]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~6 (
// Equation(s):
// \REG_BANK|Decoder0~6_combout  = (\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~6 .lut_mask = 16'h0080;
defparam \REG_BANK|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~7 (
// Equation(s):
// \REG_BANK|Decoder0~7_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~6_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~7 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~1 (
// Equation(s):
// \REG_BANK|Mux32~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux32~0_combout  & ((\REG_BANK|banco[29][31]~q ))) # (!\REG_BANK|Mux32~0_combout  & (\REG_BANK|banco[25][31]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux32~0_combout ))))

	.dataa(\REG_BANK|banco[25][31]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux32~0_combout ),
	.datad(\REG_BANK|banco[29][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selB[0]~4 (
// Equation(s):
// \DECODER|selB[0]~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr15~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr15~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\DECODER|selB[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[0]~4 .lut_mask = 16'h8000;
defparam \DECODER|selB[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selB_[0] (
	.clk(\clk~input_o ),
	.d(\DECODER|selB[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~8 (
// Equation(s):
// \REG_BANK|Decoder0~8_combout  = (\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~8 .lut_mask = 16'h2000;
defparam \REG_BANK|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~9 (
// Equation(s):
// \REG_BANK|Decoder0~9_combout  = (\REG_BANK|Decoder0~8_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~9 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~10 (
// Equation(s):
// \REG_BANK|Decoder0~10_combout  = (\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~10 .lut_mask = 16'h0800;
defparam \REG_BANK|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~11 (
// Equation(s):
// \REG_BANK|Decoder0~11_combout  = (\REG_BANK|Decoder0~10_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~11 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~12 (
// Equation(s):
// \REG_BANK|Decoder0~12_combout  = (\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~12 .lut_mask = 16'h0200;
defparam \REG_BANK|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~13 (
// Equation(s):
// \REG_BANK|Decoder0~13_combout  = (\REG_BANK|Decoder0~12_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~13 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[18][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~2 (
// Equation(s):
// \REG_BANK|Mux32~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][31]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][31]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~14 (
// Equation(s):
// \REG_BANK|Decoder0~14_combout  = (\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~14 .lut_mask = 16'h8000;
defparam \REG_BANK|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~15 (
// Equation(s):
// \REG_BANK|Decoder0~15_combout  = (\REG_BANK|Decoder0~14_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~15 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~3 (
// Equation(s):
// \REG_BANK|Mux32~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux32~2_combout  & ((\REG_BANK|banco[30][31]~q ))) # (!\REG_BANK|Mux32~2_combout  & (\REG_BANK|banco[22][31]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux32~2_combout ))))

	.dataa(\REG_BANK|banco[22][31]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux32~2_combout ),
	.datad(\REG_BANK|banco[30][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selB[1]~3 (
// Equation(s):
// \DECODER|selB[1]~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr15~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr15~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\DECODER|selB[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[1]~3 .lut_mask = 16'h8000;
defparam \DECODER|selB[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selB_[1] (
	.clk(\clk~input_o ),
	.d(\DECODER|selB[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~16 (
// Equation(s):
// \REG_BANK|Decoder0~16_combout  = (\REG_BANK|Decoder0~2_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~16 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~0 (
// Equation(s):
// \REG_BANK|Decoder0~0_combout  = (\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~0 .lut_mask = 16'h0008;
defparam \REG_BANK|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~17 (
// Equation(s):
// \REG_BANK|Decoder0~17_combout  = (\REG_BANK|Decoder0~0_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~17 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~18 (
// Equation(s):
// \REG_BANK|Decoder0~18_combout  = (\REG_BANK|Decoder0~4_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~18 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[16][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~4 (
// Equation(s):
// \REG_BANK|Mux32~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][31]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][31]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~19 (
// Equation(s):
// \REG_BANK|Decoder0~19_combout  = (\REG_BANK|Decoder0~6_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~19 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~5 (
// Equation(s):
// \REG_BANK|Mux32~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux32~4_combout  & ((\REG_BANK|banco[28][31]~q ))) # (!\REG_BANK|Mux32~4_combout  & (\REG_BANK|banco[20][31]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux32~4_combout ))))

	.dataa(\REG_BANK|banco[20][31]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux32~4_combout ),
	.datad(\REG_BANK|banco[28][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~6 (
// Equation(s):
// \REG_BANK|Mux32~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux32~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux32~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux32~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux32~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~20 (
// Equation(s):
// \REG_BANK|Decoder0~20_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~10_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~20 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~21 (
// Equation(s):
// \REG_BANK|Decoder0~21_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~8_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~21 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~22 (
// Equation(s):
// \REG_BANK|Decoder0~22_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~12_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~22 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[19][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~7 (
// Equation(s):
// \REG_BANK|Mux32~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][31]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][31]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~23 (
// Equation(s):
// \REG_BANK|Decoder0~23_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~14_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~23 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~8 (
// Equation(s):
// \REG_BANK|Mux32~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux32~7_combout  & ((\REG_BANK|banco[31][31]~q ))) # (!\REG_BANK|Mux32~7_combout  & (\REG_BANK|banco[27][31]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux32~7_combout ))))

	.dataa(\REG_BANK|banco[27][31]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux32~7_combout ),
	.datad(\REG_BANK|banco[31][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~9 (
// Equation(s):
// \REG_BANK|Mux32~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux32~6_combout  & ((\REG_BANK|Mux32~8_combout ))) # (!\REG_BANK|Mux32~6_combout  & (\REG_BANK|Mux32~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux32~6_combout ))))

	.dataa(\REG_BANK|Mux32~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux32~6_combout ),
	.datad(\REG_BANK|Mux32~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~24 (
// Equation(s):
// \REG_BANK|Decoder0~24_combout  = (!\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~24 .lut_mask = 16'h0004;
defparam \REG_BANK|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~25 (
// Equation(s):
// \REG_BANK|Decoder0~25_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~24_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~25 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~26 (
// Equation(s):
// \REG_BANK|Decoder0~26_combout  = (!\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~26 .lut_mask = 16'h0400;
defparam \REG_BANK|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~27 (
// Equation(s):
// \REG_BANK|Decoder0~27_combout  = (\REG_BANK|Decoder0~26_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~27 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[10][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~28 (
// Equation(s):
// \REG_BANK|Decoder0~28_combout  = (\REG_BANK|Decoder0~24_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~28 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[8][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~10 (
// Equation(s):
// \REG_BANK|Mux32~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][31]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][31]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~29 (
// Equation(s):
// \REG_BANK|Decoder0~29_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~26_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~29 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~11 (
// Equation(s):
// \REG_BANK|Mux32~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux32~10_combout  & ((\REG_BANK|banco[11][31]~q ))) # (!\REG_BANK|Mux32~10_combout  & (\REG_BANK|banco[9][31]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux32~10_combout ))))

	.dataa(\REG_BANK|banco[9][31]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux32~10_combout ),
	.datad(\REG_BANK|banco[11][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~30 (
// Equation(s):
// \REG_BANK|Decoder0~30_combout  = (!\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~30 .lut_mask = 16'h1000;
defparam \REG_BANK|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~31 (
// Equation(s):
// \REG_BANK|Decoder0~31_combout  = (\REG_BANK|Decoder0~30_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~31 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~32 (
// Equation(s):
// \REG_BANK|Decoder0~32_combout  = (!\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~32 .lut_mask = 16'h0010;
defparam \REG_BANK|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~33 (
// Equation(s):
// \REG_BANK|Decoder0~33_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~32_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~33 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[5][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~34 (
// Equation(s):
// \REG_BANK|Decoder0~34_combout  = (\REG_BANK|Decoder0~32_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~34 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[4][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~12 (
// Equation(s):
// \REG_BANK|Mux32~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][31]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][31]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~35 (
// Equation(s):
// \REG_BANK|Decoder0~35_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~30_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~35 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~13 (
// Equation(s):
// \REG_BANK|Mux32~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux32~12_combout  & ((\REG_BANK|banco[7][31]~q ))) # (!\REG_BANK|Mux32~12_combout  & (\REG_BANK|banco[6][31]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux32~12_combout ))))

	.dataa(\REG_BANK|banco[6][31]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux32~12_combout ),
	.datad(\REG_BANK|banco[7][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~36 (
// Equation(s):
// \REG_BANK|Decoder0~36_combout  = (!\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~36 .lut_mask = 16'h0100;
defparam \REG_BANK|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~37 (
// Equation(s):
// \REG_BANK|Decoder0~37_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~36_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~37 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~38 (
// Equation(s):
// \REG_BANK|Decoder0~38_combout  = (!\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~38 .lut_mask = 16'h0001;
defparam \REG_BANK|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~39 (
// Equation(s):
// \REG_BANK|Decoder0~39_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~38_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~38_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~39 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[1][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~14 (
// Equation(s):
// \REG_BANK|Mux32~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][31]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][31]~q ),
	.datac(\REG_BANK|banco[1][31]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~40 (
// Equation(s):
// \REG_BANK|Decoder0~40_combout  = (\REG_BANK|Decoder0~36_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~40 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~15 (
// Equation(s):
// \REG_BANK|Mux32~15_combout  = (\REG_BANK|Mux32~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][31]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux32~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][31]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~16 (
// Equation(s):
// \REG_BANK|Mux32~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux32~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux32~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux32~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux32~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~41 (
// Equation(s):
// \REG_BANK|Decoder0~41_combout  = (!\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~41 .lut_mask = 16'h4000;
defparam \REG_BANK|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~42 (
// Equation(s):
// \REG_BANK|Decoder0~42_combout  = (\REG_BANK|Decoder0~41_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~42 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~43 (
// Equation(s):
// \REG_BANK|Decoder0~43_combout  = (!\LATCH_rd22|out [4] & (\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~43 .lut_mask = 16'h0040;
defparam \REG_BANK|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~44 (
// Equation(s):
// \REG_BANK|Decoder0~44_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~43_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~43_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~44 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[13][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~45 (
// Equation(s):
// \REG_BANK|Decoder0~45_combout  = (\REG_BANK|Decoder0~43_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~43_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~45 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[12][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~17 (
// Equation(s):
// \REG_BANK|Mux32~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][31]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][31]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][31]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~46 (
// Equation(s):
// \REG_BANK|Decoder0~46_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~41_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~46 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~18 (
// Equation(s):
// \REG_BANK|Mux32~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux32~17_combout  & ((\REG_BANK|banco[15][31]~q ))) # (!\REG_BANK|Mux32~17_combout  & (\REG_BANK|banco[14][31]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux32~17_combout ))))

	.dataa(\REG_BANK|banco[14][31]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux32~17_combout ),
	.datad(\REG_BANK|banco[15][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~19 (
// Equation(s):
// \REG_BANK|Mux32~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux32~16_combout  & ((\REG_BANK|Mux32~18_combout ))) # (!\REG_BANK|Mux32~16_combout  & (\REG_BANK|Mux32~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux32~16_combout ))))

	.dataa(\REG_BANK|Mux32~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux32~16_combout ),
	.datad(\REG_BANK|Mux32~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selB[4]~0 (
// Equation(s):
// \DECODER|selB[4]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\DECODER|curr_aluCtrl~1_combout  & (\ROM|altsyncram_component|auto_generated|q_a [24] & \DECODER|WideOr15~0_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.datad(\DECODER|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\DECODER|selB[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[4]~0 .lut_mask = 16'h8000;
defparam \DECODER|selB[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selB_[4] (
	.clk(\clk~input_o ),
	.d(\DECODER|selB[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux32~20 (
// Equation(s):
// \REG_BANK|Mux32~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux32~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux32~19_combout )))

	.dataa(\REG_BANK|Mux32~9_combout ),
	.datab(\REG_BANK|Mux32~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[31] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux32~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[31] .is_wysiwyg = "true";
defparam \LATCH_busB|out[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr14~0 (
// Equation(s):
// \DECODER|WideOr14~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & ((\ROM|altsyncram_component|auto_generated|q_a [4] & ((!\ROM|altsyncram_component|auto_generated|q_a [6]))) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & 
// (\ROM|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr14~0 .lut_mask = 16'h20A8;
defparam \DECODER|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selA[2]~2 (
// Equation(s):
// \DECODER|selA[2]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr14~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr14~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\DECODER|selA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[2]~2 .lut_mask = 16'h8000;
defparam \DECODER|selA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selA_[2] (
	.clk(\clk~input_o ),
	.d(\DECODER|selA[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Decoder0~1 (
// Equation(s):
// \REG_BANK|Decoder0~1_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~0_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(\REG_BANK|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~1 .lut_mask = 16'h8888;
defparam \REG_BANK|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selA[3]~1 (
// Equation(s):
// \DECODER|selA[3]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr14~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr14~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\DECODER|selA[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[3]~1 .lut_mask = 16'h8000;
defparam \DECODER|selA[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selA_[3] (
	.clk(\clk~input_o ),
	.d(\DECODER|selA[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~22 (
// Equation(s):
// \REG_BANK|outA[30]~22_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][30]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][30]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~22 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~23 (
// Equation(s):
// \REG_BANK|outA[30]~23_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[30]~22_combout  & ((\REG_BANK|banco[29][30]~q ))) # (!\REG_BANK|outA[30]~22_combout  & (\REG_BANK|banco[21][30]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[30]~22_combout 
// ))))

	.dataa(\REG_BANK|banco[21][30]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[30]~22_combout ),
	.datad(\REG_BANK|banco[29][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~23 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selA[0]~4 (
// Equation(s):
// \DECODER|selA[0]~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr14~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr14~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\DECODER|selA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[0]~4 .lut_mask = 16'h8000;
defparam \DECODER|selA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selA_[0] (
	.clk(\clk~input_o ),
	.d(\DECODER|selA[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~24 (
// Equation(s):
// \REG_BANK|outA[30]~24_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][30]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][30]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~24 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~25 (
// Equation(s):
// \REG_BANK|outA[30]~25_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[30]~24_combout  & ((\REG_BANK|banco[30][30]~q ))) # (!\REG_BANK|outA[30]~24_combout  & (\REG_BANK|banco[26][30]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[30]~24_combout 
// ))))

	.dataa(\REG_BANK|banco[26][30]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[30]~24_combout ),
	.datad(\REG_BANK|banco[30][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~25 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selA[1]~3 (
// Equation(s):
// \DECODER|selA[1]~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (\DECODER|curr_aluCtrl~1_combout  & (\DECODER|WideOr14~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DECODER|curr_aluCtrl~1_combout ),
	.datac(\DECODER|WideOr14~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\DECODER|selA[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[1]~3 .lut_mask = 16'h8000;
defparam \DECODER|selA[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selA_[1] (
	.clk(\clk~input_o ),
	.d(\DECODER|selA[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~26 (
// Equation(s):
// \REG_BANK|outA[30]~26_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][30]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][30]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~26 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~27 (
// Equation(s):
// \REG_BANK|outA[30]~27_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[30]~26_combout  & ((\REG_BANK|banco[28][30]~q ))) # (!\REG_BANK|outA[30]~26_combout  & (\REG_BANK|banco[24][30]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[30]~26_combout 
// ))))

	.dataa(\REG_BANK|banco[24][30]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[30]~26_combout ),
	.datad(\REG_BANK|banco[28][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~27 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~28 (
// Equation(s):
// \REG_BANK|outA[30]~28_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[30]~25_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[30]~27_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[30]~25_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[30]~27_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~28 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~29 (
// Equation(s):
// \REG_BANK|outA[30]~29_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][30]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][30]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~29 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~30 (
// Equation(s):
// \REG_BANK|outA[30]~30_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[30]~29_combout  & ((\REG_BANK|banco[31][30]~q ))) # (!\REG_BANK|outA[30]~29_combout  & (\REG_BANK|banco[23][30]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[30]~29_combout 
// ))))

	.dataa(\REG_BANK|banco[23][30]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[30]~29_combout ),
	.datad(\REG_BANK|banco[31][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~30 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~31 (
// Equation(s):
// \REG_BANK|outA[30]~31_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[30]~28_combout  & ((\REG_BANK|outA[30]~30_combout ))) # (!\REG_BANK|outA[30]~28_combout  & (\REG_BANK|outA[30]~23_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[30]~28_combout ))))

	.dataa(\REG_BANK|outA[30]~23_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[30]~28_combout ),
	.datad(\REG_BANK|outA[30]~30_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~31 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~32 (
// Equation(s):
// \REG_BANK|outA[30]~32_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][30]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][30]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~32 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~33 (
// Equation(s):
// \REG_BANK|outA[30]~33_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[30]~32_combout  & ((\REG_BANK|banco[7][30]~q ))) # (!\REG_BANK|outA[30]~32_combout  & (\REG_BANK|banco[6][30]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[30]~32_combout ))))

	.dataa(\REG_BANK|banco[6][30]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[30]~32_combout ),
	.datad(\REG_BANK|banco[7][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~33 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~34 (
// Equation(s):
// \REG_BANK|outA[30]~34_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][30]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][30]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~34 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~35 (
// Equation(s):
// \REG_BANK|outA[30]~35_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[30]~34_combout  & ((\REG_BANK|banco[11][30]~q ))) # (!\REG_BANK|outA[30]~34_combout  & (\REG_BANK|banco[9][30]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[30]~34_combout 
// ))))

	.dataa(\REG_BANK|banco[9][30]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[30]~34_combout ),
	.datad(\REG_BANK|banco[11][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~35 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~36 (
// Equation(s):
// \REG_BANK|outA[30]~36_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][30]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][30]~q ),
	.datac(\REG_BANK|banco[1][30]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~36 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~37 (
// Equation(s):
// \REG_BANK|outA[30]~37_combout  = (\REG_BANK|outA[30]~36_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][30]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[30]~36_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][30]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~37 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~38 (
// Equation(s):
// \REG_BANK|outA[30]~38_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[30]~35_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[30]~37_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[30]~35_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[30]~37_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~38 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~39 (
// Equation(s):
// \REG_BANK|outA[30]~39_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][30]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][30]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~39 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~40 (
// Equation(s):
// \REG_BANK|outA[30]~40_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[30]~39_combout  & ((\REG_BANK|banco[15][30]~q ))) # (!\REG_BANK|outA[30]~39_combout  & (\REG_BANK|banco[14][30]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[30]~39_combout 
// ))))

	.dataa(\REG_BANK|banco[14][30]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[30]~39_combout ),
	.datad(\REG_BANK|banco[15][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~40 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~41 (
// Equation(s):
// \REG_BANK|outA[30]~41_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[30]~38_combout  & ((\REG_BANK|outA[30]~40_combout ))) # (!\REG_BANK|outA[30]~38_combout  & (\REG_BANK|outA[30]~33_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[30]~38_combout ))))

	.dataa(\REG_BANK|outA[30]~33_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[30]~38_combout ),
	.datad(\REG_BANK|outA[30]~40_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~41 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|selA[4]~0 (
// Equation(s):
// \DECODER|selA[4]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (\ROM|altsyncram_component|auto_generated|q_a [19] & (\DECODER|curr_aluCtrl~1_combout  & \DECODER|WideOr14~0_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [19]),
	.datac(\DECODER|curr_aluCtrl~1_combout ),
	.datad(\DECODER|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\DECODER|selA[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[4]~0 .lut_mask = 16'h8000;
defparam \DECODER|selA[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selA_[4] (
	.clk(\clk~input_o ),
	.d(\DECODER|selA[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Decoder0~2 (
// Equation(s):
// \DECODER|Decoder0~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|Decoder0~0_combout  & (\DECODER|Decoder0~1_combout  & !\ROM|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\DECODER|Decoder0~0_combout ),
	.datac(\DECODER|Decoder0~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DECODER|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Decoder0~2 .lut_mask = 16'h0080;
defparam \DECODER|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|selA_[5] (
	.clk(\clk~input_o ),
	.d(\DECODER|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[5] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~42 (
// Equation(s):
// \REG_BANK|outA[30]~42_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[30]~31_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[30]~41_combout )))))

	.dataa(\REG_BANK|outA[30]~31_combout ),
	.datab(\REG_BANK|outA[30]~41_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~42 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \LATCH_DEC|imm_[19]~0 (
// Equation(s):
// \LATCH_DEC|imm_[19]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (!\ROM|altsyncram_component|auto_generated|q_a [3] & !\ROM|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\LATCH_DEC|imm_[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|imm_[19]~0 .lut_mask = 16'h000A;
defparam \LATCH_DEC|imm_[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~3 (
// Equation(s):
// \DECODER|Selector0~3_combout  = (\DECODER|WideOr11~2_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [31]) # ((\ROM|altsyncram_component|auto_generated|q_a [30] & \LATCH_DEC|imm_[19]~0_combout )))) # (!\DECODER|WideOr11~2_combout  & 
// (\ROM|altsyncram_component|auto_generated|q_a [30] & (\LATCH_DEC|imm_[19]~0_combout )))

	.dataa(\DECODER|WideOr11~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [30]),
	.datac(\LATCH_DEC|imm_[19]~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\DECODER|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~3 .lut_mask = 16'hEAC0;
defparam \DECODER|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~4 (
// Equation(s):
// \DECODER|Selector0~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [31] & ((\ROM|altsyncram_component|auto_generated|q_a [5] & ((!\ROM|altsyncram_component|auto_generated|q_a [4]))) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & 
// (!\ROM|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~4 .lut_mask = 16'h028A;
defparam \DECODER|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~9 (
// Equation(s):
// \DECODER|Selector0~9_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & (!\ROM|altsyncram_component|auto_generated|q_a [3] & \DECODER|Selector0~4_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\DECODER|Selector0~4_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~9 .lut_mask = 16'h0800;
defparam \DECODER|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~5 (
// Equation(s):
// \DECODER|Selector0~5_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Selector0~3_combout ))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & (((\DECODER|Selector0~9_combout ))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Selector0~3_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~5 .lut_mask = 16'h88F0;
defparam \DECODER|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[30] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector0~5_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[30] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector1~2 (
// Equation(s):
// \DECODER|Selector1~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & ((\DECODER|Selector0~6_combout ) # (!\ROM|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\DECODER|Selector0~6_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector1~2 .lut_mask = 16'h88AA;
defparam \DECODER|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector1~5 (
// Equation(s):
// \DECODER|Selector1~5_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & (\DECODER|WideOr11~2_combout  & \ROM|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DECODER|WideOr11~2_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\DECODER|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector1~5 .lut_mask = 16'h8000;
defparam \DECODER|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector1~3 (
// Equation(s):
// \DECODER|Selector1~3_combout  = (\DECODER|Selector1~2_combout  & ((\DECODER|Selector1~5_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [4] & \ROM|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\DECODER|Selector1~2_combout ),
	.datab(\DECODER|Selector1~5_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\DECODER|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector1~3 .lut_mask = 16'hA888;
defparam \DECODER|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector1~4 (
// Equation(s):
// \DECODER|Selector1~4_combout  = (\DECODER|Selector1~3_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector1~3_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector1~4 .lut_mask = 16'hAAEE;
defparam \DECODER|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[29] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[29] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector2~0 (
// Equation(s):
// \DECODER|Selector2~0_combout  = (\DECODER|Selector1~2_combout  & ((\DECODER|Selector1~5_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [4] & \ROM|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\DECODER|Selector1~2_combout ),
	.datab(\DECODER|Selector1~5_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\DECODER|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector2~0 .lut_mask = 16'hA888;
defparam \DECODER|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector2~1 (
// Equation(s):
// \DECODER|Selector2~1_combout  = (\DECODER|Selector2~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector2~0_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector2~1 .lut_mask = 16'hAAEE;
defparam \DECODER|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[28] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[28] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector3~0 (
// Equation(s):
// \DECODER|Selector3~0_combout  = (\DECODER|Selector1~2_combout  & ((\DECODER|Selector1~5_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [4] & \ROM|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\DECODER|Selector1~2_combout ),
	.datab(\DECODER|Selector1~5_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\DECODER|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector3~0 .lut_mask = 16'hA888;
defparam \DECODER|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector3~1 (
// Equation(s):
// \DECODER|Selector3~1_combout  = (\DECODER|Selector3~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector3~0_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector3~1 .lut_mask = 16'hAAEE;
defparam \DECODER|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[27] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[27] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector4~0 (
// Equation(s):
// \DECODER|Selector4~0_combout  = (\DECODER|Selector1~2_combout  & ((\DECODER|Selector1~5_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [4] & \ROM|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\DECODER|Selector1~2_combout ),
	.datab(\DECODER|Selector1~5_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\DECODER|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector4~0 .lut_mask = 16'hA888;
defparam \DECODER|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector4~1 (
// Equation(s):
// \DECODER|Selector4~1_combout  = (\DECODER|Selector4~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector4~0_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector4~1 .lut_mask = 16'hAAEE;
defparam \DECODER|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[26] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[26] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector5~0 (
// Equation(s):
// \DECODER|Selector5~0_combout  = (\DECODER|Selector1~2_combout  & ((\DECODER|Selector1~5_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [4] & \ROM|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\DECODER|Selector1~2_combout ),
	.datab(\DECODER|Selector1~5_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\DECODER|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector5~0 .lut_mask = 16'hA888;
defparam \DECODER|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector5~1 (
// Equation(s):
// \DECODER|Selector5~1_combout  = (\DECODER|Selector5~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector5~0_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector5~1 .lut_mask = 16'hAAEE;
defparam \DECODER|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[25] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[25] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector6~0 (
// Equation(s):
// \DECODER|Selector6~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [24])) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & ((\ROM|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector6~0 .lut_mask = 16'hAACC;
defparam \DECODER|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector6~1 (
// Equation(s):
// \DECODER|Selector6~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & ((\DECODER|jmp_type[2]~5_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [4] & \DECODER|Selector0~6_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\DECODER|jmp_type[2]~5_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\DECODER|Selector0~6_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector6~1 .lut_mask = 16'hA888;
defparam \DECODER|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector6~2 (
// Equation(s):
// \DECODER|Selector6~2_combout  = (\DECODER|Selector6~0_combout  & ((\DECODER|Selector6~1_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector6~0_combout  & (((\DECODER|Selector0~9_combout 
//  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector6~0_combout ),
	.datab(\DECODER|Selector6~1_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector6~2 .lut_mask = 16'h88F8;
defparam \DECODER|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[24] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[24] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector7~0 (
// Equation(s):
// \DECODER|Selector7~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [23])) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & ((\ROM|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector7~0 .lut_mask = 16'hAACC;
defparam \DECODER|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector7~1 (
// Equation(s):
// \DECODER|Selector7~1_combout  = (\DECODER|Selector6~1_combout  & ((\DECODER|Selector7~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector6~1_combout  & (((\DECODER|Selector0~9_combout 
//  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector6~1_combout ),
	.datab(\DECODER|Selector7~0_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector7~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[23] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[23] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector8~0 (
// Equation(s):
// \DECODER|Selector8~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [22])) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & ((\ROM|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector8~0 .lut_mask = 16'hAACC;
defparam \DECODER|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector8~1 (
// Equation(s):
// \DECODER|Selector8~1_combout  = (\DECODER|Selector6~1_combout  & ((\DECODER|Selector8~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector6~1_combout  & (((\DECODER|Selector0~9_combout 
//  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector6~1_combout ),
	.datab(\DECODER|Selector8~0_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector8~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[22] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[22] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector9~0 (
// Equation(s):
// \DECODER|Selector9~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [21])) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & ((\ROM|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector9~0 .lut_mask = 16'hAACC;
defparam \DECODER|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector9~1 (
// Equation(s):
// \DECODER|Selector9~1_combout  = (\DECODER|Selector6~1_combout  & ((\DECODER|Selector9~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector6~1_combout  & (((\DECODER|Selector0~9_combout 
//  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector6~1_combout ),
	.datab(\DECODER|Selector9~0_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector9~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[21] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[21] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector10~0 (
// Equation(s):
// \DECODER|Selector10~0_combout  = (\DECODER|WideOr11~2_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [31]) # ((\ROM|altsyncram_component|auto_generated|q_a [20] & \LATCH_DEC|imm_[19]~0_combout )))) # (!\DECODER|WideOr11~2_combout  & 
// (\ROM|altsyncram_component|auto_generated|q_a [20] & (\LATCH_DEC|imm_[19]~0_combout )))

	.dataa(\DECODER|WideOr11~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.datac(\LATCH_DEC|imm_[19]~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\DECODER|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector10~0 .lut_mask = 16'hEAC0;
defparam \DECODER|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector10~1 (
// Equation(s):
// \DECODER|Selector10~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (\DECODER|curr_aluCtrl~0_combout  & (\DECODER|Selector10~0_combout ))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & (((\DECODER|Selector0~9_combout ))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|Selector10~0_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector10~1 .lut_mask = 16'h88F0;
defparam \DECODER|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[20] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[20] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \LATCH_DEC|imm_[19]~1 (
// Equation(s):
// \LATCH_DEC|imm_[19]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [3] & (\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [6] & !\ROM|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [3] & (((!\ROM|altsyncram_component|auto_generated|q_a [6] & \ROM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\LATCH_DEC|imm_[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|imm_[19]~1 .lut_mask = 16'h0380;
defparam \LATCH_DEC|imm_[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector11~0 (
// Equation(s):
// \DECODER|Selector11~0_combout  = (\LATCH_DEC|imm_[19]~1_combout  & (\ROM|altsyncram_component|auto_generated|q_a [19])) # (!\LATCH_DEC|imm_[19]~1_combout  & (((\DECODER|curr_aluCtrl~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [19]),
	.datab(\DECODER|curr_aluCtrl~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datad(\LATCH_DEC|imm_[19]~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector11~0 .lut_mask = 16'hAAC0;
defparam \DECODER|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector11~1 (
// Equation(s):
// \DECODER|Selector11~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & ((\LATCH_DEC|imm_[19]~1_combout  & (\DECODER|curr_aluCtrl~0_combout )) # (!\LATCH_DEC|imm_[19]~1_combout  & ((\DECODER|WideOr11~2_combout )))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\DECODER|curr_aluCtrl~0_combout ),
	.datac(\DECODER|WideOr11~2_combout ),
	.datad(\LATCH_DEC|imm_[19]~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector11~1 .lut_mask = 16'h88A0;
defparam \DECODER|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector11~2 (
// Equation(s):
// \DECODER|Selector11~2_combout  = (\DECODER|Selector11~0_combout  & ((\DECODER|Selector11~1_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector11~0_combout  & 
// (((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector11~0_combout ),
	.datab(\DECODER|Selector11~1_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector11~2 .lut_mask = 16'h88F8;
defparam \DECODER|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[19] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[19] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~2 (
// Equation(s):
// \DECODER|Selector0~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & \ROM|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~2 .lut_mask = 16'h8080;
defparam \DECODER|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector12~0 (
// Equation(s):
// \DECODER|Selector12~0_combout  = (\LATCH_DEC|imm_[19]~1_combout  & (\ROM|altsyncram_component|auto_generated|q_a [18])) # (!\LATCH_DEC|imm_[19]~1_combout  & ((\DECODER|Selector0~2_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [18]),
	.datab(\DECODER|Selector0~2_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|imm_[19]~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector12~0 .lut_mask = 16'hAACC;
defparam \DECODER|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector12~1 (
// Equation(s):
// \DECODER|Selector12~1_combout  = (\DECODER|Selector11~1_combout  & ((\DECODER|Selector12~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector11~1_combout  & 
// (((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector11~1_combout ),
	.datab(\DECODER|Selector12~0_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector12~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[18] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[18] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector13~0 (
// Equation(s):
// \DECODER|Selector13~0_combout  = (\LATCH_DEC|imm_[19]~1_combout  & (\ROM|altsyncram_component|auto_generated|q_a [17])) # (!\LATCH_DEC|imm_[19]~1_combout  & (((\DECODER|curr_aluCtrl~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [17]),
	.datab(\DECODER|curr_aluCtrl~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datad(\LATCH_DEC|imm_[19]~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector13~0 .lut_mask = 16'hAAC0;
defparam \DECODER|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector13~1 (
// Equation(s):
// \DECODER|Selector13~1_combout  = (\DECODER|Selector11~1_combout  & ((\DECODER|Selector13~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector11~1_combout  & 
// (((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector11~1_combout ),
	.datab(\DECODER|Selector13~0_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector13~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[17] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[17] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector14~0 (
// Equation(s):
// \DECODER|Selector14~0_combout  = (\LATCH_DEC|imm_[19]~1_combout  & (\ROM|altsyncram_component|auto_generated|q_a [16])) # (!\LATCH_DEC|imm_[19]~1_combout  & ((\DECODER|Selector0~2_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [16]),
	.datab(\DECODER|Selector0~2_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|imm_[19]~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector14~0 .lut_mask = 16'hAACC;
defparam \DECODER|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector14~1 (
// Equation(s):
// \DECODER|Selector14~1_combout  = (\DECODER|Selector11~1_combout  & ((\DECODER|Selector14~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\DECODER|Selector11~1_combout  & 
// (((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DECODER|Selector11~1_combout ),
	.datab(\DECODER|Selector14~0_combout ),
	.datac(\DECODER|Selector0~9_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector14~1 .lut_mask = 16'h88F8;
defparam \DECODER|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[16] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[16] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector15~0 (
// Equation(s):
// \DECODER|Selector15~0_combout  = (\DECODER|Selector11~1_combout  & ((\LATCH_DEC|imm_[19]~1_combout  & (\ROM|altsyncram_component|auto_generated|q_a [15])) # (!\LATCH_DEC|imm_[19]~1_combout  & ((\DECODER|Selector0~2_combout )))))

	.dataa(\DECODER|Selector11~1_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\DECODER|Selector0~2_combout ),
	.datad(\LATCH_DEC|imm_[19]~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector15~0 .lut_mask = 16'h88A0;
defparam \DECODER|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector15~1 (
// Equation(s):
// \DECODER|Selector15~1_combout  = (\DECODER|Selector15~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector15~0_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector15~1 .lut_mask = 16'hAAEE;
defparam \DECODER|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[15] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[15] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector16~0 (
// Equation(s):
// \DECODER|Selector16~0_combout  = (\DECODER|Selector11~1_combout  & ((\LATCH_DEC|imm_[19]~1_combout  & (\ROM|altsyncram_component|auto_generated|q_a [14])) # (!\LATCH_DEC|imm_[19]~1_combout  & ((\DECODER|Selector0~2_combout )))))

	.dataa(\DECODER|Selector11~1_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.datac(\DECODER|Selector0~2_combout ),
	.datad(\LATCH_DEC|imm_[19]~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector16~0 .lut_mask = 16'h88A0;
defparam \DECODER|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector16~1 (
// Equation(s):
// \DECODER|Selector16~1_combout  = (\DECODER|Selector16~0_combout ) # ((\DECODER|Selector0~9_combout  & !\ROM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DECODER|Selector16~0_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DECODER|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector16~1 .lut_mask = 16'hAAEE;
defparam \DECODER|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[14] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[14] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector0~7 (
// Equation(s):
// \DECODER|Selector0~7_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & (\ROM|altsyncram_component|auto_generated|q_a [1] & \ROM|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector0~7 .lut_mask = 16'h8080;
defparam \DECODER|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \LATCH_DEC|imm_[12]~2 (
// Equation(s):
// \LATCH_DEC|imm_[12]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & ((\ROM|altsyncram_component|auto_generated|q_a [3]) # (\ROM|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LATCH_DEC|imm_[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|imm_[12]~2 .lut_mask = 16'hA8A8;
defparam \LATCH_DEC|imm_[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \LATCH_DEC|imm_[12]~3 (
// Equation(s):
// \LATCH_DEC|imm_[12]~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4]) # (!\ROM|altsyncram_component|auto_generated|q_a [2])

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\LATCH_DEC|imm_[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|imm_[12]~3 .lut_mask = 16'hAAFF;
defparam \LATCH_DEC|imm_[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector17~0 (
// Equation(s):
// \DECODER|Selector17~0_combout  = (\LATCH_DEC|imm_[12]~2_combout  & (((\LATCH_DEC|imm_[12]~3_combout )))) # (!\LATCH_DEC|imm_[12]~2_combout  & ((\LATCH_DEC|imm_[12]~3_combout  & (\DECODER|Selector0~9_combout )) # (!\LATCH_DEC|imm_[12]~3_combout  & 
// ((\DECODER|Selector0~2_combout )))))

	.dataa(\LATCH_DEC|imm_[12]~2_combout ),
	.datab(\DECODER|Selector0~9_combout ),
	.datac(\LATCH_DEC|imm_[12]~3_combout ),
	.datad(\DECODER|Selector0~2_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector17~0 .lut_mask = 16'hE5E0;
defparam \DECODER|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector17~1 (
// Equation(s):
// \DECODER|Selector17~1_combout  = (\LATCH_DEC|imm_[12]~2_combout  & ((\DECODER|Selector17~0_combout  & ((\DECODER|Selector0~8_combout ))) # (!\DECODER|Selector17~0_combout  & (\DECODER|Selector0~7_combout )))) # (!\LATCH_DEC|imm_[12]~2_combout  & 
// (((\DECODER|Selector17~0_combout ))))

	.dataa(\DECODER|Selector0~7_combout ),
	.datab(\LATCH_DEC|imm_[12]~2_combout ),
	.datac(\DECODER|Selector17~0_combout ),
	.datad(\DECODER|Selector0~8_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector17~1 .lut_mask = 16'hF838;
defparam \DECODER|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector17~2 (
// Equation(s):
// \DECODER|Selector17~2_combout  = (\DECODER|Selector17~1_combout  & ((\LATCH_DEC|imm_[12]~3_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [5] & \ROM|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\DECODER|Selector17~1_combout ),
	.datab(\LATCH_DEC|imm_[12]~3_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector17~2 .lut_mask = 16'hA888;
defparam \DECODER|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[13] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[13] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector18~1 (
// Equation(s):
// \DECODER|Selector18~1_combout  = (\DECODER|Selector17~0_combout  & (((!\LATCH_DEC|imm_[12]~2_combout )))) # (!\DECODER|Selector17~0_combout  & (\ROM|altsyncram_component|auto_generated|q_a [1] & (\ROM|altsyncram_component|auto_generated|q_a [0] & 
// \LATCH_DEC|imm_[12]~2_combout )))

	.dataa(\DECODER|Selector17~0_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\LATCH_DEC|imm_[12]~2_combout ),
	.cin(gnd),
	.combout(\DECODER|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector18~1 .lut_mask = 16'h40AA;
defparam \DECODER|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector18~2 (
// Equation(s):
// \DECODER|Selector18~2_combout  = (\DECODER|Selector17~0_combout  & ((\DECODER|Selector18~1_combout ) # ((\DECODER|Selector0~6_combout  & \ROM|altsyncram_component|auto_generated|q_a [12])))) # (!\DECODER|Selector17~0_combout  & 
// (\DECODER|Selector18~1_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\DECODER|Selector17~0_combout ),
	.datab(\DECODER|Selector18~1_combout ),
	.datac(\DECODER|Selector0~6_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\DECODER|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector18~2 .lut_mask = 16'hEC88;
defparam \DECODER|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|Selector18~0 (
// Equation(s):
// \DECODER|Selector18~0_combout  = (\DECODER|Selector18~2_combout  & ((\LATCH_DEC|imm_[12]~3_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [5] & \ROM|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\DECODER|Selector18~2_combout ),
	.datab(\LATCH_DEC|imm_[12]~3_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DECODER|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Selector18~0 .lut_mask = 16'hA888;
defparam \DECODER|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[12] (
	.clk(\clk~input_o ),
	.d(\DECODER|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[12] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~24 (
// Equation(s):
// \JMP|Add0~24_combout  = ((\IFU|pc [12] $ (\LATCH_DEC|imm_ [12] $ (!\JMP|Add0~23 )))) # (GND)
// \JMP|Add0~25  = CARRY((\IFU|pc [12] & ((\LATCH_DEC|imm_ [12]) # (!\JMP|Add0~23 ))) # (!\IFU|pc [12] & (\LATCH_DEC|imm_ [12] & !\JMP|Add0~23 )))

	.dataa(\IFU|pc [12]),
	.datab(\LATCH_DEC|imm_ [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~23 ),
	.combout(\JMP|Add0~24_combout ),
	.cout(\JMP|Add0~25 ));
// synopsys translate_off
defparam \JMP|Add0~24 .lut_mask = 16'h698E;
defparam \JMP|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[12]~49 (
// Equation(s):
// \JMP|pc1[12]~49_combout  = (\JMP|Add0~24_combout  & (\JMP|pc1[11]~48  & VCC)) # (!\JMP|Add0~24_combout  & (!\JMP|pc1[11]~48 ))
// \JMP|pc1[12]~50  = CARRY((!\JMP|Add0~24_combout  & !\JMP|pc1[11]~48 ))

	.dataa(\JMP|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[11]~48 ),
	.combout(\JMP|pc1[12]~49_combout ),
	.cout(\JMP|pc1[12]~50 ));
// synopsys translate_off
defparam \JMP|pc1[12]~49 .lut_mask = 16'hA505;
defparam \JMP|pc1[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[12] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[12] .is_wysiwyg = "true";
defparam \JMP|pc1[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~29 (
// Equation(s):
// \JMP|pc2~29_combout  = (\JMP|pc1 [12] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~29_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~29 .lut_mask = 16'h00AA;
defparam \JMP|pc2~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[12] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[12] .is_wysiwyg = "true";
defparam \JMP|pc2[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~19 (
// Equation(s):
// \IFU|Add0~19_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [12])) # (!\JMP|global_reset~q  & ((\IFU|pc [12])))

	.dataa(\JMP|pc2 [12]),
	.datab(\IFU|pc [12]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~19 .lut_mask = 16'hAACC;
defparam \IFU|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[12]~50 (
// Equation(s):
// \IFU|pc[12]~50_combout  = (\IFU|Add0~19_combout  & (\IFU|pc[11]~49  $ (GND))) # (!\IFU|Add0~19_combout  & (!\IFU|pc[11]~49  & VCC))
// \IFU|pc[12]~51  = CARRY((\IFU|Add0~19_combout  & !\IFU|pc[11]~49 ))

	.dataa(\IFU|Add0~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[11]~49 ),
	.combout(\IFU|pc[12]~50_combout ),
	.cout(\IFU|pc[12]~51 ));
// synopsys translate_off
defparam \IFU|pc[12]~50 .lut_mask = 16'hA50A;
defparam \IFU|pc[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[12] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[12] .is_wysiwyg = "true";
defparam \IFU|pc[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~26 (
// Equation(s):
// \JMP|Add0~26_combout  = (\IFU|pc [13] & ((\LATCH_DEC|imm_ [13] & (\JMP|Add0~25  & VCC)) # (!\LATCH_DEC|imm_ [13] & (!\JMP|Add0~25 )))) # (!\IFU|pc [13] & ((\LATCH_DEC|imm_ [13] & (!\JMP|Add0~25 )) # (!\LATCH_DEC|imm_ [13] & ((\JMP|Add0~25 ) # (GND)))))
// \JMP|Add0~27  = CARRY((\IFU|pc [13] & (!\LATCH_DEC|imm_ [13] & !\JMP|Add0~25 )) # (!\IFU|pc [13] & ((!\JMP|Add0~25 ) # (!\LATCH_DEC|imm_ [13]))))

	.dataa(\IFU|pc [13]),
	.datab(\LATCH_DEC|imm_ [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~25 ),
	.combout(\JMP|Add0~26_combout ),
	.cout(\JMP|Add0~27 ));
// synopsys translate_off
defparam \JMP|Add0~26 .lut_mask = 16'h9617;
defparam \JMP|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[13]~51 (
// Equation(s):
// \JMP|pc1[13]~51_combout  = (\JMP|Add0~26_combout  & ((GND) # (!\JMP|pc1[12]~50 ))) # (!\JMP|Add0~26_combout  & (\JMP|pc1[12]~50  $ (GND)))
// \JMP|pc1[13]~52  = CARRY((\JMP|Add0~26_combout ) # (!\JMP|pc1[12]~50 ))

	.dataa(\JMP|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[12]~50 ),
	.combout(\JMP|pc1[13]~51_combout ),
	.cout(\JMP|pc1[13]~52 ));
// synopsys translate_off
defparam \JMP|pc1[13]~51 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[13] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[13] .is_wysiwyg = "true";
defparam \JMP|pc1[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~28 (
// Equation(s):
// \JMP|pc2~28_combout  = (\JMP|pc1 [13] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~28_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~28 .lut_mask = 16'h00AA;
defparam \JMP|pc2~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[13] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[13] .is_wysiwyg = "true";
defparam \JMP|pc2[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~18 (
// Equation(s):
// \IFU|Add0~18_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [13])) # (!\JMP|global_reset~q  & ((\IFU|pc [13])))

	.dataa(\JMP|pc2 [13]),
	.datab(\IFU|pc [13]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~18 .lut_mask = 16'hAACC;
defparam \IFU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[13]~52 (
// Equation(s):
// \IFU|pc[13]~52_combout  = (\IFU|Add0~18_combout  & (!\IFU|pc[12]~51 )) # (!\IFU|Add0~18_combout  & ((\IFU|pc[12]~51 ) # (GND)))
// \IFU|pc[13]~53  = CARRY((!\IFU|pc[12]~51 ) # (!\IFU|Add0~18_combout ))

	.dataa(\IFU|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[12]~51 ),
	.combout(\IFU|pc[13]~52_combout ),
	.cout(\IFU|pc[13]~53 ));
// synopsys translate_off
defparam \IFU|pc[13]~52 .lut_mask = 16'h5A5F;
defparam \IFU|pc[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[13] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[13] .is_wysiwyg = "true";
defparam \IFU|pc[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~28 (
// Equation(s):
// \JMP|Add0~28_combout  = ((\IFU|pc [14] $ (\LATCH_DEC|imm_ [14] $ (!\JMP|Add0~27 )))) # (GND)
// \JMP|Add0~29  = CARRY((\IFU|pc [14] & ((\LATCH_DEC|imm_ [14]) # (!\JMP|Add0~27 ))) # (!\IFU|pc [14] & (\LATCH_DEC|imm_ [14] & !\JMP|Add0~27 )))

	.dataa(\IFU|pc [14]),
	.datab(\LATCH_DEC|imm_ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~27 ),
	.combout(\JMP|Add0~28_combout ),
	.cout(\JMP|Add0~29 ));
// synopsys translate_off
defparam \JMP|Add0~28 .lut_mask = 16'h698E;
defparam \JMP|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[14]~53 (
// Equation(s):
// \JMP|pc1[14]~53_combout  = (\JMP|Add0~28_combout  & (\JMP|pc1[13]~52  & VCC)) # (!\JMP|Add0~28_combout  & (!\JMP|pc1[13]~52 ))
// \JMP|pc1[14]~54  = CARRY((!\JMP|Add0~28_combout  & !\JMP|pc1[13]~52 ))

	.dataa(\JMP|Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[13]~52 ),
	.combout(\JMP|pc1[14]~53_combout ),
	.cout(\JMP|pc1[14]~54 ));
// synopsys translate_off
defparam \JMP|pc1[14]~53 .lut_mask = 16'hA505;
defparam \JMP|pc1[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[14] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[14] .is_wysiwyg = "true";
defparam \JMP|pc1[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~27 (
// Equation(s):
// \JMP|pc2~27_combout  = (\JMP|pc1 [14] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~27_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~27 .lut_mask = 16'h00AA;
defparam \JMP|pc2~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[14] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[14] .is_wysiwyg = "true";
defparam \JMP|pc2[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~17 (
// Equation(s):
// \IFU|Add0~17_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [14])) # (!\JMP|global_reset~q  & ((\IFU|pc [14])))

	.dataa(\JMP|pc2 [14]),
	.datab(\IFU|pc [14]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~17 .lut_mask = 16'hAACC;
defparam \IFU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[14]~54 (
// Equation(s):
// \IFU|pc[14]~54_combout  = (\IFU|Add0~17_combout  & (\IFU|pc[13]~53  $ (GND))) # (!\IFU|Add0~17_combout  & (!\IFU|pc[13]~53  & VCC))
// \IFU|pc[14]~55  = CARRY((\IFU|Add0~17_combout  & !\IFU|pc[13]~53 ))

	.dataa(\IFU|Add0~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[13]~53 ),
	.combout(\IFU|pc[14]~54_combout ),
	.cout(\IFU|pc[14]~55 ));
// synopsys translate_off
defparam \IFU|pc[14]~54 .lut_mask = 16'hA50A;
defparam \IFU|pc[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[14] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[14] .is_wysiwyg = "true";
defparam \IFU|pc[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~30 (
// Equation(s):
// \JMP|Add0~30_combout  = (\IFU|pc [15] & ((\LATCH_DEC|imm_ [15] & (\JMP|Add0~29  & VCC)) # (!\LATCH_DEC|imm_ [15] & (!\JMP|Add0~29 )))) # (!\IFU|pc [15] & ((\LATCH_DEC|imm_ [15] & (!\JMP|Add0~29 )) # (!\LATCH_DEC|imm_ [15] & ((\JMP|Add0~29 ) # (GND)))))
// \JMP|Add0~31  = CARRY((\IFU|pc [15] & (!\LATCH_DEC|imm_ [15] & !\JMP|Add0~29 )) # (!\IFU|pc [15] & ((!\JMP|Add0~29 ) # (!\LATCH_DEC|imm_ [15]))))

	.dataa(\IFU|pc [15]),
	.datab(\LATCH_DEC|imm_ [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~29 ),
	.combout(\JMP|Add0~30_combout ),
	.cout(\JMP|Add0~31 ));
// synopsys translate_off
defparam \JMP|Add0~30 .lut_mask = 16'h9617;
defparam \JMP|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[15]~55 (
// Equation(s):
// \JMP|pc1[15]~55_combout  = (\JMP|Add0~30_combout  & ((GND) # (!\JMP|pc1[14]~54 ))) # (!\JMP|Add0~30_combout  & (\JMP|pc1[14]~54  $ (GND)))
// \JMP|pc1[15]~56  = CARRY((\JMP|Add0~30_combout ) # (!\JMP|pc1[14]~54 ))

	.dataa(\JMP|Add0~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[14]~54 ),
	.combout(\JMP|pc1[15]~55_combout ),
	.cout(\JMP|pc1[15]~56 ));
// synopsys translate_off
defparam \JMP|pc1[15]~55 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[15] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[15] .is_wysiwyg = "true";
defparam \JMP|pc1[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~26 (
// Equation(s):
// \JMP|pc2~26_combout  = (\JMP|pc1 [15] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~26_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~26 .lut_mask = 16'h00AA;
defparam \JMP|pc2~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[15] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[15] .is_wysiwyg = "true";
defparam \JMP|pc2[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~16 (
// Equation(s):
// \IFU|Add0~16_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [15])) # (!\JMP|global_reset~q  & ((\IFU|pc [15])))

	.dataa(\JMP|pc2 [15]),
	.datab(\IFU|pc [15]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~16 .lut_mask = 16'hAACC;
defparam \IFU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[15]~56 (
// Equation(s):
// \IFU|pc[15]~56_combout  = (\IFU|Add0~16_combout  & (!\IFU|pc[14]~55 )) # (!\IFU|Add0~16_combout  & ((\IFU|pc[14]~55 ) # (GND)))
// \IFU|pc[15]~57  = CARRY((!\IFU|pc[14]~55 ) # (!\IFU|Add0~16_combout ))

	.dataa(\IFU|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[14]~55 ),
	.combout(\IFU|pc[15]~56_combout ),
	.cout(\IFU|pc[15]~57 ));
// synopsys translate_off
defparam \IFU|pc[15]~56 .lut_mask = 16'h5A5F;
defparam \IFU|pc[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[15] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[15] .is_wysiwyg = "true";
defparam \IFU|pc[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~32 (
// Equation(s):
// \JMP|Add0~32_combout  = ((\IFU|pc [16] $ (\LATCH_DEC|imm_ [16] $ (!\JMP|Add0~31 )))) # (GND)
// \JMP|Add0~33  = CARRY((\IFU|pc [16] & ((\LATCH_DEC|imm_ [16]) # (!\JMP|Add0~31 ))) # (!\IFU|pc [16] & (\LATCH_DEC|imm_ [16] & !\JMP|Add0~31 )))

	.dataa(\IFU|pc [16]),
	.datab(\LATCH_DEC|imm_ [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~31 ),
	.combout(\JMP|Add0~32_combout ),
	.cout(\JMP|Add0~33 ));
// synopsys translate_off
defparam \JMP|Add0~32 .lut_mask = 16'h698E;
defparam \JMP|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[16]~57 (
// Equation(s):
// \JMP|pc1[16]~57_combout  = (\JMP|Add0~32_combout  & (\JMP|pc1[15]~56  & VCC)) # (!\JMP|Add0~32_combout  & (!\JMP|pc1[15]~56 ))
// \JMP|pc1[16]~58  = CARRY((!\JMP|Add0~32_combout  & !\JMP|pc1[15]~56 ))

	.dataa(\JMP|Add0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[15]~56 ),
	.combout(\JMP|pc1[16]~57_combout ),
	.cout(\JMP|pc1[16]~58 ));
// synopsys translate_off
defparam \JMP|pc1[16]~57 .lut_mask = 16'hA505;
defparam \JMP|pc1[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[16] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[16] .is_wysiwyg = "true";
defparam \JMP|pc1[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~25 (
// Equation(s):
// \JMP|pc2~25_combout  = (\JMP|pc1 [16] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~25_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~25 .lut_mask = 16'h00AA;
defparam \JMP|pc2~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[16] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[16] .is_wysiwyg = "true";
defparam \JMP|pc2[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~15 (
// Equation(s):
// \IFU|Add0~15_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [16])) # (!\JMP|global_reset~q  & ((\IFU|pc [16])))

	.dataa(\JMP|pc2 [16]),
	.datab(\IFU|pc [16]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~15 .lut_mask = 16'hAACC;
defparam \IFU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[16]~58 (
// Equation(s):
// \IFU|pc[16]~58_combout  = (\IFU|Add0~15_combout  & (\IFU|pc[15]~57  $ (GND))) # (!\IFU|Add0~15_combout  & (!\IFU|pc[15]~57  & VCC))
// \IFU|pc[16]~59  = CARRY((\IFU|Add0~15_combout  & !\IFU|pc[15]~57 ))

	.dataa(\IFU|Add0~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[15]~57 ),
	.combout(\IFU|pc[16]~58_combout ),
	.cout(\IFU|pc[16]~59 ));
// synopsys translate_off
defparam \IFU|pc[16]~58 .lut_mask = 16'hA50A;
defparam \IFU|pc[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[16] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[16] .is_wysiwyg = "true";
defparam \IFU|pc[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~34 (
// Equation(s):
// \JMP|Add0~34_combout  = (\IFU|pc [17] & ((\LATCH_DEC|imm_ [17] & (\JMP|Add0~33  & VCC)) # (!\LATCH_DEC|imm_ [17] & (!\JMP|Add0~33 )))) # (!\IFU|pc [17] & ((\LATCH_DEC|imm_ [17] & (!\JMP|Add0~33 )) # (!\LATCH_DEC|imm_ [17] & ((\JMP|Add0~33 ) # (GND)))))
// \JMP|Add0~35  = CARRY((\IFU|pc [17] & (!\LATCH_DEC|imm_ [17] & !\JMP|Add0~33 )) # (!\IFU|pc [17] & ((!\JMP|Add0~33 ) # (!\LATCH_DEC|imm_ [17]))))

	.dataa(\IFU|pc [17]),
	.datab(\LATCH_DEC|imm_ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~33 ),
	.combout(\JMP|Add0~34_combout ),
	.cout(\JMP|Add0~35 ));
// synopsys translate_off
defparam \JMP|Add0~34 .lut_mask = 16'h9617;
defparam \JMP|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[17]~59 (
// Equation(s):
// \JMP|pc1[17]~59_combout  = (\JMP|Add0~34_combout  & ((GND) # (!\JMP|pc1[16]~58 ))) # (!\JMP|Add0~34_combout  & (\JMP|pc1[16]~58  $ (GND)))
// \JMP|pc1[17]~60  = CARRY((\JMP|Add0~34_combout ) # (!\JMP|pc1[16]~58 ))

	.dataa(\JMP|Add0~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[16]~58 ),
	.combout(\JMP|pc1[17]~59_combout ),
	.cout(\JMP|pc1[17]~60 ));
// synopsys translate_off
defparam \JMP|pc1[17]~59 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[17] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[17] .is_wysiwyg = "true";
defparam \JMP|pc1[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~24 (
// Equation(s):
// \JMP|pc2~24_combout  = (\JMP|pc1 [17] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~24_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~24 .lut_mask = 16'h00AA;
defparam \JMP|pc2~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[17] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[17] .is_wysiwyg = "true";
defparam \JMP|pc2[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~14 (
// Equation(s):
// \IFU|Add0~14_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [17])) # (!\JMP|global_reset~q  & ((\IFU|pc [17])))

	.dataa(\JMP|pc2 [17]),
	.datab(\IFU|pc [17]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~14 .lut_mask = 16'hAACC;
defparam \IFU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[17]~60 (
// Equation(s):
// \IFU|pc[17]~60_combout  = (\IFU|Add0~14_combout  & (!\IFU|pc[16]~59 )) # (!\IFU|Add0~14_combout  & ((\IFU|pc[16]~59 ) # (GND)))
// \IFU|pc[17]~61  = CARRY((!\IFU|pc[16]~59 ) # (!\IFU|Add0~14_combout ))

	.dataa(\IFU|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[16]~59 ),
	.combout(\IFU|pc[17]~60_combout ),
	.cout(\IFU|pc[17]~61 ));
// synopsys translate_off
defparam \IFU|pc[17]~60 .lut_mask = 16'h5A5F;
defparam \IFU|pc[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[17] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[17] .is_wysiwyg = "true";
defparam \IFU|pc[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~36 (
// Equation(s):
// \JMP|Add0~36_combout  = ((\IFU|pc [18] $ (\LATCH_DEC|imm_ [18] $ (!\JMP|Add0~35 )))) # (GND)
// \JMP|Add0~37  = CARRY((\IFU|pc [18] & ((\LATCH_DEC|imm_ [18]) # (!\JMP|Add0~35 ))) # (!\IFU|pc [18] & (\LATCH_DEC|imm_ [18] & !\JMP|Add0~35 )))

	.dataa(\IFU|pc [18]),
	.datab(\LATCH_DEC|imm_ [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~35 ),
	.combout(\JMP|Add0~36_combout ),
	.cout(\JMP|Add0~37 ));
// synopsys translate_off
defparam \JMP|Add0~36 .lut_mask = 16'h698E;
defparam \JMP|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[18]~61 (
// Equation(s):
// \JMP|pc1[18]~61_combout  = (\JMP|Add0~36_combout  & (\JMP|pc1[17]~60  & VCC)) # (!\JMP|Add0~36_combout  & (!\JMP|pc1[17]~60 ))
// \JMP|pc1[18]~62  = CARRY((!\JMP|Add0~36_combout  & !\JMP|pc1[17]~60 ))

	.dataa(\JMP|Add0~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[17]~60 ),
	.combout(\JMP|pc1[18]~61_combout ),
	.cout(\JMP|pc1[18]~62 ));
// synopsys translate_off
defparam \JMP|pc1[18]~61 .lut_mask = 16'hA505;
defparam \JMP|pc1[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[18] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[18] .is_wysiwyg = "true";
defparam \JMP|pc1[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~23 (
// Equation(s):
// \JMP|pc2~23_combout  = (\JMP|pc1 [18] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~23_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~23 .lut_mask = 16'h00AA;
defparam \JMP|pc2~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[18] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[18] .is_wysiwyg = "true";
defparam \JMP|pc2[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~13 (
// Equation(s):
// \IFU|Add0~13_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [18])) # (!\JMP|global_reset~q  & ((\IFU|pc [18])))

	.dataa(\JMP|pc2 [18]),
	.datab(\IFU|pc [18]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~13 .lut_mask = 16'hAACC;
defparam \IFU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[18]~62 (
// Equation(s):
// \IFU|pc[18]~62_combout  = (\IFU|Add0~13_combout  & (\IFU|pc[17]~61  $ (GND))) # (!\IFU|Add0~13_combout  & (!\IFU|pc[17]~61  & VCC))
// \IFU|pc[18]~63  = CARRY((\IFU|Add0~13_combout  & !\IFU|pc[17]~61 ))

	.dataa(\IFU|Add0~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[17]~61 ),
	.combout(\IFU|pc[18]~62_combout ),
	.cout(\IFU|pc[18]~63 ));
// synopsys translate_off
defparam \IFU|pc[18]~62 .lut_mask = 16'hA50A;
defparam \IFU|pc[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[18] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[18] .is_wysiwyg = "true";
defparam \IFU|pc[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~38 (
// Equation(s):
// \JMP|Add0~38_combout  = (\IFU|pc [19] & ((\LATCH_DEC|imm_ [19] & (\JMP|Add0~37  & VCC)) # (!\LATCH_DEC|imm_ [19] & (!\JMP|Add0~37 )))) # (!\IFU|pc [19] & ((\LATCH_DEC|imm_ [19] & (!\JMP|Add0~37 )) # (!\LATCH_DEC|imm_ [19] & ((\JMP|Add0~37 ) # (GND)))))
// \JMP|Add0~39  = CARRY((\IFU|pc [19] & (!\LATCH_DEC|imm_ [19] & !\JMP|Add0~37 )) # (!\IFU|pc [19] & ((!\JMP|Add0~37 ) # (!\LATCH_DEC|imm_ [19]))))

	.dataa(\IFU|pc [19]),
	.datab(\LATCH_DEC|imm_ [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~37 ),
	.combout(\JMP|Add0~38_combout ),
	.cout(\JMP|Add0~39 ));
// synopsys translate_off
defparam \JMP|Add0~38 .lut_mask = 16'h9617;
defparam \JMP|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[19]~63 (
// Equation(s):
// \JMP|pc1[19]~63_combout  = (\JMP|Add0~38_combout  & ((GND) # (!\JMP|pc1[18]~62 ))) # (!\JMP|Add0~38_combout  & (\JMP|pc1[18]~62  $ (GND)))
// \JMP|pc1[19]~64  = CARRY((\JMP|Add0~38_combout ) # (!\JMP|pc1[18]~62 ))

	.dataa(\JMP|Add0~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[18]~62 ),
	.combout(\JMP|pc1[19]~63_combout ),
	.cout(\JMP|pc1[19]~64 ));
// synopsys translate_off
defparam \JMP|pc1[19]~63 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[19] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[19] .is_wysiwyg = "true";
defparam \JMP|pc1[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~22 (
// Equation(s):
// \JMP|pc2~22_combout  = (\JMP|pc1 [19] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~22_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~22 .lut_mask = 16'h00AA;
defparam \JMP|pc2~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[19] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[19] .is_wysiwyg = "true";
defparam \JMP|pc2[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~12 (
// Equation(s):
// \IFU|Add0~12_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [19])) # (!\JMP|global_reset~q  & ((\IFU|pc [19])))

	.dataa(\JMP|pc2 [19]),
	.datab(\IFU|pc [19]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~12 .lut_mask = 16'hAACC;
defparam \IFU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[19]~64 (
// Equation(s):
// \IFU|pc[19]~64_combout  = (\IFU|Add0~12_combout  & (!\IFU|pc[18]~63 )) # (!\IFU|Add0~12_combout  & ((\IFU|pc[18]~63 ) # (GND)))
// \IFU|pc[19]~65  = CARRY((!\IFU|pc[18]~63 ) # (!\IFU|Add0~12_combout ))

	.dataa(\IFU|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[18]~63 ),
	.combout(\IFU|pc[19]~64_combout ),
	.cout(\IFU|pc[19]~65 ));
// synopsys translate_off
defparam \IFU|pc[19]~64 .lut_mask = 16'h5A5F;
defparam \IFU|pc[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[19] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[19] .is_wysiwyg = "true";
defparam \IFU|pc[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~40 (
// Equation(s):
// \JMP|Add0~40_combout  = ((\IFU|pc [20] $ (\LATCH_DEC|imm_ [20] $ (!\JMP|Add0~39 )))) # (GND)
// \JMP|Add0~41  = CARRY((\IFU|pc [20] & ((\LATCH_DEC|imm_ [20]) # (!\JMP|Add0~39 ))) # (!\IFU|pc [20] & (\LATCH_DEC|imm_ [20] & !\JMP|Add0~39 )))

	.dataa(\IFU|pc [20]),
	.datab(\LATCH_DEC|imm_ [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~39 ),
	.combout(\JMP|Add0~40_combout ),
	.cout(\JMP|Add0~41 ));
// synopsys translate_off
defparam \JMP|Add0~40 .lut_mask = 16'h698E;
defparam \JMP|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[20]~65 (
// Equation(s):
// \JMP|pc1[20]~65_combout  = (\JMP|Add0~40_combout  & (\JMP|pc1[19]~64  & VCC)) # (!\JMP|Add0~40_combout  & (!\JMP|pc1[19]~64 ))
// \JMP|pc1[20]~66  = CARRY((!\JMP|Add0~40_combout  & !\JMP|pc1[19]~64 ))

	.dataa(\JMP|Add0~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[19]~64 ),
	.combout(\JMP|pc1[20]~65_combout ),
	.cout(\JMP|pc1[20]~66 ));
// synopsys translate_off
defparam \JMP|pc1[20]~65 .lut_mask = 16'hA505;
defparam \JMP|pc1[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[20] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[20] .is_wysiwyg = "true";
defparam \JMP|pc1[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~21 (
// Equation(s):
// \JMP|pc2~21_combout  = (\JMP|pc1 [20] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~21_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~21 .lut_mask = 16'h00AA;
defparam \JMP|pc2~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[20] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[20] .is_wysiwyg = "true";
defparam \JMP|pc2[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~11 (
// Equation(s):
// \IFU|Add0~11_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [20])) # (!\JMP|global_reset~q  & ((\IFU|pc [20])))

	.dataa(\JMP|pc2 [20]),
	.datab(\IFU|pc [20]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~11 .lut_mask = 16'hAACC;
defparam \IFU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[20]~66 (
// Equation(s):
// \IFU|pc[20]~66_combout  = (\IFU|Add0~11_combout  & (\IFU|pc[19]~65  $ (GND))) # (!\IFU|Add0~11_combout  & (!\IFU|pc[19]~65  & VCC))
// \IFU|pc[20]~67  = CARRY((\IFU|Add0~11_combout  & !\IFU|pc[19]~65 ))

	.dataa(\IFU|Add0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[19]~65 ),
	.combout(\IFU|pc[20]~66_combout ),
	.cout(\IFU|pc[20]~67 ));
// synopsys translate_off
defparam \IFU|pc[20]~66 .lut_mask = 16'hA50A;
defparam \IFU|pc[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[20] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[20] .is_wysiwyg = "true";
defparam \IFU|pc[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~42 (
// Equation(s):
// \JMP|Add0~42_combout  = (\IFU|pc [21] & ((\LATCH_DEC|imm_ [21] & (\JMP|Add0~41  & VCC)) # (!\LATCH_DEC|imm_ [21] & (!\JMP|Add0~41 )))) # (!\IFU|pc [21] & ((\LATCH_DEC|imm_ [21] & (!\JMP|Add0~41 )) # (!\LATCH_DEC|imm_ [21] & ((\JMP|Add0~41 ) # (GND)))))
// \JMP|Add0~43  = CARRY((\IFU|pc [21] & (!\LATCH_DEC|imm_ [21] & !\JMP|Add0~41 )) # (!\IFU|pc [21] & ((!\JMP|Add0~41 ) # (!\LATCH_DEC|imm_ [21]))))

	.dataa(\IFU|pc [21]),
	.datab(\LATCH_DEC|imm_ [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~41 ),
	.combout(\JMP|Add0~42_combout ),
	.cout(\JMP|Add0~43 ));
// synopsys translate_off
defparam \JMP|Add0~42 .lut_mask = 16'h9617;
defparam \JMP|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[21]~67 (
// Equation(s):
// \JMP|pc1[21]~67_combout  = (\JMP|Add0~42_combout  & ((GND) # (!\JMP|pc1[20]~66 ))) # (!\JMP|Add0~42_combout  & (\JMP|pc1[20]~66  $ (GND)))
// \JMP|pc1[21]~68  = CARRY((\JMP|Add0~42_combout ) # (!\JMP|pc1[20]~66 ))

	.dataa(\JMP|Add0~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[20]~66 ),
	.combout(\JMP|pc1[21]~67_combout ),
	.cout(\JMP|pc1[21]~68 ));
// synopsys translate_off
defparam \JMP|pc1[21]~67 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[21] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[21] .is_wysiwyg = "true";
defparam \JMP|pc1[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~20 (
// Equation(s):
// \JMP|pc2~20_combout  = (\JMP|pc1 [21] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~20_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~20 .lut_mask = 16'h00AA;
defparam \JMP|pc2~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[21] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[21] .is_wysiwyg = "true";
defparam \JMP|pc2[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~10 (
// Equation(s):
// \IFU|Add0~10_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [21])) # (!\JMP|global_reset~q  & ((\IFU|pc [21])))

	.dataa(\JMP|pc2 [21]),
	.datab(\IFU|pc [21]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~10 .lut_mask = 16'hAACC;
defparam \IFU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[21]~68 (
// Equation(s):
// \IFU|pc[21]~68_combout  = (\IFU|Add0~10_combout  & (!\IFU|pc[20]~67 )) # (!\IFU|Add0~10_combout  & ((\IFU|pc[20]~67 ) # (GND)))
// \IFU|pc[21]~69  = CARRY((!\IFU|pc[20]~67 ) # (!\IFU|Add0~10_combout ))

	.dataa(\IFU|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[20]~67 ),
	.combout(\IFU|pc[21]~68_combout ),
	.cout(\IFU|pc[21]~69 ));
// synopsys translate_off
defparam \IFU|pc[21]~68 .lut_mask = 16'h5A5F;
defparam \IFU|pc[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[21] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[21] .is_wysiwyg = "true";
defparam \IFU|pc[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~44 (
// Equation(s):
// \JMP|Add0~44_combout  = ((\IFU|pc [22] $ (\LATCH_DEC|imm_ [22] $ (!\JMP|Add0~43 )))) # (GND)
// \JMP|Add0~45  = CARRY((\IFU|pc [22] & ((\LATCH_DEC|imm_ [22]) # (!\JMP|Add0~43 ))) # (!\IFU|pc [22] & (\LATCH_DEC|imm_ [22] & !\JMP|Add0~43 )))

	.dataa(\IFU|pc [22]),
	.datab(\LATCH_DEC|imm_ [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~43 ),
	.combout(\JMP|Add0~44_combout ),
	.cout(\JMP|Add0~45 ));
// synopsys translate_off
defparam \JMP|Add0~44 .lut_mask = 16'h698E;
defparam \JMP|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[22]~69 (
// Equation(s):
// \JMP|pc1[22]~69_combout  = (\JMP|Add0~44_combout  & (\JMP|pc1[21]~68  & VCC)) # (!\JMP|Add0~44_combout  & (!\JMP|pc1[21]~68 ))
// \JMP|pc1[22]~70  = CARRY((!\JMP|Add0~44_combout  & !\JMP|pc1[21]~68 ))

	.dataa(\JMP|Add0~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[21]~68 ),
	.combout(\JMP|pc1[22]~69_combout ),
	.cout(\JMP|pc1[22]~70 ));
// synopsys translate_off
defparam \JMP|pc1[22]~69 .lut_mask = 16'hA505;
defparam \JMP|pc1[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[22] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[22] .is_wysiwyg = "true";
defparam \JMP|pc1[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~19 (
// Equation(s):
// \JMP|pc2~19_combout  = (\JMP|pc1 [22] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~19_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~19 .lut_mask = 16'h00AA;
defparam \JMP|pc2~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[22] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[22] .is_wysiwyg = "true";
defparam \JMP|pc2[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~9 (
// Equation(s):
// \IFU|Add0~9_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [22])) # (!\JMP|global_reset~q  & ((\IFU|pc [22])))

	.dataa(\JMP|pc2 [22]),
	.datab(\IFU|pc [22]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~9 .lut_mask = 16'hAACC;
defparam \IFU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[22]~70 (
// Equation(s):
// \IFU|pc[22]~70_combout  = (\IFU|Add0~9_combout  & (\IFU|pc[21]~69  $ (GND))) # (!\IFU|Add0~9_combout  & (!\IFU|pc[21]~69  & VCC))
// \IFU|pc[22]~71  = CARRY((\IFU|Add0~9_combout  & !\IFU|pc[21]~69 ))

	.dataa(\IFU|Add0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[21]~69 ),
	.combout(\IFU|pc[22]~70_combout ),
	.cout(\IFU|pc[22]~71 ));
// synopsys translate_off
defparam \IFU|pc[22]~70 .lut_mask = 16'hA50A;
defparam \IFU|pc[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[22] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[22] .is_wysiwyg = "true";
defparam \IFU|pc[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~46 (
// Equation(s):
// \JMP|Add0~46_combout  = (\IFU|pc [23] & ((\LATCH_DEC|imm_ [23] & (\JMP|Add0~45  & VCC)) # (!\LATCH_DEC|imm_ [23] & (!\JMP|Add0~45 )))) # (!\IFU|pc [23] & ((\LATCH_DEC|imm_ [23] & (!\JMP|Add0~45 )) # (!\LATCH_DEC|imm_ [23] & ((\JMP|Add0~45 ) # (GND)))))
// \JMP|Add0~47  = CARRY((\IFU|pc [23] & (!\LATCH_DEC|imm_ [23] & !\JMP|Add0~45 )) # (!\IFU|pc [23] & ((!\JMP|Add0~45 ) # (!\LATCH_DEC|imm_ [23]))))

	.dataa(\IFU|pc [23]),
	.datab(\LATCH_DEC|imm_ [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~45 ),
	.combout(\JMP|Add0~46_combout ),
	.cout(\JMP|Add0~47 ));
// synopsys translate_off
defparam \JMP|Add0~46 .lut_mask = 16'h9617;
defparam \JMP|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[23]~71 (
// Equation(s):
// \JMP|pc1[23]~71_combout  = (\JMP|Add0~46_combout  & ((GND) # (!\JMP|pc1[22]~70 ))) # (!\JMP|Add0~46_combout  & (\JMP|pc1[22]~70  $ (GND)))
// \JMP|pc1[23]~72  = CARRY((\JMP|Add0~46_combout ) # (!\JMP|pc1[22]~70 ))

	.dataa(\JMP|Add0~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[22]~70 ),
	.combout(\JMP|pc1[23]~71_combout ),
	.cout(\JMP|pc1[23]~72 ));
// synopsys translate_off
defparam \JMP|pc1[23]~71 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[23] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[23] .is_wysiwyg = "true";
defparam \JMP|pc1[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~18 (
// Equation(s):
// \JMP|pc2~18_combout  = (\JMP|pc1 [23] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~18_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~18 .lut_mask = 16'h00AA;
defparam \JMP|pc2~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[23] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[23] .is_wysiwyg = "true";
defparam \JMP|pc2[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~8 (
// Equation(s):
// \IFU|Add0~8_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [23])) # (!\JMP|global_reset~q  & ((\IFU|pc [23])))

	.dataa(\JMP|pc2 [23]),
	.datab(\IFU|pc [23]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~8 .lut_mask = 16'hAACC;
defparam \IFU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[23]~72 (
// Equation(s):
// \IFU|pc[23]~72_combout  = (\IFU|Add0~8_combout  & (!\IFU|pc[22]~71 )) # (!\IFU|Add0~8_combout  & ((\IFU|pc[22]~71 ) # (GND)))
// \IFU|pc[23]~73  = CARRY((!\IFU|pc[22]~71 ) # (!\IFU|Add0~8_combout ))

	.dataa(\IFU|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[22]~71 ),
	.combout(\IFU|pc[23]~72_combout ),
	.cout(\IFU|pc[23]~73 ));
// synopsys translate_off
defparam \IFU|pc[23]~72 .lut_mask = 16'h5A5F;
defparam \IFU|pc[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[23] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[23] .is_wysiwyg = "true";
defparam \IFU|pc[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~48 (
// Equation(s):
// \JMP|Add0~48_combout  = ((\IFU|pc [24] $ (\LATCH_DEC|imm_ [24] $ (!\JMP|Add0~47 )))) # (GND)
// \JMP|Add0~49  = CARRY((\IFU|pc [24] & ((\LATCH_DEC|imm_ [24]) # (!\JMP|Add0~47 ))) # (!\IFU|pc [24] & (\LATCH_DEC|imm_ [24] & !\JMP|Add0~47 )))

	.dataa(\IFU|pc [24]),
	.datab(\LATCH_DEC|imm_ [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~47 ),
	.combout(\JMP|Add0~48_combout ),
	.cout(\JMP|Add0~49 ));
// synopsys translate_off
defparam \JMP|Add0~48 .lut_mask = 16'h698E;
defparam \JMP|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[24]~73 (
// Equation(s):
// \JMP|pc1[24]~73_combout  = (\JMP|Add0~48_combout  & (\JMP|pc1[23]~72  & VCC)) # (!\JMP|Add0~48_combout  & (!\JMP|pc1[23]~72 ))
// \JMP|pc1[24]~74  = CARRY((!\JMP|Add0~48_combout  & !\JMP|pc1[23]~72 ))

	.dataa(\JMP|Add0~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[23]~72 ),
	.combout(\JMP|pc1[24]~73_combout ),
	.cout(\JMP|pc1[24]~74 ));
// synopsys translate_off
defparam \JMP|pc1[24]~73 .lut_mask = 16'hA505;
defparam \JMP|pc1[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[24] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[24]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[24] .is_wysiwyg = "true";
defparam \JMP|pc1[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~17 (
// Equation(s):
// \JMP|pc2~17_combout  = (\JMP|pc1 [24] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~17_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~17 .lut_mask = 16'h00AA;
defparam \JMP|pc2~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[24] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[24] .is_wysiwyg = "true";
defparam \JMP|pc2[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~7 (
// Equation(s):
// \IFU|Add0~7_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [24])) # (!\JMP|global_reset~q  & ((\IFU|pc [24])))

	.dataa(\JMP|pc2 [24]),
	.datab(\IFU|pc [24]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~7 .lut_mask = 16'hAACC;
defparam \IFU|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[24]~74 (
// Equation(s):
// \IFU|pc[24]~74_combout  = (\IFU|Add0~7_combout  & (\IFU|pc[23]~73  $ (GND))) # (!\IFU|Add0~7_combout  & (!\IFU|pc[23]~73  & VCC))
// \IFU|pc[24]~75  = CARRY((\IFU|Add0~7_combout  & !\IFU|pc[23]~73 ))

	.dataa(\IFU|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[23]~73 ),
	.combout(\IFU|pc[24]~74_combout ),
	.cout(\IFU|pc[24]~75 ));
// synopsys translate_off
defparam \IFU|pc[24]~74 .lut_mask = 16'hA50A;
defparam \IFU|pc[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[24] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[24] .is_wysiwyg = "true";
defparam \IFU|pc[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~50 (
// Equation(s):
// \JMP|Add0~50_combout  = (\IFU|pc [25] & ((\LATCH_DEC|imm_ [25] & (\JMP|Add0~49  & VCC)) # (!\LATCH_DEC|imm_ [25] & (!\JMP|Add0~49 )))) # (!\IFU|pc [25] & ((\LATCH_DEC|imm_ [25] & (!\JMP|Add0~49 )) # (!\LATCH_DEC|imm_ [25] & ((\JMP|Add0~49 ) # (GND)))))
// \JMP|Add0~51  = CARRY((\IFU|pc [25] & (!\LATCH_DEC|imm_ [25] & !\JMP|Add0~49 )) # (!\IFU|pc [25] & ((!\JMP|Add0~49 ) # (!\LATCH_DEC|imm_ [25]))))

	.dataa(\IFU|pc [25]),
	.datab(\LATCH_DEC|imm_ [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~49 ),
	.combout(\JMP|Add0~50_combout ),
	.cout(\JMP|Add0~51 ));
// synopsys translate_off
defparam \JMP|Add0~50 .lut_mask = 16'h9617;
defparam \JMP|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[25]~75 (
// Equation(s):
// \JMP|pc1[25]~75_combout  = (\JMP|Add0~50_combout  & ((GND) # (!\JMP|pc1[24]~74 ))) # (!\JMP|Add0~50_combout  & (\JMP|pc1[24]~74  $ (GND)))
// \JMP|pc1[25]~76  = CARRY((\JMP|Add0~50_combout ) # (!\JMP|pc1[24]~74 ))

	.dataa(\JMP|Add0~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[24]~74 ),
	.combout(\JMP|pc1[25]~75_combout ),
	.cout(\JMP|pc1[25]~76 ));
// synopsys translate_off
defparam \JMP|pc1[25]~75 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[25]~75 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[25] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[25]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[25] .is_wysiwyg = "true";
defparam \JMP|pc1[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~16 (
// Equation(s):
// \JMP|pc2~16_combout  = (\JMP|pc1 [25] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~16_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~16 .lut_mask = 16'h00AA;
defparam \JMP|pc2~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[25] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[25] .is_wysiwyg = "true";
defparam \JMP|pc2[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~6 (
// Equation(s):
// \IFU|Add0~6_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [25])) # (!\JMP|global_reset~q  & ((\IFU|pc [25])))

	.dataa(\JMP|pc2 [25]),
	.datab(\IFU|pc [25]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~6 .lut_mask = 16'hAACC;
defparam \IFU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[25]~76 (
// Equation(s):
// \IFU|pc[25]~76_combout  = (\IFU|Add0~6_combout  & (!\IFU|pc[24]~75 )) # (!\IFU|Add0~6_combout  & ((\IFU|pc[24]~75 ) # (GND)))
// \IFU|pc[25]~77  = CARRY((!\IFU|pc[24]~75 ) # (!\IFU|Add0~6_combout ))

	.dataa(\IFU|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[24]~75 ),
	.combout(\IFU|pc[25]~76_combout ),
	.cout(\IFU|pc[25]~77 ));
// synopsys translate_off
defparam \IFU|pc[25]~76 .lut_mask = 16'h5A5F;
defparam \IFU|pc[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[25] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[25] .is_wysiwyg = "true";
defparam \IFU|pc[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~52 (
// Equation(s):
// \JMP|Add0~52_combout  = ((\IFU|pc [26] $ (\LATCH_DEC|imm_ [26] $ (!\JMP|Add0~51 )))) # (GND)
// \JMP|Add0~53  = CARRY((\IFU|pc [26] & ((\LATCH_DEC|imm_ [26]) # (!\JMP|Add0~51 ))) # (!\IFU|pc [26] & (\LATCH_DEC|imm_ [26] & !\JMP|Add0~51 )))

	.dataa(\IFU|pc [26]),
	.datab(\LATCH_DEC|imm_ [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~51 ),
	.combout(\JMP|Add0~52_combout ),
	.cout(\JMP|Add0~53 ));
// synopsys translate_off
defparam \JMP|Add0~52 .lut_mask = 16'h698E;
defparam \JMP|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[26]~77 (
// Equation(s):
// \JMP|pc1[26]~77_combout  = (\JMP|Add0~52_combout  & (\JMP|pc1[25]~76  & VCC)) # (!\JMP|Add0~52_combout  & (!\JMP|pc1[25]~76 ))
// \JMP|pc1[26]~78  = CARRY((!\JMP|Add0~52_combout  & !\JMP|pc1[25]~76 ))

	.dataa(\JMP|Add0~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[25]~76 ),
	.combout(\JMP|pc1[26]~77_combout ),
	.cout(\JMP|pc1[26]~78 ));
// synopsys translate_off
defparam \JMP|pc1[26]~77 .lut_mask = 16'hA505;
defparam \JMP|pc1[26]~77 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[26] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[26]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[26] .is_wysiwyg = "true";
defparam \JMP|pc1[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~15 (
// Equation(s):
// \JMP|pc2~15_combout  = (\JMP|pc1 [26] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~15_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~15 .lut_mask = 16'h00AA;
defparam \JMP|pc2~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[26] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[26] .is_wysiwyg = "true";
defparam \JMP|pc2[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~5 (
// Equation(s):
// \IFU|Add0~5_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [26])) # (!\JMP|global_reset~q  & ((\IFU|pc [26])))

	.dataa(\JMP|pc2 [26]),
	.datab(\IFU|pc [26]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~5 .lut_mask = 16'hAACC;
defparam \IFU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[26]~78 (
// Equation(s):
// \IFU|pc[26]~78_combout  = (\IFU|Add0~5_combout  & (\IFU|pc[25]~77  $ (GND))) # (!\IFU|Add0~5_combout  & (!\IFU|pc[25]~77  & VCC))
// \IFU|pc[26]~79  = CARRY((\IFU|Add0~5_combout  & !\IFU|pc[25]~77 ))

	.dataa(\IFU|Add0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[25]~77 ),
	.combout(\IFU|pc[26]~78_combout ),
	.cout(\IFU|pc[26]~79 ));
// synopsys translate_off
defparam \IFU|pc[26]~78 .lut_mask = 16'hA50A;
defparam \IFU|pc[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[26] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[26] .is_wysiwyg = "true";
defparam \IFU|pc[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~54 (
// Equation(s):
// \JMP|Add0~54_combout  = (\IFU|pc [27] & ((\LATCH_DEC|imm_ [27] & (\JMP|Add0~53  & VCC)) # (!\LATCH_DEC|imm_ [27] & (!\JMP|Add0~53 )))) # (!\IFU|pc [27] & ((\LATCH_DEC|imm_ [27] & (!\JMP|Add0~53 )) # (!\LATCH_DEC|imm_ [27] & ((\JMP|Add0~53 ) # (GND)))))
// \JMP|Add0~55  = CARRY((\IFU|pc [27] & (!\LATCH_DEC|imm_ [27] & !\JMP|Add0~53 )) # (!\IFU|pc [27] & ((!\JMP|Add0~53 ) # (!\LATCH_DEC|imm_ [27]))))

	.dataa(\IFU|pc [27]),
	.datab(\LATCH_DEC|imm_ [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~53 ),
	.combout(\JMP|Add0~54_combout ),
	.cout(\JMP|Add0~55 ));
// synopsys translate_off
defparam \JMP|Add0~54 .lut_mask = 16'h9617;
defparam \JMP|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[27]~79 (
// Equation(s):
// \JMP|pc1[27]~79_combout  = (\JMP|Add0~54_combout  & ((GND) # (!\JMP|pc1[26]~78 ))) # (!\JMP|Add0~54_combout  & (\JMP|pc1[26]~78  $ (GND)))
// \JMP|pc1[27]~80  = CARRY((\JMP|Add0~54_combout ) # (!\JMP|pc1[26]~78 ))

	.dataa(\JMP|Add0~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[26]~78 ),
	.combout(\JMP|pc1[27]~79_combout ),
	.cout(\JMP|pc1[27]~80 ));
// synopsys translate_off
defparam \JMP|pc1[27]~79 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[27]~79 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[27] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[27]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[27] .is_wysiwyg = "true";
defparam \JMP|pc1[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~14 (
// Equation(s):
// \JMP|pc2~14_combout  = (\JMP|pc1 [27] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~14_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~14 .lut_mask = 16'h00AA;
defparam \JMP|pc2~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[27] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[27] .is_wysiwyg = "true";
defparam \JMP|pc2[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~4 (
// Equation(s):
// \IFU|Add0~4_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [27])) # (!\JMP|global_reset~q  & ((\IFU|pc [27])))

	.dataa(\JMP|pc2 [27]),
	.datab(\IFU|pc [27]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~4 .lut_mask = 16'hAACC;
defparam \IFU|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[27]~80 (
// Equation(s):
// \IFU|pc[27]~80_combout  = (\IFU|Add0~4_combout  & (!\IFU|pc[26]~79 )) # (!\IFU|Add0~4_combout  & ((\IFU|pc[26]~79 ) # (GND)))
// \IFU|pc[27]~81  = CARRY((!\IFU|pc[26]~79 ) # (!\IFU|Add0~4_combout ))

	.dataa(\IFU|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[26]~79 ),
	.combout(\IFU|pc[27]~80_combout ),
	.cout(\IFU|pc[27]~81 ));
// synopsys translate_off
defparam \IFU|pc[27]~80 .lut_mask = 16'h5A5F;
defparam \IFU|pc[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[27] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[27] .is_wysiwyg = "true";
defparam \IFU|pc[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~56 (
// Equation(s):
// \JMP|Add0~56_combout  = ((\IFU|pc [28] $ (\LATCH_DEC|imm_ [28] $ (!\JMP|Add0~55 )))) # (GND)
// \JMP|Add0~57  = CARRY((\IFU|pc [28] & ((\LATCH_DEC|imm_ [28]) # (!\JMP|Add0~55 ))) # (!\IFU|pc [28] & (\LATCH_DEC|imm_ [28] & !\JMP|Add0~55 )))

	.dataa(\IFU|pc [28]),
	.datab(\LATCH_DEC|imm_ [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~55 ),
	.combout(\JMP|Add0~56_combout ),
	.cout(\JMP|Add0~57 ));
// synopsys translate_off
defparam \JMP|Add0~56 .lut_mask = 16'h698E;
defparam \JMP|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[28]~81 (
// Equation(s):
// \JMP|pc1[28]~81_combout  = (\JMP|Add0~56_combout  & (\JMP|pc1[27]~80  & VCC)) # (!\JMP|Add0~56_combout  & (!\JMP|pc1[27]~80 ))
// \JMP|pc1[28]~82  = CARRY((!\JMP|Add0~56_combout  & !\JMP|pc1[27]~80 ))

	.dataa(\JMP|Add0~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[27]~80 ),
	.combout(\JMP|pc1[28]~81_combout ),
	.cout(\JMP|pc1[28]~82 ));
// synopsys translate_off
defparam \JMP|pc1[28]~81 .lut_mask = 16'hA505;
defparam \JMP|pc1[28]~81 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[28] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[28]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[28] .is_wysiwyg = "true";
defparam \JMP|pc1[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~13 (
// Equation(s):
// \JMP|pc2~13_combout  = (\JMP|pc1 [28] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~13_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~13 .lut_mask = 16'h00AA;
defparam \JMP|pc2~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[28] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[28] .is_wysiwyg = "true";
defparam \JMP|pc2[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~3 (
// Equation(s):
// \IFU|Add0~3_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [28])) # (!\JMP|global_reset~q  & ((\IFU|pc [28])))

	.dataa(\JMP|pc2 [28]),
	.datab(\IFU|pc [28]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~3 .lut_mask = 16'hAACC;
defparam \IFU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[28]~82 (
// Equation(s):
// \IFU|pc[28]~82_combout  = (\IFU|Add0~3_combout  & (\IFU|pc[27]~81  $ (GND))) # (!\IFU|Add0~3_combout  & (!\IFU|pc[27]~81  & VCC))
// \IFU|pc[28]~83  = CARRY((\IFU|Add0~3_combout  & !\IFU|pc[27]~81 ))

	.dataa(\IFU|Add0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[27]~81 ),
	.combout(\IFU|pc[28]~82_combout ),
	.cout(\IFU|pc[28]~83 ));
// synopsys translate_off
defparam \IFU|pc[28]~82 .lut_mask = 16'hA50A;
defparam \IFU|pc[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[28] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[28] .is_wysiwyg = "true";
defparam \IFU|pc[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~58 (
// Equation(s):
// \JMP|Add0~58_combout  = (\IFU|pc [29] & ((\LATCH_DEC|imm_ [29] & (\JMP|Add0~57  & VCC)) # (!\LATCH_DEC|imm_ [29] & (!\JMP|Add0~57 )))) # (!\IFU|pc [29] & ((\LATCH_DEC|imm_ [29] & (!\JMP|Add0~57 )) # (!\LATCH_DEC|imm_ [29] & ((\JMP|Add0~57 ) # (GND)))))
// \JMP|Add0~59  = CARRY((\IFU|pc [29] & (!\LATCH_DEC|imm_ [29] & !\JMP|Add0~57 )) # (!\IFU|pc [29] & ((!\JMP|Add0~57 ) # (!\LATCH_DEC|imm_ [29]))))

	.dataa(\IFU|pc [29]),
	.datab(\LATCH_DEC|imm_ [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~57 ),
	.combout(\JMP|Add0~58_combout ),
	.cout(\JMP|Add0~59 ));
// synopsys translate_off
defparam \JMP|Add0~58 .lut_mask = 16'h9617;
defparam \JMP|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[29]~83 (
// Equation(s):
// \JMP|pc1[29]~83_combout  = (\JMP|Add0~58_combout  & ((GND) # (!\JMP|pc1[28]~82 ))) # (!\JMP|Add0~58_combout  & (\JMP|pc1[28]~82  $ (GND)))
// \JMP|pc1[29]~84  = CARRY((\JMP|Add0~58_combout ) # (!\JMP|pc1[28]~82 ))

	.dataa(\JMP|Add0~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[28]~82 ),
	.combout(\JMP|pc1[29]~83_combout ),
	.cout(\JMP|pc1[29]~84 ));
// synopsys translate_off
defparam \JMP|pc1[29]~83 .lut_mask = 16'h5AAF;
defparam \JMP|pc1[29]~83 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[29] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[29]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[29] .is_wysiwyg = "true";
defparam \JMP|pc1[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~12 (
// Equation(s):
// \JMP|pc2~12_combout  = (\JMP|pc1 [29] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~12_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~12 .lut_mask = 16'h00AA;
defparam \JMP|pc2~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[29] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[29] .is_wysiwyg = "true";
defparam \JMP|pc2[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~2 (
// Equation(s):
// \IFU|Add0~2_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [29])) # (!\JMP|global_reset~q  & ((\IFU|pc [29])))

	.dataa(\JMP|pc2 [29]),
	.datab(\IFU|pc [29]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~2 .lut_mask = 16'hAACC;
defparam \IFU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[29]~84 (
// Equation(s):
// \IFU|pc[29]~84_combout  = (\IFU|Add0~2_combout  & (!\IFU|pc[28]~83 )) # (!\IFU|Add0~2_combout  & ((\IFU|pc[28]~83 ) # (GND)))
// \IFU|pc[29]~85  = CARRY((!\IFU|pc[28]~83 ) # (!\IFU|Add0~2_combout ))

	.dataa(\IFU|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[28]~83 ),
	.combout(\IFU|pc[29]~84_combout ),
	.cout(\IFU|pc[29]~85 ));
// synopsys translate_off
defparam \IFU|pc[29]~84 .lut_mask = 16'h5A5F;
defparam \IFU|pc[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[29] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[29] .is_wysiwyg = "true";
defparam \IFU|pc[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~60 (
// Equation(s):
// \JMP|Add0~60_combout  = ((\IFU|pc [30] $ (\LATCH_DEC|imm_ [30] $ (!\JMP|Add0~59 )))) # (GND)
// \JMP|Add0~61  = CARRY((\IFU|pc [30] & ((\LATCH_DEC|imm_ [30]) # (!\JMP|Add0~59 ))) # (!\IFU|pc [30] & (\LATCH_DEC|imm_ [30] & !\JMP|Add0~59 )))

	.dataa(\IFU|pc [30]),
	.datab(\LATCH_DEC|imm_ [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|Add0~59 ),
	.combout(\JMP|Add0~60_combout ),
	.cout(\JMP|Add0~61 ));
// synopsys translate_off
defparam \JMP|Add0~60 .lut_mask = 16'h698E;
defparam \JMP|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[30]~85 (
// Equation(s):
// \JMP|pc1[30]~85_combout  = (\JMP|Add0~60_combout  & (\JMP|pc1[29]~84  & VCC)) # (!\JMP|Add0~60_combout  & (!\JMP|pc1[29]~84 ))
// \JMP|pc1[30]~86  = CARRY((!\JMP|Add0~60_combout  & !\JMP|pc1[29]~84 ))

	.dataa(\JMP|Add0~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\JMP|pc1[29]~84 ),
	.combout(\JMP|pc1[30]~85_combout ),
	.cout(\JMP|pc1[30]~86 ));
// synopsys translate_off
defparam \JMP|pc1[30]~85 .lut_mask = 16'hA505;
defparam \JMP|pc1[30]~85 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[30] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[30]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[30] .is_wysiwyg = "true";
defparam \JMP|pc1[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~11 (
// Equation(s):
// \JMP|pc2~11_combout  = (\JMP|pc1 [30] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~11_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~11 .lut_mask = 16'h00AA;
defparam \JMP|pc2~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[30] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[30] .is_wysiwyg = "true";
defparam \JMP|pc2[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~1 (
// Equation(s):
// \IFU|Add0~1_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [30])) # (!\JMP|global_reset~q  & ((\IFU|pc [30])))

	.dataa(\JMP|pc2 [30]),
	.datab(\IFU|pc [30]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~1 .lut_mask = 16'hAACC;
defparam \IFU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[30]~86 (
// Equation(s):
// \IFU|pc[30]~86_combout  = (\IFU|Add0~1_combout  & (\IFU|pc[29]~85  $ (GND))) # (!\IFU|Add0~1_combout  & (!\IFU|pc[29]~85  & VCC))
// \IFU|pc[30]~87  = CARRY((\IFU|Add0~1_combout  & !\IFU|pc[29]~85 ))

	.dataa(\IFU|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|pc[29]~85 ),
	.combout(\IFU|pc[30]~86_combout ),
	.cout(\IFU|pc[30]~87 ));
// synopsys translate_off
defparam \IFU|pc[30]~86 .lut_mask = 16'hA50A;
defparam \IFU|pc[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[30] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[30]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[30] .is_wysiwyg = "true";
defparam \IFU|pc[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[30]~43 (
// Equation(s):
// \REG_BANK|outA[30]~43_combout  = (\REG_BANK|outA[30]~42_combout ) # ((\IFU|pc [30] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[30]~42_combout ),
	.datab(\IFU|pc [30]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[30]~43 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[30] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[30]~43_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[30] .is_wysiwyg = "true";
defparam \LATCH_busA|out[30] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[30] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [30]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[30] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[30] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[4] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [4]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[4] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~44 (
// Equation(s):
// \ALU|out[17]~44_combout  = (\LATCH_aluIn|imm_en_~q  & ((!\ALU|Equal2~1_combout ) # (!\LATCH_aluIn|imm_ [4])))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~44 .lut_mask = 16'h0AAA;
defparam \ALU|out[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~40 (
// Equation(s):
// \ALU|out[17]~40_combout  = (\ALU|Equal0~1_combout  & (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~2_combout  & !\LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|out[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~40 .lut_mask = 16'h0080;
defparam \ALU|out[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~183 (
// Equation(s):
// \ALU|out[9]~183_combout  = (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & (!\LATCH_aluIn|aluCtrl_ [2] & !\LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[9]~183_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~183 .lut_mask = 16'h0008;
defparam \ALU|out[9]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal1~1 (
// Equation(s):
// \ALU|Equal1~1_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & !\LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\ALU|Equal0~1_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~1 .lut_mask = 16'h0080;
defparam \ALU|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal0~3 (
// Equation(s):
// \ALU|Equal0~3_combout  = (!\LATCH_aluIn|aluCtrl_ [4] & !\LATCH_aluIn|aluCtrl_ [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|aluCtrl_ [4]),
	.datad(\LATCH_aluIn|aluCtrl_ [3]),
	.cin(gnd),
	.combout(\ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~3 .lut_mask = 16'h000F;
defparam \ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal1~0 (
// Equation(s):
// \ALU|Equal1~0_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~0_combout  & (\ALU|Equal0~3_combout  & !\LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~0_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~0 .lut_mask = 16'h0080;
defparam \ALU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~1 (
// Equation(s):
// \ALU|Selector47~1_combout  = (!\LATCH_aluIn|imm_ [4] & ((\ALU|Equal2~1_combout ) # ((\ALU|Equal1~0_combout  & \ALU|Equal0~2_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~1 .lut_mask = 16'h00EA;
defparam \ALU|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~42 (
// Equation(s):
// \ALU|out[17]~42_combout  = (\LATCH_aluIn|imm_en_~q  & (\LATCH_aluIn|imm_ [4])) # (!\LATCH_aluIn|imm_en_~q  & ((\LATCH_busB|out [4])))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_busB|out [4]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~42 .lut_mask = 16'hAACC;
defparam \ALU|out[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~43 (
// Equation(s):
// \ALU|out[17]~43_combout  = (\LATCH_busA|out [31] & (\ALU|Equal2~1_combout  & \ALU|out[17]~42_combout ))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[17]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~43 .lut_mask = 16'h8080;
defparam \ALU|out[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[3] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [3]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[3] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~45 (
// Equation(s):
// \ALU|out[18]~45_combout  = (\ALU|Equal1~0_combout  & (\LATCH_aluIn|imm_ [3] & (\ALU|Equal0~2_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~45 .lut_mask = 16'h0080;
defparam \ALU|out[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[1] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [1]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[1] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[1] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[0] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [0]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[0] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~50 (
// Equation(s):
// \ALU|ShiftLeft1~50_combout  = (!\LATCH_aluIn|imm_ [1] & !\LATCH_aluIn|imm_ [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~50 .lut_mask = 16'h000F;
defparam \ALU|ShiftLeft1~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~10 (
// Equation(s):
// \ALU|ShiftRight3~10_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [30])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [29])))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~10 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[28] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [28]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[28] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[28] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[27] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [27]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[27] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[27] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[26] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [26]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[26] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[26] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[25] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [25]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[25] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal4~0 (
// Equation(s):
// \ALU|Equal4~0_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\ALU|Equal0~1_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal4~0 .lut_mask = 16'h0080;
defparam \ALU|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal5~0 (
// Equation(s):
// \ALU|Equal5~0_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_aluIn|aluCtrl_ [1] & (\LATCH_aluIn|aluCtrl_ [2] & \ALU|Equal0~1_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\ALU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal5~0 .lut_mask = 16'h8000;
defparam \ALU|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~526 (
// Equation(s):
// \ALU|out[25]~526_combout  = (\LATCH_aluIn|imm_ [25] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [25] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [25]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [25]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~526_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~526 .lut_mask = 16'hA888;
defparam \ALU|out[25]~526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~25 (
// Equation(s):
// \ALU|ShiftRight2~25_combout  = (\LATCH_aluIn|imm_ [1] & (((\LATCH_busA|out [31] & !\LATCH_aluIn|imm_ [0])))) # (!\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~10_combout ))

	.dataa(\ALU|ShiftRight3~10_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~25 .lut_mask = 16'h0ACA;
defparam \ALU|ShiftRight2~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~13 (
// Equation(s):
// \ALU|ShiftRight3~13_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [26])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [25])))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_busA|out [25]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~13 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~26 (
// Equation(s):
// \ALU|ShiftRight2~26_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~11_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~13_combout )))

	.dataa(\ALU|ShiftRight3~11_combout ),
	.datab(\ALU|ShiftRight3~13_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~26 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[2] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [2]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[2] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~27 (
// Equation(s):
// \ALU|ShiftRight2~27_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~25_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~26_combout )))

	.dataa(\ALU|ShiftRight2~25_combout ),
	.datab(\ALU|ShiftRight2~26_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~27 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~279 (
// Equation(s):
// \ALU|out[24]~279_combout  = (\LATCH_aluIn|imm_ [4]) # (\LATCH_aluIn|imm_ [3])

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[24]~279_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~279 .lut_mask = 16'hEEEE;
defparam \ALU|out[24]~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~527 (
// Equation(s):
// \ALU|out[25]~527_combout  = (\ALU|out[25]~526_combout ) # ((\ALU|Equal1~1_combout  & (\ALU|ShiftRight2~27_combout  & !\ALU|out[24]~279_combout )))

	.dataa(\ALU|out[25]~526_combout ),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|ShiftRight2~27_combout ),
	.datad(\ALU|out[24]~279_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~527_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~527 .lut_mask = 16'hAAEA;
defparam \ALU|out[25]~527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal0~5 (
// Equation(s):
// \ALU|Equal0~5_combout  = (\ALU|Equal0~0_combout  & (\ALU|Equal0~3_combout  & (!\LATCH_aluIn|aluCtrl_ [2] & !\LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~5 .lut_mask = 16'h0008;
defparam \ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~1 (
// Equation(s):
// \ALU|ShiftRight3~1_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [29])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [28])))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_busA|out [28]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~1 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~2 (
// Equation(s):
// \ALU|ShiftRight2~2_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [27])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [26])))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~2 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~2 (
// Equation(s):
// \ALU|ShiftRight3~2_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~1_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~2_combout )))

	.dataa(\ALU|ShiftRight3~1_combout ),
	.datab(\ALU|ShiftRight2~2_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~2 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~0 (
// Equation(s):
// \ALU|ShiftRight3~0_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [30])))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busA|out [30]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~0 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~3 (
// Equation(s):
// \ALU|ShiftRight2~3_combout  = (\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftRight3~0_combout  & !\LATCH_aluIn|imm_ [1])))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~2_combout ))

	.dataa(\ALU|ShiftRight3~2_combout ),
	.datab(\ALU|ShiftRight3~0_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~3 .lut_mask = 16'h0ACA;
defparam \ALU|ShiftRight2~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~0 (
// Equation(s):
// \REG_BANK|Mux39~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][24]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][24]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~1 (
// Equation(s):
// \REG_BANK|Mux39~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux39~0_combout  & ((\REG_BANK|banco[29][24]~q ))) # (!\REG_BANK|Mux39~0_combout  & (\REG_BANK|banco[21][24]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux39~0_combout ))))

	.dataa(\REG_BANK|banco[21][24]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux39~0_combout ),
	.datad(\REG_BANK|banco[29][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~2 (
// Equation(s):
// \REG_BANK|Mux39~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][24]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][24]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~3 (
// Equation(s):
// \REG_BANK|Mux39~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux39~2_combout  & ((\REG_BANK|banco[30][24]~q ))) # (!\REG_BANK|Mux39~2_combout  & (\REG_BANK|banco[26][24]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux39~2_combout ))))

	.dataa(\REG_BANK|banco[26][24]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux39~2_combout ),
	.datad(\REG_BANK|banco[30][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~4 (
// Equation(s):
// \REG_BANK|Mux39~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][24]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][24]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~5 (
// Equation(s):
// \REG_BANK|Mux39~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux39~4_combout  & ((\REG_BANK|banco[28][24]~q ))) # (!\REG_BANK|Mux39~4_combout  & (\REG_BANK|banco[24][24]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux39~4_combout ))))

	.dataa(\REG_BANK|banco[24][24]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux39~4_combout ),
	.datad(\REG_BANK|banco[28][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~6 (
// Equation(s):
// \REG_BANK|Mux39~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux39~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux39~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux39~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux39~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~7 (
// Equation(s):
// \REG_BANK|Mux39~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][24]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][24]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~8 (
// Equation(s):
// \REG_BANK|Mux39~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux39~7_combout  & ((\REG_BANK|banco[31][24]~q ))) # (!\REG_BANK|Mux39~7_combout  & (\REG_BANK|banco[23][24]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux39~7_combout ))))

	.dataa(\REG_BANK|banco[23][24]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux39~7_combout ),
	.datad(\REG_BANK|banco[31][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~9 (
// Equation(s):
// \REG_BANK|Mux39~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux39~6_combout  & ((\REG_BANK|Mux39~8_combout ))) # (!\REG_BANK|Mux39~6_combout  & (\REG_BANK|Mux39~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux39~6_combout ))))

	.dataa(\REG_BANK|Mux39~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux39~6_combout ),
	.datad(\REG_BANK|Mux39~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~10 (
// Equation(s):
// \REG_BANK|Mux39~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][24]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][24]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~11 (
// Equation(s):
// \REG_BANK|Mux39~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux39~10_combout  & ((\REG_BANK|banco[7][24]~q ))) # (!\REG_BANK|Mux39~10_combout  & (\REG_BANK|banco[6][24]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux39~10_combout ))))

	.dataa(\REG_BANK|banco[6][24]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux39~10_combout ),
	.datad(\REG_BANK|banco[7][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~12 (
// Equation(s):
// \REG_BANK|Mux39~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][24]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][24]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~13 (
// Equation(s):
// \REG_BANK|Mux39~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux39~12_combout  & ((\REG_BANK|banco[11][24]~q ))) # (!\REG_BANK|Mux39~12_combout  & (\REG_BANK|banco[9][24]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux39~12_combout ))))

	.dataa(\REG_BANK|banco[9][24]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux39~12_combout ),
	.datad(\REG_BANK|banco[11][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~14 (
// Equation(s):
// \REG_BANK|Mux39~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][24]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][24]~q ),
	.datac(\REG_BANK|banco[1][24]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~15 (
// Equation(s):
// \REG_BANK|Mux39~15_combout  = (\REG_BANK|Mux39~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][24]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux39~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][24]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~16 (
// Equation(s):
// \REG_BANK|Mux39~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux39~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux39~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux39~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux39~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~17 (
// Equation(s):
// \REG_BANK|Mux39~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][24]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][24]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~18 (
// Equation(s):
// \REG_BANK|Mux39~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux39~17_combout  & ((\REG_BANK|banco[15][24]~q ))) # (!\REG_BANK|Mux39~17_combout  & (\REG_BANK|banco[14][24]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux39~17_combout ))))

	.dataa(\REG_BANK|banco[14][24]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux39~17_combout ),
	.datad(\REG_BANK|banco[15][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~19 (
// Equation(s):
// \REG_BANK|Mux39~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux39~16_combout  & ((\REG_BANK|Mux39~18_combout ))) # (!\REG_BANK|Mux39~16_combout  & (\REG_BANK|Mux39~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux39~16_combout ))))

	.dataa(\REG_BANK|Mux39~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux39~16_combout ),
	.datad(\REG_BANK|Mux39~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux39~20 (
// Equation(s):
// \REG_BANK|Mux39~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux39~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux39~19_combout )))

	.dataa(\REG_BANK|Mux39~9_combout ),
	.datab(\REG_BANK|Mux39~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[24] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux39~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[24] .is_wysiwyg = "true";
defparam \LATCH_busB|out[24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~682 (
// Equation(s):
// \REG_BANK|outA[0]~682_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][0]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][0]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~682_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~682 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~682 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~683 (
// Equation(s):
// \REG_BANK|outA[0]~683_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[0]~682_combout  & ((\REG_BANK|banco[29][0]~q ))) # (!\REG_BANK|outA[0]~682_combout  & (\REG_BANK|banco[21][0]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[0]~682_combout ))))

	.dataa(\REG_BANK|banco[21][0]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[0]~682_combout ),
	.datad(\REG_BANK|banco[29][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~683_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~683 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~683 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~684 (
// Equation(s):
// \REG_BANK|outA[0]~684_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][0]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][0]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~684_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~684 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~684 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~685 (
// Equation(s):
// \REG_BANK|outA[0]~685_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[0]~684_combout  & ((\REG_BANK|banco[30][0]~q ))) # (!\REG_BANK|outA[0]~684_combout  & (\REG_BANK|banco[26][0]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[0]~684_combout ))))

	.dataa(\REG_BANK|banco[26][0]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[0]~684_combout ),
	.datad(\REG_BANK|banco[30][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~685_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~685 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~685 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~686 (
// Equation(s):
// \REG_BANK|outA[0]~686_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][0]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][0]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~686_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~686 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~686 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~687 (
// Equation(s):
// \REG_BANK|outA[0]~687_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[0]~686_combout  & ((\REG_BANK|banco[28][0]~q ))) # (!\REG_BANK|outA[0]~686_combout  & (\REG_BANK|banco[24][0]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[0]~686_combout ))))

	.dataa(\REG_BANK|banco[24][0]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[0]~686_combout ),
	.datad(\REG_BANK|banco[28][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~687_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~687 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~687 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~688 (
// Equation(s):
// \REG_BANK|outA[0]~688_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[0]~685_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[0]~687_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[0]~685_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[0]~687_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~688_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~688 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~688 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~689 (
// Equation(s):
// \REG_BANK|outA[0]~689_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][0]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][0]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~689_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~689 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~689 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~690 (
// Equation(s):
// \REG_BANK|outA[0]~690_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[0]~689_combout  & ((\REG_BANK|banco[31][0]~q ))) # (!\REG_BANK|outA[0]~689_combout  & (\REG_BANK|banco[23][0]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[0]~689_combout ))))

	.dataa(\REG_BANK|banco[23][0]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[0]~689_combout ),
	.datad(\REG_BANK|banco[31][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~690_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~690 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~690 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~691 (
// Equation(s):
// \REG_BANK|outA[0]~691_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[0]~688_combout  & ((\REG_BANK|outA[0]~690_combout ))) # (!\REG_BANK|outA[0]~688_combout  & (\REG_BANK|outA[0]~683_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[0]~688_combout ))))

	.dataa(\REG_BANK|outA[0]~683_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[0]~688_combout ),
	.datad(\REG_BANK|outA[0]~690_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~691_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~691 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~691 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~692 (
// Equation(s):
// \REG_BANK|outA[0]~692_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][0]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][0]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~692_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~692 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~692 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~693 (
// Equation(s):
// \REG_BANK|outA[0]~693_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[0]~692_combout  & ((\REG_BANK|banco[7][0]~q ))) # (!\REG_BANK|outA[0]~692_combout  & (\REG_BANK|banco[6][0]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[0]~692_combout ))))

	.dataa(\REG_BANK|banco[6][0]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[0]~692_combout ),
	.datad(\REG_BANK|banco[7][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~693_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~693 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~693 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~694 (
// Equation(s):
// \REG_BANK|outA[0]~694_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][0]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][0]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~694_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~694 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~694 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~695 (
// Equation(s):
// \REG_BANK|outA[0]~695_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[0]~694_combout  & ((\REG_BANK|banco[11][0]~q ))) # (!\REG_BANK|outA[0]~694_combout  & (\REG_BANK|banco[9][0]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[0]~694_combout ))))

	.dataa(\REG_BANK|banco[9][0]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[0]~694_combout ),
	.datad(\REG_BANK|banco[11][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~695_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~695 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~695 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~696 (
// Equation(s):
// \REG_BANK|outA[0]~696_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][0]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][0]~q ),
	.datac(\REG_BANK|banco[1][0]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~696_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~696 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[0]~696 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~697 (
// Equation(s):
// \REG_BANK|outA[0]~697_combout  = (\REG_BANK|outA[0]~696_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][0]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[0]~696_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][0]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~697_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~697 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[0]~697 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~698 (
// Equation(s):
// \REG_BANK|outA[0]~698_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[0]~695_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[0]~697_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[0]~695_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[0]~697_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~698_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~698 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~698 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][0] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~699 (
// Equation(s):
// \REG_BANK|outA[0]~699_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][0]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][0]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~699_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~699 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[0]~699 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][0] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~700 (
// Equation(s):
// \REG_BANK|outA[0]~700_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[0]~699_combout  & ((\REG_BANK|banco[15][0]~q ))) # (!\REG_BANK|outA[0]~699_combout  & (\REG_BANK|banco[14][0]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[0]~699_combout ))))

	.dataa(\REG_BANK|banco[14][0]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[0]~699_combout ),
	.datad(\REG_BANK|banco[15][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~700_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~700 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~700 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~701 (
// Equation(s):
// \REG_BANK|outA[0]~701_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[0]~698_combout  & ((\REG_BANK|outA[0]~700_combout ))) # (!\REG_BANK|outA[0]~698_combout  & (\REG_BANK|outA[0]~693_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[0]~698_combout ))))

	.dataa(\REG_BANK|outA[0]~693_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[0]~698_combout ),
	.datad(\REG_BANK|outA[0]~700_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~701_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~701 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[0]~701 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~702 (
// Equation(s):
// \REG_BANK|outA[0]~702_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[0]~691_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[0]~701_combout )))))

	.dataa(\REG_BANK|outA[0]~691_combout ),
	.datab(\REG_BANK|outA[0]~701_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~702_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~702 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[0]~702 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[0]~703 (
// Equation(s):
// \REG_BANK|outA[0]~703_combout  = (\REG_BANK|outA[0]~702_combout ) # ((\IFU|pc [0] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[0]~702_combout ),
	.datab(\IFU|pc [0]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[0]~703_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[0]~703 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[0]~703 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[0] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[0]~703_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[0] .is_wysiwyg = "true";
defparam \LATCH_busA|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~610 (
// Equation(s):
// \ALU|out[17]~610_combout  = (!\LATCH_aluIn|imm_ [3] & (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~25_combout  & !\LATCH_aluIn|imm_ [1])))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftLeft1~25_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|out[17]~610_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~610 .lut_mask = 16'h0010;
defparam \ALU|out[17]~610 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~152 (
// Equation(s):
// \ALU|out[17]~152_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|Equal1~1_combout  & \ALU|ShiftRight2~27_combout ))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|ShiftRight2~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[17]~152_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~152 .lut_mask = 16'h8080;
defparam \ALU|out[17]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~0 (
// Equation(s):
// \ALU|Selector62~0_combout  = (\LATCH_aluIn|imm_ [4] & ((\ALU|out[17]~152_combout ) # ((\ALU|out[9]~183_combout  & \ALU|out[17]~610_combout )))) # (!\LATCH_aluIn|imm_ [4] & (\ALU|out[9]~183_combout  & (\ALU|out[17]~610_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|out[9]~183_combout ),
	.datac(\ALU|out[17]~610_combout ),
	.datad(\ALU|out[17]~152_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~0 .lut_mask = 16'hEAC0;
defparam \ALU|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~1 (
// Equation(s):
// \ALU|Selector62~1_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busA|out [1] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~1 .lut_mask = 16'h0080;
defparam \ALU|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~0 (
// Equation(s):
// \ALU|ShiftRight2~0_combout  = (\LATCH_aluIn|imm_ [2]) # ((\LATCH_aluIn|imm_ [1]) # (\LATCH_aluIn|imm_ [0]))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~0 .lut_mask = 16'hFEFE;
defparam \ALU|ShiftRight2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~35 (
// Equation(s):
// \ALU|ShiftRight3~35_combout  = (\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~0_combout  & (\LATCH_busA|out [31])) # (!\ALU|ShiftRight2~0_combout  & ((\LATCH_busA|out [30])))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_busA|out [30]),
	.datad(\ALU|ShiftRight2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~35 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight3~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~3 (
// Equation(s):
// \ALU|ShiftRight3~3_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [25])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [24])))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~3 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~176 (
// Equation(s):
// \REG_BANK|outA[23]~176_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][23]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][23]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~176 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~177 (
// Equation(s):
// \REG_BANK|outA[23]~177_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[23]~176_combout  & ((\REG_BANK|banco[29][23]~q ))) # (!\REG_BANK|outA[23]~176_combout  & (\REG_BANK|banco[25][23]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[23]~176_combout ))))

	.dataa(\REG_BANK|banco[25][23]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[23]~176_combout ),
	.datad(\REG_BANK|banco[29][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~177 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~178 (
// Equation(s):
// \REG_BANK|outA[23]~178_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][23]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][23]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~178 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~179 (
// Equation(s):
// \REG_BANK|outA[23]~179_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[23]~178_combout  & ((\REG_BANK|banco[30][23]~q ))) # (!\REG_BANK|outA[23]~178_combout  & (\REG_BANK|banco[22][23]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[23]~178_combout ))))

	.dataa(\REG_BANK|banco[22][23]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[23]~178_combout ),
	.datad(\REG_BANK|banco[30][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~179 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~180 (
// Equation(s):
// \REG_BANK|outA[23]~180_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][23]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][23]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~180 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~181 (
// Equation(s):
// \REG_BANK|outA[23]~181_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[23]~180_combout  & ((\REG_BANK|banco[28][23]~q ))) # (!\REG_BANK|outA[23]~180_combout  & (\REG_BANK|banco[20][23]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[23]~180_combout ))))

	.dataa(\REG_BANK|banco[20][23]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[23]~180_combout ),
	.datad(\REG_BANK|banco[28][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~181 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~182 (
// Equation(s):
// \REG_BANK|outA[23]~182_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[23]~179_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[23]~181_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[23]~179_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[23]~181_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~182 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~183 (
// Equation(s):
// \REG_BANK|outA[23]~183_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][23]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][23]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~183 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~184 (
// Equation(s):
// \REG_BANK|outA[23]~184_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[23]~183_combout  & ((\REG_BANK|banco[31][23]~q ))) # (!\REG_BANK|outA[23]~183_combout  & (\REG_BANK|banco[27][23]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[23]~183_combout ))))

	.dataa(\REG_BANK|banco[27][23]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[23]~183_combout ),
	.datad(\REG_BANK|banco[31][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~184 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~185 (
// Equation(s):
// \REG_BANK|outA[23]~185_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[23]~182_combout  & ((\REG_BANK|outA[23]~184_combout ))) # (!\REG_BANK|outA[23]~182_combout  & (\REG_BANK|outA[23]~177_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[23]~182_combout ))))

	.dataa(\REG_BANK|outA[23]~177_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[23]~182_combout ),
	.datad(\REG_BANK|outA[23]~184_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~185 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~186 (
// Equation(s):
// \REG_BANK|outA[23]~186_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][23]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][23]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~186 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~187 (
// Equation(s):
// \REG_BANK|outA[23]~187_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[23]~186_combout  & ((\REG_BANK|banco[11][23]~q ))) # (!\REG_BANK|outA[23]~186_combout  & (\REG_BANK|banco[9][23]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[23]~186_combout 
// ))))

	.dataa(\REG_BANK|banco[9][23]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[23]~186_combout ),
	.datad(\REG_BANK|banco[11][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~187 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~188 (
// Equation(s):
// \REG_BANK|outA[23]~188_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][23]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][23]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~188 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~189 (
// Equation(s):
// \REG_BANK|outA[23]~189_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[23]~188_combout  & ((\REG_BANK|banco[7][23]~q ))) # (!\REG_BANK|outA[23]~188_combout  & (\REG_BANK|banco[6][23]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[23]~188_combout 
// ))))

	.dataa(\REG_BANK|banco[6][23]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[23]~188_combout ),
	.datad(\REG_BANK|banco[7][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~189 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[2][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~190 (
// Equation(s):
// \REG_BANK|outA[23]~190_combout  = (\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][23]~q  & !\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][23]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~190 .lut_mask = 16'h5858;
defparam \REG_BANK|outA[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~191 (
// Equation(s):
// \REG_BANK|outA[23]~191_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[23]~190_combout  & ((\REG_BANK|banco[1][23]~q ))) # (!\REG_BANK|outA[23]~190_combout  & (\REG_BANK|banco[3][23]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[23]~190_combout 
// ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][23]~q ),
	.datac(\REG_BANK|banco[1][23]~q ),
	.datad(\REG_BANK|outA[23]~190_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~191 .lut_mask = 16'hF588;
defparam \REG_BANK|outA[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~192 (
// Equation(s):
// \REG_BANK|outA[23]~192_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[23]~189_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[23]~191_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[23]~189_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[23]~191_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~192 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~193 (
// Equation(s):
// \REG_BANK|outA[23]~193_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][23]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][23]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~193 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~194 (
// Equation(s):
// \REG_BANK|outA[23]~194_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[23]~193_combout  & ((\REG_BANK|banco[15][23]~q ))) # (!\REG_BANK|outA[23]~193_combout  & (\REG_BANK|banco[14][23]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[23]~193_combout ))))

	.dataa(\REG_BANK|banco[14][23]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[23]~193_combout ),
	.datad(\REG_BANK|banco[15][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~194 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~195 (
// Equation(s):
// \REG_BANK|outA[23]~195_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[23]~192_combout  & ((\REG_BANK|outA[23]~194_combout ))) # (!\REG_BANK|outA[23]~192_combout  & (\REG_BANK|outA[23]~187_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[23]~192_combout ))))

	.dataa(\REG_BANK|outA[23]~187_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[23]~192_combout ),
	.datad(\REG_BANK|outA[23]~194_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~195 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~196 (
// Equation(s):
// \REG_BANK|outA[23]~196_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[23]~185_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[23]~195_combout )))))

	.dataa(\REG_BANK|outA[23]~185_combout ),
	.datab(\REG_BANK|outA[23]~195_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~196 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[23]~197 (
// Equation(s):
// \REG_BANK|outA[23]~197_combout  = (\REG_BANK|outA[23]~196_combout ) # ((\IFU|pc [23] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[23]~196_combout ),
	.datab(\IFU|pc [23]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[23]~197 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[23] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[23]~197_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[23] .is_wysiwyg = "true";
defparam \LATCH_busA|out[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~4 (
// Equation(s):
// \ALU|ShiftRight2~4_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [23])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [22])))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~4 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~4 (
// Equation(s):
// \ALU|ShiftRight3~4_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~3_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~4_combout )))

	.dataa(\ALU|ShiftRight3~3_combout ),
	.datab(\ALU|ShiftRight2~4_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~4 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~36 (
// Equation(s):
// \ALU|ShiftRight3~36_combout  = (\LATCH_aluIn|imm_ [3]) # ((\LATCH_aluIn|imm_ [2] & ((!\ALU|ShiftRight3~2_combout ))) # (!\LATCH_aluIn|imm_ [2] & (!\ALU|ShiftRight3~4_combout )))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~4_combout ),
	.datad(\ALU|ShiftRight3~2_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~36 .lut_mask = 16'hABEF;
defparam \ALU|ShiftRight3~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~216 (
// Equation(s):
// \ALU|out[22]~216_combout  = (\ALU|Equal2~1_combout  & (\ALU|out[17]~44_combout  & ((\ALU|ShiftRight3~35_combout ) # (!\ALU|ShiftRight3~36_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|out[17]~44_combout ),
	.datac(\ALU|ShiftRight3~35_combout ),
	.datad(\ALU|ShiftRight3~36_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~216 .lut_mask = 16'h8088;
defparam \ALU|out[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~76 (
// Equation(s):
// \ALU|out[29]~76_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~76 .lut_mask = 16'h0080;
defparam \ALU|out[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~69 (
// Equation(s):
// \ALU|ShiftLeft1~69_combout  = (\LATCH_aluIn|imm_ [3] & (!\LATCH_aluIn|imm_ [2] & !\LATCH_aluIn|imm_ [1]))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~69 .lut_mask = 16'h000A;
defparam \ALU|ShiftLeft1~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~31 (
// Equation(s):
// \ALU|ShiftRight2~31_combout  = ((\ALU|ShiftRight3~0_combout  & \ALU|ShiftLeft1~69_combout )) # (!\ALU|ShiftRight3~36_combout )

	.dataa(\ALU|ShiftRight3~0_combout ),
	.datab(\ALU|ShiftLeft1~69_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight3~36_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~31 .lut_mask = 16'h88FF;
defparam \ALU|ShiftRight2~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~217 (
// Equation(s):
// \ALU|out[22]~217_combout  = (\ALU|out[22]~216_combout ) # ((\ALU|out[17]~44_combout  & (\ALU|out[29]~76_combout  & \ALU|ShiftRight2~31_combout )))

	.dataa(\ALU|out[22]~216_combout ),
	.datab(\ALU|out[17]~44_combout ),
	.datac(\ALU|out[29]~76_combout ),
	.datad(\ALU|ShiftRight2~31_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~217 .lut_mask = 16'hEAAA;
defparam \ALU|out[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~0 (
// Equation(s):
// \REG_BANK|Mux61~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][2]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][2]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~1 (
// Equation(s):
// \REG_BANK|Mux61~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux61~0_combout  & ((\REG_BANK|banco[29][2]~q ))) # (!\REG_BANK|Mux61~0_combout  & (\REG_BANK|banco[21][2]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux61~0_combout ))))

	.dataa(\REG_BANK|banco[21][2]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux61~0_combout ),
	.datad(\REG_BANK|banco[29][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~2 (
// Equation(s):
// \REG_BANK|Mux61~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][2]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][2]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~3 (
// Equation(s):
// \REG_BANK|Mux61~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux61~2_combout  & ((\REG_BANK|banco[30][2]~q ))) # (!\REG_BANK|Mux61~2_combout  & (\REG_BANK|banco[26][2]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux61~2_combout ))))

	.dataa(\REG_BANK|banco[26][2]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux61~2_combout ),
	.datad(\REG_BANK|banco[30][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~4 (
// Equation(s):
// \REG_BANK|Mux61~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][2]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][2]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~5 (
// Equation(s):
// \REG_BANK|Mux61~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux61~4_combout  & ((\REG_BANK|banco[28][2]~q ))) # (!\REG_BANK|Mux61~4_combout  & (\REG_BANK|banco[24][2]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux61~4_combout ))))

	.dataa(\REG_BANK|banco[24][2]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux61~4_combout ),
	.datad(\REG_BANK|banco[28][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~6 (
// Equation(s):
// \REG_BANK|Mux61~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux61~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux61~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux61~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux61~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~7 (
// Equation(s):
// \REG_BANK|Mux61~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][2]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][2]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~8 (
// Equation(s):
// \REG_BANK|Mux61~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux61~7_combout  & ((\REG_BANK|banco[31][2]~q ))) # (!\REG_BANK|Mux61~7_combout  & (\REG_BANK|banco[23][2]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux61~7_combout ))))

	.dataa(\REG_BANK|banco[23][2]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux61~7_combout ),
	.datad(\REG_BANK|banco[31][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~9 (
// Equation(s):
// \REG_BANK|Mux61~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux61~6_combout  & ((\REG_BANK|Mux61~8_combout ))) # (!\REG_BANK|Mux61~6_combout  & (\REG_BANK|Mux61~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux61~6_combout ))))

	.dataa(\REG_BANK|Mux61~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux61~6_combout ),
	.datad(\REG_BANK|Mux61~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~10 (
// Equation(s):
// \REG_BANK|Mux61~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][2]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][2]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~11 (
// Equation(s):
// \REG_BANK|Mux61~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux61~10_combout  & ((\REG_BANK|banco[7][2]~q ))) # (!\REG_BANK|Mux61~10_combout  & (\REG_BANK|banco[6][2]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux61~10_combout ))))

	.dataa(\REG_BANK|banco[6][2]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux61~10_combout ),
	.datad(\REG_BANK|banco[7][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~12 (
// Equation(s):
// \REG_BANK|Mux61~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][2]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][2]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~13 (
// Equation(s):
// \REG_BANK|Mux61~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux61~12_combout  & ((\REG_BANK|banco[11][2]~q ))) # (!\REG_BANK|Mux61~12_combout  & (\REG_BANK|banco[9][2]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux61~12_combout ))))

	.dataa(\REG_BANK|banco[9][2]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux61~12_combout ),
	.datad(\REG_BANK|banco[11][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~14 (
// Equation(s):
// \REG_BANK|Mux61~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][2]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][2]~q ),
	.datac(\REG_BANK|banco[1][2]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~15 (
// Equation(s):
// \REG_BANK|Mux61~15_combout  = (\REG_BANK|Mux61~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][2]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux61~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][2]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~16 (
// Equation(s):
// \REG_BANK|Mux61~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux61~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux61~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux61~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux61~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~17 (
// Equation(s):
// \REG_BANK|Mux61~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][2]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][2]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~18 (
// Equation(s):
// \REG_BANK|Mux61~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux61~17_combout  & ((\REG_BANK|banco[15][2]~q ))) # (!\REG_BANK|Mux61~17_combout  & (\REG_BANK|banco[14][2]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux61~17_combout ))))

	.dataa(\REG_BANK|banco[14][2]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux61~17_combout ),
	.datad(\REG_BANK|banco[15][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~19 (
// Equation(s):
// \REG_BANK|Mux61~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux61~16_combout  & ((\REG_BANK|Mux61~18_combout ))) # (!\REG_BANK|Mux61~16_combout  & (\REG_BANK|Mux61~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux61~16_combout ))))

	.dataa(\REG_BANK|Mux61~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux61~16_combout ),
	.datad(\REG_BANK|Mux61~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux61~20 (
// Equation(s):
// \REG_BANK|Mux61~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux61~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux61~19_combout )))

	.dataa(\REG_BANK|Mux61~9_combout ),
	.datab(\REG_BANK|Mux61~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[2] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux61~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[2] .is_wysiwyg = "true";
defparam \LATCH_busB|out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~507 (
// Equation(s):
// \ALU|out[2]~507_combout  = (\LATCH_busA|out [2] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [2]))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[2]~507_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~507 .lut_mask = 16'hA888;
defparam \ALU|out[2]~507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~60 (
// Equation(s):
// \ALU|out[17]~60_combout  = (!\LATCH_aluIn|imm_en_~q  & ((!\LATCH_busB|out [4]) # (!\ALU|Equal2~1_combout )))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[17]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~60 .lut_mask = 16'h003F;
defparam \ALU|out[17]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~0 (
// Equation(s):
// \REG_BANK|Mux62~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][1]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][1]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~1 (
// Equation(s):
// \REG_BANK|Mux62~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux62~0_combout  & ((\REG_BANK|banco[29][1]~q ))) # (!\REG_BANK|Mux62~0_combout  & (\REG_BANK|banco[25][1]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux62~0_combout ))))

	.dataa(\REG_BANK|banco[25][1]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux62~0_combout ),
	.datad(\REG_BANK|banco[29][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~2 (
// Equation(s):
// \REG_BANK|Mux62~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][1]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][1]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~3 (
// Equation(s):
// \REG_BANK|Mux62~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux62~2_combout  & ((\REG_BANK|banco[30][1]~q ))) # (!\REG_BANK|Mux62~2_combout  & (\REG_BANK|banco[22][1]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux62~2_combout ))))

	.dataa(\REG_BANK|banco[22][1]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux62~2_combout ),
	.datad(\REG_BANK|banco[30][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~4 (
// Equation(s):
// \REG_BANK|Mux62~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][1]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][1]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~5 (
// Equation(s):
// \REG_BANK|Mux62~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux62~4_combout  & ((\REG_BANK|banco[28][1]~q ))) # (!\REG_BANK|Mux62~4_combout  & (\REG_BANK|banco[20][1]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux62~4_combout ))))

	.dataa(\REG_BANK|banco[20][1]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux62~4_combout ),
	.datad(\REG_BANK|banco[28][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~6 (
// Equation(s):
// \REG_BANK|Mux62~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux62~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux62~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux62~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux62~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~7 (
// Equation(s):
// \REG_BANK|Mux62~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][1]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][1]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~8 (
// Equation(s):
// \REG_BANK|Mux62~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux62~7_combout  & ((\REG_BANK|banco[31][1]~q ))) # (!\REG_BANK|Mux62~7_combout  & (\REG_BANK|banco[27][1]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux62~7_combout ))))

	.dataa(\REG_BANK|banco[27][1]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux62~7_combout ),
	.datad(\REG_BANK|banco[31][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~9 (
// Equation(s):
// \REG_BANK|Mux62~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux62~6_combout  & ((\REG_BANK|Mux62~8_combout ))) # (!\REG_BANK|Mux62~6_combout  & (\REG_BANK|Mux62~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux62~6_combout ))))

	.dataa(\REG_BANK|Mux62~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux62~6_combout ),
	.datad(\REG_BANK|Mux62~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~10 (
// Equation(s):
// \REG_BANK|Mux62~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][1]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][1]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~11 (
// Equation(s):
// \REG_BANK|Mux62~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux62~10_combout  & ((\REG_BANK|banco[11][1]~q ))) # (!\REG_BANK|Mux62~10_combout  & (\REG_BANK|banco[9][1]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux62~10_combout ))))

	.dataa(\REG_BANK|banco[9][1]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux62~10_combout ),
	.datad(\REG_BANK|banco[11][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~12 (
// Equation(s):
// \REG_BANK|Mux62~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][1]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][1]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~13 (
// Equation(s):
// \REG_BANK|Mux62~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux62~12_combout  & ((\REG_BANK|banco[7][1]~q ))) # (!\REG_BANK|Mux62~12_combout  & (\REG_BANK|banco[6][1]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux62~12_combout ))))

	.dataa(\REG_BANK|banco[6][1]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux62~12_combout ),
	.datad(\REG_BANK|banco[7][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~14 (
// Equation(s):
// \REG_BANK|Mux62~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][1]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][1]~q ),
	.datac(\REG_BANK|banco[1][1]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~15 (
// Equation(s):
// \REG_BANK|Mux62~15_combout  = (\REG_BANK|Mux62~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][1]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux62~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][1]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~16 (
// Equation(s):
// \REG_BANK|Mux62~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux62~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux62~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux62~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux62~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~17 (
// Equation(s):
// \REG_BANK|Mux62~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][1]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][1]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~18 (
// Equation(s):
// \REG_BANK|Mux62~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux62~17_combout  & ((\REG_BANK|banco[15][1]~q ))) # (!\REG_BANK|Mux62~17_combout  & (\REG_BANK|banco[14][1]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux62~17_combout ))))

	.dataa(\REG_BANK|banco[14][1]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux62~17_combout ),
	.datad(\REG_BANK|banco[15][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~19 (
// Equation(s):
// \REG_BANK|Mux62~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux62~16_combout  & ((\REG_BANK|Mux62~18_combout ))) # (!\REG_BANK|Mux62~16_combout  & (\REG_BANK|Mux62~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux62~16_combout ))))

	.dataa(\REG_BANK|Mux62~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux62~16_combout ),
	.datad(\REG_BANK|Mux62~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux62~20 (
// Equation(s):
// \REG_BANK|Mux62~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux62~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux62~19_combout )))

	.dataa(\REG_BANK|Mux62~9_combout ),
	.datab(\REG_BANK|Mux62~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[1] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux62~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[1] .is_wysiwyg = "true";
defparam \LATCH_busB|out[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~0 (
// Equation(s):
// \REG_BANK|Mux63~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][0]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][0]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~1 (
// Equation(s):
// \REG_BANK|Mux63~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux63~0_combout  & ((\REG_BANK|banco[29][0]~q ))) # (!\REG_BANK|Mux63~0_combout  & (\REG_BANK|banco[21][0]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux63~0_combout ))))

	.dataa(\REG_BANK|banco[21][0]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux63~0_combout ),
	.datad(\REG_BANK|banco[29][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~2 (
// Equation(s):
// \REG_BANK|Mux63~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][0]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][0]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~3 (
// Equation(s):
// \REG_BANK|Mux63~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux63~2_combout  & ((\REG_BANK|banco[30][0]~q ))) # (!\REG_BANK|Mux63~2_combout  & (\REG_BANK|banco[26][0]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux63~2_combout ))))

	.dataa(\REG_BANK|banco[26][0]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux63~2_combout ),
	.datad(\REG_BANK|banco[30][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~4 (
// Equation(s):
// \REG_BANK|Mux63~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][0]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][0]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~5 (
// Equation(s):
// \REG_BANK|Mux63~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux63~4_combout  & ((\REG_BANK|banco[28][0]~q ))) # (!\REG_BANK|Mux63~4_combout  & (\REG_BANK|banco[24][0]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux63~4_combout ))))

	.dataa(\REG_BANK|banco[24][0]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux63~4_combout ),
	.datad(\REG_BANK|banco[28][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~6 (
// Equation(s):
// \REG_BANK|Mux63~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux63~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux63~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux63~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux63~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~7 (
// Equation(s):
// \REG_BANK|Mux63~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][0]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][0]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~8 (
// Equation(s):
// \REG_BANK|Mux63~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux63~7_combout  & ((\REG_BANK|banco[31][0]~q ))) # (!\REG_BANK|Mux63~7_combout  & (\REG_BANK|banco[23][0]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux63~7_combout ))))

	.dataa(\REG_BANK|banco[23][0]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux63~7_combout ),
	.datad(\REG_BANK|banco[31][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~9 (
// Equation(s):
// \REG_BANK|Mux63~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux63~6_combout  & ((\REG_BANK|Mux63~8_combout ))) # (!\REG_BANK|Mux63~6_combout  & (\REG_BANK|Mux63~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux63~6_combout ))))

	.dataa(\REG_BANK|Mux63~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux63~6_combout ),
	.datad(\REG_BANK|Mux63~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~10 (
// Equation(s):
// \REG_BANK|Mux63~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][0]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][0]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~11 (
// Equation(s):
// \REG_BANK|Mux63~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux63~10_combout  & ((\REG_BANK|banco[7][0]~q ))) # (!\REG_BANK|Mux63~10_combout  & (\REG_BANK|banco[6][0]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux63~10_combout ))))

	.dataa(\REG_BANK|banco[6][0]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux63~10_combout ),
	.datad(\REG_BANK|banco[7][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~12 (
// Equation(s):
// \REG_BANK|Mux63~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][0]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][0]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~13 (
// Equation(s):
// \REG_BANK|Mux63~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux63~12_combout  & ((\REG_BANK|banco[11][0]~q ))) # (!\REG_BANK|Mux63~12_combout  & (\REG_BANK|banco[9][0]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux63~12_combout ))))

	.dataa(\REG_BANK|banco[9][0]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux63~12_combout ),
	.datad(\REG_BANK|banco[11][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~14 (
// Equation(s):
// \REG_BANK|Mux63~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][0]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][0]~q ),
	.datac(\REG_BANK|banco[1][0]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~15 (
// Equation(s):
// \REG_BANK|Mux63~15_combout  = (\REG_BANK|Mux63~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][0]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux63~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][0]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~16 (
// Equation(s):
// \REG_BANK|Mux63~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux63~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux63~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux63~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux63~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~17 (
// Equation(s):
// \REG_BANK|Mux63~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][0]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][0]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~18 (
// Equation(s):
// \REG_BANK|Mux63~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux63~17_combout  & ((\REG_BANK|banco[15][0]~q ))) # (!\REG_BANK|Mux63~17_combout  & (\REG_BANK|banco[14][0]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux63~17_combout ))))

	.dataa(\REG_BANK|banco[14][0]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux63~17_combout ),
	.datad(\REG_BANK|banco[15][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~19 (
// Equation(s):
// \REG_BANK|Mux63~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux63~16_combout  & ((\REG_BANK|Mux63~18_combout ))) # (!\REG_BANK|Mux63~16_combout  & (\REG_BANK|Mux63~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux63~16_combout ))))

	.dataa(\REG_BANK|Mux63~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux63~16_combout ),
	.datad(\REG_BANK|Mux63~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux63~20 (
// Equation(s):
// \REG_BANK|Mux63~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux63~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux63~19_combout )))

	.dataa(\REG_BANK|Mux63~9_combout ),
	.datab(\REG_BANK|Mux63~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[0] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux63~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[0] .is_wysiwyg = "true";
defparam \LATCH_busB|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~30 (
// Equation(s):
// \ALU|ShiftLeft0~30_combout  = (!\LATCH_busB|out [1] & !\LATCH_busB|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~30 .lut_mask = 16'h000F;
defparam \ALU|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~59 (
// Equation(s):
// \ALU|ShiftLeft0~59_combout  = (\LATCH_busB|out [1] & ((\LATCH_busB|out [0] & (\LATCH_busA|out [1])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [2])))))

	.dataa(\LATCH_busB|out [1]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busA|out [2]),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~59 .lut_mask = 16'h88A0;
defparam \ALU|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~616 (
// Equation(s):
// \REG_BANK|outA[3]~616_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][3]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][3]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~616 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~617 (
// Equation(s):
// \REG_BANK|outA[3]~617_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[3]~616_combout  & ((\REG_BANK|banco[29][3]~q ))) # (!\REG_BANK|outA[3]~616_combout  & (\REG_BANK|banco[25][3]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[3]~616_combout ))))

	.dataa(\REG_BANK|banco[25][3]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[3]~616_combout ),
	.datad(\REG_BANK|banco[29][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~617 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~618 (
// Equation(s):
// \REG_BANK|outA[3]~618_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][3]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][3]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~618_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~618 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~618 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~619 (
// Equation(s):
// \REG_BANK|outA[3]~619_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[3]~618_combout  & ((\REG_BANK|banco[30][3]~q ))) # (!\REG_BANK|outA[3]~618_combout  & (\REG_BANK|banco[22][3]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[3]~618_combout ))))

	.dataa(\REG_BANK|banco[22][3]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[3]~618_combout ),
	.datad(\REG_BANK|banco[30][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~619_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~619 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~619 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~620 (
// Equation(s):
// \REG_BANK|outA[3]~620_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][3]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][3]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~620_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~620 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~620 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~621 (
// Equation(s):
// \REG_BANK|outA[3]~621_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[3]~620_combout  & ((\REG_BANK|banco[28][3]~q ))) # (!\REG_BANK|outA[3]~620_combout  & (\REG_BANK|banco[20][3]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[3]~620_combout ))))

	.dataa(\REG_BANK|banco[20][3]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[3]~620_combout ),
	.datad(\REG_BANK|banco[28][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~621_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~621 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~621 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~622 (
// Equation(s):
// \REG_BANK|outA[3]~622_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[3]~619_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[3]~621_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[3]~619_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[3]~621_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~622_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~622 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~622 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~623 (
// Equation(s):
// \REG_BANK|outA[3]~623_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][3]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][3]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~623_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~623 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~623 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~624 (
// Equation(s):
// \REG_BANK|outA[3]~624_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[3]~623_combout  & ((\REG_BANK|banco[31][3]~q ))) # (!\REG_BANK|outA[3]~623_combout  & (\REG_BANK|banco[27][3]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[3]~623_combout ))))

	.dataa(\REG_BANK|banco[27][3]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[3]~623_combout ),
	.datad(\REG_BANK|banco[31][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~624_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~624 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~624 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~625 (
// Equation(s):
// \REG_BANK|outA[3]~625_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[3]~622_combout  & ((\REG_BANK|outA[3]~624_combout ))) # (!\REG_BANK|outA[3]~622_combout  & (\REG_BANK|outA[3]~617_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[3]~622_combout ))))

	.dataa(\REG_BANK|outA[3]~617_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[3]~622_combout ),
	.datad(\REG_BANK|outA[3]~624_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~625_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~625 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~625 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~626 (
// Equation(s):
// \REG_BANK|outA[3]~626_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][3]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][3]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~626_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~626 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~626 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~627 (
// Equation(s):
// \REG_BANK|outA[3]~627_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[3]~626_combout  & ((\REG_BANK|banco[11][3]~q ))) # (!\REG_BANK|outA[3]~626_combout  & (\REG_BANK|banco[9][3]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[3]~626_combout ))))

	.dataa(\REG_BANK|banco[9][3]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[3]~626_combout ),
	.datad(\REG_BANK|banco[11][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~627_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~627 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~627 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~628 (
// Equation(s):
// \REG_BANK|outA[3]~628_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][3]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][3]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~628_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~628 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~628 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~629 (
// Equation(s):
// \REG_BANK|outA[3]~629_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[3]~628_combout  & ((\REG_BANK|banco[7][3]~q ))) # (!\REG_BANK|outA[3]~628_combout  & (\REG_BANK|banco[6][3]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[3]~628_combout ))))

	.dataa(\REG_BANK|banco[6][3]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[3]~628_combout ),
	.datad(\REG_BANK|banco[7][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~629_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~629 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~630 (
// Equation(s):
// \REG_BANK|outA[3]~630_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][3]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][3]~q ),
	.datac(\REG_BANK|banco[1][3]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~630_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~630 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[3]~630 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~631 (
// Equation(s):
// \REG_BANK|outA[3]~631_combout  = (\REG_BANK|outA[3]~630_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][3]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[3]~630_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][3]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~631_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~631 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[3]~631 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~632 (
// Equation(s):
// \REG_BANK|outA[3]~632_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[3]~629_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[3]~631_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[3]~629_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[3]~631_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~632_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~632 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~632 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~633 (
// Equation(s):
// \REG_BANK|outA[3]~633_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][3]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][3]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~633_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~633 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[3]~633 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~634 (
// Equation(s):
// \REG_BANK|outA[3]~634_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[3]~633_combout  & ((\REG_BANK|banco[15][3]~q ))) # (!\REG_BANK|outA[3]~633_combout  & (\REG_BANK|banco[14][3]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[3]~633_combout ))))

	.dataa(\REG_BANK|banco[14][3]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[3]~633_combout ),
	.datad(\REG_BANK|banco[15][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~634_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~634 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~634 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~635 (
// Equation(s):
// \REG_BANK|outA[3]~635_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[3]~632_combout  & ((\REG_BANK|outA[3]~634_combout ))) # (!\REG_BANK|outA[3]~632_combout  & (\REG_BANK|outA[3]~627_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[3]~632_combout ))))

	.dataa(\REG_BANK|outA[3]~627_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[3]~632_combout ),
	.datad(\REG_BANK|outA[3]~634_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~635_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~635 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[3]~635 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~636 (
// Equation(s):
// \REG_BANK|outA[3]~636_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[3]~625_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[3]~635_combout )))))

	.dataa(\REG_BANK|outA[3]~625_combout ),
	.datab(\REG_BANK|outA[3]~635_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~636_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~636 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[3]~636 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[3]~637 (
// Equation(s):
// \REG_BANK|outA[3]~637_combout  = (\REG_BANK|outA[3]~636_combout ) # ((\IFU|pc [3] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[3]~636_combout ),
	.datab(\IFU|pc [3]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[3]~637_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[3]~637 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[3]~637 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[3] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[3]~637_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[3] .is_wysiwyg = "true";
defparam \LATCH_busA|out[3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~594 (
// Equation(s):
// \REG_BANK|outA[4]~594_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][4]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][4]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~594_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~594 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~594 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~595 (
// Equation(s):
// \REG_BANK|outA[4]~595_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[4]~594_combout  & ((\REG_BANK|banco[29][4]~q ))) # (!\REG_BANK|outA[4]~594_combout  & (\REG_BANK|banco[21][4]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[4]~594_combout ))))

	.dataa(\REG_BANK|banco[21][4]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[4]~594_combout ),
	.datad(\REG_BANK|banco[29][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~595_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~595 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~595 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~596 (
// Equation(s):
// \REG_BANK|outA[4]~596_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][4]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][4]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~596_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~596 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~596 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~597 (
// Equation(s):
// \REG_BANK|outA[4]~597_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[4]~596_combout  & ((\REG_BANK|banco[30][4]~q ))) # (!\REG_BANK|outA[4]~596_combout  & (\REG_BANK|banco[26][4]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[4]~596_combout ))))

	.dataa(\REG_BANK|banco[26][4]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[4]~596_combout ),
	.datad(\REG_BANK|banco[30][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~597_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~597 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~597 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~598 (
// Equation(s):
// \REG_BANK|outA[4]~598_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][4]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][4]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~598_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~598 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~598 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~599 (
// Equation(s):
// \REG_BANK|outA[4]~599_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[4]~598_combout  & ((\REG_BANK|banco[28][4]~q ))) # (!\REG_BANK|outA[4]~598_combout  & (\REG_BANK|banco[24][4]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[4]~598_combout ))))

	.dataa(\REG_BANK|banco[24][4]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[4]~598_combout ),
	.datad(\REG_BANK|banco[28][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~599_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~599 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~599 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~600 (
// Equation(s):
// \REG_BANK|outA[4]~600_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[4]~597_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[4]~599_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[4]~597_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[4]~599_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~600_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~600 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~600 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~601 (
// Equation(s):
// \REG_BANK|outA[4]~601_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][4]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][4]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~601_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~601 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~601 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~602 (
// Equation(s):
// \REG_BANK|outA[4]~602_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[4]~601_combout  & ((\REG_BANK|banco[31][4]~q ))) # (!\REG_BANK|outA[4]~601_combout  & (\REG_BANK|banco[23][4]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[4]~601_combout ))))

	.dataa(\REG_BANK|banco[23][4]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[4]~601_combout ),
	.datad(\REG_BANK|banco[31][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~602_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~602 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~602 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~603 (
// Equation(s):
// \REG_BANK|outA[4]~603_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[4]~600_combout  & ((\REG_BANK|outA[4]~602_combout ))) # (!\REG_BANK|outA[4]~600_combout  & (\REG_BANK|outA[4]~595_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[4]~600_combout ))))

	.dataa(\REG_BANK|outA[4]~595_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[4]~600_combout ),
	.datad(\REG_BANK|outA[4]~602_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~603_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~603 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~604 (
// Equation(s):
// \REG_BANK|outA[4]~604_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][4]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][4]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~604_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~604 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~605 (
// Equation(s):
// \REG_BANK|outA[4]~605_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[4]~604_combout  & ((\REG_BANK|banco[7][4]~q ))) # (!\REG_BANK|outA[4]~604_combout  & (\REG_BANK|banco[6][4]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[4]~604_combout ))))

	.dataa(\REG_BANK|banco[6][4]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[4]~604_combout ),
	.datad(\REG_BANK|banco[7][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~605_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~605 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~606 (
// Equation(s):
// \REG_BANK|outA[4]~606_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][4]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][4]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~606_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~606 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~606 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~607 (
// Equation(s):
// \REG_BANK|outA[4]~607_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[4]~606_combout  & ((\REG_BANK|banco[11][4]~q ))) # (!\REG_BANK|outA[4]~606_combout  & (\REG_BANK|banco[9][4]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[4]~606_combout ))))

	.dataa(\REG_BANK|banco[9][4]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[4]~606_combout ),
	.datad(\REG_BANK|banco[11][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~607_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~607 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~607 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~608 (
// Equation(s):
// \REG_BANK|outA[4]~608_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][4]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][4]~q ),
	.datac(\REG_BANK|banco[1][4]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~608_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~608 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[4]~608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~609 (
// Equation(s):
// \REG_BANK|outA[4]~609_combout  = (\REG_BANK|outA[4]~608_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][4]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[4]~608_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][4]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~609_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~609 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[4]~609 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~610 (
// Equation(s):
// \REG_BANK|outA[4]~610_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[4]~607_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[4]~609_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[4]~607_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[4]~609_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~610_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~610 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~610 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~611 (
// Equation(s):
// \REG_BANK|outA[4]~611_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][4]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][4]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~611_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~611 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[4]~611 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~612 (
// Equation(s):
// \REG_BANK|outA[4]~612_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[4]~611_combout  & ((\REG_BANK|banco[15][4]~q ))) # (!\REG_BANK|outA[4]~611_combout  & (\REG_BANK|banco[14][4]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[4]~611_combout ))))

	.dataa(\REG_BANK|banco[14][4]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[4]~611_combout ),
	.datad(\REG_BANK|banco[15][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~612_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~612 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~612 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~613 (
// Equation(s):
// \REG_BANK|outA[4]~613_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[4]~610_combout  & ((\REG_BANK|outA[4]~612_combout ))) # (!\REG_BANK|outA[4]~610_combout  & (\REG_BANK|outA[4]~605_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[4]~610_combout ))))

	.dataa(\REG_BANK|outA[4]~605_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[4]~610_combout ),
	.datad(\REG_BANK|outA[4]~612_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~613_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~613 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[4]~613 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~614 (
// Equation(s):
// \REG_BANK|outA[4]~614_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[4]~603_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[4]~613_combout )))))

	.dataa(\REG_BANK|outA[4]~603_combout ),
	.datab(\REG_BANK|outA[4]~613_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~614_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~614 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[4]~614 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[4]~615 (
// Equation(s):
// \REG_BANK|outA[4]~615_combout  = (\REG_BANK|outA[4]~614_combout ) # ((\IFU|pc [4] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[4]~614_combout ),
	.datab(\IFU|pc [4]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[4]~615_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[4]~615 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[4]~615 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[4] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[4]~615_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[4] .is_wysiwyg = "true";
defparam \LATCH_busA|out[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~15 (
// Equation(s):
// \ALU|ShiftLeft0~15_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [3])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [4])))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~15 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~60 (
// Equation(s):
// \ALU|ShiftLeft0~60_combout  = (\ALU|ShiftLeft0~59_combout ) # ((\ALU|ShiftLeft0~15_combout  & !\LATCH_busB|out [1]))

	.dataa(\ALU|ShiftLeft0~59_combout ),
	.datab(\ALU|ShiftLeft0~15_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~60 .lut_mask = 16'hAAEE;
defparam \ALU|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~61 (
// Equation(s):
// \ALU|ShiftLeft0~61_combout  = (\LATCH_busB|out [2] & (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~30_combout ))) # (!\LATCH_busB|out [2] & (((\ALU|ShiftLeft0~60_combout ))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\ALU|ShiftLeft0~30_combout ),
	.datac(\ALU|ShiftLeft0~60_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~61 .lut_mask = 16'h88F0;
defparam \ALU|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~97 (
// Equation(s):
// \ALU|out[21]~97_combout  = (\ALU|Equal0~2_combout  & (\ALU|Equal0~5_combout  & (\LATCH_busB|out [4] & !\LATCH_busB|out [3])))

	.dataa(\ALU|Equal0~2_combout ),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[21]~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~97 .lut_mask = 16'h0080;
defparam \ALU|out[21]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~22 (
// Equation(s):
// \ALU|ShiftRight1~22_combout  = (\LATCH_busA|out [31] & (\LATCH_busB|out [3] & \LATCH_busB|out [2]))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busB|out [3]),
	.datac(\LATCH_busB|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~22 .lut_mask = 16'h8080;
defparam \ALU|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~1 (
// Equation(s):
// \ALU|ShiftRight0~1_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [27])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [26])))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~1 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~7 (
// Equation(s):
// \ALU|ShiftRight1~7_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [25])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [24])))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~7 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~8 (
// Equation(s):
// \ALU|ShiftRight0~8_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~1_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~7_combout )))

	.dataa(\ALU|ShiftRight0~1_combout ),
	.datab(\ALU|ShiftRight1~7_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~8 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~65 (
// Equation(s):
// \ALU|out[24]~65_combout  = (\LATCH_busB|out [2] & !\LATCH_busB|out [3])

	.dataa(\LATCH_busB|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[24]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~65 .lut_mask = 16'h00AA;
defparam \ALU|out[24]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~56 (
// Equation(s):
// \ALU|ShiftLeft0~56_combout  = (!\LATCH_busB|out [3] & !\LATCH_busB|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busB|out [3]),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~56 .lut_mask = 16'h000F;
defparam \ALU|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~3 (
// Equation(s):
// \ALU|ShiftRight0~3_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [23])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [22])))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~3 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~0 (
// Equation(s):
// \ALU|Selector15~0_combout  = (\ALU|Equal0~2_combout  & (\ALU|Equal0~5_combout  & (!\LATCH_busB|out [4] & !\LATCH_busB|out [3])))

	.dataa(\ALU|Equal0~2_combout ),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~0 .lut_mask = 16'h0008;
defparam \ALU|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~39 (
// Equation(s):
// \ALU|ShiftLeft0~39_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [2])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [3])))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busA|out [3]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~39 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~41 (
// Equation(s):
// \ALU|ShiftLeft0~41_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [4])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [5])))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~41 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~70 (
// Equation(s):
// \ALU|ShiftLeft0~70_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~39_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~41_combout )))

	.dataa(\ALU|ShiftLeft0~39_combout ),
	.datab(\ALU|ShiftLeft0~41_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~70 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~38 (
// Equation(s):
// \ALU|ShiftLeft0~38_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [0])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [1])))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busA|out [1]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~38 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~72 (
// Equation(s):
// \ALU|ShiftLeft0~72_combout  = (\LATCH_busB|out [2] & (((\ALU|ShiftLeft0~38_combout  & !\LATCH_busB|out [1])))) # (!\LATCH_busB|out [2] & (\ALU|ShiftLeft0~70_combout ))

	.dataa(\ALU|ShiftLeft0~70_combout ),
	.datab(\ALU|ShiftLeft0~38_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~72 .lut_mask = 16'h0ACA;
defparam \ALU|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~173 (
// Equation(s):
// \ALU|out[9]~173_combout  = (\LATCH_aluIn|imm_ [3] & (!\LATCH_aluIn|imm_ [4] & ((\ALU|Equal1~1_combout ) # (\ALU|Equal2~1_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[9]~173_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~173 .lut_mask = 16'h00A8;
defparam \ALU|out[9]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~174 (
// Equation(s):
// \ALU|out[14]~174_combout  = (\ALU|out[9]~173_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~2_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~4_combout )))))

	.dataa(\ALU|out[9]~173_combout ),
	.datab(\ALU|ShiftRight3~2_combout ),
	.datac(\ALU|ShiftRight3~4_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[14]~174_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~174 .lut_mask = 16'h88A0;
defparam \ALU|out[14]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~2 (
// Equation(s):
// \ALU|ShiftLeft1~2_combout  = (!\LATCH_aluIn|imm_ [3] & !\LATCH_aluIn|imm_ [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~2 .lut_mask = 16'h000F;
defparam \ALU|ShiftLeft1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~175 (
// Equation(s):
// \ALU|out[9]~175_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & (\LATCH_aluIn|imm_ [4] & \ALU|Equal0~2_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~175_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~175 .lut_mask = 16'h8000;
defparam \ALU|out[9]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~176 (
// Equation(s):
// \ALU|out[14]~176_combout  = (\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftRight3~0_combout  & (\ALU|out[9]~175_combout  & !\LATCH_aluIn|imm_ [1])))

	.dataa(\ALU|ShiftLeft1~2_combout ),
	.datab(\ALU|ShiftRight3~0_combout ),
	.datac(\ALU|out[9]~175_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|out[14]~176_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~176 .lut_mask = 16'h0080;
defparam \ALU|out[14]~176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[14] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [14]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[14] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~177 (
// Equation(s):
// \ALU|out[14]~177_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busA|out [14]) # ((\LATCH_aluIn|imm_ [14])))) # (!\ALU|Equal4~0_combout  & (\LATCH_busA|out [14] & (\LATCH_aluIn|imm_ [14] & \ALU|Equal5~0_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busA|out [14]),
	.datac(\LATCH_aluIn|imm_ [14]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~177_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~177 .lut_mask = 16'hE8A8;
defparam \ALU|out[14]~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal3~0 (
// Equation(s):
// \ALU|Equal3~0_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & (!\LATCH_aluIn|aluCtrl_ [0] & !\LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [0]),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal3~0 .lut_mask = 16'h0008;
defparam \ALU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~178 (
// Equation(s):
// \ALU|out~178_combout  = \LATCH_busA|out [14] $ (\LATCH_aluIn|imm_ [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [14]),
	.datad(\LATCH_aluIn|imm_ [14]),
	.cin(gnd),
	.combout(\ALU|out~178_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~178 .lut_mask = 16'h0FF0;
defparam \ALU|out~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~14 (
// Equation(s):
// \ALU|ShiftRight1~14_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [30])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [29])))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~14 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~24 (
// Equation(s):
// \ALU|ShiftRight0~24_combout  = (\LATCH_busB|out [1] & (((\LATCH_busA|out [31] & !\LATCH_busB|out [0])))) # (!\LATCH_busB|out [1] & (\ALU|ShiftRight1~14_combout ))

	.dataa(\ALU|ShiftRight1~14_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~24 .lut_mask = 16'h0ACA;
defparam \ALU|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~386 (
// Equation(s):
// \ALU|out[13]~386_combout  = (\ALU|Equal1~1_combout  & (\LATCH_busB|out [4] & (\ALU|ShiftLeft0~56_combout  & \ALU|ShiftRight0~24_combout )))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\LATCH_busB|out [4]),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~386 .lut_mask = 16'h8000;
defparam \ALU|out[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~15 (
// Equation(s):
// \ALU|ShiftRight1~15_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [28])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [27])))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~15 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~17 (
// Equation(s):
// \ALU|ShiftRight1~17_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [26])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [25])))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_busA|out [25]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~17 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~25 (
// Equation(s):
// \ALU|ShiftRight0~25_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~15_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~17_combout )))

	.dataa(\ALU|ShiftRight1~15_combout ),
	.datab(\ALU|ShiftRight1~17_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~25 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~6 (
// Equation(s):
// \ALU|ShiftRight0~6_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [24])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [23])))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~6 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~7 (
// Equation(s):
// \ALU|ShiftRight0~7_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [22])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [21])))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~7 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~27 (
// Equation(s):
// \ALU|ShiftRight0~27_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~6_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~7_combout )))

	.dataa(\ALU|ShiftRight0~6_combout ),
	.datab(\ALU|ShiftRight0~7_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~27 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~387 (
// Equation(s):
// \ALU|out[13]~387_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight0~25_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~27_combout )))

	.dataa(\ALU|ShiftRight0~25_combout ),
	.datab(\ALU|ShiftRight0~27_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~387 .lut_mask = 16'hAACC;
defparam \ALU|out[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~51 (
// Equation(s):
// \ALU|out[17]~51_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|Equal0~2_combout  & (\ALU|Equal0~5_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~51 .lut_mask = 16'h0080;
defparam \ALU|out[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~53 (
// Equation(s):
// \ALU|ShiftLeft1~53_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [1])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [2])))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busA|out [2]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~53 .lut_mask = 16'h88A0;
defparam \ALU|ShiftLeft1~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~14 (
// Equation(s):
// \ALU|ShiftLeft1~14_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [3])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [4])))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~14 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~54 (
// Equation(s):
// \ALU|ShiftLeft1~54_combout  = (\ALU|ShiftLeft1~53_combout ) # ((\ALU|ShiftLeft1~14_combout  & !\LATCH_aluIn|imm_ [1]))

	.dataa(\ALU|ShiftLeft1~53_combout ),
	.datab(\ALU|ShiftLeft1~14_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~54 .lut_mask = 16'hAAEE;
defparam \ALU|ShiftLeft1~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~15 (
// Equation(s):
// \ALU|ShiftLeft1~15_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [5])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [6])))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busA|out [6]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~15 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~44 (
// Equation(s):
// \ALU|ShiftRight1~44_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [14])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [13])))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busA|out [13]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~44 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~11 (
// Equation(s):
// \ALU|ShiftRight2~11_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~2_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~3_combout )))

	.dataa(\ALU|ShiftRight2~2_combout ),
	.datab(\ALU|ShiftRight3~3_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~11 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~5 (
// Equation(s):
// \ALU|ShiftRight2~5_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [21])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [20])))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_busA|out [20]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~5 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~9 (
// Equation(s):
// \ALU|ShiftRight2~9_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~4_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~5_combout )))

	.dataa(\ALU|ShiftRight2~4_combout ),
	.datab(\ALU|ShiftRight2~5_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~9 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~446 (
// Equation(s):
// \ALU|out[12]~446_combout  = (\ALU|out[9]~173_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~11_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~9_combout )))))

	.dataa(\ALU|out[9]~173_combout ),
	.datab(\ALU|ShiftRight2~11_combout ),
	.datac(\ALU|ShiftRight2~9_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[12]~446_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~446 .lut_mask = 16'h88A0;
defparam \ALU|out[12]~446 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~181 (
// Equation(s):
// \ALU|out[9]~181_combout  = (\ALU|Equal0~0_combout  & (\ALU|Equal0~3_combout  & (\LATCH_aluIn|imm_ [4] & \ALU|Equal2~0_combout )))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~181_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~181 .lut_mask = 16'h8000;
defparam \ALU|out[9]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~447 (
// Equation(s):
// \ALU|out[8]~447_combout  = (\ALU|out[9]~181_combout ) # ((\ALU|Equal1~0_combout  & (\LATCH_aluIn|imm_ [4] & \ALU|Equal0~2_combout )))

	.dataa(\ALU|out[9]~181_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~447_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~447 .lut_mask = 16'hEAAA;
defparam \ALU|out[8]~447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~448 (
// Equation(s):
// \ALU|out[28]~448_combout  = (\ALU|ShiftLeft1~2_combout  & ((\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~0_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~1_combout )))))

	.dataa(\ALU|ShiftLeft1~2_combout ),
	.datab(\ALU|ShiftRight3~0_combout ),
	.datac(\ALU|ShiftRight3~1_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|out[28]~448_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~448 .lut_mask = 16'h88A0;
defparam \ALU|out[28]~448 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~55 (
// Equation(s):
// \ALU|ShiftLeft1~55_combout  = (\LATCH_aluIn|imm_ [2] & (\LATCH_busA|out [0] & (\ALU|ShiftLeft1~50_combout ))) # (!\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftLeft1~54_combout ))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\ALU|ShiftLeft1~50_combout ),
	.datac(\ALU|ShiftLeft1~54_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~55 .lut_mask = 16'h88F0;
defparam \ALU|ShiftLeft1~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~28 (
// Equation(s):
// \ALU|ShiftRight3~28_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~10_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_busA|out [31]),
	.datac(\ALU|ShiftRight3~10_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~28 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight3~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~5 (
// Equation(s):
// \ALU|Selector62~5_combout  = (\ALU|out[9]~181_combout  & ((\ALU|ShiftRight3~28_combout ) # ((\ALU|ShiftRight2~26_combout  & !\LATCH_aluIn|imm_ [2]))))

	.dataa(\ALU|out[9]~181_combout ),
	.datab(\ALU|ShiftRight3~28_combout ),
	.datac(\ALU|ShiftRight2~26_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector62~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~5 .lut_mask = 16'h88A8;
defparam \ALU|Selector62~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~320 (
// Equation(s):
// \ALU|out[9]~320_combout  = (!\LATCH_aluIn|imm_ [3] & ((\ALU|Selector62~5_combout ) # ((\ALU|ShiftRight2~27_combout  & \ALU|out[9]~175_combout ))))

	.dataa(\ALU|Selector62~5_combout ),
	.datab(\ALU|ShiftRight2~27_combout ),
	.datac(\ALU|out[9]~175_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[9]~320_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~320 .lut_mask = 16'h00EA;
defparam \ALU|out[9]~320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~321 (
// Equation(s):
// \ALU|out[9]~321_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~28_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~30_combout )))

	.dataa(\ALU|ShiftRight2~28_combout ),
	.datab(\ALU|ShiftRight2~30_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[9]~321_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~321 .lut_mask = 16'hAACC;
defparam \ALU|out[9]~321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~19 (
// Equation(s):
// \ALU|ShiftRight1~19_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [20])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [19])))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~19 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~20 (
// Equation(s):
// \ALU|ShiftRight1~20_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~7_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~19_combout )))

	.dataa(\ALU|ShiftRight0~7_combout ),
	.datab(\ALU|ShiftRight1~19_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~20 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~153 (
// Equation(s):
// \ALU|out[17]~153_combout  = (\ALU|out[17]~40_combout  & ((\ALU|out[17]~610_combout ) # ((\ALU|out[17]~152_combout  & !\LATCH_aluIn|imm_ [4])))) # (!\ALU|out[17]~40_combout  & (((\ALU|out[17]~152_combout  & !\LATCH_aluIn|imm_ [4]))))

	.dataa(\ALU|out[17]~40_combout ),
	.datab(\ALU|out[17]~610_combout ),
	.datac(\ALU|out[17]~152_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[17]~153_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~153 .lut_mask = 16'h88F8;
defparam \ALU|out[17]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~29 (
// Equation(s):
// \ALU|ShiftRight3~29_combout  = (\ALU|ShiftRight3~28_combout ) # ((\ALU|ShiftRight2~26_combout  & !\LATCH_aluIn|imm_ [2]))

	.dataa(\ALU|ShiftRight3~28_combout ),
	.datab(\ALU|ShiftRight2~26_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~29 .lut_mask = 16'hAAEE;
defparam \ALU|ShiftRight3~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~154 (
// Equation(s):
// \ALU|out[17]~154_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|Equal2~1_combout  & \ALU|ShiftRight3~29_combout ))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight3~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[17]~154_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~154 .lut_mask = 16'h8080;
defparam \ALU|out[17]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal3~1 (
// Equation(s):
// \ALU|Equal3~1_combout  = (!\LATCH_aluIn|aluCtrl_ [0] & !\LATCH_aluIn|aluCtrl_ [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|aluCtrl_ [0]),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal3~1 .lut_mask = 16'h000F;
defparam \ALU|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[17] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [17]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[17] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~155 (
// Equation(s):
// \ALU|out[17]~155_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [17] $ (\LATCH_aluIn|imm_ [17]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [17]),
	.datad(\LATCH_aluIn|imm_ [17]),
	.cin(gnd),
	.combout(\ALU|out[17]~155_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~155 .lut_mask = 16'h0880;
defparam \ALU|out[17]~155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[16] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [16]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[16] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[16] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[15] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [15]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[15] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~28 (
// Equation(s):
// \ALU|Add2~28_combout  = ((\LATCH_busA|out [14] $ (\LATCH_aluIn|imm_ [14] $ (!\ALU|Add2~27 )))) # (GND)
// \ALU|Add2~29  = CARRY((\LATCH_busA|out [14] & ((\LATCH_aluIn|imm_ [14]) # (!\ALU|Add2~27 ))) # (!\LATCH_busA|out [14] & (\LATCH_aluIn|imm_ [14] & !\ALU|Add2~27 )))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_aluIn|imm_ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~27 ),
	.combout(\ALU|Add2~28_combout ),
	.cout(\ALU|Add2~29 ));
// synopsys translate_off
defparam \ALU|Add2~28 .lut_mask = 16'h698E;
defparam \ALU|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~30 (
// Equation(s):
// \ALU|Add2~30_combout  = (\LATCH_busA|out [15] & ((\LATCH_aluIn|imm_ [15] & (\ALU|Add2~29  & VCC)) # (!\LATCH_aluIn|imm_ [15] & (!\ALU|Add2~29 )))) # (!\LATCH_busA|out [15] & ((\LATCH_aluIn|imm_ [15] & (!\ALU|Add2~29 )) # (!\LATCH_aluIn|imm_ [15] & 
// ((\ALU|Add2~29 ) # (GND)))))
// \ALU|Add2~31  = CARRY((\LATCH_busA|out [15] & (!\LATCH_aluIn|imm_ [15] & !\ALU|Add2~29 )) # (!\LATCH_busA|out [15] & ((!\ALU|Add2~29 ) # (!\LATCH_aluIn|imm_ [15]))))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_aluIn|imm_ [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~29 ),
	.combout(\ALU|Add2~30_combout ),
	.cout(\ALU|Add2~31 ));
// synopsys translate_off
defparam \ALU|Add2~30 .lut_mask = 16'h9617;
defparam \ALU|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~32 (
// Equation(s):
// \ALU|Add2~32_combout  = ((\LATCH_busA|out [16] $ (\LATCH_aluIn|imm_ [16] $ (!\ALU|Add2~31 )))) # (GND)
// \ALU|Add2~33  = CARRY((\LATCH_busA|out [16] & ((\LATCH_aluIn|imm_ [16]) # (!\ALU|Add2~31 ))) # (!\LATCH_busA|out [16] & (\LATCH_aluIn|imm_ [16] & !\ALU|Add2~31 )))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_aluIn|imm_ [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~31 ),
	.combout(\ALU|Add2~32_combout ),
	.cout(\ALU|Add2~33 ));
// synopsys translate_off
defparam \ALU|Add2~32 .lut_mask = 16'h698E;
defparam \ALU|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~34 (
// Equation(s):
// \ALU|Add2~34_combout  = (\LATCH_busA|out [17] & ((\LATCH_aluIn|imm_ [17] & (\ALU|Add2~33  & VCC)) # (!\LATCH_aluIn|imm_ [17] & (!\ALU|Add2~33 )))) # (!\LATCH_busA|out [17] & ((\LATCH_aluIn|imm_ [17] & (!\ALU|Add2~33 )) # (!\LATCH_aluIn|imm_ [17] & 
// ((\ALU|Add2~33 ) # (GND)))))
// \ALU|Add2~35  = CARRY((\LATCH_busA|out [17] & (!\LATCH_aluIn|imm_ [17] & !\ALU|Add2~33 )) # (!\LATCH_busA|out [17] & ((!\ALU|Add2~33 ) # (!\LATCH_aluIn|imm_ [17]))))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_aluIn|imm_ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~33 ),
	.combout(\ALU|Add2~34_combout ),
	.cout(\ALU|Add2~35 ));
// synopsys translate_off
defparam \ALU|Add2~34 .lut_mask = 16'h9617;
defparam \ALU|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~57 (
// Equation(s):
// \ALU|out[17]~57_combout  = (\LATCH_aluIn|aluCtrl_ [0]) # ((\LATCH_aluIn|aluCtrl_ [1]) # (\LATCH_aluIn|aluCtrl_ [2]))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~57 .lut_mask = 16'hFEFE;
defparam \ALU|out[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~156 (
// Equation(s):
// \ALU|out[17]~156_combout  = (\ALU|out[17]~154_combout ) # ((\ALU|out[17]~155_combout ) # ((\ALU|Add2~34_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[17]~154_combout ),
	.datab(\ALU|out[17]~155_combout ),
	.datac(\ALU|Add2~34_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~156_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~156 .lut_mask = 16'hEEFE;
defparam \ALU|out[17]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~6 (
// Equation(s):
// \ALU|ShiftRight3~6_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~5_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~5_combout )))

	.dataa(\ALU|ShiftRight2~5_combout ),
	.datab(\ALU|ShiftRight3~5_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~6 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~348 (
// Equation(s):
// \ALU|out[10]~348_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~4_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~6_combout )))

	.dataa(\ALU|ShiftRight3~4_combout ),
	.datab(\ALU|ShiftRight3~6_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[10]~348_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~348 .lut_mask = 16'hAACC;
defparam \ALU|out[10]~348 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~23 (
// Equation(s):
// \ALU|ShiftRight3~23_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [17])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [16])))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_busA|out [16]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~23 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~15 (
// Equation(s):
// \ALU|ShiftRight2~15_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [15])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [14])))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busA|out [14]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~15 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~31 (
// Equation(s):
// \ALU|ShiftRight3~31_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~23_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~15_combout )))

	.dataa(\ALU|ShiftRight3~23_combout ),
	.datab(\ALU|ShiftRight2~15_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~31 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~24 (
// Equation(s):
// \ALU|ShiftRight3~24_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [13])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [12])))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~24 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~17 (
// Equation(s):
// \ALU|ShiftRight2~17_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [11])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [10])))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busA|out [10]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~17 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~52 (
// Equation(s):
// \ALU|ShiftRight3~52_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~24_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~17_combout )))

	.dataa(\ALU|ShiftRight3~24_combout ),
	.datab(\ALU|ShiftRight2~17_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~52 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~35 (
// Equation(s):
// \ALU|ShiftRight2~35_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~31_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~52_combout )))

	.dataa(\ALU|ShiftRight3~31_combout ),
	.datab(\ALU|ShiftRight3~52_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~35 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~349 (
// Equation(s):
// \ALU|out[10]~349_combout  = (\ALU|Selector47~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[10]~348_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~35_combout )))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|out[10]~348_combout ),
	.datac(\ALU|ShiftRight2~35_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[10]~349_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~349 .lut_mask = 16'h88A0;
defparam \ALU|out[10]~349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[10] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [10]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[10] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~350 (
// Equation(s):
// \ALU|out[10]~350_combout  = (\LATCH_aluIn|imm_ [10] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [10] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [10]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [10]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~350_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~350 .lut_mask = 16'hA888;
defparam \ALU|out[10]~350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal0~4 (
// Equation(s):
// \ALU|Equal0~4_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~1_combout  & (!\LATCH_aluIn|aluCtrl_ [1] & !\LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~4 .lut_mask = 16'h0008;
defparam \ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~16 (
// Equation(s):
// \ALU|ShiftLeft1~16_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~14_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~15_combout )))

	.dataa(\ALU|ShiftLeft1~14_combout ),
	.datab(\ALU|ShiftLeft1~15_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~16 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~20 (
// Equation(s):
// \ALU|ShiftLeft1~20_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~18_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~19_combout )))

	.dataa(\ALU|ShiftLeft1~18_combout ),
	.datab(\ALU|ShiftLeft1~19_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~20 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~79 (
// Equation(s):
// \ALU|ShiftLeft1~79_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~16_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~20_combout )))))

	.dataa(\ALU|ShiftLeft1~16_combout ),
	.datab(\ALU|ShiftLeft1~20_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~79 .lut_mask = 16'h00AC;
defparam \ALU|ShiftLeft1~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~84 (
// Equation(s):
// \ALU|ShiftLeft1~84_combout  = (\ALU|ShiftLeft1~79_combout ) # ((\LATCH_aluIn|imm_ [3] & (!\LATCH_aluIn|imm_ [2] & \ALU|ShiftLeft1~13_combout )))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftLeft1~79_combout ),
	.datad(\ALU|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~84 .lut_mask = 16'hF2F0;
defparam \ALU|ShiftLeft1~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~351 (
// Equation(s):
// \ALU|out[10]~351_combout  = (\ALU|out[10]~350_combout ) # ((\ALU|Equal0~4_combout  & (\ALU|ShiftLeft1~84_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|out[10]~350_combout ),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|ShiftLeft1~84_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[10]~351_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~351 .lut_mask = 16'hAAEA;
defparam \ALU|out[10]~351 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~326 (
// Equation(s):
// \ALU|out[9]~326_combout  = (\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [4] & (\LATCH_aluIn|imm_ [3] & \ALU|Equal2~1_combout )))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~326_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~326 .lut_mask = 16'h8000;
defparam \ALU|out[9]~326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~352 (
// Equation(s):
// \ALU|out[10]~352_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [10] $ (\LATCH_aluIn|imm_ [10]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [10]),
	.datad(\LATCH_aluIn|imm_ [10]),
	.cin(gnd),
	.combout(\ALU|out[10]~352_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~352 .lut_mask = 16'h0880;
defparam \ALU|out[10]~352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[9] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [9]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[9] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~618 (
// Equation(s):
// \ALU|out[9]~618_combout  = (\LATCH_busA|out [31] & (\LATCH_busB|out [3] & (\ALU|Equal2~1_combout  & \LATCH_busB|out [4])))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[9]~618_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~618 .lut_mask = 16'h8000;
defparam \ALU|out[9]~618 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~9 (
// Equation(s):
// \ALU|ShiftRight1~9_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [19])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [18])))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_busA|out [18]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~9 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~28 (
// Equation(s):
// \ALU|ShiftRight1~28_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [17])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [16])))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_busA|out [16]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~28 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~12 (
// Equation(s):
// \ALU|ShiftRight0~12_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~9_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~28_combout )))

	.dataa(\ALU|ShiftRight1~9_combout ),
	.datab(\ALU|ShiftRight1~28_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~12 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~140 (
// Equation(s):
// \ALU|out[8]~140_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight0~9_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~12_combout )))

	.dataa(\ALU|ShiftRight0~9_combout ),
	.datab(\ALU|ShiftRight0~12_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[8]~140_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~140 .lut_mask = 16'hAACC;
defparam \ALU|out[8]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~14 (
// Equation(s):
// \ALU|ShiftRight0~14_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [15])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [14])))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busA|out [14]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~14 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~29 (
// Equation(s):
// \ALU|ShiftRight1~29_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [13])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [12])))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~29 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~15 (
// Equation(s):
// \ALU|ShiftRight0~15_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~14_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~29_combout )))

	.dataa(\ALU|ShiftRight0~14_combout ),
	.datab(\ALU|ShiftRight1~29_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~15 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~16 (
// Equation(s):
// \ALU|ShiftRight0~16_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [11])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [10])))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busA|out [10]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~16 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~30 (
// Equation(s):
// \ALU|ShiftRight1~30_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [9])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [8])))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~30 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~17 (
// Equation(s):
// \ALU|ShiftRight0~17_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~16_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~30_combout )))

	.dataa(\ALU|ShiftRight0~16_combout ),
	.datab(\ALU|ShiftRight1~30_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~17 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~18 (
// Equation(s):
// \ALU|ShiftRight0~18_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight0~15_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~17_combout )))

	.dataa(\ALU|ShiftRight0~15_combout ),
	.datab(\ALU|ShiftRight0~17_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~18 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~191 (
// Equation(s):
// \ALU|out[9]~191_combout  = (\LATCH_busB|out [4]) # ((\LATCH_busB|out [3]) # ((!\ALU|Equal1~1_combout  & !\ALU|Equal2~1_combout )))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|Equal1~1_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~191_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~191 .lut_mask = 16'hEEEF;
defparam \ALU|out[9]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~331 (
// Equation(s):
// \ALU|out[8]~331_combout  = (\ALU|out[8]~140_combout  & ((\ALU|out[9]~190_combout ) # ((\ALU|ShiftRight0~18_combout  & !\ALU|out[9]~191_combout )))) # (!\ALU|out[8]~140_combout  & (((\ALU|ShiftRight0~18_combout  & !\ALU|out[9]~191_combout ))))

	.dataa(\ALU|out[8]~140_combout ),
	.datab(\ALU|out[9]~190_combout ),
	.datac(\ALU|ShiftRight0~18_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~331_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~331 .lut_mask = 16'h88F8;
defparam \ALU|out[8]~331 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~127 (
// Equation(s):
// \ALU|out[14]~127_combout  = (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & (!\LATCH_aluIn|aluCtrl_ [2] & !\LATCH_busB|out [4])))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[14]~127_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~127 .lut_mask = 16'h0008;
defparam \ALU|out[14]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~16 (
// Equation(s):
// \ALU|ShiftLeft0~16_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [5])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [6])))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busA|out [6]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~16 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~6 (
// Equation(s):
// \ALU|ShiftLeft0~6_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [7])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [8])))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~6 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~77 (
// Equation(s):
// \ALU|ShiftLeft0~77_combout  = (\ALU|ShiftLeft0~56_combout  & ((\LATCH_busB|out [1] & (\ALU|ShiftLeft0~16_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~6_combout )))))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftLeft0~16_combout ),
	.datac(\ALU|ShiftLeft0~6_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~77 .lut_mask = 16'h88A0;
defparam \ALU|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~78 (
// Equation(s):
// \ALU|ShiftLeft0~78_combout  = (\LATCH_busA|out [0] & (\LATCH_busB|out [3] & (\ALU|ShiftLeft0~30_combout  & !\LATCH_busB|out [2])))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftLeft0~30_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~78 .lut_mask = 16'h0080;
defparam \ALU|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~79 (
// Equation(s):
// \ALU|ShiftLeft0~79_combout  = (\ALU|ShiftLeft0~77_combout ) # ((\ALU|ShiftLeft0~78_combout ) # ((\ALU|out[24]~65_combout  & \ALU|ShiftLeft0~60_combout )))

	.dataa(\ALU|ShiftLeft0~77_combout ),
	.datab(\ALU|ShiftLeft0~78_combout ),
	.datac(\ALU|out[24]~65_combout ),
	.datad(\ALU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~79 .lut_mask = 16'hFEEE;
defparam \ALU|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~0 (
// Equation(s):
// \REG_BANK|Mux55~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][8]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][8]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~1 (
// Equation(s):
// \REG_BANK|Mux55~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux55~0_combout  & ((\REG_BANK|banco[29][8]~q ))) # (!\REG_BANK|Mux55~0_combout  & (\REG_BANK|banco[21][8]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux55~0_combout ))))

	.dataa(\REG_BANK|banco[21][8]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux55~0_combout ),
	.datad(\REG_BANK|banco[29][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~2 (
// Equation(s):
// \REG_BANK|Mux55~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][8]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][8]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~3 (
// Equation(s):
// \REG_BANK|Mux55~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux55~2_combout  & ((\REG_BANK|banco[30][8]~q ))) # (!\REG_BANK|Mux55~2_combout  & (\REG_BANK|banco[26][8]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux55~2_combout ))))

	.dataa(\REG_BANK|banco[26][8]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux55~2_combout ),
	.datad(\REG_BANK|banco[30][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~4 (
// Equation(s):
// \REG_BANK|Mux55~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][8]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][8]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~5 (
// Equation(s):
// \REG_BANK|Mux55~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux55~4_combout  & ((\REG_BANK|banco[28][8]~q ))) # (!\REG_BANK|Mux55~4_combout  & (\REG_BANK|banco[24][8]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux55~4_combout ))))

	.dataa(\REG_BANK|banco[24][8]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux55~4_combout ),
	.datad(\REG_BANK|banco[28][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~6 (
// Equation(s):
// \REG_BANK|Mux55~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux55~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux55~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux55~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux55~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~7 (
// Equation(s):
// \REG_BANK|Mux55~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][8]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][8]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~8 (
// Equation(s):
// \REG_BANK|Mux55~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux55~7_combout  & ((\REG_BANK|banco[31][8]~q ))) # (!\REG_BANK|Mux55~7_combout  & (\REG_BANK|banco[23][8]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux55~7_combout ))))

	.dataa(\REG_BANK|banco[23][8]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux55~7_combout ),
	.datad(\REG_BANK|banco[31][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~9 (
// Equation(s):
// \REG_BANK|Mux55~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux55~6_combout  & ((\REG_BANK|Mux55~8_combout ))) # (!\REG_BANK|Mux55~6_combout  & (\REG_BANK|Mux55~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux55~6_combout ))))

	.dataa(\REG_BANK|Mux55~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux55~6_combout ),
	.datad(\REG_BANK|Mux55~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~10 (
// Equation(s):
// \REG_BANK|Mux55~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][8]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][8]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~11 (
// Equation(s):
// \REG_BANK|Mux55~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux55~10_combout  & ((\REG_BANK|banco[7][8]~q ))) # (!\REG_BANK|Mux55~10_combout  & (\REG_BANK|banco[6][8]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux55~10_combout ))))

	.dataa(\REG_BANK|banco[6][8]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux55~10_combout ),
	.datad(\REG_BANK|banco[7][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~12 (
// Equation(s):
// \REG_BANK|Mux55~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][8]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][8]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~13 (
// Equation(s):
// \REG_BANK|Mux55~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux55~12_combout  & ((\REG_BANK|banco[11][8]~q ))) # (!\REG_BANK|Mux55~12_combout  & (\REG_BANK|banco[9][8]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux55~12_combout ))))

	.dataa(\REG_BANK|banco[9][8]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux55~12_combout ),
	.datad(\REG_BANK|banco[11][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~14 (
// Equation(s):
// \REG_BANK|Mux55~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][8]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][8]~q ),
	.datac(\REG_BANK|banco[1][8]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~15 (
// Equation(s):
// \REG_BANK|Mux55~15_combout  = (\REG_BANK|Mux55~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][8]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux55~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][8]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~16 (
// Equation(s):
// \REG_BANK|Mux55~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux55~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux55~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux55~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux55~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~17 (
// Equation(s):
// \REG_BANK|Mux55~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][8]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][8]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~18 (
// Equation(s):
// \REG_BANK|Mux55~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux55~17_combout  & ((\REG_BANK|banco[15][8]~q ))) # (!\REG_BANK|Mux55~17_combout  & (\REG_BANK|banco[14][8]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux55~17_combout ))))

	.dataa(\REG_BANK|banco[14][8]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux55~17_combout ),
	.datad(\REG_BANK|banco[15][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~19 (
// Equation(s):
// \REG_BANK|Mux55~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux55~16_combout  & ((\REG_BANK|Mux55~18_combout ))) # (!\REG_BANK|Mux55~16_combout  & (\REG_BANK|Mux55~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux55~16_combout ))))

	.dataa(\REG_BANK|Mux55~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux55~16_combout ),
	.datad(\REG_BANK|Mux55~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux55~20 (
// Equation(s):
// \REG_BANK|Mux55~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux55~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux55~19_combout )))

	.dataa(\REG_BANK|Mux55~9_combout ),
	.datab(\REG_BANK|Mux55~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[8] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux55~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[8] .is_wysiwyg = "true";
defparam \LATCH_busB|out[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~332 (
// Equation(s):
// \ALU|out[8]~332_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & ((\LATCH_busB|out [8]) # (!\LATCH_aluIn|aluCtrl_ [0]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busB|out [8]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[8]~332_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~332 .lut_mask = 16'h8088;
defparam \ALU|out[8]~332 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~333 (
// Equation(s):
// \ALU|out[8]~333_combout  = (\LATCH_busA|out [8] & ((\ALU|out[8]~332_combout ) # ((\ALU|out[14]~127_combout  & \ALU|ShiftLeft0~79_combout )))) # (!\LATCH_busA|out [8] & (\ALU|out[14]~127_combout  & (\ALU|ShiftLeft0~79_combout )))

	.dataa(\LATCH_busA|out [8]),
	.datab(\ALU|out[14]~127_combout ),
	.datac(\ALU|ShiftLeft0~79_combout ),
	.datad(\ALU|out[8]~332_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~333_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~333 .lut_mask = 16'hEAC0;
defparam \ALU|out[8]~333 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~188 (
// Equation(s):
// \ALU|out[9]~188_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & \LATCH_busB|out [4])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[9]~188_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~188 .lut_mask = 16'h8000;
defparam \ALU|out[9]~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~197 (
// Equation(s):
// \ALU|out[9]~197_combout  = (\ALU|Equal0~0_combout  & (\ALU|Equal0~3_combout  & (\ALU|Equal2~0_combout  & \LATCH_busB|out [4])))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~197 .lut_mask = 16'h8000;
defparam \ALU|out[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~334 (
// Equation(s):
// \ALU|out[8]~334_combout  = (\ALU|ShiftRight0~11_combout  & (!\LATCH_busB|out [3] & ((\ALU|out[9]~188_combout ) # (\ALU|out[9]~197_combout ))))

	.dataa(\ALU|ShiftRight0~11_combout ),
	.datab(\ALU|out[9]~188_combout ),
	.datac(\ALU|out[9]~197_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[8]~334_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~334 .lut_mask = 16'h00A8;
defparam \ALU|out[8]~334 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~0 (
// Equation(s):
// \ALU|Selector32~0_combout  = (!\LATCH_aluIn|aluCtrl_ [0] & (!\LATCH_aluIn|aluCtrl_ [1] & !\LATCH_aluIn|aluCtrl_ [2]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|aluCtrl_ [0]),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~0 .lut_mask = 16'h0003;
defparam \ALU|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~0 (
// Equation(s):
// \REG_BANK|Mux56~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][7]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][7]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~1 (
// Equation(s):
// \REG_BANK|Mux56~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux56~0_combout  & ((\REG_BANK|banco[29][7]~q ))) # (!\REG_BANK|Mux56~0_combout  & (\REG_BANK|banco[25][7]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux56~0_combout ))))

	.dataa(\REG_BANK|banco[25][7]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux56~0_combout ),
	.datad(\REG_BANK|banco[29][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~2 (
// Equation(s):
// \REG_BANK|Mux56~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][7]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][7]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~3 (
// Equation(s):
// \REG_BANK|Mux56~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux56~2_combout  & ((\REG_BANK|banco[30][7]~q ))) # (!\REG_BANK|Mux56~2_combout  & (\REG_BANK|banco[22][7]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux56~2_combout ))))

	.dataa(\REG_BANK|banco[22][7]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux56~2_combout ),
	.datad(\REG_BANK|banco[30][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~4 (
// Equation(s):
// \REG_BANK|Mux56~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][7]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][7]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~5 (
// Equation(s):
// \REG_BANK|Mux56~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux56~4_combout  & ((\REG_BANK|banco[28][7]~q ))) # (!\REG_BANK|Mux56~4_combout  & (\REG_BANK|banco[20][7]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux56~4_combout ))))

	.dataa(\REG_BANK|banco[20][7]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux56~4_combout ),
	.datad(\REG_BANK|banco[28][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~6 (
// Equation(s):
// \REG_BANK|Mux56~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux56~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux56~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux56~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux56~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~7 (
// Equation(s):
// \REG_BANK|Mux56~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][7]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][7]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~8 (
// Equation(s):
// \REG_BANK|Mux56~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux56~7_combout  & ((\REG_BANK|banco[31][7]~q ))) # (!\REG_BANK|Mux56~7_combout  & (\REG_BANK|banco[27][7]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux56~7_combout ))))

	.dataa(\REG_BANK|banco[27][7]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux56~7_combout ),
	.datad(\REG_BANK|banco[31][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~9 (
// Equation(s):
// \REG_BANK|Mux56~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux56~6_combout  & ((\REG_BANK|Mux56~8_combout ))) # (!\REG_BANK|Mux56~6_combout  & (\REG_BANK|Mux56~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux56~6_combout ))))

	.dataa(\REG_BANK|Mux56~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux56~6_combout ),
	.datad(\REG_BANK|Mux56~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~10 (
// Equation(s):
// \REG_BANK|Mux56~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][7]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][7]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~11 (
// Equation(s):
// \REG_BANK|Mux56~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux56~10_combout  & ((\REG_BANK|banco[11][7]~q ))) # (!\REG_BANK|Mux56~10_combout  & (\REG_BANK|banco[9][7]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux56~10_combout ))))

	.dataa(\REG_BANK|banco[9][7]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux56~10_combout ),
	.datad(\REG_BANK|banco[11][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~12 (
// Equation(s):
// \REG_BANK|Mux56~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][7]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][7]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~13 (
// Equation(s):
// \REG_BANK|Mux56~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux56~12_combout  & ((\REG_BANK|banco[7][7]~q ))) # (!\REG_BANK|Mux56~12_combout  & (\REG_BANK|banco[6][7]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux56~12_combout ))))

	.dataa(\REG_BANK|banco[6][7]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux56~12_combout ),
	.datad(\REG_BANK|banco[7][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~14 (
// Equation(s):
// \REG_BANK|Mux56~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][7]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][7]~q ),
	.datac(\REG_BANK|banco[1][7]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~15 (
// Equation(s):
// \REG_BANK|Mux56~15_combout  = (\REG_BANK|Mux56~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][7]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux56~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][7]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~16 (
// Equation(s):
// \REG_BANK|Mux56~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux56~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux56~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux56~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux56~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~17 (
// Equation(s):
// \REG_BANK|Mux56~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][7]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][7]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~18 (
// Equation(s):
// \REG_BANK|Mux56~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux56~17_combout  & ((\REG_BANK|banco[15][7]~q ))) # (!\REG_BANK|Mux56~17_combout  & (\REG_BANK|banco[14][7]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux56~17_combout ))))

	.dataa(\REG_BANK|banco[14][7]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux56~17_combout ),
	.datad(\REG_BANK|banco[15][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~19 (
// Equation(s):
// \REG_BANK|Mux56~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux56~16_combout  & ((\REG_BANK|Mux56~18_combout ))) # (!\REG_BANK|Mux56~16_combout  & (\REG_BANK|Mux56~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux56~16_combout ))))

	.dataa(\REG_BANK|Mux56~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux56~16_combout ),
	.datad(\REG_BANK|Mux56~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux56~20 (
// Equation(s):
// \REG_BANK|Mux56~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux56~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux56~19_combout )))

	.dataa(\REG_BANK|Mux56~9_combout ),
	.datab(\REG_BANK|Mux56~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[7] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux56~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[7] .is_wysiwyg = "true";
defparam \LATCH_busB|out[7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~0 (
// Equation(s):
// \REG_BANK|Mux57~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][6]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][6]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~1 (
// Equation(s):
// \REG_BANK|Mux57~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux57~0_combout  & ((\REG_BANK|banco[29][6]~q ))) # (!\REG_BANK|Mux57~0_combout  & (\REG_BANK|banco[21][6]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux57~0_combout ))))

	.dataa(\REG_BANK|banco[21][6]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux57~0_combout ),
	.datad(\REG_BANK|banco[29][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~2 (
// Equation(s):
// \REG_BANK|Mux57~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][6]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][6]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~3 (
// Equation(s):
// \REG_BANK|Mux57~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux57~2_combout  & ((\REG_BANK|banco[30][6]~q ))) # (!\REG_BANK|Mux57~2_combout  & (\REG_BANK|banco[26][6]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux57~2_combout ))))

	.dataa(\REG_BANK|banco[26][6]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux57~2_combout ),
	.datad(\REG_BANK|banco[30][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~4 (
// Equation(s):
// \REG_BANK|Mux57~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][6]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][6]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~5 (
// Equation(s):
// \REG_BANK|Mux57~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux57~4_combout  & ((\REG_BANK|banco[28][6]~q ))) # (!\REG_BANK|Mux57~4_combout  & (\REG_BANK|banco[24][6]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux57~4_combout ))))

	.dataa(\REG_BANK|banco[24][6]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux57~4_combout ),
	.datad(\REG_BANK|banco[28][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~6 (
// Equation(s):
// \REG_BANK|Mux57~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux57~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux57~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux57~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux57~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~7 (
// Equation(s):
// \REG_BANK|Mux57~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][6]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][6]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~8 (
// Equation(s):
// \REG_BANK|Mux57~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux57~7_combout  & ((\REG_BANK|banco[31][6]~q ))) # (!\REG_BANK|Mux57~7_combout  & (\REG_BANK|banco[23][6]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux57~7_combout ))))

	.dataa(\REG_BANK|banco[23][6]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux57~7_combout ),
	.datad(\REG_BANK|banco[31][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~9 (
// Equation(s):
// \REG_BANK|Mux57~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux57~6_combout  & ((\REG_BANK|Mux57~8_combout ))) # (!\REG_BANK|Mux57~6_combout  & (\REG_BANK|Mux57~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux57~6_combout ))))

	.dataa(\REG_BANK|Mux57~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux57~6_combout ),
	.datad(\REG_BANK|Mux57~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~10 (
// Equation(s):
// \REG_BANK|Mux57~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][6]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][6]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~11 (
// Equation(s):
// \REG_BANK|Mux57~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux57~10_combout  & ((\REG_BANK|banco[7][6]~q ))) # (!\REG_BANK|Mux57~10_combout  & (\REG_BANK|banco[6][6]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux57~10_combout ))))

	.dataa(\REG_BANK|banco[6][6]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux57~10_combout ),
	.datad(\REG_BANK|banco[7][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~12 (
// Equation(s):
// \REG_BANK|Mux57~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][6]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][6]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~13 (
// Equation(s):
// \REG_BANK|Mux57~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux57~12_combout  & ((\REG_BANK|banco[11][6]~q ))) # (!\REG_BANK|Mux57~12_combout  & (\REG_BANK|banco[9][6]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux57~12_combout ))))

	.dataa(\REG_BANK|banco[9][6]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux57~12_combout ),
	.datad(\REG_BANK|banco[11][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~14 (
// Equation(s):
// \REG_BANK|Mux57~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][6]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][6]~q ),
	.datac(\REG_BANK|banco[1][6]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~15 (
// Equation(s):
// \REG_BANK|Mux57~15_combout  = (\REG_BANK|Mux57~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][6]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux57~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][6]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~16 (
// Equation(s):
// \REG_BANK|Mux57~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux57~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux57~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux57~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux57~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~17 (
// Equation(s):
// \REG_BANK|Mux57~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][6]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][6]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~18 (
// Equation(s):
// \REG_BANK|Mux57~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux57~17_combout  & ((\REG_BANK|banco[15][6]~q ))) # (!\REG_BANK|Mux57~17_combout  & (\REG_BANK|banco[14][6]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux57~17_combout ))))

	.dataa(\REG_BANK|banco[14][6]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux57~17_combout ),
	.datad(\REG_BANK|banco[15][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~19 (
// Equation(s):
// \REG_BANK|Mux57~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux57~16_combout  & ((\REG_BANK|Mux57~18_combout ))) # (!\REG_BANK|Mux57~16_combout  & (\REG_BANK|Mux57~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux57~16_combout ))))

	.dataa(\REG_BANK|Mux57~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux57~16_combout ),
	.datad(\REG_BANK|Mux57~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux57~20 (
// Equation(s):
// \REG_BANK|Mux57~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux57~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux57~19_combout )))

	.dataa(\REG_BANK|Mux57~9_combout ),
	.datab(\REG_BANK|Mux57~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[6] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux57~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[6] .is_wysiwyg = "true";
defparam \LATCH_busB|out[6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~0 (
// Equation(s):
// \REG_BANK|Mux58~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][5]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][5]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~1 (
// Equation(s):
// \REG_BANK|Mux58~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux58~0_combout  & ((\REG_BANK|banco[29][5]~q ))) # (!\REG_BANK|Mux58~0_combout  & (\REG_BANK|banco[25][5]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux58~0_combout ))))

	.dataa(\REG_BANK|banco[25][5]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux58~0_combout ),
	.datad(\REG_BANK|banco[29][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~2 (
// Equation(s):
// \REG_BANK|Mux58~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][5]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][5]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~3 (
// Equation(s):
// \REG_BANK|Mux58~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux58~2_combout  & ((\REG_BANK|banco[30][5]~q ))) # (!\REG_BANK|Mux58~2_combout  & (\REG_BANK|banco[22][5]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux58~2_combout ))))

	.dataa(\REG_BANK|banco[22][5]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux58~2_combout ),
	.datad(\REG_BANK|banco[30][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~4 (
// Equation(s):
// \REG_BANK|Mux58~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][5]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][5]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~5 (
// Equation(s):
// \REG_BANK|Mux58~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux58~4_combout  & ((\REG_BANK|banco[28][5]~q ))) # (!\REG_BANK|Mux58~4_combout  & (\REG_BANK|banco[20][5]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux58~4_combout ))))

	.dataa(\REG_BANK|banco[20][5]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux58~4_combout ),
	.datad(\REG_BANK|banco[28][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~6 (
// Equation(s):
// \REG_BANK|Mux58~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux58~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux58~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux58~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux58~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~7 (
// Equation(s):
// \REG_BANK|Mux58~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][5]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][5]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~8 (
// Equation(s):
// \REG_BANK|Mux58~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux58~7_combout  & ((\REG_BANK|banco[31][5]~q ))) # (!\REG_BANK|Mux58~7_combout  & (\REG_BANK|banco[27][5]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux58~7_combout ))))

	.dataa(\REG_BANK|banco[27][5]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux58~7_combout ),
	.datad(\REG_BANK|banco[31][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~9 (
// Equation(s):
// \REG_BANK|Mux58~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux58~6_combout  & ((\REG_BANK|Mux58~8_combout ))) # (!\REG_BANK|Mux58~6_combout  & (\REG_BANK|Mux58~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux58~6_combout ))))

	.dataa(\REG_BANK|Mux58~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux58~6_combout ),
	.datad(\REG_BANK|Mux58~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~10 (
// Equation(s):
// \REG_BANK|Mux58~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][5]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][5]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~11 (
// Equation(s):
// \REG_BANK|Mux58~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux58~10_combout  & ((\REG_BANK|banco[11][5]~q ))) # (!\REG_BANK|Mux58~10_combout  & (\REG_BANK|banco[9][5]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux58~10_combout ))))

	.dataa(\REG_BANK|banco[9][5]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux58~10_combout ),
	.datad(\REG_BANK|banco[11][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~12 (
// Equation(s):
// \REG_BANK|Mux58~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][5]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][5]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~13 (
// Equation(s):
// \REG_BANK|Mux58~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux58~12_combout  & ((\REG_BANK|banco[7][5]~q ))) # (!\REG_BANK|Mux58~12_combout  & (\REG_BANK|banco[6][5]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux58~12_combout ))))

	.dataa(\REG_BANK|banco[6][5]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux58~12_combout ),
	.datad(\REG_BANK|banco[7][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~14 (
// Equation(s):
// \REG_BANK|Mux58~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][5]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][5]~q ),
	.datac(\REG_BANK|banco[1][5]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~15 (
// Equation(s):
// \REG_BANK|Mux58~15_combout  = (\REG_BANK|Mux58~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][5]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux58~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][5]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~16 (
// Equation(s):
// \REG_BANK|Mux58~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux58~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux58~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux58~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux58~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~17 (
// Equation(s):
// \REG_BANK|Mux58~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][5]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][5]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~18 (
// Equation(s):
// \REG_BANK|Mux58~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux58~17_combout  & ((\REG_BANK|banco[15][5]~q ))) # (!\REG_BANK|Mux58~17_combout  & (\REG_BANK|banco[14][5]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux58~17_combout ))))

	.dataa(\REG_BANK|banco[14][5]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux58~17_combout ),
	.datad(\REG_BANK|banco[15][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~19 (
// Equation(s):
// \REG_BANK|Mux58~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux58~16_combout  & ((\REG_BANK|Mux58~18_combout ))) # (!\REG_BANK|Mux58~16_combout  & (\REG_BANK|Mux58~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux58~16_combout ))))

	.dataa(\REG_BANK|Mux58~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux58~16_combout ),
	.datad(\REG_BANK|Mux58~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux58~20 (
// Equation(s):
// \REG_BANK|Mux58~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux58~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux58~19_combout )))

	.dataa(\REG_BANK|Mux58~9_combout ),
	.datab(\REG_BANK|Mux58~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[5] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux58~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[5] .is_wysiwyg = "true";
defparam \LATCH_busB|out[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~0 (
// Equation(s):
// \ALU|Add1~0_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [0] $ (VCC))) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [0]) # (GND)))
// \ALU|Add1~1  = CARRY((\LATCH_busA|out [0]) # (!\LATCH_busB|out [0]))

	.dataa(\LATCH_busB|out [0]),
	.datab(\LATCH_busA|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add1~0_combout ),
	.cout(\ALU|Add1~1 ));
// synopsys translate_off
defparam \ALU|Add1~0 .lut_mask = 16'h66DD;
defparam \ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~2 (
// Equation(s):
// \ALU|Add1~2_combout  = (\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & (!\ALU|Add1~1 )) # (!\LATCH_busA|out [1] & ((\ALU|Add1~1 ) # (GND))))) # (!\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & (\ALU|Add1~1  & VCC)) # (!\LATCH_busA|out [1] & (!\ALU|Add1~1 
// ))))
// \ALU|Add1~3  = CARRY((\LATCH_busB|out [1] & ((!\ALU|Add1~1 ) # (!\LATCH_busA|out [1]))) # (!\LATCH_busB|out [1] & (!\LATCH_busA|out [1] & !\ALU|Add1~1 )))

	.dataa(\LATCH_busB|out [1]),
	.datab(\LATCH_busA|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~1 ),
	.combout(\ALU|Add1~2_combout ),
	.cout(\ALU|Add1~3 ));
// synopsys translate_off
defparam \ALU|Add1~2 .lut_mask = 16'h692B;
defparam \ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~4 (
// Equation(s):
// \ALU|Add1~4_combout  = ((\LATCH_busB|out [2] $ (\LATCH_busA|out [2] $ (\ALU|Add1~3 )))) # (GND)
// \ALU|Add1~5  = CARRY((\LATCH_busB|out [2] & (\LATCH_busA|out [2] & !\ALU|Add1~3 )) # (!\LATCH_busB|out [2] & ((\LATCH_busA|out [2]) # (!\ALU|Add1~3 ))))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busA|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~3 ),
	.combout(\ALU|Add1~4_combout ),
	.cout(\ALU|Add1~5 ));
// synopsys translate_off
defparam \ALU|Add1~4 .lut_mask = 16'h964D;
defparam \ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~6 (
// Equation(s):
// \ALU|Add1~6_combout  = (\LATCH_busB|out [3] & ((\LATCH_busA|out [3] & (!\ALU|Add1~5 )) # (!\LATCH_busA|out [3] & ((\ALU|Add1~5 ) # (GND))))) # (!\LATCH_busB|out [3] & ((\LATCH_busA|out [3] & (\ALU|Add1~5  & VCC)) # (!\LATCH_busA|out [3] & (!\ALU|Add1~5 
// ))))
// \ALU|Add1~7  = CARRY((\LATCH_busB|out [3] & ((!\ALU|Add1~5 ) # (!\LATCH_busA|out [3]))) # (!\LATCH_busB|out [3] & (!\LATCH_busA|out [3] & !\ALU|Add1~5 )))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busA|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~5 ),
	.combout(\ALU|Add1~6_combout ),
	.cout(\ALU|Add1~7 ));
// synopsys translate_off
defparam \ALU|Add1~6 .lut_mask = 16'h692B;
defparam \ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~8 (
// Equation(s):
// \ALU|Add1~8_combout  = ((\LATCH_busB|out [4] $ (\LATCH_busA|out [4] $ (\ALU|Add1~7 )))) # (GND)
// \ALU|Add1~9  = CARRY((\LATCH_busB|out [4] & (\LATCH_busA|out [4] & !\ALU|Add1~7 )) # (!\LATCH_busB|out [4] & ((\LATCH_busA|out [4]) # (!\ALU|Add1~7 ))))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~7 ),
	.combout(\ALU|Add1~8_combout ),
	.cout(\ALU|Add1~9 ));
// synopsys translate_off
defparam \ALU|Add1~8 .lut_mask = 16'h964D;
defparam \ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~10 (
// Equation(s):
// \ALU|Add1~10_combout  = (\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & (!\ALU|Add1~9 )) # (!\LATCH_busA|out [5] & ((\ALU|Add1~9 ) # (GND))))) # (!\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & (\ALU|Add1~9  & VCC)) # (!\LATCH_busA|out [5] & (!\ALU|Add1~9 
// ))))
// \ALU|Add1~11  = CARRY((\LATCH_busB|out [5] & ((!\ALU|Add1~9 ) # (!\LATCH_busA|out [5]))) # (!\LATCH_busB|out [5] & (!\LATCH_busA|out [5] & !\ALU|Add1~9 )))

	.dataa(\LATCH_busB|out [5]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~9 ),
	.combout(\ALU|Add1~10_combout ),
	.cout(\ALU|Add1~11 ));
// synopsys translate_off
defparam \ALU|Add1~10 .lut_mask = 16'h692B;
defparam \ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~12 (
// Equation(s):
// \ALU|Add1~12_combout  = ((\LATCH_busB|out [6] $ (\LATCH_busA|out [6] $ (\ALU|Add1~11 )))) # (GND)
// \ALU|Add1~13  = CARRY((\LATCH_busB|out [6] & (\LATCH_busA|out [6] & !\ALU|Add1~11 )) # (!\LATCH_busB|out [6] & ((\LATCH_busA|out [6]) # (!\ALU|Add1~11 ))))

	.dataa(\LATCH_busB|out [6]),
	.datab(\LATCH_busA|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~11 ),
	.combout(\ALU|Add1~12_combout ),
	.cout(\ALU|Add1~13 ));
// synopsys translate_off
defparam \ALU|Add1~12 .lut_mask = 16'h964D;
defparam \ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~14 (
// Equation(s):
// \ALU|Add1~14_combout  = (\LATCH_busB|out [7] & ((\LATCH_busA|out [7] & (!\ALU|Add1~13 )) # (!\LATCH_busA|out [7] & ((\ALU|Add1~13 ) # (GND))))) # (!\LATCH_busB|out [7] & ((\LATCH_busA|out [7] & (\ALU|Add1~13  & VCC)) # (!\LATCH_busA|out [7] & 
// (!\ALU|Add1~13 ))))
// \ALU|Add1~15  = CARRY((\LATCH_busB|out [7] & ((!\ALU|Add1~13 ) # (!\LATCH_busA|out [7]))) # (!\LATCH_busB|out [7] & (!\LATCH_busA|out [7] & !\ALU|Add1~13 )))

	.dataa(\LATCH_busB|out [7]),
	.datab(\LATCH_busA|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~13 ),
	.combout(\ALU|Add1~14_combout ),
	.cout(\ALU|Add1~15 ));
// synopsys translate_off
defparam \ALU|Add1~14 .lut_mask = 16'h692B;
defparam \ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~16 (
// Equation(s):
// \ALU|Add1~16_combout  = ((\LATCH_busB|out [8] $ (\LATCH_busA|out [8] $ (\ALU|Add1~15 )))) # (GND)
// \ALU|Add1~17  = CARRY((\LATCH_busB|out [8] & (\LATCH_busA|out [8] & !\ALU|Add1~15 )) # (!\LATCH_busB|out [8] & ((\LATCH_busA|out [8]) # (!\ALU|Add1~15 ))))

	.dataa(\LATCH_busB|out [8]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~15 ),
	.combout(\ALU|Add1~16_combout ),
	.cout(\ALU|Add1~17 ));
// synopsys translate_off
defparam \ALU|Add1~16 .lut_mask = 16'h964D;
defparam \ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [0] $ (VCC))) # (!\LATCH_busB|out [0] & (\LATCH_busA|out [0] & VCC))
// \ALU|Add0~1  = CARRY((\LATCH_busB|out [0] & \LATCH_busA|out [0]))

	.dataa(\LATCH_busB|out [0]),
	.datab(\LATCH_busA|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout(\ALU|Add0~1 ));
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h6688;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = (\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & (\ALU|Add0~1  & VCC)) # (!\LATCH_busA|out [1] & (!\ALU|Add0~1 )))) # (!\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & (!\ALU|Add0~1 )) # (!\LATCH_busA|out [1] & ((\ALU|Add0~1 ) # 
// (GND)))))
// \ALU|Add0~3  = CARRY((\LATCH_busB|out [1] & (!\LATCH_busA|out [1] & !\ALU|Add0~1 )) # (!\LATCH_busB|out [1] & ((!\ALU|Add0~1 ) # (!\LATCH_busA|out [1]))))

	.dataa(\LATCH_busB|out [1]),
	.datab(\LATCH_busA|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~1 ),
	.combout(\ALU|Add0~2_combout ),
	.cout(\ALU|Add0~3 ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h9617;
defparam \ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = ((\LATCH_busB|out [2] $ (\LATCH_busA|out [2] $ (!\ALU|Add0~3 )))) # (GND)
// \ALU|Add0~5  = CARRY((\LATCH_busB|out [2] & ((\LATCH_busA|out [2]) # (!\ALU|Add0~3 ))) # (!\LATCH_busB|out [2] & (\LATCH_busA|out [2] & !\ALU|Add0~3 )))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busA|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~3 ),
	.combout(\ALU|Add0~4_combout ),
	.cout(\ALU|Add0~5 ));
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'h698E;
defparam \ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\LATCH_busB|out [3] & ((\LATCH_busA|out [3] & (\ALU|Add0~5  & VCC)) # (!\LATCH_busA|out [3] & (!\ALU|Add0~5 )))) # (!\LATCH_busB|out [3] & ((\LATCH_busA|out [3] & (!\ALU|Add0~5 )) # (!\LATCH_busA|out [3] & ((\ALU|Add0~5 ) # 
// (GND)))))
// \ALU|Add0~7  = CARRY((\LATCH_busB|out [3] & (!\LATCH_busA|out [3] & !\ALU|Add0~5 )) # (!\LATCH_busB|out [3] & ((!\ALU|Add0~5 ) # (!\LATCH_busA|out [3]))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busA|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5 ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ((\LATCH_busB|out [4] $ (\LATCH_busA|out [4] $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~9  = CARRY((\LATCH_busB|out [4] & ((\LATCH_busA|out [4]) # (!\ALU|Add0~7 ))) # (!\LATCH_busB|out [4] & (\LATCH_busA|out [4] & !\ALU|Add0~7 )))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~8_combout ),
	.cout(\ALU|Add0~9 ));
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & (\ALU|Add0~9  & VCC)) # (!\LATCH_busA|out [5] & (!\ALU|Add0~9 )))) # (!\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & (!\ALU|Add0~9 )) # (!\LATCH_busA|out [5] & ((\ALU|Add0~9 ) # 
// (GND)))))
// \ALU|Add0~11  = CARRY((\LATCH_busB|out [5] & (!\LATCH_busA|out [5] & !\ALU|Add0~9 )) # (!\LATCH_busB|out [5] & ((!\ALU|Add0~9 ) # (!\LATCH_busA|out [5]))))

	.dataa(\LATCH_busB|out [5]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~9 ),
	.combout(\ALU|Add0~10_combout ),
	.cout(\ALU|Add0~11 ));
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\LATCH_busB|out [6] $ (\LATCH_busA|out [6] $ (!\ALU|Add0~11 )))) # (GND)
// \ALU|Add0~13  = CARRY((\LATCH_busB|out [6] & ((\LATCH_busA|out [6]) # (!\ALU|Add0~11 ))) # (!\LATCH_busB|out [6] & (\LATCH_busA|out [6] & !\ALU|Add0~11 )))

	.dataa(\LATCH_busB|out [6]),
	.datab(\LATCH_busA|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~11 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = (\LATCH_busB|out [7] & ((\LATCH_busA|out [7] & (\ALU|Add0~13  & VCC)) # (!\LATCH_busA|out [7] & (!\ALU|Add0~13 )))) # (!\LATCH_busB|out [7] & ((\LATCH_busA|out [7] & (!\ALU|Add0~13 )) # (!\LATCH_busA|out [7] & ((\ALU|Add0~13 ) # 
// (GND)))))
// \ALU|Add0~15  = CARRY((\LATCH_busB|out [7] & (!\LATCH_busA|out [7] & !\ALU|Add0~13 )) # (!\LATCH_busB|out [7] & ((!\ALU|Add0~13 ) # (!\LATCH_busA|out [7]))))

	.dataa(\LATCH_busB|out [7]),
	.datab(\LATCH_busA|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~14_combout ),
	.cout(\ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = ((\LATCH_busB|out [8] $ (\LATCH_busA|out [8] $ (!\ALU|Add0~15 )))) # (GND)
// \ALU|Add0~17  = CARRY((\LATCH_busB|out [8] & ((\LATCH_busA|out [8]) # (!\ALU|Add0~15 ))) # (!\LATCH_busB|out [8] & (\LATCH_busA|out [8] & !\ALU|Add0~15 )))

	.dataa(\LATCH_busB|out [8]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~15 ),
	.combout(\ALU|Add0~16_combout ),
	.cout(\ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~335 (
// Equation(s):
// \ALU|out[8]~335_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~16_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~16_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~16_combout ),
	.datac(\ALU|Add0~16_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[8]~335_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~335 .lut_mask = 16'h88A0;
defparam \ALU|out[8]~335 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~336 (
// Equation(s):
// \ALU|out[8]~336_combout  = (\ALU|out[8]~335_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [8] $ (\LATCH_busB|out [8]))))

	.dataa(\ALU|out[8]~335_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [8]),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|out[8]~336_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~336 .lut_mask = 16'hAEEA;
defparam \ALU|out[8]~336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~337 (
// Equation(s):
// \ALU|out[8]~337_combout  = (\ALU|out[8]~334_combout ) # ((\ALU|out[8]~336_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [8])))

	.dataa(\ALU|out[8]~334_combout ),
	.datab(\ALU|out[8]~336_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|out[8]~337_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~337 .lut_mask = 16'hFEEE;
defparam \ALU|out[8]~337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~338 (
// Equation(s):
// \ALU|out[8]~338_combout  = (\ALU|out[9]~618_combout ) # ((\ALU|out[8]~331_combout ) # ((\ALU|out[8]~333_combout ) # (\ALU|out[8]~337_combout )))

	.dataa(\ALU|out[9]~618_combout ),
	.datab(\ALU|out[8]~331_combout ),
	.datac(\ALU|out[8]~333_combout ),
	.datad(\ALU|out[8]~337_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~338_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~338 .lut_mask = 16'hFFFE;
defparam \ALU|out[8]~338 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~148 (
// Equation(s):
// \ALU|out[8]~148_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~9_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~13_combout )))

	.dataa(\ALU|ShiftRight2~9_combout ),
	.datab(\ALU|ShiftRight2~13_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[8]~148_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~148 .lut_mask = 16'hAACC;
defparam \ALU|out[8]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~16 (
// Equation(s):
// \ALU|ShiftRight2~16_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~15_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~24_combout )))

	.dataa(\ALU|ShiftRight2~15_combout ),
	.datab(\ALU|ShiftRight3~24_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~16 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~25 (
// Equation(s):
// \ALU|ShiftRight3~25_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [9])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [8])))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~25 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~18 (
// Equation(s):
// \ALU|ShiftRight2~18_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~17_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~25_combout )))

	.dataa(\ALU|ShiftRight2~17_combout ),
	.datab(\ALU|ShiftRight3~25_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~18 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~19 (
// Equation(s):
// \ALU|ShiftRight2~19_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~16_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~18_combout )))

	.dataa(\ALU|ShiftRight2~16_combout ),
	.datab(\ALU|ShiftRight2~18_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~19 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~339 (
// Equation(s):
// \ALU|out[8]~339_combout  = (\ALU|Selector47~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[8]~148_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~19_combout )))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|out[8]~148_combout ),
	.datac(\ALU|ShiftRight2~19_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[8]~339_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~339 .lut_mask = 16'h88A0;
defparam \ALU|out[8]~339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[8] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [8]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[8] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~340 (
// Equation(s):
// \ALU|out[8]~340_combout  = (\LATCH_aluIn|imm_ [8] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [8] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [8]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [8]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~340_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~340 .lut_mask = 16'hA888;
defparam \ALU|out[8]~340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~70 (
// Equation(s):
// \ALU|ShiftLeft1~70_combout  = (\LATCH_busA|out [0] & (!\LATCH_aluIn|imm_ [2] & (!\LATCH_aluIn|imm_ [1] & !\LATCH_aluIn|imm_ [0])))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~70 .lut_mask = 16'h0002;
defparam \ALU|ShiftLeft1~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~73 (
// Equation(s):
// \ALU|ShiftLeft1~73_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~70_combout )) # (!\LATCH_aluIn|imm_ [3] & (((\ALU|ShiftLeft1~59_combout  & !\LATCH_aluIn|imm_ [2]))))

	.dataa(\ALU|ShiftLeft1~70_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~59_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~73 .lut_mask = 16'h88B8;
defparam \ALU|ShiftLeft1~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~74 (
// Equation(s):
// \ALU|ShiftLeft1~74_combout  = (\ALU|ShiftLeft1~73_combout ) # ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~54_combout  & !\LATCH_aluIn|imm_ [3])))

	.dataa(\ALU|ShiftLeft1~73_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftLeft1~54_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~74 .lut_mask = 16'hAAEA;
defparam \ALU|ShiftLeft1~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~341 (
// Equation(s):
// \ALU|out[8]~341_combout  = (\ALU|out[8]~339_combout ) # ((\ALU|out[8]~340_combout ) # ((\ALU|out[9]~183_combout  & \ALU|ShiftLeft1~74_combout )))

	.dataa(\ALU|out[8]~339_combout ),
	.datab(\ALU|out[8]~340_combout ),
	.datac(\ALU|out[9]~183_combout ),
	.datad(\ALU|ShiftLeft1~74_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~341_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~341 .lut_mask = 16'hFEEE;
defparam \ALU|out[8]~341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~10 (
// Equation(s):
// \ALU|ShiftRight2~10_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~0_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~1_combout )))

	.dataa(\ALU|ShiftRight3~0_combout ),
	.datab(\ALU|ShiftRight3~1_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~10 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~12 (
// Equation(s):
// \ALU|ShiftRight2~12_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~10_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~11_combout )))

	.dataa(\ALU|ShiftRight2~10_combout ),
	.datab(\ALU|ShiftRight2~11_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~12 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~342 (
// Equation(s):
// \ALU|out[8]~342_combout  = (\ALU|ShiftRight2~12_combout  & (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[9]~175_combout ) # (\ALU|out[9]~181_combout ))))

	.dataa(\ALU|ShiftRight2~12_combout ),
	.datab(\ALU|out[9]~175_combout ),
	.datac(\ALU|out[9]~181_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[8]~342_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~342 .lut_mask = 16'h00A8;
defparam \ALU|out[8]~342 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~343 (
// Equation(s):
// \ALU|out[8]~343_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busA|out [8] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [8]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[8]~343_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~343 .lut_mask = 16'h0080;
defparam \ALU|out[8]~343 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~344 (
// Equation(s):
// \ALU|out~344_combout  = \LATCH_busA|out [8] $ (\LATCH_aluIn|imm_ [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [8]),
	.datad(\LATCH_aluIn|imm_ [8]),
	.cin(gnd),
	.combout(\ALU|out~344_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~344 .lut_mask = 16'h0FF0;
defparam \ALU|out~344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[7] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [7]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[7] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[7] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[6] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [6]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[6] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[6] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[5] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [5]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[5] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~0 (
// Equation(s):
// \ALU|Add2~0_combout  = (\LATCH_busA|out [0] & (\LATCH_aluIn|imm_ [0] $ (VCC))) # (!\LATCH_busA|out [0] & (\LATCH_aluIn|imm_ [0] & VCC))
// \ALU|Add2~1  = CARRY((\LATCH_busA|out [0] & \LATCH_aluIn|imm_ [0]))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add2~0_combout ),
	.cout(\ALU|Add2~1 ));
// synopsys translate_off
defparam \ALU|Add2~0 .lut_mask = 16'h6688;
defparam \ALU|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~2 (
// Equation(s):
// \ALU|Add2~2_combout  = (\LATCH_busA|out [1] & ((\LATCH_aluIn|imm_ [1] & (\ALU|Add2~1  & VCC)) # (!\LATCH_aluIn|imm_ [1] & (!\ALU|Add2~1 )))) # (!\LATCH_busA|out [1] & ((\LATCH_aluIn|imm_ [1] & (!\ALU|Add2~1 )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|Add2~1 ) # 
// (GND)))))
// \ALU|Add2~3  = CARRY((\LATCH_busA|out [1] & (!\LATCH_aluIn|imm_ [1] & !\ALU|Add2~1 )) # (!\LATCH_busA|out [1] & ((!\ALU|Add2~1 ) # (!\LATCH_aluIn|imm_ [1]))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~1 ),
	.combout(\ALU|Add2~2_combout ),
	.cout(\ALU|Add2~3 ));
// synopsys translate_off
defparam \ALU|Add2~2 .lut_mask = 16'h9617;
defparam \ALU|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~4 (
// Equation(s):
// \ALU|Add2~4_combout  = ((\LATCH_busA|out [2] $ (\LATCH_aluIn|imm_ [2] $ (!\ALU|Add2~3 )))) # (GND)
// \ALU|Add2~5  = CARRY((\LATCH_busA|out [2] & ((\LATCH_aluIn|imm_ [2]) # (!\ALU|Add2~3 ))) # (!\LATCH_busA|out [2] & (\LATCH_aluIn|imm_ [2] & !\ALU|Add2~3 )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~3 ),
	.combout(\ALU|Add2~4_combout ),
	.cout(\ALU|Add2~5 ));
// synopsys translate_off
defparam \ALU|Add2~4 .lut_mask = 16'h698E;
defparam \ALU|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~6 (
// Equation(s):
// \ALU|Add2~6_combout  = (\LATCH_busA|out [3] & ((\LATCH_aluIn|imm_ [3] & (\ALU|Add2~5  & VCC)) # (!\LATCH_aluIn|imm_ [3] & (!\ALU|Add2~5 )))) # (!\LATCH_busA|out [3] & ((\LATCH_aluIn|imm_ [3] & (!\ALU|Add2~5 )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|Add2~5 ) # 
// (GND)))))
// \ALU|Add2~7  = CARRY((\LATCH_busA|out [3] & (!\LATCH_aluIn|imm_ [3] & !\ALU|Add2~5 )) # (!\LATCH_busA|out [3] & ((!\ALU|Add2~5 ) # (!\LATCH_aluIn|imm_ [3]))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~5 ),
	.combout(\ALU|Add2~6_combout ),
	.cout(\ALU|Add2~7 ));
// synopsys translate_off
defparam \ALU|Add2~6 .lut_mask = 16'h9617;
defparam \ALU|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~8 (
// Equation(s):
// \ALU|Add2~8_combout  = ((\LATCH_busA|out [4] $ (\LATCH_aluIn|imm_ [4] $ (!\ALU|Add2~7 )))) # (GND)
// \ALU|Add2~9  = CARRY((\LATCH_busA|out [4] & ((\LATCH_aluIn|imm_ [4]) # (!\ALU|Add2~7 ))) # (!\LATCH_busA|out [4] & (\LATCH_aluIn|imm_ [4] & !\ALU|Add2~7 )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~7 ),
	.combout(\ALU|Add2~8_combout ),
	.cout(\ALU|Add2~9 ));
// synopsys translate_off
defparam \ALU|Add2~8 .lut_mask = 16'h698E;
defparam \ALU|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~10 (
// Equation(s):
// \ALU|Add2~10_combout  = (\LATCH_busA|out [5] & ((\LATCH_aluIn|imm_ [5] & (\ALU|Add2~9  & VCC)) # (!\LATCH_aluIn|imm_ [5] & (!\ALU|Add2~9 )))) # (!\LATCH_busA|out [5] & ((\LATCH_aluIn|imm_ [5] & (!\ALU|Add2~9 )) # (!\LATCH_aluIn|imm_ [5] & ((\ALU|Add2~9 ) 
// # (GND)))))
// \ALU|Add2~11  = CARRY((\LATCH_busA|out [5] & (!\LATCH_aluIn|imm_ [5] & !\ALU|Add2~9 )) # (!\LATCH_busA|out [5] & ((!\ALU|Add2~9 ) # (!\LATCH_aluIn|imm_ [5]))))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_aluIn|imm_ [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~9 ),
	.combout(\ALU|Add2~10_combout ),
	.cout(\ALU|Add2~11 ));
// synopsys translate_off
defparam \ALU|Add2~10 .lut_mask = 16'h9617;
defparam \ALU|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~12 (
// Equation(s):
// \ALU|Add2~12_combout  = ((\LATCH_busA|out [6] $ (\LATCH_aluIn|imm_ [6] $ (!\ALU|Add2~11 )))) # (GND)
// \ALU|Add2~13  = CARRY((\LATCH_busA|out [6] & ((\LATCH_aluIn|imm_ [6]) # (!\ALU|Add2~11 ))) # (!\LATCH_busA|out [6] & (\LATCH_aluIn|imm_ [6] & !\ALU|Add2~11 )))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_aluIn|imm_ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~11 ),
	.combout(\ALU|Add2~12_combout ),
	.cout(\ALU|Add2~13 ));
// synopsys translate_off
defparam \ALU|Add2~12 .lut_mask = 16'h698E;
defparam \ALU|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~14 (
// Equation(s):
// \ALU|Add2~14_combout  = (\LATCH_busA|out [7] & ((\LATCH_aluIn|imm_ [7] & (\ALU|Add2~13  & VCC)) # (!\LATCH_aluIn|imm_ [7] & (!\ALU|Add2~13 )))) # (!\LATCH_busA|out [7] & ((\LATCH_aluIn|imm_ [7] & (!\ALU|Add2~13 )) # (!\LATCH_aluIn|imm_ [7] & 
// ((\ALU|Add2~13 ) # (GND)))))
// \ALU|Add2~15  = CARRY((\LATCH_busA|out [7] & (!\LATCH_aluIn|imm_ [7] & !\ALU|Add2~13 )) # (!\LATCH_busA|out [7] & ((!\ALU|Add2~13 ) # (!\LATCH_aluIn|imm_ [7]))))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_aluIn|imm_ [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~13 ),
	.combout(\ALU|Add2~14_combout ),
	.cout(\ALU|Add2~15 ));
// synopsys translate_off
defparam \ALU|Add2~14 .lut_mask = 16'h9617;
defparam \ALU|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~16 (
// Equation(s):
// \ALU|Add2~16_combout  = ((\LATCH_busA|out [8] $ (\LATCH_aluIn|imm_ [8] $ (!\ALU|Add2~15 )))) # (GND)
// \ALU|Add2~17  = CARRY((\LATCH_busA|out [8] & ((\LATCH_aluIn|imm_ [8]) # (!\ALU|Add2~15 ))) # (!\LATCH_busA|out [8] & (\LATCH_aluIn|imm_ [8] & !\ALU|Add2~15 )))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_aluIn|imm_ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~15 ),
	.combout(\ALU|Add2~16_combout ),
	.cout(\ALU|Add2~17 ));
// synopsys translate_off
defparam \ALU|Add2~16 .lut_mask = 16'h698E;
defparam \ALU|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~345 (
// Equation(s):
// \ALU|out[8]~345_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~344_combout ) # ((\ALU|Add2~16_combout  & !\ALU|out[17]~57_combout )))) # (!\ALU|Equal3~0_combout  & (((\ALU|Add2~16_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|out~344_combout ),
	.datac(\ALU|Add2~16_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~345_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~345 .lut_mask = 16'h88F8;
defparam \ALU|out[8]~345 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~346 (
// Equation(s):
// \ALU|out[8]~346_combout  = (\ALU|out[9]~326_combout ) # ((\ALU|out[8]~342_combout ) # ((\ALU|out[8]~343_combout ) # (\ALU|out[8]~345_combout )))

	.dataa(\ALU|out[9]~326_combout ),
	.datab(\ALU|out[8]~342_combout ),
	.datac(\ALU|out[8]~343_combout ),
	.datad(\ALU|out[8]~345_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~346_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~346 .lut_mask = 16'hFFFE;
defparam \ALU|out[8]~346 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~347 (
// Equation(s):
// \ALU|out[8]~347_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[8]~341_combout ) # (\ALU|out[8]~346_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[8]~338_combout ))

	.dataa(\ALU|out[8]~338_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[8]~341_combout ),
	.datad(\ALU|out[8]~346_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~347_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~347 .lut_mask = 16'hEEE2;
defparam \ALU|out[8]~347 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[8] (
	.clk(\clk~input_o ),
	.d(\ALU|out[8]~347_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[8] .is_wysiwyg = "true";
defparam \LATCH_busC|out[8] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][8] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~506 (
// Equation(s):
// \REG_BANK|outA[8]~506_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][8]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][8]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~506 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~507 (
// Equation(s):
// \REG_BANK|outA[8]~507_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[8]~506_combout  & ((\REG_BANK|banco[29][8]~q ))) # (!\REG_BANK|outA[8]~506_combout  & (\REG_BANK|banco[21][8]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[8]~506_combout ))))

	.dataa(\REG_BANK|banco[21][8]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[8]~506_combout ),
	.datad(\REG_BANK|banco[29][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~507 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~508 (
// Equation(s):
// \REG_BANK|outA[8]~508_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][8]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][8]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~508_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~508 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~508 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~509 (
// Equation(s):
// \REG_BANK|outA[8]~509_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[8]~508_combout  & ((\REG_BANK|banco[30][8]~q ))) # (!\REG_BANK|outA[8]~508_combout  & (\REG_BANK|banco[26][8]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[8]~508_combout ))))

	.dataa(\REG_BANK|banco[26][8]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[8]~508_combout ),
	.datad(\REG_BANK|banco[30][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~509_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~509 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~509 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~510 (
// Equation(s):
// \REG_BANK|outA[8]~510_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][8]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][8]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~510_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~510 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~511 (
// Equation(s):
// \REG_BANK|outA[8]~511_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[8]~510_combout  & ((\REG_BANK|banco[28][8]~q ))) # (!\REG_BANK|outA[8]~510_combout  & (\REG_BANK|banco[24][8]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[8]~510_combout ))))

	.dataa(\REG_BANK|banco[24][8]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[8]~510_combout ),
	.datad(\REG_BANK|banco[28][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~511_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~511 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~511 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~512 (
// Equation(s):
// \REG_BANK|outA[8]~512_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[8]~509_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[8]~511_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[8]~509_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[8]~511_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~512_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~512 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~512 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~513 (
// Equation(s):
// \REG_BANK|outA[8]~513_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][8]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][8]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~513_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~513 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~513 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~514 (
// Equation(s):
// \REG_BANK|outA[8]~514_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[8]~513_combout  & ((\REG_BANK|banco[31][8]~q ))) # (!\REG_BANK|outA[8]~513_combout  & (\REG_BANK|banco[23][8]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[8]~513_combout ))))

	.dataa(\REG_BANK|banco[23][8]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[8]~513_combout ),
	.datad(\REG_BANK|banco[31][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~514_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~514 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~514 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~515 (
// Equation(s):
// \REG_BANK|outA[8]~515_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[8]~512_combout  & ((\REG_BANK|outA[8]~514_combout ))) # (!\REG_BANK|outA[8]~512_combout  & (\REG_BANK|outA[8]~507_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[8]~512_combout ))))

	.dataa(\REG_BANK|outA[8]~507_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[8]~512_combout ),
	.datad(\REG_BANK|outA[8]~514_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~515_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~515 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~515 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~516 (
// Equation(s):
// \REG_BANK|outA[8]~516_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][8]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][8]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~516_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~516 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~516 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~517 (
// Equation(s):
// \REG_BANK|outA[8]~517_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[8]~516_combout  & ((\REG_BANK|banco[7][8]~q ))) # (!\REG_BANK|outA[8]~516_combout  & (\REG_BANK|banco[6][8]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[8]~516_combout ))))

	.dataa(\REG_BANK|banco[6][8]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[8]~516_combout ),
	.datad(\REG_BANK|banco[7][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~517_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~517 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~518 (
// Equation(s):
// \REG_BANK|outA[8]~518_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][8]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][8]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~518_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~518 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~519 (
// Equation(s):
// \REG_BANK|outA[8]~519_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[8]~518_combout  & ((\REG_BANK|banco[11][8]~q ))) # (!\REG_BANK|outA[8]~518_combout  & (\REG_BANK|banco[9][8]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[8]~518_combout ))))

	.dataa(\REG_BANK|banco[9][8]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[8]~518_combout ),
	.datad(\REG_BANK|banco[11][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~519_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~519 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~519 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~520 (
// Equation(s):
// \REG_BANK|outA[8]~520_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][8]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][8]~q ),
	.datac(\REG_BANK|banco[1][8]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~520_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~520 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[8]~520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~521 (
// Equation(s):
// \REG_BANK|outA[8]~521_combout  = (\REG_BANK|outA[8]~520_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][8]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[8]~520_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][8]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~521_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~521 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[8]~521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~522 (
// Equation(s):
// \REG_BANK|outA[8]~522_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[8]~519_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[8]~521_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[8]~519_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[8]~521_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~522_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~522 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~522 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~523 (
// Equation(s):
// \REG_BANK|outA[8]~523_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][8]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][8]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~523_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~523 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[8]~523 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~524 (
// Equation(s):
// \REG_BANK|outA[8]~524_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[8]~523_combout  & ((\REG_BANK|banco[15][8]~q ))) # (!\REG_BANK|outA[8]~523_combout  & (\REG_BANK|banco[14][8]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[8]~523_combout ))))

	.dataa(\REG_BANK|banco[14][8]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[8]~523_combout ),
	.datad(\REG_BANK|banco[15][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~524_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~524 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~524 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~525 (
// Equation(s):
// \REG_BANK|outA[8]~525_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[8]~522_combout  & ((\REG_BANK|outA[8]~524_combout ))) # (!\REG_BANK|outA[8]~522_combout  & (\REG_BANK|outA[8]~517_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[8]~522_combout ))))

	.dataa(\REG_BANK|outA[8]~517_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[8]~522_combout ),
	.datad(\REG_BANK|outA[8]~524_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~525_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~525 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[8]~525 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~526 (
// Equation(s):
// \REG_BANK|outA[8]~526_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[8]~515_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[8]~525_combout )))))

	.dataa(\REG_BANK|outA[8]~515_combout ),
	.datab(\REG_BANK|outA[8]~525_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~526_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~526 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[8]~526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[8]~527 (
// Equation(s):
// \REG_BANK|outA[8]~527_combout  = (\REG_BANK|outA[8]~526_combout ) # ((\IFU|pc [8] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[8]~526_combout ),
	.datab(\IFU|pc [8]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[8]~527_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[8]~527 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[8]~527 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[8] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[8]~527_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[8] .is_wysiwyg = "true";
defparam \LATCH_busA|out[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~18 (
// Equation(s):
// \ALU|Add2~18_combout  = (\LATCH_busA|out [9] & ((\LATCH_aluIn|imm_ [9] & (\ALU|Add2~17  & VCC)) # (!\LATCH_aluIn|imm_ [9] & (!\ALU|Add2~17 )))) # (!\LATCH_busA|out [9] & ((\LATCH_aluIn|imm_ [9] & (!\ALU|Add2~17 )) # (!\LATCH_aluIn|imm_ [9] & 
// ((\ALU|Add2~17 ) # (GND)))))
// \ALU|Add2~19  = CARRY((\LATCH_busA|out [9] & (!\LATCH_aluIn|imm_ [9] & !\ALU|Add2~17 )) # (!\LATCH_busA|out [9] & ((!\ALU|Add2~17 ) # (!\LATCH_aluIn|imm_ [9]))))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_aluIn|imm_ [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~17 ),
	.combout(\ALU|Add2~18_combout ),
	.cout(\ALU|Add2~19 ));
// synopsys translate_off
defparam \ALU|Add2~18 .lut_mask = 16'h9617;
defparam \ALU|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~20 (
// Equation(s):
// \ALU|Add2~20_combout  = ((\LATCH_busA|out [10] $ (\LATCH_aluIn|imm_ [10] $ (!\ALU|Add2~19 )))) # (GND)
// \ALU|Add2~21  = CARRY((\LATCH_busA|out [10] & ((\LATCH_aluIn|imm_ [10]) # (!\ALU|Add2~19 ))) # (!\LATCH_busA|out [10] & (\LATCH_aluIn|imm_ [10] & !\ALU|Add2~19 )))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_aluIn|imm_ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~19 ),
	.combout(\ALU|Add2~20_combout ),
	.cout(\ALU|Add2~21 ));
// synopsys translate_off
defparam \ALU|Add2~20 .lut_mask = 16'h698E;
defparam \ALU|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~353 (
// Equation(s):
// \ALU|out[10]~353_combout  = (\ALU|out[9]~326_combout ) # ((\ALU|out[10]~352_combout ) # ((\ALU|Add2~20_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[9]~326_combout ),
	.datab(\ALU|out[10]~352_combout ),
	.datac(\ALU|Add2~20_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~353_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~353 .lut_mask = 16'hEEFE;
defparam \ALU|out[10]~353 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~354 (
// Equation(s):
// \ALU|out[10]~354_combout  = (\ALU|out[10]~351_combout ) # ((\ALU|out[10]~353_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [10])))

	.dataa(\ALU|out[10]~351_combout ),
	.datab(\ALU|out[10]~353_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [10]),
	.cin(gnd),
	.combout(\ALU|out[10]~354_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~354 .lut_mask = 16'hFEEE;
defparam \ALU|out[10]~354 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~8 (
// Equation(s):
// \ALU|ShiftRight3~8_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [30])))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busA|out [30]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~8 .lut_mask = 16'hAAAC;
defparam \ALU|ShiftRight3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~9 (
// Equation(s):
// \ALU|ShiftRight3~9_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~8_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~2_combout )))

	.dataa(\ALU|ShiftRight3~8_combout ),
	.datab(\ALU|ShiftRight3~2_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~9 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~355 (
// Equation(s):
// \ALU|out[10]~355_combout  = (\ALU|ShiftRight2~3_combout  & ((\ALU|out[9]~175_combout ) # ((\ALU|ShiftRight3~9_combout  & \ALU|out[9]~181_combout )))) # (!\ALU|ShiftRight2~3_combout  & (\ALU|ShiftRight3~9_combout  & (\ALU|out[9]~181_combout )))

	.dataa(\ALU|ShiftRight2~3_combout ),
	.datab(\ALU|ShiftRight3~9_combout ),
	.datac(\ALU|out[9]~181_combout ),
	.datad(\ALU|out[9]~175_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~355_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~355 .lut_mask = 16'hEAC0;
defparam \ALU|out[10]~355 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~356 (
// Equation(s):
// \ALU|out[10]~356_combout  = (\ALU|out[10]~349_combout ) # ((\ALU|out[10]~354_combout ) # ((\ALU|out[10]~355_combout  & !\LATCH_aluIn|imm_ [3])))

	.dataa(\ALU|out[10]~349_combout ),
	.datab(\ALU|out[10]~354_combout ),
	.datac(\ALU|out[10]~355_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[10]~356_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~356 .lut_mask = 16'hEEFE;
defparam \ALU|out[10]~356 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~8 (
// Equation(s):
// \ALU|ShiftRight1~8_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~7_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~3_combout )))

	.dataa(\ALU|ShiftRight1~7_combout ),
	.datab(\ALU|ShiftRight0~3_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~8 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~10 (
// Equation(s):
// \ALU|ShiftRight1~10_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~4_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~9_combout )))

	.dataa(\ALU|ShiftRight0~4_combout ),
	.datab(\ALU|ShiftRight1~9_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~10 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~357 (
// Equation(s):
// \ALU|out[10]~357_combout  = (\ALU|out[9]~190_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftRight1~8_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~10_combout )))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|ShiftRight1~8_combout ),
	.datac(\ALU|ShiftRight1~10_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[10]~357_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~357 .lut_mask = 16'h88A0;
defparam \ALU|out[10]~357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~36 (
// Equation(s):
// \ALU|ShiftRight1~36_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~28_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~14_combout )))

	.dataa(\ALU|ShiftRight1~28_combout ),
	.datab(\ALU|ShiftRight0~14_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~36 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~54 (
// Equation(s):
// \ALU|ShiftRight1~54_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~29_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~16_combout )))

	.dataa(\ALU|ShiftRight1~29_combout ),
	.datab(\ALU|ShiftRight0~16_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~54 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~34 (
// Equation(s):
// \ALU|ShiftRight0~34_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight1~36_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~54_combout )))

	.dataa(\ALU|ShiftRight1~36_combout ),
	.datab(\ALU|ShiftRight1~54_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~34 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~358 (
// Equation(s):
// \ALU|out[10]~358_combout  = (\ALU|out[10]~357_combout ) # ((\ALU|ShiftRight0~34_combout  & !\ALU|out[9]~191_combout ))

	.dataa(\ALU|out[10]~357_combout ),
	.datab(\ALU|ShiftRight0~34_combout ),
	.datac(gnd),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~358_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~358 .lut_mask = 16'hAAEE;
defparam \ALU|out[10]~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~5 (
// Equation(s):
// \ALU|ShiftRight1~5_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [29])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [28])))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_busA|out [28]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~5 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~6 (
// Equation(s):
// \ALU|ShiftRight1~6_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~5_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~1_combout )))

	.dataa(\ALU|ShiftRight1~5_combout ),
	.datab(\ALU|ShiftRight0~1_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~6 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~2 (
// Equation(s):
// \ALU|ShiftRight0~2_combout  = (\LATCH_busB|out [2] & (((\ALU|ShiftRight1~4_combout  & !\LATCH_busB|out [1])))) # (!\LATCH_busB|out [2] & (\ALU|ShiftRight1~6_combout ))

	.dataa(\ALU|ShiftRight1~6_combout ),
	.datab(\ALU|ShiftRight1~4_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~2 .lut_mask = 16'h0ACA;
defparam \ALU|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~12 (
// Equation(s):
// \ALU|ShiftRight1~12_combout  = (\LATCH_busB|out [1] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [1] & ((\LATCH_busB|out [0] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [30])))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busA|out [30]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~12 .lut_mask = 16'hAAAC;
defparam \ALU|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~13 (
// Equation(s):
// \ALU|ShiftRight1~13_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight1~12_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~6_combout )))

	.dataa(\ALU|ShiftRight1~12_combout ),
	.datab(\ALU|ShiftRight1~6_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~13 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~359 (
// Equation(s):
// \ALU|out[10]~359_combout  = (\ALU|ShiftRight0~2_combout  & ((\ALU|out[9]~188_combout ) # ((\ALU|ShiftRight1~13_combout  & \ALU|out[9]~197_combout )))) # (!\ALU|ShiftRight0~2_combout  & (\ALU|ShiftRight1~13_combout  & (\ALU|out[9]~197_combout )))

	.dataa(\ALU|ShiftRight0~2_combout ),
	.datab(\ALU|ShiftRight1~13_combout ),
	.datac(\ALU|out[9]~197_combout ),
	.datad(\ALU|out[9]~188_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~359_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~359 .lut_mask = 16'hEAC0;
defparam \ALU|out[10]~359 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~360 (
// Equation(s):
// \ALU|out[10]~360_combout  = (\ALU|out[10]~358_combout ) # ((\ALU|out[10]~359_combout  & !\LATCH_busB|out [3]))

	.dataa(\ALU|out[10]~358_combout ),
	.datab(\ALU|out[10]~359_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[10]~360_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~360 .lut_mask = 16'hAAEE;
defparam \ALU|out[10]~360 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~0 (
// Equation(s):
// \REG_BANK|Mux53~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][10]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][10]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~1 (
// Equation(s):
// \REG_BANK|Mux53~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux53~0_combout  & ((\REG_BANK|banco[29][10]~q ))) # (!\REG_BANK|Mux53~0_combout  & (\REG_BANK|banco[21][10]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux53~0_combout ))))

	.dataa(\REG_BANK|banco[21][10]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux53~0_combout ),
	.datad(\REG_BANK|banco[29][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~2 (
// Equation(s):
// \REG_BANK|Mux53~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][10]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][10]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~3 (
// Equation(s):
// \REG_BANK|Mux53~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux53~2_combout  & ((\REG_BANK|banco[30][10]~q ))) # (!\REG_BANK|Mux53~2_combout  & (\REG_BANK|banco[26][10]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux53~2_combout ))))

	.dataa(\REG_BANK|banco[26][10]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux53~2_combout ),
	.datad(\REG_BANK|banco[30][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~4 (
// Equation(s):
// \REG_BANK|Mux53~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][10]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][10]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~5 (
// Equation(s):
// \REG_BANK|Mux53~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux53~4_combout  & ((\REG_BANK|banco[28][10]~q ))) # (!\REG_BANK|Mux53~4_combout  & (\REG_BANK|banco[24][10]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux53~4_combout ))))

	.dataa(\REG_BANK|banco[24][10]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux53~4_combout ),
	.datad(\REG_BANK|banco[28][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~6 (
// Equation(s):
// \REG_BANK|Mux53~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux53~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux53~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux53~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux53~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~7 (
// Equation(s):
// \REG_BANK|Mux53~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][10]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][10]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~8 (
// Equation(s):
// \REG_BANK|Mux53~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux53~7_combout  & ((\REG_BANK|banco[31][10]~q ))) # (!\REG_BANK|Mux53~7_combout  & (\REG_BANK|banco[23][10]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux53~7_combout ))))

	.dataa(\REG_BANK|banco[23][10]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux53~7_combout ),
	.datad(\REG_BANK|banco[31][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~9 (
// Equation(s):
// \REG_BANK|Mux53~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux53~6_combout  & ((\REG_BANK|Mux53~8_combout ))) # (!\REG_BANK|Mux53~6_combout  & (\REG_BANK|Mux53~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux53~6_combout ))))

	.dataa(\REG_BANK|Mux53~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux53~6_combout ),
	.datad(\REG_BANK|Mux53~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~10 (
// Equation(s):
// \REG_BANK|Mux53~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][10]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][10]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~11 (
// Equation(s):
// \REG_BANK|Mux53~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux53~10_combout  & ((\REG_BANK|banco[7][10]~q ))) # (!\REG_BANK|Mux53~10_combout  & (\REG_BANK|banco[6][10]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux53~10_combout ))))

	.dataa(\REG_BANK|banco[6][10]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux53~10_combout ),
	.datad(\REG_BANK|banco[7][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~12 (
// Equation(s):
// \REG_BANK|Mux53~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][10]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][10]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~13 (
// Equation(s):
// \REG_BANK|Mux53~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux53~12_combout  & ((\REG_BANK|banco[11][10]~q ))) # (!\REG_BANK|Mux53~12_combout  & (\REG_BANK|banco[9][10]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux53~12_combout ))))

	.dataa(\REG_BANK|banco[9][10]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux53~12_combout ),
	.datad(\REG_BANK|banco[11][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~14 (
// Equation(s):
// \REG_BANK|Mux53~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][10]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][10]~q ),
	.datac(\REG_BANK|banco[1][10]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~15 (
// Equation(s):
// \REG_BANK|Mux53~15_combout  = (\REG_BANK|Mux53~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][10]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux53~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][10]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~16 (
// Equation(s):
// \REG_BANK|Mux53~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux53~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux53~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux53~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux53~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~17 (
// Equation(s):
// \REG_BANK|Mux53~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][10]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][10]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~18 (
// Equation(s):
// \REG_BANK|Mux53~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux53~17_combout  & ((\REG_BANK|banco[15][10]~q ))) # (!\REG_BANK|Mux53~17_combout  & (\REG_BANK|banco[14][10]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux53~17_combout ))))

	.dataa(\REG_BANK|banco[14][10]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux53~17_combout ),
	.datad(\REG_BANK|banco[15][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~19 (
// Equation(s):
// \REG_BANK|Mux53~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux53~16_combout  & ((\REG_BANK|Mux53~18_combout ))) # (!\REG_BANK|Mux53~16_combout  & (\REG_BANK|Mux53~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux53~16_combout ))))

	.dataa(\REG_BANK|Mux53~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux53~16_combout ),
	.datad(\REG_BANK|Mux53~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux53~20 (
// Equation(s):
// \REG_BANK|Mux53~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux53~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux53~19_combout )))

	.dataa(\REG_BANK|Mux53~9_combout ),
	.datab(\REG_BANK|Mux53~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[10] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux53~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[10] .is_wysiwyg = "true";
defparam \LATCH_busB|out[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~361 (
// Equation(s):
// \ALU|out[10]~361_combout  = (\LATCH_busA|out [10] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [10]))))

	.dataa(\LATCH_busA|out [10]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [10]),
	.cin(gnd),
	.combout(\ALU|out[10]~361_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~361 .lut_mask = 16'hA888;
defparam \ALU|out[10]~361 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~0 (
// Equation(s):
// \REG_BANK|Mux54~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][9]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][9]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~1 (
// Equation(s):
// \REG_BANK|Mux54~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux54~0_combout  & ((\REG_BANK|banco[29][9]~q ))) # (!\REG_BANK|Mux54~0_combout  & (\REG_BANK|banco[25][9]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux54~0_combout ))))

	.dataa(\REG_BANK|banco[25][9]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux54~0_combout ),
	.datad(\REG_BANK|banco[29][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~2 (
// Equation(s):
// \REG_BANK|Mux54~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][9]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][9]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~3 (
// Equation(s):
// \REG_BANK|Mux54~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux54~2_combout  & ((\REG_BANK|banco[30][9]~q ))) # (!\REG_BANK|Mux54~2_combout  & (\REG_BANK|banco[22][9]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux54~2_combout ))))

	.dataa(\REG_BANK|banco[22][9]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux54~2_combout ),
	.datad(\REG_BANK|banco[30][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~4 (
// Equation(s):
// \REG_BANK|Mux54~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][9]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][9]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~5 (
// Equation(s):
// \REG_BANK|Mux54~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux54~4_combout  & ((\REG_BANK|banco[28][9]~q ))) # (!\REG_BANK|Mux54~4_combout  & (\REG_BANK|banco[20][9]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux54~4_combout ))))

	.dataa(\REG_BANK|banco[20][9]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux54~4_combout ),
	.datad(\REG_BANK|banco[28][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~6 (
// Equation(s):
// \REG_BANK|Mux54~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux54~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux54~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux54~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux54~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~7 (
// Equation(s):
// \REG_BANK|Mux54~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][9]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][9]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~8 (
// Equation(s):
// \REG_BANK|Mux54~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux54~7_combout  & ((\REG_BANK|banco[31][9]~q ))) # (!\REG_BANK|Mux54~7_combout  & (\REG_BANK|banco[27][9]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux54~7_combout ))))

	.dataa(\REG_BANK|banco[27][9]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux54~7_combout ),
	.datad(\REG_BANK|banco[31][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~9 (
// Equation(s):
// \REG_BANK|Mux54~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux54~6_combout  & ((\REG_BANK|Mux54~8_combout ))) # (!\REG_BANK|Mux54~6_combout  & (\REG_BANK|Mux54~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux54~6_combout ))))

	.dataa(\REG_BANK|Mux54~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux54~6_combout ),
	.datad(\REG_BANK|Mux54~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~10 (
// Equation(s):
// \REG_BANK|Mux54~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][9]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][9]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~11 (
// Equation(s):
// \REG_BANK|Mux54~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux54~10_combout  & ((\REG_BANK|banco[11][9]~q ))) # (!\REG_BANK|Mux54~10_combout  & (\REG_BANK|banco[9][9]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux54~10_combout ))))

	.dataa(\REG_BANK|banco[9][9]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux54~10_combout ),
	.datad(\REG_BANK|banco[11][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~12 (
// Equation(s):
// \REG_BANK|Mux54~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][9]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][9]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~13 (
// Equation(s):
// \REG_BANK|Mux54~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux54~12_combout  & ((\REG_BANK|banco[7][9]~q ))) # (!\REG_BANK|Mux54~12_combout  & (\REG_BANK|banco[6][9]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux54~12_combout ))))

	.dataa(\REG_BANK|banco[6][9]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux54~12_combout ),
	.datad(\REG_BANK|banco[7][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~14 (
// Equation(s):
// \REG_BANK|Mux54~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][9]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][9]~q ),
	.datac(\REG_BANK|banco[1][9]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~15 (
// Equation(s):
// \REG_BANK|Mux54~15_combout  = (\REG_BANK|Mux54~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][9]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux54~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][9]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~16 (
// Equation(s):
// \REG_BANK|Mux54~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux54~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux54~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux54~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux54~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~17 (
// Equation(s):
// \REG_BANK|Mux54~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][9]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][9]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][9]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~18 (
// Equation(s):
// \REG_BANK|Mux54~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux54~17_combout  & ((\REG_BANK|banco[15][9]~q ))) # (!\REG_BANK|Mux54~17_combout  & (\REG_BANK|banco[14][9]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux54~17_combout ))))

	.dataa(\REG_BANK|banco[14][9]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux54~17_combout ),
	.datad(\REG_BANK|banco[15][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~19 (
// Equation(s):
// \REG_BANK|Mux54~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux54~16_combout  & ((\REG_BANK|Mux54~18_combout ))) # (!\REG_BANK|Mux54~16_combout  & (\REG_BANK|Mux54~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux54~16_combout ))))

	.dataa(\REG_BANK|Mux54~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux54~16_combout ),
	.datad(\REG_BANK|Mux54~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux54~20 (
// Equation(s):
// \REG_BANK|Mux54~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux54~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux54~19_combout )))

	.dataa(\REG_BANK|Mux54~9_combout ),
	.datab(\REG_BANK|Mux54~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[9] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux54~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[9] .is_wysiwyg = "true";
defparam \LATCH_busB|out[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~18 (
// Equation(s):
// \ALU|Add1~18_combout  = (\LATCH_busB|out [9] & ((\LATCH_busA|out [9] & (!\ALU|Add1~17 )) # (!\LATCH_busA|out [9] & ((\ALU|Add1~17 ) # (GND))))) # (!\LATCH_busB|out [9] & ((\LATCH_busA|out [9] & (\ALU|Add1~17  & VCC)) # (!\LATCH_busA|out [9] & 
// (!\ALU|Add1~17 ))))
// \ALU|Add1~19  = CARRY((\LATCH_busB|out [9] & ((!\ALU|Add1~17 ) # (!\LATCH_busA|out [9]))) # (!\LATCH_busB|out [9] & (!\LATCH_busA|out [9] & !\ALU|Add1~17 )))

	.dataa(\LATCH_busB|out [9]),
	.datab(\LATCH_busA|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~17 ),
	.combout(\ALU|Add1~18_combout ),
	.cout(\ALU|Add1~19 ));
// synopsys translate_off
defparam \ALU|Add1~18 .lut_mask = 16'h692B;
defparam \ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~20 (
// Equation(s):
// \ALU|Add1~20_combout  = ((\LATCH_busB|out [10] $ (\LATCH_busA|out [10] $ (\ALU|Add1~19 )))) # (GND)
// \ALU|Add1~21  = CARRY((\LATCH_busB|out [10] & (\LATCH_busA|out [10] & !\ALU|Add1~19 )) # (!\LATCH_busB|out [10] & ((\LATCH_busA|out [10]) # (!\ALU|Add1~19 ))))

	.dataa(\LATCH_busB|out [10]),
	.datab(\LATCH_busA|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~19 ),
	.combout(\ALU|Add1~20_combout ),
	.cout(\ALU|Add1~21 ));
// synopsys translate_off
defparam \ALU|Add1~20 .lut_mask = 16'h964D;
defparam \ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = (\LATCH_busB|out [9] & ((\LATCH_busA|out [9] & (\ALU|Add0~17  & VCC)) # (!\LATCH_busA|out [9] & (!\ALU|Add0~17 )))) # (!\LATCH_busB|out [9] & ((\LATCH_busA|out [9] & (!\ALU|Add0~17 )) # (!\LATCH_busA|out [9] & ((\ALU|Add0~17 ) # 
// (GND)))))
// \ALU|Add0~19  = CARRY((\LATCH_busB|out [9] & (!\LATCH_busA|out [9] & !\ALU|Add0~17 )) # (!\LATCH_busB|out [9] & ((!\ALU|Add0~17 ) # (!\LATCH_busA|out [9]))))

	.dataa(\LATCH_busB|out [9]),
	.datab(\LATCH_busA|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~17 ),
	.combout(\ALU|Add0~18_combout ),
	.cout(\ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h9617;
defparam \ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~20 (
// Equation(s):
// \ALU|Add0~20_combout  = ((\LATCH_busB|out [10] $ (\LATCH_busA|out [10] $ (!\ALU|Add0~19 )))) # (GND)
// \ALU|Add0~21  = CARRY((\LATCH_busB|out [10] & ((\LATCH_busA|out [10]) # (!\ALU|Add0~19 ))) # (!\LATCH_busB|out [10] & (\LATCH_busA|out [10] & !\ALU|Add0~19 )))

	.dataa(\LATCH_busB|out [10]),
	.datab(\LATCH_busA|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~19 ),
	.combout(\ALU|Add0~20_combout ),
	.cout(\ALU|Add0~21 ));
// synopsys translate_off
defparam \ALU|Add0~20 .lut_mask = 16'h698E;
defparam \ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~362 (
// Equation(s):
// \ALU|out[10]~362_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~20_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~20_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~20_combout ),
	.datac(\ALU|Add0~20_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[10]~362_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~362 .lut_mask = 16'h88A0;
defparam \ALU|out[10]~362 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~363 (
// Equation(s):
// \ALU|out[10]~363_combout  = (\ALU|out[10]~362_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [10] $ (\LATCH_busB|out [10]))))

	.dataa(\ALU|out[10]~362_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [10]),
	.datad(\LATCH_busB|out [10]),
	.cin(gnd),
	.combout(\ALU|out[10]~363_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~363 .lut_mask = 16'hAEEA;
defparam \ALU|out[10]~363 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~364 (
// Equation(s):
// \ALU|out[10]~364_combout  = (\ALU|out[9]~618_combout ) # ((\ALU|out[10]~363_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [10])))

	.dataa(\ALU|out[9]~618_combout ),
	.datab(\ALU|out[10]~363_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [10]),
	.cin(gnd),
	.combout(\ALU|out[10]~364_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~364 .lut_mask = 16'hFEEE;
defparam \ALU|out[10]~364 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~17 (
// Equation(s):
// \ALU|ShiftLeft0~17_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~15_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~16_combout )))

	.dataa(\ALU|ShiftLeft0~15_combout ),
	.datab(\ALU|ShiftLeft0~16_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~17 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~7 (
// Equation(s):
// \ALU|ShiftLeft0~7_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [9])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [10])))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busA|out [10]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~7 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~8 (
// Equation(s):
// \ALU|ShiftLeft0~8_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~6_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~7_combout )))

	.dataa(\ALU|ShiftLeft0~6_combout ),
	.datab(\ALU|ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~8 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~83 (
// Equation(s):
// \ALU|ShiftLeft0~83_combout  = (\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftLeft0~8_combout ) # ((\ALU|ShiftLeft0~17_combout  & \ALU|out[24]~65_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftLeft0~17_combout  & (\ALU|out[24]~65_combout )))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftLeft0~17_combout ),
	.datac(\ALU|out[24]~65_combout ),
	.datad(\ALU|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~83 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~13 (
// Equation(s):
// \ALU|ShiftLeft0~13_combout  = (!\LATCH_busB|out [0] & ((\LATCH_busB|out [1] & (\LATCH_busA|out [0])) # (!\LATCH_busB|out [1] & ((\LATCH_busA|out [2])))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~13 .lut_mask = 16'h00AC;
defparam \ALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~14 (
// Equation(s):
// \ALU|ShiftLeft0~14_combout  = (\ALU|ShiftLeft0~13_combout ) # ((\LATCH_busA|out [1] & (\LATCH_busB|out [0] & !\LATCH_busB|out [1])))

	.dataa(\ALU|ShiftLeft0~13_combout ),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [0]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~14 .lut_mask = 16'hAAEA;
defparam \ALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~89 (
// Equation(s):
// \ALU|ShiftLeft0~89_combout  = (\ALU|ShiftLeft0~83_combout ) # ((\LATCH_busB|out [3] & (!\LATCH_busB|out [2] & \ALU|ShiftLeft0~14_combout )))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftLeft0~83_combout ),
	.datad(\ALU|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~89 .lut_mask = 16'hF2F0;
defparam \ALU|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~365 (
// Equation(s):
// \ALU|out[10]~365_combout  = (\ALU|out[10]~361_combout ) # ((\ALU|out[10]~364_combout ) # ((\ALU|out[14]~127_combout  & \ALU|ShiftLeft0~89_combout )))

	.dataa(\ALU|out[10]~361_combout ),
	.datab(\ALU|out[10]~364_combout ),
	.datac(\ALU|out[14]~127_combout ),
	.datad(\ALU|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~365_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~365 .lut_mask = 16'hFEEE;
defparam \ALU|out[10]~365 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[10]~366 (
// Equation(s):
// \ALU|out[10]~366_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|out[10]~356_combout )) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|out[10]~360_combout ) # (\ALU|out[10]~365_combout ))))

	.dataa(\ALU|out[10]~356_combout ),
	.datab(\ALU|out[10]~360_combout ),
	.datac(\ALU|out[10]~365_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[10]~366_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~366 .lut_mask = 16'hAAFC;
defparam \ALU|out[10]~366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[10] (
	.clk(\clk~input_o ),
	.d(\ALU|out[10]~366_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[10] .is_wysiwyg = "true";
defparam \LATCH_busC|out[10] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][10] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~462 (
// Equation(s):
// \REG_BANK|outA[10]~462_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][10]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][10]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~462_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~462 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~462 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~463 (
// Equation(s):
// \REG_BANK|outA[10]~463_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[10]~462_combout  & ((\REG_BANK|banco[29][10]~q ))) # (!\REG_BANK|outA[10]~462_combout  & (\REG_BANK|banco[21][10]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[10]~462_combout ))))

	.dataa(\REG_BANK|banco[21][10]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[10]~462_combout ),
	.datad(\REG_BANK|banco[29][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~463 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~464 (
// Equation(s):
// \REG_BANK|outA[10]~464_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][10]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][10]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~464 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~465 (
// Equation(s):
// \REG_BANK|outA[10]~465_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[10]~464_combout  & ((\REG_BANK|banco[30][10]~q ))) # (!\REG_BANK|outA[10]~464_combout  & (\REG_BANK|banco[26][10]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[10]~464_combout ))))

	.dataa(\REG_BANK|banco[26][10]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[10]~464_combout ),
	.datad(\REG_BANK|banco[30][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~465 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~466 (
// Equation(s):
// \REG_BANK|outA[10]~466_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][10]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][10]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~466 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~467 (
// Equation(s):
// \REG_BANK|outA[10]~467_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[10]~466_combout  & ((\REG_BANK|banco[28][10]~q ))) # (!\REG_BANK|outA[10]~466_combout  & (\REG_BANK|banco[24][10]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[10]~466_combout ))))

	.dataa(\REG_BANK|banco[24][10]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[10]~466_combout ),
	.datad(\REG_BANK|banco[28][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~467 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~468 (
// Equation(s):
// \REG_BANK|outA[10]~468_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[10]~465_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[10]~467_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[10]~465_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[10]~467_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~468 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~469 (
// Equation(s):
// \REG_BANK|outA[10]~469_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][10]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][10]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~469_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~469 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~469 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~470 (
// Equation(s):
// \REG_BANK|outA[10]~470_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[10]~469_combout  & ((\REG_BANK|banco[31][10]~q ))) # (!\REG_BANK|outA[10]~469_combout  & (\REG_BANK|banco[23][10]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[10]~469_combout ))))

	.dataa(\REG_BANK|banco[23][10]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[10]~469_combout ),
	.datad(\REG_BANK|banco[31][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~470 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~471 (
// Equation(s):
// \REG_BANK|outA[10]~471_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[10]~468_combout  & ((\REG_BANK|outA[10]~470_combout ))) # (!\REG_BANK|outA[10]~468_combout  & (\REG_BANK|outA[10]~463_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[10]~468_combout ))))

	.dataa(\REG_BANK|outA[10]~463_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[10]~468_combout ),
	.datad(\REG_BANK|outA[10]~470_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~471_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~471 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~471 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~472 (
// Equation(s):
// \REG_BANK|outA[10]~472_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][10]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][10]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~472_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~472 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~472 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~473 (
// Equation(s):
// \REG_BANK|outA[10]~473_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[10]~472_combout  & ((\REG_BANK|banco[7][10]~q ))) # (!\REG_BANK|outA[10]~472_combout  & (\REG_BANK|banco[6][10]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[10]~472_combout 
// ))))

	.dataa(\REG_BANK|banco[6][10]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[10]~472_combout ),
	.datad(\REG_BANK|banco[7][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~473_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~473 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~474 (
// Equation(s):
// \REG_BANK|outA[10]~474_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][10]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][10]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~474_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~474 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~474 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~475 (
// Equation(s):
// \REG_BANK|outA[10]~475_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[10]~474_combout  & ((\REG_BANK|banco[11][10]~q ))) # (!\REG_BANK|outA[10]~474_combout  & (\REG_BANK|banco[9][10]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[10]~474_combout 
// ))))

	.dataa(\REG_BANK|banco[9][10]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[10]~474_combout ),
	.datad(\REG_BANK|banco[11][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~475_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~475 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~475 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~476 (
// Equation(s):
// \REG_BANK|outA[10]~476_combout  = (\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0] & \REG_BANK|banco[1][10]~q ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[1][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~476_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~476 .lut_mask = 16'h6262;
defparam \REG_BANK|outA[10]~476 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~477 (
// Equation(s):
// \REG_BANK|outA[10]~477_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[10]~476_combout  & (\REG_BANK|banco[2][10]~q )) # (!\REG_BANK|outA[10]~476_combout  & ((\REG_BANK|banco[3][10]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[10]~476_combout 
// ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][10]~q ),
	.datac(\REG_BANK|banco[3][10]~q ),
	.datad(\REG_BANK|outA[10]~476_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~477_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~477 .lut_mask = 16'hDDA0;
defparam \REG_BANK|outA[10]~477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~478 (
// Equation(s):
// \REG_BANK|outA[10]~478_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[10]~475_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[10]~477_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[10]~475_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[10]~477_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~478_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~478 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~478 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~479 (
// Equation(s):
// \REG_BANK|outA[10]~479_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][10]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][10]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~479_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~479 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[10]~479 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~480 (
// Equation(s):
// \REG_BANK|outA[10]~480_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[10]~479_combout  & ((\REG_BANK|banco[15][10]~q ))) # (!\REG_BANK|outA[10]~479_combout  & (\REG_BANK|banco[14][10]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[10]~479_combout ))))

	.dataa(\REG_BANK|banco[14][10]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[10]~479_combout ),
	.datad(\REG_BANK|banco[15][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~480_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~480 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~481 (
// Equation(s):
// \REG_BANK|outA[10]~481_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[10]~478_combout  & ((\REG_BANK|outA[10]~480_combout ))) # (!\REG_BANK|outA[10]~478_combout  & (\REG_BANK|outA[10]~473_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[10]~478_combout ))))

	.dataa(\REG_BANK|outA[10]~473_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[10]~478_combout ),
	.datad(\REG_BANK|outA[10]~480_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~481_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~481 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[10]~481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~482 (
// Equation(s):
// \REG_BANK|outA[10]~482_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[10]~471_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[10]~481_combout )))))

	.dataa(\REG_BANK|outA[10]~471_combout ),
	.datab(\REG_BANK|outA[10]~481_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~482_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~482 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[10]~482 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[10]~483 (
// Equation(s):
// \REG_BANK|outA[10]~483_combout  = (\REG_BANK|outA[10]~482_combout ) # ((\IFU|pc [10] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[10]~482_combout ),
	.datab(\IFU|pc [10]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[10]~483_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[10]~483 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[10]~483 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[10] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[10]~483_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[10] .is_wysiwyg = "true";
defparam \LATCH_busA|out[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~33 (
// Equation(s):
// \ALU|ShiftLeft1~33_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [10])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [11])))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busA|out [11]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~33 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~35 (
// Equation(s):
// \ALU|ShiftLeft1~35_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [12])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [13])))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_busA|out [13]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~35 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~61 (
// Equation(s):
// \ALU|ShiftLeft1~61_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~33_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~35_combout )))

	.dataa(\ALU|ShiftLeft1~33_combout ),
	.datab(\ALU|ShiftLeft1~35_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~61 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~36 (
// Equation(s):
// \ALU|ShiftLeft1~36_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [14])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [15])))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~36 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~43 (
// Equation(s):
// \ALU|ShiftLeft1~43_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [16])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [17])))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~43 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~62 (
// Equation(s):
// \ALU|ShiftLeft1~62_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~36_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~43_combout )))

	.dataa(\ALU|ShiftLeft1~36_combout ),
	.datab(\ALU|ShiftLeft1~43_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~62 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~63 (
// Equation(s):
// \ALU|ShiftLeft1~63_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~61_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~62_combout )))

	.dataa(\ALU|ShiftLeft1~61_combout ),
	.datab(\ALU|ShiftLeft1~62_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~63 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~46 (
// Equation(s):
// \ALU|out[17]~46_combout  = (\LATCH_aluIn|imm_ [4]) # ((\LATCH_aluIn|imm_ [3]) # ((!\ALU|Equal0~5_combout ) # (!\ALU|Equal0~2_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~46 .lut_mask = 16'hEFFF;
defparam \ALU|out[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~26 (
// Equation(s):
// \ALU|ShiftLeft1~26_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [2])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [3])))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busA|out [3]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~26 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~28 (
// Equation(s):
// \ALU|ShiftLeft1~28_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [4])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [5])))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~28 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~64 (
// Equation(s):
// \ALU|ShiftLeft1~64_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~26_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~28_combout )))

	.dataa(\ALU|ShiftLeft1~26_combout ),
	.datab(\ALU|ShiftLeft1~28_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~64 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~29 (
// Equation(s):
// \ALU|ShiftLeft1~29_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [6])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [7])))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busA|out [7]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~29 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~32 (
// Equation(s):
// \ALU|ShiftLeft1~32_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [8])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [9])))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busA|out [9]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~32 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~65 (
// Equation(s):
// \ALU|ShiftLeft1~65_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~29_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~32_combout )))

	.dataa(\ALU|ShiftLeft1~29_combout ),
	.datab(\ALU|ShiftLeft1~32_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~65 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~157 (
// Equation(s):
// \ALU|out[17]~157_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~64_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~65_combout )))

	.dataa(\ALU|ShiftLeft1~64_combout ),
	.datab(\ALU|ShiftLeft1~65_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[17]~157_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~157 .lut_mask = 16'hAACC;
defparam \ALU|out[17]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~49 (
// Equation(s):
// \ALU|out[17]~49_combout  = (\ALU|Equal2~1_combout ) # ((\ALU|Equal1~0_combout  & (\ALU|Equal0~2_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~49 .lut_mask = 16'hAAEA;
defparam \ALU|out[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~158 (
// Equation(s):
// \ALU|out[17]~158_combout  = (\ALU|ShiftRight3~30_combout  & ((\ALU|out[17]~49_combout ) # ((\ALU|out[17]~157_combout  & \ALU|out[17]~51_combout )))) # (!\ALU|ShiftRight3~30_combout  & (\ALU|out[17]~157_combout  & (\ALU|out[17]~51_combout )))

	.dataa(\ALU|ShiftRight3~30_combout ),
	.datab(\ALU|out[17]~157_combout ),
	.datac(\ALU|out[17]~51_combout ),
	.datad(\ALU|out[17]~49_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~158_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~158 .lut_mask = 16'hEAC0;
defparam \ALU|out[17]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~159 (
// Equation(s):
// \ALU|out[17]~159_combout  = (\LATCH_aluIn|imm_ [17] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [17] & \ALU|Equal5~0_combout )))) # (!\LATCH_aluIn|imm_ [17] & (\ALU|Equal4~0_combout  & (\LATCH_busA|out [17])))

	.dataa(\LATCH_aluIn|imm_ [17]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [17]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~159_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~159 .lut_mask = 16'hE8C8;
defparam \ALU|out[17]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~160 (
// Equation(s):
// \ALU|out[17]~160_combout  = (\ALU|out[17]~158_combout ) # ((\ALU|out[17]~159_combout ) # ((\ALU|ShiftLeft1~63_combout  & !\ALU|out[17]~46_combout )))

	.dataa(\ALU|ShiftLeft1~63_combout ),
	.datab(\ALU|out[17]~46_combout ),
	.datac(\ALU|out[17]~158_combout ),
	.datad(\ALU|out[17]~159_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~160_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~160 .lut_mask = 16'hFFF2;
defparam \ALU|out[17]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~161 (
// Equation(s):
// \ALU|out[17]~161_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[17]~153_combout ) # ((\ALU|out[17]~156_combout ) # (\ALU|out[17]~160_combout ))))

	.dataa(\ALU|out[17]~153_combout ),
	.datab(\ALU|out[17]~156_combout ),
	.datac(\ALU|out[17]~44_combout ),
	.datad(\ALU|out[17]~160_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~161_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~161 .lut_mask = 16'hF0E0;
defparam \ALU|out[17]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~32 (
// Equation(s):
// \ALU|ShiftLeft0~32_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [10])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [11])))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busA|out [11]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~32 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~34 (
// Equation(s):
// \ALU|ShiftLeft0~34_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [12])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [13])))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_busA|out [13]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~34 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~67 (
// Equation(s):
// \ALU|ShiftLeft0~67_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~32_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~34_combout )))

	.dataa(\ALU|ShiftLeft0~32_combout ),
	.datab(\ALU|ShiftLeft0~34_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~67 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~69 (
// Equation(s):
// \ALU|ShiftLeft0~69_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~67_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~68_combout )))

	.dataa(\ALU|ShiftLeft0~67_combout ),
	.datab(\ALU|ShiftLeft0~68_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~69 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~26 (
// Equation(s):
// \ALU|ShiftRight0~26_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight0~24_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~25_combout )))

	.dataa(\ALU|ShiftRight0~24_combout ),
	.datab(\ALU|ShiftRight0~25_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~26 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~61 (
// Equation(s):
// \ALU|out[17]~61_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal0~2_combout  & (\LATCH_busB|out [3] & !\LATCH_busB|out [4])))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~61 .lut_mask = 16'h0080;
defparam \ALU|out[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~162 (
// Equation(s):
// \ALU|out[17]~162_combout  = (\ALU|ShiftLeft0~69_combout  & ((\ALU|Selector15~0_combout ) # ((\ALU|ShiftRight0~26_combout  & \ALU|out[17]~61_combout )))) # (!\ALU|ShiftLeft0~69_combout  & (\ALU|ShiftRight0~26_combout  & (\ALU|out[17]~61_combout )))

	.dataa(\ALU|ShiftLeft0~69_combout ),
	.datab(\ALU|ShiftRight0~26_combout ),
	.datac(\ALU|out[17]~61_combout ),
	.datad(\ALU|Selector15~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~162_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~162 .lut_mask = 16'hEAC0;
defparam \ALU|out[17]~162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~0 (
// Equation(s):
// \REG_BANK|Mux46~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][17]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][17]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~1 (
// Equation(s):
// \REG_BANK|Mux46~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux46~0_combout  & ((\REG_BANK|banco[29][17]~q ))) # (!\REG_BANK|Mux46~0_combout  & (\REG_BANK|banco[25][17]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux46~0_combout ))))

	.dataa(\REG_BANK|banco[25][17]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux46~0_combout ),
	.datad(\REG_BANK|banco[29][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~2 (
// Equation(s):
// \REG_BANK|Mux46~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][17]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][17]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~3 (
// Equation(s):
// \REG_BANK|Mux46~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux46~2_combout  & ((\REG_BANK|banco[30][17]~q ))) # (!\REG_BANK|Mux46~2_combout  & (\REG_BANK|banco[22][17]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux46~2_combout ))))

	.dataa(\REG_BANK|banco[22][17]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux46~2_combout ),
	.datad(\REG_BANK|banco[30][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~4 (
// Equation(s):
// \REG_BANK|Mux46~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][17]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][17]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~5 (
// Equation(s):
// \REG_BANK|Mux46~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux46~4_combout  & ((\REG_BANK|banco[28][17]~q ))) # (!\REG_BANK|Mux46~4_combout  & (\REG_BANK|banco[20][17]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux46~4_combout ))))

	.dataa(\REG_BANK|banco[20][17]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux46~4_combout ),
	.datad(\REG_BANK|banco[28][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~6 (
// Equation(s):
// \REG_BANK|Mux46~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux46~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux46~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux46~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux46~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~7 (
// Equation(s):
// \REG_BANK|Mux46~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][17]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][17]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~8 (
// Equation(s):
// \REG_BANK|Mux46~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux46~7_combout  & ((\REG_BANK|banco[31][17]~q ))) # (!\REG_BANK|Mux46~7_combout  & (\REG_BANK|banco[27][17]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux46~7_combout ))))

	.dataa(\REG_BANK|banco[27][17]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux46~7_combout ),
	.datad(\REG_BANK|banco[31][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~9 (
// Equation(s):
// \REG_BANK|Mux46~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux46~6_combout  & ((\REG_BANK|Mux46~8_combout ))) # (!\REG_BANK|Mux46~6_combout  & (\REG_BANK|Mux46~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux46~6_combout ))))

	.dataa(\REG_BANK|Mux46~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux46~6_combout ),
	.datad(\REG_BANK|Mux46~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~10 (
// Equation(s):
// \REG_BANK|Mux46~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][17]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][17]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~11 (
// Equation(s):
// \REG_BANK|Mux46~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux46~10_combout  & ((\REG_BANK|banco[11][17]~q ))) # (!\REG_BANK|Mux46~10_combout  & (\REG_BANK|banco[9][17]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux46~10_combout ))))

	.dataa(\REG_BANK|banco[9][17]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux46~10_combout ),
	.datad(\REG_BANK|banco[11][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~12 (
// Equation(s):
// \REG_BANK|Mux46~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][17]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][17]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~13 (
// Equation(s):
// \REG_BANK|Mux46~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux46~12_combout  & ((\REG_BANK|banco[7][17]~q ))) # (!\REG_BANK|Mux46~12_combout  & (\REG_BANK|banco[6][17]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux46~12_combout ))))

	.dataa(\REG_BANK|banco[6][17]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux46~12_combout ),
	.datad(\REG_BANK|banco[7][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~14 (
// Equation(s):
// \REG_BANK|Mux46~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][17]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][17]~q ),
	.datac(\REG_BANK|banco[1][17]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~15 (
// Equation(s):
// \REG_BANK|Mux46~15_combout  = (\REG_BANK|Mux46~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][17]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux46~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][17]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~16 (
// Equation(s):
// \REG_BANK|Mux46~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux46~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux46~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux46~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux46~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~17 (
// Equation(s):
// \REG_BANK|Mux46~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][17]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][17]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~18 (
// Equation(s):
// \REG_BANK|Mux46~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux46~17_combout  & ((\REG_BANK|banco[15][17]~q ))) # (!\REG_BANK|Mux46~17_combout  & (\REG_BANK|banco[14][17]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux46~17_combout ))))

	.dataa(\REG_BANK|banco[14][17]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux46~17_combout ),
	.datad(\REG_BANK|banco[15][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~19 (
// Equation(s):
// \REG_BANK|Mux46~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux46~16_combout  & ((\REG_BANK|Mux46~18_combout ))) # (!\REG_BANK|Mux46~16_combout  & (\REG_BANK|Mux46~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux46~16_combout ))))

	.dataa(\REG_BANK|Mux46~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux46~16_combout ),
	.datad(\REG_BANK|Mux46~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux46~20 (
// Equation(s):
// \REG_BANK|Mux46~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux46~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux46~19_combout )))

	.dataa(\REG_BANK|Mux46~9_combout ),
	.datab(\REG_BANK|Mux46~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[17] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux46~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[17] .is_wysiwyg = "true";
defparam \LATCH_busB|out[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~163 (
// Equation(s):
// \ALU|out[17]~163_combout  = (\LATCH_busA|out [17] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [17]))))

	.dataa(\LATCH_busA|out [17]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|out[17]~163_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~163 .lut_mask = 16'hA888;
defparam \ALU|out[17]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~29 (
// Equation(s):
// \ALU|ShiftRight0~29_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~19_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~28_combout )))

	.dataa(\ALU|ShiftRight1~19_combout ),
	.datab(\ALU|ShiftRight0~28_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~29 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~33 (
// Equation(s):
// \ALU|ShiftRight1~33_combout  = (\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight0~29_combout ) # ((\ALU|ShiftRight0~27_combout  & \ALU|out[24]~65_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftRight0~27_combout  & (\ALU|out[24]~65_combout )))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftRight0~27_combout ),
	.datac(\ALU|out[24]~65_combout ),
	.datad(\ALU|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~33 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~64 (
// Equation(s):
// \ALU|out[17]~64_combout  = (\ALU|Equal2~1_combout ) # ((\ALU|Equal1~0_combout  & (\ALU|Equal0~2_combout  & !\LATCH_busB|out [4])))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~64 .lut_mask = 16'hAAEA;
defparam \ALU|out[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~164 (
// Equation(s):
// \ALU|out[17]~164_combout  = (\ALU|out[17]~162_combout ) # ((\ALU|out[17]~163_combout ) # ((\ALU|ShiftRight1~33_combout  & \ALU|out[17]~64_combout )))

	.dataa(\ALU|out[17]~162_combout ),
	.datab(\ALU|out[17]~163_combout ),
	.datac(\ALU|ShiftRight1~33_combout ),
	.datad(\ALU|out[17]~64_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~164_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~164 .lut_mask = 16'hFEEE;
defparam \ALU|out[17]~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~67 (
// Equation(s):
// \ALU|out[17]~67_combout  = (\ALU|Equal0~2_combout  & (\ALU|Equal0~5_combout  & (\LATCH_busB|out [3] & !\LATCH_busB|out [4])))

	.dataa(\ALU|Equal0~2_combout ),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[17]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~67 .lut_mask = 16'h0080;
defparam \ALU|out[17]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~42 (
// Equation(s):
// \ALU|ShiftLeft0~42_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [6])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [7])))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busA|out [7]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~42 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~31 (
// Equation(s):
// \ALU|ShiftLeft0~31_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [8])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [9])))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busA|out [9]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~31 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~71 (
// Equation(s):
// \ALU|ShiftLeft0~71_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~42_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~31_combout )))

	.dataa(\ALU|ShiftLeft0~42_combout ),
	.datab(\ALU|ShiftLeft0~31_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~71 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~165 (
// Equation(s):
// \ALU|out[17]~165_combout  = (\ALU|out[17]~67_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftLeft0~70_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~71_combout )))))

	.dataa(\ALU|out[17]~67_combout ),
	.datab(\ALU|ShiftLeft0~70_combout ),
	.datac(\ALU|ShiftLeft0~71_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[17]~165_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~165 .lut_mask = 16'h88A0;
defparam \ALU|out[17]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~36 (
// Equation(s):
// \ALU|out[17]~36_combout  = (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & (\LATCH_busB|out [4] & !\LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|out[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~36 .lut_mask = 16'h0080;
defparam \ALU|out[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~166 (
// Equation(s):
// \ALU|out[17]~166_combout  = (\ALU|ShiftLeft0~38_combout  & (\ALU|ShiftLeft0~56_combout  & (\ALU|out[17]~36_combout  & !\LATCH_busB|out [1])))

	.dataa(\ALU|ShiftLeft0~38_combout ),
	.datab(\ALU|ShiftLeft0~56_combout ),
	.datac(\ALU|out[17]~36_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|out[17]~166_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~166 .lut_mask = 16'h0080;
defparam \ALU|out[17]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~167 (
// Equation(s):
// \ALU|out[17]~167_combout  = (\ALU|out[17]~165_combout ) # ((\ALU|out[17]~166_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [17])))

	.dataa(\ALU|out[17]~165_combout ),
	.datab(\ALU|out[17]~166_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|out[17]~167_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~167 .lut_mask = 16'hFEEE;
defparam \ALU|out[17]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~34 (
// Equation(s):
// \ALU|ShiftRight1~34_combout  = (\LATCH_busB|out [2] & ((\LATCH_busB|out [1] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~14_combout )))))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busA|out [31]),
	.datac(\ALU|ShiftRight1~14_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~34 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~35 (
// Equation(s):
// \ALU|ShiftRight1~35_combout  = (\ALU|ShiftRight1~34_combout ) # ((\ALU|ShiftRight0~25_combout  & !\LATCH_busB|out [2]))

	.dataa(\ALU|ShiftRight1~34_combout ),
	.datab(\ALU|ShiftRight0~25_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~35 .lut_mask = 16'hAAEE;
defparam \ALU|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~168 (
// Equation(s):
// \ALU|out[17]~168_combout  = (\ALU|Equal2~1_combout  & (\LATCH_busB|out [3] & \ALU|ShiftRight1~35_combout ))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftRight1~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[17]~168_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~168 .lut_mask = 16'h8080;
defparam \ALU|out[17]~168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~0 (
// Equation(s):
// \REG_BANK|Mux47~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][16]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][16]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~1 (
// Equation(s):
// \REG_BANK|Mux47~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux47~0_combout  & ((\REG_BANK|banco[29][16]~q ))) # (!\REG_BANK|Mux47~0_combout  & (\REG_BANK|banco[21][16]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux47~0_combout ))))

	.dataa(\REG_BANK|banco[21][16]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux47~0_combout ),
	.datad(\REG_BANK|banco[29][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~2 (
// Equation(s):
// \REG_BANK|Mux47~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][16]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][16]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~3 (
// Equation(s):
// \REG_BANK|Mux47~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux47~2_combout  & ((\REG_BANK|banco[30][16]~q ))) # (!\REG_BANK|Mux47~2_combout  & (\REG_BANK|banco[26][16]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux47~2_combout ))))

	.dataa(\REG_BANK|banco[26][16]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux47~2_combout ),
	.datad(\REG_BANK|banco[30][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~4 (
// Equation(s):
// \REG_BANK|Mux47~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][16]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][16]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~5 (
// Equation(s):
// \REG_BANK|Mux47~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux47~4_combout  & ((\REG_BANK|banco[28][16]~q ))) # (!\REG_BANK|Mux47~4_combout  & (\REG_BANK|banco[24][16]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux47~4_combout ))))

	.dataa(\REG_BANK|banco[24][16]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux47~4_combout ),
	.datad(\REG_BANK|banco[28][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~6 (
// Equation(s):
// \REG_BANK|Mux47~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux47~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux47~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux47~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux47~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~7 (
// Equation(s):
// \REG_BANK|Mux47~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][16]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][16]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~8 (
// Equation(s):
// \REG_BANK|Mux47~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux47~7_combout  & ((\REG_BANK|banco[31][16]~q ))) # (!\REG_BANK|Mux47~7_combout  & (\REG_BANK|banco[23][16]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux47~7_combout ))))

	.dataa(\REG_BANK|banco[23][16]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux47~7_combout ),
	.datad(\REG_BANK|banco[31][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~9 (
// Equation(s):
// \REG_BANK|Mux47~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux47~6_combout  & ((\REG_BANK|Mux47~8_combout ))) # (!\REG_BANK|Mux47~6_combout  & (\REG_BANK|Mux47~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux47~6_combout ))))

	.dataa(\REG_BANK|Mux47~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux47~6_combout ),
	.datad(\REG_BANK|Mux47~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~10 (
// Equation(s):
// \REG_BANK|Mux47~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][16]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][16]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~11 (
// Equation(s):
// \REG_BANK|Mux47~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux47~10_combout  & ((\REG_BANK|banco[7][16]~q ))) # (!\REG_BANK|Mux47~10_combout  & (\REG_BANK|banco[6][16]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux47~10_combout ))))

	.dataa(\REG_BANK|banco[6][16]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux47~10_combout ),
	.datad(\REG_BANK|banco[7][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~12 (
// Equation(s):
// \REG_BANK|Mux47~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][16]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][16]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~13 (
// Equation(s):
// \REG_BANK|Mux47~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux47~12_combout  & ((\REG_BANK|banco[11][16]~q ))) # (!\REG_BANK|Mux47~12_combout  & (\REG_BANK|banco[9][16]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux47~12_combout ))))

	.dataa(\REG_BANK|banco[9][16]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux47~12_combout ),
	.datad(\REG_BANK|banco[11][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~14 (
// Equation(s):
// \REG_BANK|Mux47~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][16]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][16]~q ),
	.datac(\REG_BANK|banco[1][16]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~15 (
// Equation(s):
// \REG_BANK|Mux47~15_combout  = (\REG_BANK|Mux47~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][16]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux47~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][16]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~16 (
// Equation(s):
// \REG_BANK|Mux47~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux47~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux47~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux47~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux47~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~17 (
// Equation(s):
// \REG_BANK|Mux47~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][16]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][16]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~18 (
// Equation(s):
// \REG_BANK|Mux47~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux47~17_combout  & ((\REG_BANK|banco[15][16]~q ))) # (!\REG_BANK|Mux47~17_combout  & (\REG_BANK|banco[14][16]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux47~17_combout ))))

	.dataa(\REG_BANK|banco[14][16]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux47~17_combout ),
	.datad(\REG_BANK|banco[15][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~19 (
// Equation(s):
// \REG_BANK|Mux47~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux47~16_combout  & ((\REG_BANK|Mux47~18_combout ))) # (!\REG_BANK|Mux47~16_combout  & (\REG_BANK|Mux47~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux47~16_combout ))))

	.dataa(\REG_BANK|Mux47~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux47~16_combout ),
	.datad(\REG_BANK|Mux47~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux47~20 (
// Equation(s):
// \REG_BANK|Mux47~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux47~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux47~19_combout )))

	.dataa(\REG_BANK|Mux47~9_combout ),
	.datab(\REG_BANK|Mux47~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[16] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux47~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[16] .is_wysiwyg = "true";
defparam \LATCH_busB|out[16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~0 (
// Equation(s):
// \REG_BANK|Mux48~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][15]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][15]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~1 (
// Equation(s):
// \REG_BANK|Mux48~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux48~0_combout  & ((\REG_BANK|banco[29][15]~q ))) # (!\REG_BANK|Mux48~0_combout  & (\REG_BANK|banco[25][15]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux48~0_combout ))))

	.dataa(\REG_BANK|banco[25][15]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux48~0_combout ),
	.datad(\REG_BANK|banco[29][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~2 (
// Equation(s):
// \REG_BANK|Mux48~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][15]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][15]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~3 (
// Equation(s):
// \REG_BANK|Mux48~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux48~2_combout  & ((\REG_BANK|banco[30][15]~q ))) # (!\REG_BANK|Mux48~2_combout  & (\REG_BANK|banco[22][15]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux48~2_combout ))))

	.dataa(\REG_BANK|banco[22][15]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux48~2_combout ),
	.datad(\REG_BANK|banco[30][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~4 (
// Equation(s):
// \REG_BANK|Mux48~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][15]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][15]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~5 (
// Equation(s):
// \REG_BANK|Mux48~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux48~4_combout  & ((\REG_BANK|banco[28][15]~q ))) # (!\REG_BANK|Mux48~4_combout  & (\REG_BANK|banco[20][15]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux48~4_combout ))))

	.dataa(\REG_BANK|banco[20][15]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux48~4_combout ),
	.datad(\REG_BANK|banco[28][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~6 (
// Equation(s):
// \REG_BANK|Mux48~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux48~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux48~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux48~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux48~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~7 (
// Equation(s):
// \REG_BANK|Mux48~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][15]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][15]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~8 (
// Equation(s):
// \REG_BANK|Mux48~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux48~7_combout  & ((\REG_BANK|banco[31][15]~q ))) # (!\REG_BANK|Mux48~7_combout  & (\REG_BANK|banco[27][15]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux48~7_combout ))))

	.dataa(\REG_BANK|banco[27][15]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux48~7_combout ),
	.datad(\REG_BANK|banco[31][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~9 (
// Equation(s):
// \REG_BANK|Mux48~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux48~6_combout  & ((\REG_BANK|Mux48~8_combout ))) # (!\REG_BANK|Mux48~6_combout  & (\REG_BANK|Mux48~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux48~6_combout ))))

	.dataa(\REG_BANK|Mux48~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux48~6_combout ),
	.datad(\REG_BANK|Mux48~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~10 (
// Equation(s):
// \REG_BANK|Mux48~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][15]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][15]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~11 (
// Equation(s):
// \REG_BANK|Mux48~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux48~10_combout  & ((\REG_BANK|banco[11][15]~q ))) # (!\REG_BANK|Mux48~10_combout  & (\REG_BANK|banco[9][15]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux48~10_combout ))))

	.dataa(\REG_BANK|banco[9][15]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux48~10_combout ),
	.datad(\REG_BANK|banco[11][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~12 (
// Equation(s):
// \REG_BANK|Mux48~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][15]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][15]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~13 (
// Equation(s):
// \REG_BANK|Mux48~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux48~12_combout  & ((\REG_BANK|banco[7][15]~q ))) # (!\REG_BANK|Mux48~12_combout  & (\REG_BANK|banco[6][15]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux48~12_combout ))))

	.dataa(\REG_BANK|banco[6][15]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux48~12_combout ),
	.datad(\REG_BANK|banco[7][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~14 (
// Equation(s):
// \REG_BANK|Mux48~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][15]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][15]~q ),
	.datac(\REG_BANK|banco[1][15]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~15 (
// Equation(s):
// \REG_BANK|Mux48~15_combout  = (\REG_BANK|Mux48~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][15]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux48~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][15]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~16 (
// Equation(s):
// \REG_BANK|Mux48~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux48~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux48~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux48~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux48~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~17 (
// Equation(s):
// \REG_BANK|Mux48~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][15]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][15]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][15]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~18 (
// Equation(s):
// \REG_BANK|Mux48~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux48~17_combout  & ((\REG_BANK|banco[15][15]~q ))) # (!\REG_BANK|Mux48~17_combout  & (\REG_BANK|banco[14][15]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux48~17_combout ))))

	.dataa(\REG_BANK|banco[14][15]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux48~17_combout ),
	.datad(\REG_BANK|banco[15][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~19 (
// Equation(s):
// \REG_BANK|Mux48~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux48~16_combout  & ((\REG_BANK|Mux48~18_combout ))) # (!\REG_BANK|Mux48~16_combout  & (\REG_BANK|Mux48~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux48~16_combout ))))

	.dataa(\REG_BANK|Mux48~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux48~16_combout ),
	.datad(\REG_BANK|Mux48~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux48~20 (
// Equation(s):
// \REG_BANK|Mux48~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux48~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux48~19_combout )))

	.dataa(\REG_BANK|Mux48~9_combout ),
	.datab(\REG_BANK|Mux48~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[15] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux48~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[15] .is_wysiwyg = "true";
defparam \LATCH_busB|out[15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~0 (
// Equation(s):
// \REG_BANK|Mux49~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][14]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][14]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~1 (
// Equation(s):
// \REG_BANK|Mux49~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux49~0_combout  & ((\REG_BANK|banco[29][14]~q ))) # (!\REG_BANK|Mux49~0_combout  & (\REG_BANK|banco[21][14]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux49~0_combout ))))

	.dataa(\REG_BANK|banco[21][14]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux49~0_combout ),
	.datad(\REG_BANK|banco[29][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~2 (
// Equation(s):
// \REG_BANK|Mux49~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][14]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][14]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~3 (
// Equation(s):
// \REG_BANK|Mux49~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux49~2_combout  & ((\REG_BANK|banco[30][14]~q ))) # (!\REG_BANK|Mux49~2_combout  & (\REG_BANK|banco[26][14]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux49~2_combout ))))

	.dataa(\REG_BANK|banco[26][14]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux49~2_combout ),
	.datad(\REG_BANK|banco[30][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~4 (
// Equation(s):
// \REG_BANK|Mux49~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][14]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][14]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~5 (
// Equation(s):
// \REG_BANK|Mux49~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux49~4_combout  & ((\REG_BANK|banco[28][14]~q ))) # (!\REG_BANK|Mux49~4_combout  & (\REG_BANK|banco[24][14]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux49~4_combout ))))

	.dataa(\REG_BANK|banco[24][14]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux49~4_combout ),
	.datad(\REG_BANK|banco[28][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~6 (
// Equation(s):
// \REG_BANK|Mux49~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux49~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux49~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux49~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux49~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~7 (
// Equation(s):
// \REG_BANK|Mux49~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][14]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][14]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~8 (
// Equation(s):
// \REG_BANK|Mux49~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux49~7_combout  & ((\REG_BANK|banco[31][14]~q ))) # (!\REG_BANK|Mux49~7_combout  & (\REG_BANK|banco[23][14]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux49~7_combout ))))

	.dataa(\REG_BANK|banco[23][14]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux49~7_combout ),
	.datad(\REG_BANK|banco[31][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~9 (
// Equation(s):
// \REG_BANK|Mux49~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux49~6_combout  & ((\REG_BANK|Mux49~8_combout ))) # (!\REG_BANK|Mux49~6_combout  & (\REG_BANK|Mux49~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux49~6_combout ))))

	.dataa(\REG_BANK|Mux49~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux49~6_combout ),
	.datad(\REG_BANK|Mux49~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~10 (
// Equation(s):
// \REG_BANK|Mux49~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][14]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][14]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~11 (
// Equation(s):
// \REG_BANK|Mux49~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux49~10_combout  & ((\REG_BANK|banco[7][14]~q ))) # (!\REG_BANK|Mux49~10_combout  & (\REG_BANK|banco[6][14]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux49~10_combout ))))

	.dataa(\REG_BANK|banco[6][14]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux49~10_combout ),
	.datad(\REG_BANK|banco[7][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~12 (
// Equation(s):
// \REG_BANK|Mux49~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][14]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][14]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~13 (
// Equation(s):
// \REG_BANK|Mux49~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux49~12_combout  & ((\REG_BANK|banco[11][14]~q ))) # (!\REG_BANK|Mux49~12_combout  & (\REG_BANK|banco[9][14]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux49~12_combout ))))

	.dataa(\REG_BANK|banco[9][14]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux49~12_combout ),
	.datad(\REG_BANK|banco[11][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~14 (
// Equation(s):
// \REG_BANK|Mux49~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][14]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][14]~q ),
	.datac(\REG_BANK|banco[1][14]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~15 (
// Equation(s):
// \REG_BANK|Mux49~15_combout  = (\REG_BANK|Mux49~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][14]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux49~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][14]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~16 (
// Equation(s):
// \REG_BANK|Mux49~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux49~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux49~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux49~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux49~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~17 (
// Equation(s):
// \REG_BANK|Mux49~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][14]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][14]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~18 (
// Equation(s):
// \REG_BANK|Mux49~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux49~17_combout  & ((\REG_BANK|banco[15][14]~q ))) # (!\REG_BANK|Mux49~17_combout  & (\REG_BANK|banco[14][14]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux49~17_combout ))))

	.dataa(\REG_BANK|banco[14][14]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux49~17_combout ),
	.datad(\REG_BANK|banco[15][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~19 (
// Equation(s):
// \REG_BANK|Mux49~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux49~16_combout  & ((\REG_BANK|Mux49~18_combout ))) # (!\REG_BANK|Mux49~16_combout  & (\REG_BANK|Mux49~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux49~16_combout ))))

	.dataa(\REG_BANK|Mux49~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux49~16_combout ),
	.datad(\REG_BANK|Mux49~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux49~20 (
// Equation(s):
// \REG_BANK|Mux49~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux49~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux49~19_combout )))

	.dataa(\REG_BANK|Mux49~9_combout ),
	.datab(\REG_BANK|Mux49~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[14] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux49~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[14] .is_wysiwyg = "true";
defparam \LATCH_busB|out[14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~0 (
// Equation(s):
// \REG_BANK|Mux50~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][13]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][13]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~1 (
// Equation(s):
// \REG_BANK|Mux50~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux50~0_combout  & ((\REG_BANK|banco[29][13]~q ))) # (!\REG_BANK|Mux50~0_combout  & (\REG_BANK|banco[25][13]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux50~0_combout ))))

	.dataa(\REG_BANK|banco[25][13]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux50~0_combout ),
	.datad(\REG_BANK|banco[29][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~2 (
// Equation(s):
// \REG_BANK|Mux50~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][13]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][13]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~3 (
// Equation(s):
// \REG_BANK|Mux50~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux50~2_combout  & ((\REG_BANK|banco[30][13]~q ))) # (!\REG_BANK|Mux50~2_combout  & (\REG_BANK|banco[22][13]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux50~2_combout ))))

	.dataa(\REG_BANK|banco[22][13]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux50~2_combout ),
	.datad(\REG_BANK|banco[30][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~4 (
// Equation(s):
// \REG_BANK|Mux50~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][13]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][13]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~5 (
// Equation(s):
// \REG_BANK|Mux50~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux50~4_combout  & ((\REG_BANK|banco[28][13]~q ))) # (!\REG_BANK|Mux50~4_combout  & (\REG_BANK|banco[20][13]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux50~4_combout ))))

	.dataa(\REG_BANK|banco[20][13]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux50~4_combout ),
	.datad(\REG_BANK|banco[28][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~6 (
// Equation(s):
// \REG_BANK|Mux50~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux50~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux50~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux50~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux50~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~7 (
// Equation(s):
// \REG_BANK|Mux50~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][13]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][13]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~8 (
// Equation(s):
// \REG_BANK|Mux50~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux50~7_combout  & ((\REG_BANK|banco[31][13]~q ))) # (!\REG_BANK|Mux50~7_combout  & (\REG_BANK|banco[27][13]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux50~7_combout ))))

	.dataa(\REG_BANK|banco[27][13]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux50~7_combout ),
	.datad(\REG_BANK|banco[31][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~9 (
// Equation(s):
// \REG_BANK|Mux50~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux50~6_combout  & ((\REG_BANK|Mux50~8_combout ))) # (!\REG_BANK|Mux50~6_combout  & (\REG_BANK|Mux50~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux50~6_combout ))))

	.dataa(\REG_BANK|Mux50~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux50~6_combout ),
	.datad(\REG_BANK|Mux50~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~10 (
// Equation(s):
// \REG_BANK|Mux50~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][13]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][13]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~11 (
// Equation(s):
// \REG_BANK|Mux50~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux50~10_combout  & ((\REG_BANK|banco[11][13]~q ))) # (!\REG_BANK|Mux50~10_combout  & (\REG_BANK|banco[9][13]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux50~10_combout ))))

	.dataa(\REG_BANK|banco[9][13]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux50~10_combout ),
	.datad(\REG_BANK|banco[11][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~12 (
// Equation(s):
// \REG_BANK|Mux50~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][13]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][13]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~13 (
// Equation(s):
// \REG_BANK|Mux50~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux50~12_combout  & ((\REG_BANK|banco[7][13]~q ))) # (!\REG_BANK|Mux50~12_combout  & (\REG_BANK|banco[6][13]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux50~12_combout ))))

	.dataa(\REG_BANK|banco[6][13]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux50~12_combout ),
	.datad(\REG_BANK|banco[7][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~14 (
// Equation(s):
// \REG_BANK|Mux50~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][13]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][13]~q ),
	.datac(\REG_BANK|banco[1][13]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~15 (
// Equation(s):
// \REG_BANK|Mux50~15_combout  = (\REG_BANK|Mux50~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][13]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux50~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][13]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~16 (
// Equation(s):
// \REG_BANK|Mux50~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux50~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux50~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux50~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux50~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~17 (
// Equation(s):
// \REG_BANK|Mux50~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][13]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][13]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~18 (
// Equation(s):
// \REG_BANK|Mux50~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux50~17_combout  & ((\REG_BANK|banco[15][13]~q ))) # (!\REG_BANK|Mux50~17_combout  & (\REG_BANK|banco[14][13]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux50~17_combout ))))

	.dataa(\REG_BANK|banco[14][13]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux50~17_combout ),
	.datad(\REG_BANK|banco[15][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~19 (
// Equation(s):
// \REG_BANK|Mux50~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux50~16_combout  & ((\REG_BANK|Mux50~18_combout ))) # (!\REG_BANK|Mux50~16_combout  & (\REG_BANK|Mux50~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux50~16_combout ))))

	.dataa(\REG_BANK|Mux50~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux50~16_combout ),
	.datad(\REG_BANK|Mux50~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux50~20 (
// Equation(s):
// \REG_BANK|Mux50~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux50~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux50~19_combout )))

	.dataa(\REG_BANK|Mux50~9_combout ),
	.datab(\REG_BANK|Mux50~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[13] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux50~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[13] .is_wysiwyg = "true";
defparam \LATCH_busB|out[13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~0 (
// Equation(s):
// \REG_BANK|Mux51~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][12]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][12]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~1 (
// Equation(s):
// \REG_BANK|Mux51~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux51~0_combout  & ((\REG_BANK|banco[29][12]~q ))) # (!\REG_BANK|Mux51~0_combout  & (\REG_BANK|banco[21][12]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux51~0_combout ))))

	.dataa(\REG_BANK|banco[21][12]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux51~0_combout ),
	.datad(\REG_BANK|banco[29][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~2 (
// Equation(s):
// \REG_BANK|Mux51~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][12]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][12]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~3 (
// Equation(s):
// \REG_BANK|Mux51~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux51~2_combout  & ((\REG_BANK|banco[30][12]~q ))) # (!\REG_BANK|Mux51~2_combout  & (\REG_BANK|banco[26][12]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux51~2_combout ))))

	.dataa(\REG_BANK|banco[26][12]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux51~2_combout ),
	.datad(\REG_BANK|banco[30][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~4 (
// Equation(s):
// \REG_BANK|Mux51~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][12]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][12]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~5 (
// Equation(s):
// \REG_BANK|Mux51~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux51~4_combout  & ((\REG_BANK|banco[28][12]~q ))) # (!\REG_BANK|Mux51~4_combout  & (\REG_BANK|banco[24][12]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux51~4_combout ))))

	.dataa(\REG_BANK|banco[24][12]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux51~4_combout ),
	.datad(\REG_BANK|banco[28][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~6 (
// Equation(s):
// \REG_BANK|Mux51~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux51~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux51~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux51~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux51~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~7 (
// Equation(s):
// \REG_BANK|Mux51~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][12]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][12]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~8 (
// Equation(s):
// \REG_BANK|Mux51~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux51~7_combout  & ((\REG_BANK|banco[31][12]~q ))) # (!\REG_BANK|Mux51~7_combout  & (\REG_BANK|banco[23][12]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux51~7_combout ))))

	.dataa(\REG_BANK|banco[23][12]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux51~7_combout ),
	.datad(\REG_BANK|banco[31][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~9 (
// Equation(s):
// \REG_BANK|Mux51~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux51~6_combout  & ((\REG_BANK|Mux51~8_combout ))) # (!\REG_BANK|Mux51~6_combout  & (\REG_BANK|Mux51~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux51~6_combout ))))

	.dataa(\REG_BANK|Mux51~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux51~6_combout ),
	.datad(\REG_BANK|Mux51~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~10 (
// Equation(s):
// \REG_BANK|Mux51~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][12]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][12]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~11 (
// Equation(s):
// \REG_BANK|Mux51~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux51~10_combout  & ((\REG_BANK|banco[7][12]~q ))) # (!\REG_BANK|Mux51~10_combout  & (\REG_BANK|banco[6][12]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux51~10_combout ))))

	.dataa(\REG_BANK|banco[6][12]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux51~10_combout ),
	.datad(\REG_BANK|banco[7][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~12 (
// Equation(s):
// \REG_BANK|Mux51~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][12]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][12]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~13 (
// Equation(s):
// \REG_BANK|Mux51~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux51~12_combout  & ((\REG_BANK|banco[11][12]~q ))) # (!\REG_BANK|Mux51~12_combout  & (\REG_BANK|banco[9][12]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux51~12_combout ))))

	.dataa(\REG_BANK|banco[9][12]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux51~12_combout ),
	.datad(\REG_BANK|banco[11][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~14 (
// Equation(s):
// \REG_BANK|Mux51~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][12]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][12]~q ),
	.datac(\REG_BANK|banco[1][12]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~15 (
// Equation(s):
// \REG_BANK|Mux51~15_combout  = (\REG_BANK|Mux51~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][12]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux51~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][12]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~16 (
// Equation(s):
// \REG_BANK|Mux51~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux51~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux51~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux51~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux51~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~17 (
// Equation(s):
// \REG_BANK|Mux51~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][12]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][12]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][12]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~18 (
// Equation(s):
// \REG_BANK|Mux51~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux51~17_combout  & ((\REG_BANK|banco[15][12]~q ))) # (!\REG_BANK|Mux51~17_combout  & (\REG_BANK|banco[14][12]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux51~17_combout ))))

	.dataa(\REG_BANK|banco[14][12]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux51~17_combout ),
	.datad(\REG_BANK|banco[15][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~19 (
// Equation(s):
// \REG_BANK|Mux51~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux51~16_combout  & ((\REG_BANK|Mux51~18_combout ))) # (!\REG_BANK|Mux51~16_combout  & (\REG_BANK|Mux51~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux51~16_combout ))))

	.dataa(\REG_BANK|Mux51~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux51~16_combout ),
	.datad(\REG_BANK|Mux51~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux51~20 (
// Equation(s):
// \REG_BANK|Mux51~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux51~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux51~19_combout )))

	.dataa(\REG_BANK|Mux51~9_combout ),
	.datab(\REG_BANK|Mux51~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[12] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux51~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[12] .is_wysiwyg = "true";
defparam \LATCH_busB|out[12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~0 (
// Equation(s):
// \REG_BANK|Mux52~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][11]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][11]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~1 (
// Equation(s):
// \REG_BANK|Mux52~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux52~0_combout  & ((\REG_BANK|banco[29][11]~q ))) # (!\REG_BANK|Mux52~0_combout  & (\REG_BANK|banco[25][11]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux52~0_combout ))))

	.dataa(\REG_BANK|banco[25][11]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux52~0_combout ),
	.datad(\REG_BANK|banco[29][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~2 (
// Equation(s):
// \REG_BANK|Mux52~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][11]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][11]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~3 (
// Equation(s):
// \REG_BANK|Mux52~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux52~2_combout  & ((\REG_BANK|banco[30][11]~q ))) # (!\REG_BANK|Mux52~2_combout  & (\REG_BANK|banco[22][11]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux52~2_combout ))))

	.dataa(\REG_BANK|banco[22][11]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux52~2_combout ),
	.datad(\REG_BANK|banco[30][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~4 (
// Equation(s):
// \REG_BANK|Mux52~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][11]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][11]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~5 (
// Equation(s):
// \REG_BANK|Mux52~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux52~4_combout  & ((\REG_BANK|banco[28][11]~q ))) # (!\REG_BANK|Mux52~4_combout  & (\REG_BANK|banco[20][11]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux52~4_combout ))))

	.dataa(\REG_BANK|banco[20][11]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux52~4_combout ),
	.datad(\REG_BANK|banco[28][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~6 (
// Equation(s):
// \REG_BANK|Mux52~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux52~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux52~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux52~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux52~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~7 (
// Equation(s):
// \REG_BANK|Mux52~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][11]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][11]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~8 (
// Equation(s):
// \REG_BANK|Mux52~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux52~7_combout  & ((\REG_BANK|banco[31][11]~q ))) # (!\REG_BANK|Mux52~7_combout  & (\REG_BANK|banco[27][11]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux52~7_combout ))))

	.dataa(\REG_BANK|banco[27][11]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux52~7_combout ),
	.datad(\REG_BANK|banco[31][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~9 (
// Equation(s):
// \REG_BANK|Mux52~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux52~6_combout  & ((\REG_BANK|Mux52~8_combout ))) # (!\REG_BANK|Mux52~6_combout  & (\REG_BANK|Mux52~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux52~6_combout ))))

	.dataa(\REG_BANK|Mux52~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux52~6_combout ),
	.datad(\REG_BANK|Mux52~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~10 (
// Equation(s):
// \REG_BANK|Mux52~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][11]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][11]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~11 (
// Equation(s):
// \REG_BANK|Mux52~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux52~10_combout  & ((\REG_BANK|banco[11][11]~q ))) # (!\REG_BANK|Mux52~10_combout  & (\REG_BANK|banco[9][11]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux52~10_combout ))))

	.dataa(\REG_BANK|banco[9][11]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux52~10_combout ),
	.datad(\REG_BANK|banco[11][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~12 (
// Equation(s):
// \REG_BANK|Mux52~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][11]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][11]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~13 (
// Equation(s):
// \REG_BANK|Mux52~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux52~12_combout  & ((\REG_BANK|banco[7][11]~q ))) # (!\REG_BANK|Mux52~12_combout  & (\REG_BANK|banco[6][11]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux52~12_combout ))))

	.dataa(\REG_BANK|banco[6][11]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux52~12_combout ),
	.datad(\REG_BANK|banco[7][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~14 (
// Equation(s):
// \REG_BANK|Mux52~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][11]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][11]~q ),
	.datac(\REG_BANK|banco[1][11]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~15 (
// Equation(s):
// \REG_BANK|Mux52~15_combout  = (\REG_BANK|Mux52~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][11]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux52~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][11]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~16 (
// Equation(s):
// \REG_BANK|Mux52~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux52~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux52~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux52~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux52~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~17 (
// Equation(s):
// \REG_BANK|Mux52~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][11]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][11]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~18 (
// Equation(s):
// \REG_BANK|Mux52~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux52~17_combout  & ((\REG_BANK|banco[15][11]~q ))) # (!\REG_BANK|Mux52~17_combout  & (\REG_BANK|banco[14][11]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux52~17_combout ))))

	.dataa(\REG_BANK|banco[14][11]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux52~17_combout ),
	.datad(\REG_BANK|banco[15][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~19 (
// Equation(s):
// \REG_BANK|Mux52~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux52~16_combout  & ((\REG_BANK|Mux52~18_combout ))) # (!\REG_BANK|Mux52~16_combout  & (\REG_BANK|Mux52~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux52~16_combout ))))

	.dataa(\REG_BANK|Mux52~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux52~16_combout ),
	.datad(\REG_BANK|Mux52~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux52~20 (
// Equation(s):
// \REG_BANK|Mux52~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux52~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux52~19_combout )))

	.dataa(\REG_BANK|Mux52~9_combout ),
	.datab(\REG_BANK|Mux52~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[11] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux52~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[11] .is_wysiwyg = "true";
defparam \LATCH_busB|out[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~22 (
// Equation(s):
// \ALU|Add1~22_combout  = (\LATCH_busB|out [11] & ((\LATCH_busA|out [11] & (!\ALU|Add1~21 )) # (!\LATCH_busA|out [11] & ((\ALU|Add1~21 ) # (GND))))) # (!\LATCH_busB|out [11] & ((\LATCH_busA|out [11] & (\ALU|Add1~21  & VCC)) # (!\LATCH_busA|out [11] & 
// (!\ALU|Add1~21 ))))
// \ALU|Add1~23  = CARRY((\LATCH_busB|out [11] & ((!\ALU|Add1~21 ) # (!\LATCH_busA|out [11]))) # (!\LATCH_busB|out [11] & (!\LATCH_busA|out [11] & !\ALU|Add1~21 )))

	.dataa(\LATCH_busB|out [11]),
	.datab(\LATCH_busA|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~21 ),
	.combout(\ALU|Add1~22_combout ),
	.cout(\ALU|Add1~23 ));
// synopsys translate_off
defparam \ALU|Add1~22 .lut_mask = 16'h692B;
defparam \ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~24 (
// Equation(s):
// \ALU|Add1~24_combout  = ((\LATCH_busB|out [12] $ (\LATCH_busA|out [12] $ (\ALU|Add1~23 )))) # (GND)
// \ALU|Add1~25  = CARRY((\LATCH_busB|out [12] & (\LATCH_busA|out [12] & !\ALU|Add1~23 )) # (!\LATCH_busB|out [12] & ((\LATCH_busA|out [12]) # (!\ALU|Add1~23 ))))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~23 ),
	.combout(\ALU|Add1~24_combout ),
	.cout(\ALU|Add1~25 ));
// synopsys translate_off
defparam \ALU|Add1~24 .lut_mask = 16'h964D;
defparam \ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~26 (
// Equation(s):
// \ALU|Add1~26_combout  = (\LATCH_busB|out [13] & ((\LATCH_busA|out [13] & (!\ALU|Add1~25 )) # (!\LATCH_busA|out [13] & ((\ALU|Add1~25 ) # (GND))))) # (!\LATCH_busB|out [13] & ((\LATCH_busA|out [13] & (\ALU|Add1~25  & VCC)) # (!\LATCH_busA|out [13] & 
// (!\ALU|Add1~25 ))))
// \ALU|Add1~27  = CARRY((\LATCH_busB|out [13] & ((!\ALU|Add1~25 ) # (!\LATCH_busA|out [13]))) # (!\LATCH_busB|out [13] & (!\LATCH_busA|out [13] & !\ALU|Add1~25 )))

	.dataa(\LATCH_busB|out [13]),
	.datab(\LATCH_busA|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~25 ),
	.combout(\ALU|Add1~26_combout ),
	.cout(\ALU|Add1~27 ));
// synopsys translate_off
defparam \ALU|Add1~26 .lut_mask = 16'h692B;
defparam \ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~28 (
// Equation(s):
// \ALU|Add1~28_combout  = ((\LATCH_busB|out [14] $ (\LATCH_busA|out [14] $ (\ALU|Add1~27 )))) # (GND)
// \ALU|Add1~29  = CARRY((\LATCH_busB|out [14] & (\LATCH_busA|out [14] & !\ALU|Add1~27 )) # (!\LATCH_busB|out [14] & ((\LATCH_busA|out [14]) # (!\ALU|Add1~27 ))))

	.dataa(\LATCH_busB|out [14]),
	.datab(\LATCH_busA|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~27 ),
	.combout(\ALU|Add1~28_combout ),
	.cout(\ALU|Add1~29 ));
// synopsys translate_off
defparam \ALU|Add1~28 .lut_mask = 16'h964D;
defparam \ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~30 (
// Equation(s):
// \ALU|Add1~30_combout  = (\LATCH_busB|out [15] & ((\LATCH_busA|out [15] & (!\ALU|Add1~29 )) # (!\LATCH_busA|out [15] & ((\ALU|Add1~29 ) # (GND))))) # (!\LATCH_busB|out [15] & ((\LATCH_busA|out [15] & (\ALU|Add1~29  & VCC)) # (!\LATCH_busA|out [15] & 
// (!\ALU|Add1~29 ))))
// \ALU|Add1~31  = CARRY((\LATCH_busB|out [15] & ((!\ALU|Add1~29 ) # (!\LATCH_busA|out [15]))) # (!\LATCH_busB|out [15] & (!\LATCH_busA|out [15] & !\ALU|Add1~29 )))

	.dataa(\LATCH_busB|out [15]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~29 ),
	.combout(\ALU|Add1~30_combout ),
	.cout(\ALU|Add1~31 ));
// synopsys translate_off
defparam \ALU|Add1~30 .lut_mask = 16'h692B;
defparam \ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~32 (
// Equation(s):
// \ALU|Add1~32_combout  = ((\LATCH_busB|out [16] $ (\LATCH_busA|out [16] $ (\ALU|Add1~31 )))) # (GND)
// \ALU|Add1~33  = CARRY((\LATCH_busB|out [16] & (\LATCH_busA|out [16] & !\ALU|Add1~31 )) # (!\LATCH_busB|out [16] & ((\LATCH_busA|out [16]) # (!\ALU|Add1~31 ))))

	.dataa(\LATCH_busB|out [16]),
	.datab(\LATCH_busA|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~31 ),
	.combout(\ALU|Add1~32_combout ),
	.cout(\ALU|Add1~33 ));
// synopsys translate_off
defparam \ALU|Add1~32 .lut_mask = 16'h964D;
defparam \ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~34 (
// Equation(s):
// \ALU|Add1~34_combout  = (\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & (!\ALU|Add1~33 )) # (!\LATCH_busA|out [17] & ((\ALU|Add1~33 ) # (GND))))) # (!\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & (\ALU|Add1~33  & VCC)) # (!\LATCH_busA|out [17] & 
// (!\ALU|Add1~33 ))))
// \ALU|Add1~35  = CARRY((\LATCH_busB|out [17] & ((!\ALU|Add1~33 ) # (!\LATCH_busA|out [17]))) # (!\LATCH_busB|out [17] & (!\LATCH_busA|out [17] & !\ALU|Add1~33 )))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~33 ),
	.combout(\ALU|Add1~34_combout ),
	.cout(\ALU|Add1~35 ));
// synopsys translate_off
defparam \ALU|Add1~34 .lut_mask = 16'h692B;
defparam \ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~22 (
// Equation(s):
// \ALU|Add0~22_combout  = (\LATCH_busB|out [11] & ((\LATCH_busA|out [11] & (\ALU|Add0~21  & VCC)) # (!\LATCH_busA|out [11] & (!\ALU|Add0~21 )))) # (!\LATCH_busB|out [11] & ((\LATCH_busA|out [11] & (!\ALU|Add0~21 )) # (!\LATCH_busA|out [11] & ((\ALU|Add0~21 
// ) # (GND)))))
// \ALU|Add0~23  = CARRY((\LATCH_busB|out [11] & (!\LATCH_busA|out [11] & !\ALU|Add0~21 )) # (!\LATCH_busB|out [11] & ((!\ALU|Add0~21 ) # (!\LATCH_busA|out [11]))))

	.dataa(\LATCH_busB|out [11]),
	.datab(\LATCH_busA|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~21 ),
	.combout(\ALU|Add0~22_combout ),
	.cout(\ALU|Add0~23 ));
// synopsys translate_off
defparam \ALU|Add0~22 .lut_mask = 16'h9617;
defparam \ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~24 (
// Equation(s):
// \ALU|Add0~24_combout  = ((\LATCH_busB|out [12] $ (\LATCH_busA|out [12] $ (!\ALU|Add0~23 )))) # (GND)
// \ALU|Add0~25  = CARRY((\LATCH_busB|out [12] & ((\LATCH_busA|out [12]) # (!\ALU|Add0~23 ))) # (!\LATCH_busB|out [12] & (\LATCH_busA|out [12] & !\ALU|Add0~23 )))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~23 ),
	.combout(\ALU|Add0~24_combout ),
	.cout(\ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = (\LATCH_busB|out [13] & ((\LATCH_busA|out [13] & (\ALU|Add0~25  & VCC)) # (!\LATCH_busA|out [13] & (!\ALU|Add0~25 )))) # (!\LATCH_busB|out [13] & ((\LATCH_busA|out [13] & (!\ALU|Add0~25 )) # (!\LATCH_busA|out [13] & ((\ALU|Add0~25 
// ) # (GND)))))
// \ALU|Add0~27  = CARRY((\LATCH_busB|out [13] & (!\LATCH_busA|out [13] & !\ALU|Add0~25 )) # (!\LATCH_busB|out [13] & ((!\ALU|Add0~25 ) # (!\LATCH_busA|out [13]))))

	.dataa(\LATCH_busB|out [13]),
	.datab(\LATCH_busA|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~25 ),
	.combout(\ALU|Add0~26_combout ),
	.cout(\ALU|Add0~27 ));
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'h9617;
defparam \ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~28 (
// Equation(s):
// \ALU|Add0~28_combout  = ((\LATCH_busB|out [14] $ (\LATCH_busA|out [14] $ (!\ALU|Add0~27 )))) # (GND)
// \ALU|Add0~29  = CARRY((\LATCH_busB|out [14] & ((\LATCH_busA|out [14]) # (!\ALU|Add0~27 ))) # (!\LATCH_busB|out [14] & (\LATCH_busA|out [14] & !\ALU|Add0~27 )))

	.dataa(\LATCH_busB|out [14]),
	.datab(\LATCH_busA|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~27 ),
	.combout(\ALU|Add0~28_combout ),
	.cout(\ALU|Add0~29 ));
// synopsys translate_off
defparam \ALU|Add0~28 .lut_mask = 16'h698E;
defparam \ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = (\LATCH_busB|out [15] & ((\LATCH_busA|out [15] & (\ALU|Add0~29  & VCC)) # (!\LATCH_busA|out [15] & (!\ALU|Add0~29 )))) # (!\LATCH_busB|out [15] & ((\LATCH_busA|out [15] & (!\ALU|Add0~29 )) # (!\LATCH_busA|out [15] & ((\ALU|Add0~29 
// ) # (GND)))))
// \ALU|Add0~31  = CARRY((\LATCH_busB|out [15] & (!\LATCH_busA|out [15] & !\ALU|Add0~29 )) # (!\LATCH_busB|out [15] & ((!\ALU|Add0~29 ) # (!\LATCH_busA|out [15]))))

	.dataa(\LATCH_busB|out [15]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~29 ),
	.combout(\ALU|Add0~30_combout ),
	.cout(\ALU|Add0~31 ));
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'h9617;
defparam \ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~32 (
// Equation(s):
// \ALU|Add0~32_combout  = ((\LATCH_busB|out [16] $ (\LATCH_busA|out [16] $ (!\ALU|Add0~31 )))) # (GND)
// \ALU|Add0~33  = CARRY((\LATCH_busB|out [16] & ((\LATCH_busA|out [16]) # (!\ALU|Add0~31 ))) # (!\LATCH_busB|out [16] & (\LATCH_busA|out [16] & !\ALU|Add0~31 )))

	.dataa(\LATCH_busB|out [16]),
	.datab(\LATCH_busA|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~31 ),
	.combout(\ALU|Add0~32_combout ),
	.cout(\ALU|Add0~33 ));
// synopsys translate_off
defparam \ALU|Add0~32 .lut_mask = 16'h698E;
defparam \ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~34 (
// Equation(s):
// \ALU|Add0~34_combout  = (\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & (\ALU|Add0~33  & VCC)) # (!\LATCH_busA|out [17] & (!\ALU|Add0~33 )))) # (!\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & (!\ALU|Add0~33 )) # (!\LATCH_busA|out [17] & ((\ALU|Add0~33 
// ) # (GND)))))
// \ALU|Add0~35  = CARRY((\LATCH_busB|out [17] & (!\LATCH_busA|out [17] & !\ALU|Add0~33 )) # (!\LATCH_busB|out [17] & ((!\ALU|Add0~33 ) # (!\LATCH_busA|out [17]))))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~33 ),
	.combout(\ALU|Add0~34_combout ),
	.cout(\ALU|Add0~35 ));
// synopsys translate_off
defparam \ALU|Add0~34 .lut_mask = 16'h9617;
defparam \ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~169 (
// Equation(s):
// \ALU|out[17]~169_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~34_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~34_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~34_combout ),
	.datac(\ALU|Add0~34_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[17]~169_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~169 .lut_mask = 16'h88A0;
defparam \ALU|out[17]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~170 (
// Equation(s):
// \ALU|out[17]~170_combout  = (\ALU|out[17]~169_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [17] $ (\LATCH_busB|out [17]))))

	.dataa(\ALU|out[17]~169_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [17]),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|out[17]~170_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~170 .lut_mask = 16'hAEEA;
defparam \ALU|out[17]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~171 (
// Equation(s):
// \ALU|out[17]~171_combout  = (\ALU|out[17]~164_combout ) # ((\ALU|out[17]~167_combout ) # ((\ALU|out[17]~168_combout ) # (\ALU|out[17]~170_combout )))

	.dataa(\ALU|out[17]~164_combout ),
	.datab(\ALU|out[17]~167_combout ),
	.datac(\ALU|out[17]~168_combout ),
	.datad(\ALU|out[17]~170_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~171_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~171 .lut_mask = 16'hFFFE;
defparam \ALU|out[17]~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[17]~172 (
// Equation(s):
// \ALU|out[17]~172_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[17]~161_combout ) # ((\ALU|out[17]~60_combout  & \ALU|out[17]~171_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[17]~161_combout ),
	.datac(\ALU|out[17]~60_combout ),
	.datad(\ALU|out[17]~171_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~172_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~172 .lut_mask = 16'hFEEE;
defparam \ALU|out[17]~172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[17] (
	.clk(\clk~input_o ),
	.d(\ALU|out[17]~172_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[17] .is_wysiwyg = "true";
defparam \LATCH_busC|out[17] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][17] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~308 (
// Equation(s):
// \REG_BANK|outA[17]~308_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][17]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][17]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~308 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~309 (
// Equation(s):
// \REG_BANK|outA[17]~309_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[17]~308_combout  & ((\REG_BANK|banco[29][17]~q ))) # (!\REG_BANK|outA[17]~308_combout  & (\REG_BANK|banco[25][17]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[17]~308_combout ))))

	.dataa(\REG_BANK|banco[25][17]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[17]~308_combout ),
	.datad(\REG_BANK|banco[29][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~309 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~310 (
// Equation(s):
// \REG_BANK|outA[17]~310_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][17]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][17]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~310 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~311 (
// Equation(s):
// \REG_BANK|outA[17]~311_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[17]~310_combout  & ((\REG_BANK|banco[30][17]~q ))) # (!\REG_BANK|outA[17]~310_combout  & (\REG_BANK|banco[22][17]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[17]~310_combout ))))

	.dataa(\REG_BANK|banco[22][17]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[17]~310_combout ),
	.datad(\REG_BANK|banco[30][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~311 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~312 (
// Equation(s):
// \REG_BANK|outA[17]~312_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][17]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][17]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~312 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~313 (
// Equation(s):
// \REG_BANK|outA[17]~313_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[17]~312_combout  & ((\REG_BANK|banco[28][17]~q ))) # (!\REG_BANK|outA[17]~312_combout  & (\REG_BANK|banco[20][17]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[17]~312_combout ))))

	.dataa(\REG_BANK|banco[20][17]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[17]~312_combout ),
	.datad(\REG_BANK|banco[28][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~313 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~314 (
// Equation(s):
// \REG_BANK|outA[17]~314_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[17]~311_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[17]~313_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[17]~311_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[17]~313_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~314 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~315 (
// Equation(s):
// \REG_BANK|outA[17]~315_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][17]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][17]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~315 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~316 (
// Equation(s):
// \REG_BANK|outA[17]~316_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[17]~315_combout  & ((\REG_BANK|banco[31][17]~q ))) # (!\REG_BANK|outA[17]~315_combout  & (\REG_BANK|banco[27][17]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[17]~315_combout ))))

	.dataa(\REG_BANK|banco[27][17]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[17]~315_combout ),
	.datad(\REG_BANK|banco[31][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~316 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~317 (
// Equation(s):
// \REG_BANK|outA[17]~317_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[17]~314_combout  & ((\REG_BANK|outA[17]~316_combout ))) # (!\REG_BANK|outA[17]~314_combout  & (\REG_BANK|outA[17]~309_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[17]~314_combout ))))

	.dataa(\REG_BANK|outA[17]~309_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[17]~314_combout ),
	.datad(\REG_BANK|outA[17]~316_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~317 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~318 (
// Equation(s):
// \REG_BANK|outA[17]~318_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][17]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][17]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~318 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~319 (
// Equation(s):
// \REG_BANK|outA[17]~319_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[17]~318_combout  & ((\REG_BANK|banco[11][17]~q ))) # (!\REG_BANK|outA[17]~318_combout  & (\REG_BANK|banco[9][17]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[17]~318_combout 
// ))))

	.dataa(\REG_BANK|banco[9][17]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[17]~318_combout ),
	.datad(\REG_BANK|banco[11][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~319 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~320 (
// Equation(s):
// \REG_BANK|outA[17]~320_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][17]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][17]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~320 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~321 (
// Equation(s):
// \REG_BANK|outA[17]~321_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[17]~320_combout  & ((\REG_BANK|banco[7][17]~q ))) # (!\REG_BANK|outA[17]~320_combout  & (\REG_BANK|banco[6][17]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[17]~320_combout 
// ))))

	.dataa(\REG_BANK|banco[6][17]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[17]~320_combout ),
	.datad(\REG_BANK|banco[7][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~321 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~322 (
// Equation(s):
// \REG_BANK|outA[17]~322_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][17]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][17]~q ),
	.datac(\REG_BANK|banco[1][17]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~322 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~323 (
// Equation(s):
// \REG_BANK|outA[17]~323_combout  = (\REG_BANK|outA[17]~322_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][17]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[17]~322_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][17]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~323 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~324 (
// Equation(s):
// \REG_BANK|outA[17]~324_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[17]~321_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[17]~323_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[17]~321_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[17]~323_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~324_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~324 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~324 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~325 (
// Equation(s):
// \REG_BANK|outA[17]~325_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][17]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][17]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~325_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~325 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[17]~325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~326 (
// Equation(s):
// \REG_BANK|outA[17]~326_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[17]~325_combout  & ((\REG_BANK|banco[15][17]~q ))) # (!\REG_BANK|outA[17]~325_combout  & (\REG_BANK|banco[14][17]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[17]~325_combout ))))

	.dataa(\REG_BANK|banco[14][17]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[17]~325_combout ),
	.datad(\REG_BANK|banco[15][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~326_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~326 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~327 (
// Equation(s):
// \REG_BANK|outA[17]~327_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[17]~324_combout  & ((\REG_BANK|outA[17]~326_combout ))) # (!\REG_BANK|outA[17]~324_combout  & (\REG_BANK|outA[17]~319_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[17]~324_combout ))))

	.dataa(\REG_BANK|outA[17]~319_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[17]~324_combout ),
	.datad(\REG_BANK|outA[17]~326_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~327_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~327 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[17]~327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~328 (
// Equation(s):
// \REG_BANK|outA[17]~328_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[17]~317_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[17]~327_combout )))))

	.dataa(\REG_BANK|outA[17]~317_combout ),
	.datab(\REG_BANK|outA[17]~327_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~328_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~328 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[17]~328 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[17]~329 (
// Equation(s):
// \REG_BANK|outA[17]~329_combout  = (\REG_BANK|outA[17]~328_combout ) # ((\IFU|pc [17] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[17]~328_combout ),
	.datab(\IFU|pc [17]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[17]~329_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[17]~329 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[17]~329 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[17] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[17]~329_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[17] .is_wysiwyg = "true";
defparam \LATCH_busA|out[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~28 (
// Equation(s):
// \ALU|ShiftRight0~28_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [18])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [17])))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~28 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~52 (
// Equation(s):
// \ALU|ShiftRight1~52_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~28_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~43_combout )))

	.dataa(\ALU|ShiftRight0~28_combout ),
	.datab(\ALU|ShiftRight1~43_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~52 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~0 (
// Equation(s):
// \ALU|Selector16~0_combout  = (\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight1~52_combout ) # ((\ALU|out[24]~65_combout  & \ALU|ShiftRight1~20_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|out[24]~65_combout  & (\ALU|ShiftRight1~20_combout )))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|out[24]~65_combout ),
	.datac(\ALU|ShiftRight1~20_combout ),
	.datad(\ALU|ShiftRight1~52_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~0 .lut_mask = 16'hEAC0;
defparam \ALU|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~16 (
// Equation(s):
// \ALU|ShiftRight1~16_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~14_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~15_combout )))

	.dataa(\ALU|ShiftRight1~14_combout ),
	.datab(\ALU|ShiftRight1~15_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~16 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~18 (
// Equation(s):
// \ALU|ShiftRight1~18_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~17_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~6_combout )))

	.dataa(\ALU|ShiftRight1~17_combout ),
	.datab(\ALU|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~18 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~1 (
// Equation(s):
// \ALU|Selector16~1_combout  = (\LATCH_busB|out [3] & ((\LATCH_busB|out [2] & (\ALU|ShiftRight1~16_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~18_combout )))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\ALU|ShiftRight1~16_combout ),
	.datac(\ALU|ShiftRight1~18_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~1 .lut_mask = 16'h88A0;
defparam \ALU|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~2 (
// Equation(s):
// \ALU|Selector16~2_combout  = (\ALU|Selector47~0_combout  & (!\LATCH_busB|out [4] & ((\ALU|Selector16~0_combout ) # (\ALU|Selector16~1_combout ))))

	.dataa(\ALU|Selector47~0_combout ),
	.datab(\ALU|Selector16~0_combout ),
	.datac(\ALU|Selector16~1_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~2 .lut_mask = 16'h00A8;
defparam \ALU|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~3 (
// Equation(s):
// \ALU|Selector16~3_combout  = (\ALU|Selector16~2_combout ) # ((\LATCH_busA|out [15] & (\ALU|Equal5~0_combout  & \LATCH_busB|out [15])))

	.dataa(\ALU|Selector16~2_combout ),
	.datab(\LATCH_busA|out [15]),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [15]),
	.cin(gnd),
	.combout(\ALU|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~3 .lut_mask = 16'hEAAA;
defparam \ALU|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~33 (
// Equation(s):
// \ALU|ShiftLeft0~33_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~31_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~32_combout )))

	.dataa(\ALU|ShiftLeft0~31_combout ),
	.datab(\ALU|ShiftLeft0~32_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~33 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~36 (
// Equation(s):
// \ALU|ShiftLeft0~36_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~34_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~35_combout )))

	.dataa(\ALU|ShiftLeft0~34_combout ),
	.datab(\ALU|ShiftLeft0~35_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~36 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~37 (
// Equation(s):
// \ALU|ShiftLeft0~37_combout  = (!\LATCH_busB|out [3] & ((\LATCH_busB|out [2] & (\ALU|ShiftLeft0~33_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~36_combout )))))

	.dataa(\ALU|ShiftLeft0~33_combout ),
	.datab(\ALU|ShiftLeft0~36_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~37 .lut_mask = 16'h00AC;
defparam \ALU|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~40 (
// Equation(s):
// \ALU|ShiftLeft0~40_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~38_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~39_combout )))

	.dataa(\ALU|ShiftLeft0~38_combout ),
	.datab(\ALU|ShiftLeft0~39_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~40 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~43 (
// Equation(s):
// \ALU|ShiftLeft0~43_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~41_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~42_combout )))

	.dataa(\ALU|ShiftLeft0~41_combout ),
	.datab(\ALU|ShiftLeft0~42_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~43 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~44 (
// Equation(s):
// \ALU|ShiftLeft0~44_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~40_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~43_combout )))

	.dataa(\ALU|ShiftLeft0~40_combout ),
	.datab(\ALU|ShiftLeft0~43_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~44 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~4 (
// Equation(s):
// \ALU|Selector16~4_combout  = (\ALU|out[14]~127_combout  & ((\ALU|ShiftLeft0~37_combout ) # ((\LATCH_busB|out [3] & \ALU|ShiftLeft0~44_combout ))))

	.dataa(\ALU|out[14]~127_combout ),
	.datab(\ALU|ShiftLeft0~37_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\ALU|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~4 .lut_mask = 16'hA888;
defparam \ALU|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~5 (
// Equation(s):
// \ALU|Selector16~5_combout  = (\ALU|Selector16~4_combout ) # ((\ALU|Equal4~0_combout  & ((\LATCH_busA|out [15]) # (\LATCH_busB|out [15]))))

	.dataa(\ALU|Selector16~4_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [15]),
	.datad(\LATCH_busB|out [15]),
	.cin(gnd),
	.combout(\ALU|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~5 .lut_mask = 16'hEEEA;
defparam \ALU|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~6 (
// Equation(s):
// \ALU|Selector16~6_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~30_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~30_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~30_combout ),
	.datac(\ALU|Add0~30_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~6 .lut_mask = 16'h88A0;
defparam \ALU|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~7 (
// Equation(s):
// \ALU|Selector16~7_combout  = (\ALU|Selector16~6_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [15] $ (\LATCH_busB|out [15]))))

	.dataa(\ALU|Selector16~6_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [15]),
	.datad(\LATCH_busB|out [15]),
	.cin(gnd),
	.combout(\ALU|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~7 .lut_mask = 16'hAEEA;
defparam \ALU|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~1 (
// Equation(s):
// \ALU|Selector15~1_combout  = (!\LATCH_busB|out [3] & (!\LATCH_busB|out [2] & (!\LATCH_busB|out [1] & !\LATCH_busB|out [0])))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~1 .lut_mask = 16'h0001;
defparam \ALU|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~8 (
// Equation(s):
// \ALU|Selector16~8_combout  = (\ALU|Equal2~1_combout ) # ((\ALU|Equal1~0_combout  & (\ALU|Equal0~2_combout  & \ALU|Selector15~1_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Selector15~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~8 .lut_mask = 16'hEAAA;
defparam \ALU|Selector16~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector16~9 (
// Equation(s):
// \ALU|Selector16~9_combout  = (\ALU|Selector16~7_combout ) # ((\LATCH_busA|out [31] & (\LATCH_busB|out [4] & \ALU|Selector16~8_combout )))

	.dataa(\ALU|Selector16~7_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_busB|out [4]),
	.datad(\ALU|Selector16~8_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~9 .lut_mask = 16'hEAAA;
defparam \ALU|Selector16~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[15]~318 (
// Equation(s):
// \ALU|out[15]~318_combout  = (!\LATCH_aluIn|imm_en_~q  & ((\ALU|Selector16~3_combout ) # ((\ALU|Selector16~5_combout ) # (\ALU|Selector16~9_combout ))))

	.dataa(\ALU|Selector16~3_combout ),
	.datab(\ALU|Selector16~5_combout ),
	.datac(\ALU|Selector16~9_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[15]~318_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~318 .lut_mask = 16'h00FE;
defparam \ALU|out[15]~318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~34 (
// Equation(s):
// \ALU|ShiftLeft1~34_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~32_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~33_combout )))

	.dataa(\ALU|ShiftLeft1~32_combout ),
	.datab(\ALU|ShiftLeft1~33_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~34 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~37 (
// Equation(s):
// \ALU|ShiftLeft1~37_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~35_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~36_combout )))

	.dataa(\ALU|ShiftLeft1~35_combout ),
	.datab(\ALU|ShiftLeft1~36_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~37 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~41 (
// Equation(s):
// \ALU|out[23]~41_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~34_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~37_combout )))

	.dataa(\ALU|ShiftLeft1~34_combout ),
	.datab(\ALU|ShiftLeft1~37_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~41 .lut_mask = 16'hAACC;
defparam \ALU|out[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~38 (
// Equation(s):
// \ALU|ShiftLeft1~38_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~31_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[23]~41_combout )))

	.dataa(\ALU|ShiftLeft1~31_combout ),
	.datab(\ALU|out[23]~41_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~38 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~0 (
// Equation(s):
// \ALU|Selector48~0_combout  = (\ALU|Add2~30_combout  & ((\ALU|Selector32~0_combout ) # ((\ALU|ShiftLeft1~38_combout  & \ALU|out[9]~183_combout )))) # (!\ALU|Add2~30_combout  & (\ALU|ShiftLeft1~38_combout  & (\ALU|out[9]~183_combout )))

	.dataa(\ALU|Add2~30_combout ),
	.datab(\ALU|ShiftLeft1~38_combout ),
	.datac(\ALU|out[9]~183_combout ),
	.datad(\ALU|Selector32~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~0 .lut_mask = 16'hEAC0;
defparam \ALU|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~1 (
// Equation(s):
// \ALU|Selector48~1_combout  = (\LATCH_busA|out [15] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal3~0_combout  & !\LATCH_aluIn|imm_ [15]))))

	.dataa(\LATCH_busA|out [15]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\LATCH_aluIn|imm_ [15]),
	.cin(gnd),
	.combout(\ALU|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~1 .lut_mask = 16'h88A8;
defparam \ALU|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~2 (
// Equation(s):
// \ALU|Selector48~2_combout  = (\ALU|Equal1~0_combout  & ((\LATCH_busA|out [15] & (\LATCH_aluIn|aluCtrl_ [1])) # (!\LATCH_busA|out [15] & ((!\LATCH_aluIn|aluCtrl_ [0])))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_busA|out [15]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~2 .lut_mask = 16'h808A;
defparam \ALU|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~3 (
// Equation(s):
// \ALU|Selector48~3_combout  = (\ALU|Selector48~0_combout ) # ((\ALU|Selector48~1_combout ) # ((\LATCH_aluIn|imm_ [15] & \ALU|Selector48~2_combout )))

	.dataa(\ALU|Selector48~0_combout ),
	.datab(\ALU|Selector48~1_combout ),
	.datac(\LATCH_aluIn|imm_ [15]),
	.datad(\ALU|Selector48~2_combout ),
	.cin(gnd),
	.combout(\ALU|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~3 .lut_mask = 16'hFEEE;
defparam \ALU|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~4 (
// Equation(s):
// \ALU|Selector48~4_combout  = (\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~12_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~14_combout )))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight3~12_combout ),
	.datac(\ALU|ShiftRight3~14_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector48~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~4 .lut_mask = 16'h88A0;
defparam \ALU|Selector48~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~16 (
// Equation(s):
// \ALU|ShiftRight3~16_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~8_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~15_combout )))

	.dataa(\ALU|ShiftRight2~8_combout ),
	.datab(\ALU|ShiftRight3~15_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~16 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~29 (
// Equation(s):
// \ALU|ShiftRight2~29_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [18])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [17])))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~29 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~50 (
// Equation(s):
// \ALU|ShiftRight3~50_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~29_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~37_combout )))

	.dataa(\ALU|ShiftRight2~29_combout ),
	.datab(\ALU|ShiftRight3~37_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~50 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~5 (
// Equation(s):
// \ALU|Selector48~5_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~16_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~50_combout )))

	.dataa(\ALU|ShiftRight3~16_combout ),
	.datab(\ALU|ShiftRight3~50_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector48~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~5 .lut_mask = 16'hAACC;
defparam \ALU|Selector48~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~6 (
// Equation(s):
// \ALU|Selector48~6_combout  = (\ALU|Selector47~1_combout  & ((\ALU|Selector48~4_combout ) # ((\ALU|Selector48~5_combout  & !\LATCH_aluIn|imm_ [3]))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|Selector48~4_combout ),
	.datac(\ALU|Selector48~5_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|Selector48~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~6 .lut_mask = 16'h88A8;
defparam \ALU|Selector48~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~7 (
// Equation(s):
// \ALU|Selector48~7_combout  = (\ALU|Equal2~1_combout ) # ((\ALU|Equal1~1_combout  & (!\LATCH_aluIn|imm_ [3] & !\ALU|ShiftRight2~0_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector48~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~7 .lut_mask = 16'hAAAE;
defparam \ALU|Selector48~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector48~8 (
// Equation(s):
// \ALU|Selector48~8_combout  = (\ALU|Selector48~6_combout ) # ((\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [4] & \ALU|Selector48~7_combout )))

	.dataa(\ALU|Selector48~6_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Selector48~7_combout ),
	.cin(gnd),
	.combout(\ALU|Selector48~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector48~8 .lut_mask = 16'hEAAA;
defparam \ALU|Selector48~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[15]~319 (
// Equation(s):
// \ALU|out[15]~319_combout  = (\ALU|out[15]~318_combout ) # ((\LATCH_aluIn|imm_en_~q  & ((\ALU|Selector48~3_combout ) # (\ALU|Selector48~8_combout ))))

	.dataa(\ALU|out[15]~318_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|Selector48~3_combout ),
	.datad(\ALU|Selector48~8_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~319_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~319 .lut_mask = 16'hEEEA;
defparam \ALU|out[15]~319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[15] (
	.clk(\clk~input_o ),
	.d(\ALU|out[15]~319_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[15] .is_wysiwyg = "true";
defparam \LATCH_busC|out[15] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][15] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~352 (
// Equation(s):
// \REG_BANK|outA[15]~352_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][15]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][15]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~352 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~353 (
// Equation(s):
// \REG_BANK|outA[15]~353_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[15]~352_combout  & ((\REG_BANK|banco[29][15]~q ))) # (!\REG_BANK|outA[15]~352_combout  & (\REG_BANK|banco[25][15]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[15]~352_combout ))))

	.dataa(\REG_BANK|banco[25][15]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[15]~352_combout ),
	.datad(\REG_BANK|banco[29][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~353 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~354 (
// Equation(s):
// \REG_BANK|outA[15]~354_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][15]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][15]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~354 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~355 (
// Equation(s):
// \REG_BANK|outA[15]~355_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[15]~354_combout  & ((\REG_BANK|banco[30][15]~q ))) # (!\REG_BANK|outA[15]~354_combout  & (\REG_BANK|banco[22][15]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[15]~354_combout ))))

	.dataa(\REG_BANK|banco[22][15]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[15]~354_combout ),
	.datad(\REG_BANK|banco[30][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~355 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~356 (
// Equation(s):
// \REG_BANK|outA[15]~356_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][15]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][15]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~356 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~357 (
// Equation(s):
// \REG_BANK|outA[15]~357_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[15]~356_combout  & ((\REG_BANK|banco[28][15]~q ))) # (!\REG_BANK|outA[15]~356_combout  & (\REG_BANK|banco[20][15]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[15]~356_combout ))))

	.dataa(\REG_BANK|banco[20][15]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[15]~356_combout ),
	.datad(\REG_BANK|banco[28][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~357 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~358 (
// Equation(s):
// \REG_BANK|outA[15]~358_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[15]~355_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[15]~357_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[15]~355_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[15]~357_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~358 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~359 (
// Equation(s):
// \REG_BANK|outA[15]~359_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][15]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][15]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~359 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~360 (
// Equation(s):
// \REG_BANK|outA[15]~360_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[15]~359_combout  & ((\REG_BANK|banco[31][15]~q ))) # (!\REG_BANK|outA[15]~359_combout  & (\REG_BANK|banco[27][15]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[15]~359_combout ))))

	.dataa(\REG_BANK|banco[27][15]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[15]~359_combout ),
	.datad(\REG_BANK|banco[31][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~360 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~361 (
// Equation(s):
// \REG_BANK|outA[15]~361_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[15]~358_combout  & ((\REG_BANK|outA[15]~360_combout ))) # (!\REG_BANK|outA[15]~358_combout  & (\REG_BANK|outA[15]~353_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[15]~358_combout ))))

	.dataa(\REG_BANK|outA[15]~353_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[15]~358_combout ),
	.datad(\REG_BANK|outA[15]~360_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~361 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~362 (
// Equation(s):
// \REG_BANK|outA[15]~362_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][15]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][15]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~362 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~363 (
// Equation(s):
// \REG_BANK|outA[15]~363_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[15]~362_combout  & ((\REG_BANK|banco[11][15]~q ))) # (!\REG_BANK|outA[15]~362_combout  & (\REG_BANK|banco[9][15]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[15]~362_combout 
// ))))

	.dataa(\REG_BANK|banco[9][15]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[15]~362_combout ),
	.datad(\REG_BANK|banco[11][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~363 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~364 (
// Equation(s):
// \REG_BANK|outA[15]~364_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][15]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][15]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~364 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~365 (
// Equation(s):
// \REG_BANK|outA[15]~365_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[15]~364_combout  & ((\REG_BANK|banco[7][15]~q ))) # (!\REG_BANK|outA[15]~364_combout  & (\REG_BANK|banco[6][15]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[15]~364_combout 
// ))))

	.dataa(\REG_BANK|banco[6][15]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[15]~364_combout ),
	.datad(\REG_BANK|banco[7][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~365 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~366 (
// Equation(s):
// \REG_BANK|outA[15]~366_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][15]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][15]~q ),
	.datac(\REG_BANK|banco[1][15]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~366 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~367 (
// Equation(s):
// \REG_BANK|outA[15]~367_combout  = (\REG_BANK|outA[15]~366_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][15]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[15]~366_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][15]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~367 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~368 (
// Equation(s):
// \REG_BANK|outA[15]~368_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[15]~365_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[15]~367_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[15]~365_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[15]~367_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~368 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~369 (
// Equation(s):
// \REG_BANK|outA[15]~369_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][15]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][15]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~369 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~370 (
// Equation(s):
// \REG_BANK|outA[15]~370_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[15]~369_combout  & ((\REG_BANK|banco[15][15]~q ))) # (!\REG_BANK|outA[15]~369_combout  & (\REG_BANK|banco[14][15]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[15]~369_combout ))))

	.dataa(\REG_BANK|banco[14][15]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[15]~369_combout ),
	.datad(\REG_BANK|banco[15][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~370 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~371 (
// Equation(s):
// \REG_BANK|outA[15]~371_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[15]~368_combout  & ((\REG_BANK|outA[15]~370_combout ))) # (!\REG_BANK|outA[15]~368_combout  & (\REG_BANK|outA[15]~363_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[15]~368_combout ))))

	.dataa(\REG_BANK|outA[15]~363_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[15]~368_combout ),
	.datad(\REG_BANK|outA[15]~370_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~371 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~372 (
// Equation(s):
// \REG_BANK|outA[15]~372_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[15]~361_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[15]~371_combout )))))

	.dataa(\REG_BANK|outA[15]~361_combout ),
	.datab(\REG_BANK|outA[15]~371_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~372 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[15]~373 (
// Equation(s):
// \REG_BANK|outA[15]~373_combout  = (\REG_BANK|outA[15]~372_combout ) # ((\IFU|pc [15] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[15]~372_combout ),
	.datab(\IFU|pc [15]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[15]~373 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[15] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[15]~373_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[15] .is_wysiwyg = "true";
defparam \LATCH_busA|out[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~37 (
// Equation(s):
// \ALU|ShiftRight3~37_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [16])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [15])))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~37 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~38 (
// Equation(s):
// \ALU|ShiftRight3~38_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [14])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [13])))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busA|out [13]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~38 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~39 (
// Equation(s):
// \ALU|ShiftRight3~39_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~37_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~38_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight3~37_combout ),
	.datac(\ALU|ShiftRight3~38_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~39 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight3~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~47 (
// Equation(s):
// \ALU|ShiftRight3~47_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [12])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [11])))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_busA|out [11]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~47 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~48 (
// Equation(s):
// \ALU|ShiftRight3~48_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [10])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [9])))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busA|out [9]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~48 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~33 (
// Equation(s):
// \ALU|ShiftRight2~33_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~47_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~48_combout )))

	.dataa(\ALU|ShiftRight3~47_combout ),
	.datab(\ALU|ShiftRight3~48_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~33 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~322 (
// Equation(s):
// \ALU|out[9]~322_combout  = (\ALU|ShiftRight3~39_combout ) # ((\ALU|ShiftRight2~33_combout  & !\LATCH_aluIn|imm_ [2]))

	.dataa(\ALU|ShiftRight3~39_combout ),
	.datab(\ALU|ShiftRight2~33_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[9]~322_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~322 .lut_mask = 16'hAAEE;
defparam \ALU|out[9]~322 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~323 (
// Equation(s):
// \ALU|out[9]~323_combout  = (\ALU|Selector47~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[9]~321_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[9]~322_combout )))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|out[9]~321_combout ),
	.datac(\ALU|out[9]~322_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[9]~323_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~323 .lut_mask = 16'h88A0;
defparam \ALU|out[9]~323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~77 (
// Equation(s):
// \ALU|ShiftLeft1~77_combout  = (\ALU|ShiftLeft1~25_combout  & ((\ALU|ShiftLeft1~69_combout ) # ((\ALU|ShiftLeft1~2_combout  & \ALU|ShiftLeft1~65_combout )))) # (!\ALU|ShiftLeft1~25_combout  & (\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftLeft1~65_combout )))

	.dataa(\ALU|ShiftLeft1~25_combout ),
	.datab(\ALU|ShiftLeft1~2_combout ),
	.datac(\ALU|ShiftLeft1~65_combout ),
	.datad(\ALU|ShiftLeft1~69_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~77 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftLeft1~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~78 (
// Equation(s):
// \ALU|ShiftLeft1~78_combout  = (\ALU|ShiftLeft1~77_combout ) # ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~64_combout  & !\LATCH_aluIn|imm_ [3])))

	.dataa(\ALU|ShiftLeft1~77_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftLeft1~64_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~78 .lut_mask = 16'hAAEA;
defparam \ALU|ShiftLeft1~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~324 (
// Equation(s):
// \ALU|out[9]~324_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & ((\LATCH_busA|out [9]) # (!\LATCH_aluIn|aluCtrl_ [0]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [9]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[9]~324_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~324 .lut_mask = 16'h8088;
defparam \ALU|out[9]~324 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~325 (
// Equation(s):
// \ALU|out[9]~325_combout  = (\LATCH_aluIn|imm_ [9] & ((\ALU|out[9]~324_combout ) # ((\ALU|out[9]~183_combout  & \ALU|ShiftLeft1~78_combout )))) # (!\LATCH_aluIn|imm_ [9] & (\ALU|out[9]~183_combout  & (\ALU|ShiftLeft1~78_combout )))

	.dataa(\LATCH_aluIn|imm_ [9]),
	.datab(\ALU|out[9]~183_combout ),
	.datac(\ALU|ShiftLeft1~78_combout ),
	.datad(\ALU|out[9]~324_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~325_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~325 .lut_mask = 16'hEAC0;
defparam \ALU|out[9]~325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~327 (
// Equation(s):
// \ALU|out[9]~327_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [9] $ (\LATCH_aluIn|imm_ [9]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [9]),
	.datad(\LATCH_aluIn|imm_ [9]),
	.cin(gnd),
	.combout(\ALU|out[9]~327_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~327 .lut_mask = 16'h0880;
defparam \ALU|out[9]~327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~328 (
// Equation(s):
// \ALU|out[9]~328_combout  = (\ALU|out[9]~326_combout ) # ((\ALU|out[9]~327_combout ) # ((\ALU|Add2~18_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[9]~326_combout ),
	.datab(\ALU|out[9]~327_combout ),
	.datac(\ALU|Add2~18_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~328_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~328 .lut_mask = 16'hEEFE;
defparam \ALU|out[9]~328 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~329 (
// Equation(s):
// \ALU|out[9]~329_combout  = (\ALU|out[9]~325_combout ) # ((\ALU|out[9]~328_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [9])))

	.dataa(\ALU|out[9]~325_combout ),
	.datab(\ALU|out[9]~328_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [9]),
	.cin(gnd),
	.combout(\ALU|out[9]~329_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~329 .lut_mask = 16'hFEEE;
defparam \ALU|out[9]~329 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~330 (
// Equation(s):
// \ALU|out[9]~330_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[9]~320_combout ) # ((\ALU|out[9]~323_combout ) # (\ALU|out[9]~329_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[9]~320_combout ),
	.datac(\ALU|out[9]~323_combout ),
	.datad(\ALU|out[9]~329_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~330_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~330 .lut_mask = 16'hAAA8;
defparam \ALU|out[9]~330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~45 (
// Equation(s):
// \ALU|ShiftRight1~45_combout  = (\LATCH_busB|out [2] & ((\LATCH_busB|out [1] & (\ALU|ShiftRight1~43_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~44_combout )))))

	.dataa(\LATCH_busB|out [2]),
	.datab(\ALU|ShiftRight1~43_combout ),
	.datac(\ALU|ShiftRight1~44_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~45 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~49 (
// Equation(s):
// \ALU|ShiftRight1~49_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [10])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [9])))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busA|out [9]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~49 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~32 (
// Equation(s):
// \ALU|ShiftRight0~32_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~48_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~49_combout )))

	.dataa(\ALU|ShiftRight1~48_combout ),
	.datab(\ALU|ShiftRight1~49_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~32 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~308 (
// Equation(s):
// \ALU|out[9]~308_combout  = (!\ALU|out[9]~191_combout  & ((\ALU|ShiftRight1~45_combout ) # ((\ALU|ShiftRight0~32_combout  & !\LATCH_busB|out [2]))))

	.dataa(\ALU|ShiftRight1~45_combout ),
	.datab(\ALU|ShiftRight0~32_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~308_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~308 .lut_mask = 16'h00AE;
defparam \ALU|out[9]~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~309 (
// Equation(s):
// \ALU|out[9]~309_combout  = (\ALU|out[9]~190_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftRight0~27_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~29_combout )))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|ShiftRight0~27_combout ),
	.datac(\ALU|ShiftRight0~29_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[9]~309_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~309 .lut_mask = 16'h88A0;
defparam \ALU|out[9]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~310 (
// Equation(s):
// \ALU|out[9]~310_combout  = (\ALU|ShiftRight0~26_combout  & ((\ALU|out[9]~188_combout ) # ((\ALU|ShiftRight1~35_combout  & \ALU|out[9]~197_combout )))) # (!\ALU|ShiftRight0~26_combout  & (\ALU|ShiftRight1~35_combout  & (\ALU|out[9]~197_combout )))

	.dataa(\ALU|ShiftRight0~26_combout ),
	.datab(\ALU|ShiftRight1~35_combout ),
	.datac(\ALU|out[9]~197_combout ),
	.datad(\ALU|out[9]~188_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~310_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~310 .lut_mask = 16'hEAC0;
defparam \ALU|out[9]~310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~311 (
// Equation(s):
// \ALU|out[9]~311_combout  = (\ALU|out[9]~308_combout ) # ((\ALU|out[9]~309_combout ) # ((\ALU|out[9]~310_combout  & !\LATCH_busB|out [3])))

	.dataa(\ALU|out[9]~308_combout ),
	.datab(\ALU|out[9]~309_combout ),
	.datac(\ALU|out[9]~310_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[9]~311_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~311 .lut_mask = 16'hEEFE;
defparam \ALU|out[9]~311 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~81 (
// Equation(s):
// \ALU|ShiftLeft0~81_combout  = (\ALU|out[24]~65_combout  & ((\LATCH_busB|out [1] & (\ALU|ShiftLeft0~39_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~41_combout )))))

	.dataa(\ALU|out[24]~65_combout ),
	.datab(\ALU|ShiftLeft0~39_combout ),
	.datac(\ALU|ShiftLeft0~41_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~81 .lut_mask = 16'h88A0;
defparam \ALU|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~88 (
// Equation(s):
// \ALU|ShiftLeft0~88_combout  = (\LATCH_busB|out [3] & (!\LATCH_busB|out [2] & (\ALU|ShiftLeft0~38_combout  & !\LATCH_busB|out [1])))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftLeft0~38_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~88 .lut_mask = 16'h0020;
defparam \ALU|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~82 (
// Equation(s):
// \ALU|ShiftLeft0~82_combout  = (\ALU|ShiftLeft0~81_combout ) # ((\ALU|ShiftLeft0~88_combout ) # ((\ALU|ShiftLeft0~56_combout  & \ALU|ShiftLeft0~71_combout )))

	.dataa(\ALU|ShiftLeft0~81_combout ),
	.datab(\ALU|ShiftLeft0~88_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~82 .lut_mask = 16'hFEEE;
defparam \ALU|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~312 (
// Equation(s):
// \ALU|out[9]~312_combout  = (\ALU|Equal0~4_combout  & (\ALU|ShiftLeft0~82_combout  & !\LATCH_busB|out [4]))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|ShiftLeft0~82_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[9]~312_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~312 .lut_mask = 16'h0088;
defparam \ALU|out[9]~312 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~313 (
// Equation(s):
// \ALU|out[9]~313_combout  = (\LATCH_busA|out [9] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [9]))))

	.dataa(\LATCH_busA|out [9]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [9]),
	.cin(gnd),
	.combout(\ALU|out[9]~313_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~313 .lut_mask = 16'hA888;
defparam \ALU|out[9]~313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~314 (
// Equation(s):
// \ALU|out[9]~314_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~18_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~18_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~18_combout ),
	.datac(\ALU|Add0~18_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[9]~314_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~314 .lut_mask = 16'h88A0;
defparam \ALU|out[9]~314 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~315 (
// Equation(s):
// \ALU|out[9]~315_combout  = (\ALU|out[9]~314_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [9] $ (\LATCH_busB|out [9]))))

	.dataa(\ALU|out[9]~314_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [9]),
	.datad(\LATCH_busB|out [9]),
	.cin(gnd),
	.combout(\ALU|out[9]~315_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~315 .lut_mask = 16'hAEEA;
defparam \ALU|out[9]~315 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~316 (
// Equation(s):
// \ALU|out[9]~316_combout  = (\ALU|out[9]~618_combout ) # ((\ALU|out[9]~315_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [9])))

	.dataa(\ALU|out[9]~618_combout ),
	.datab(\ALU|out[9]~315_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [9]),
	.cin(gnd),
	.combout(\ALU|out[9]~316_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~316 .lut_mask = 16'hFEEE;
defparam \ALU|out[9]~316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~317 (
// Equation(s):
// \ALU|out[9]~317_combout  = (\ALU|out[9]~311_combout ) # ((\ALU|out[9]~312_combout ) # ((\ALU|out[9]~313_combout ) # (\ALU|out[9]~316_combout )))

	.dataa(\ALU|out[9]~311_combout ),
	.datab(\ALU|out[9]~312_combout ),
	.datac(\ALU|out[9]~313_combout ),
	.datad(\ALU|out[9]~316_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~317_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~317 .lut_mask = 16'hFFFE;
defparam \ALU|out[9]~317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~607 (
// Equation(s):
// \ALU|out[9]~607_combout  = (\ALU|out[9]~330_combout ) # ((\ALU|out[9]~317_combout  & !\LATCH_aluIn|imm_en_~q ))

	.dataa(\ALU|out[9]~330_combout ),
	.datab(\ALU|out[9]~317_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[9]~607_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~607 .lut_mask = 16'hAAEE;
defparam \ALU|out[9]~607 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[9] (
	.clk(\clk~input_o ),
	.d(\ALU|out[9]~607_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[9] .is_wysiwyg = "true";
defparam \LATCH_busC|out[9] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][9] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~484 (
// Equation(s):
// \REG_BANK|outA[9]~484_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][9]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][9]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~484 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~485 (
// Equation(s):
// \REG_BANK|outA[9]~485_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[9]~484_combout  & ((\REG_BANK|banco[29][9]~q ))) # (!\REG_BANK|outA[9]~484_combout  & (\REG_BANK|banco[25][9]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[9]~484_combout ))))

	.dataa(\REG_BANK|banco[25][9]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[9]~484_combout ),
	.datad(\REG_BANK|banco[29][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~485 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~486 (
// Equation(s):
// \REG_BANK|outA[9]~486_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][9]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][9]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~486 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~487 (
// Equation(s):
// \REG_BANK|outA[9]~487_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[9]~486_combout  & ((\REG_BANK|banco[30][9]~q ))) # (!\REG_BANK|outA[9]~486_combout  & (\REG_BANK|banco[22][9]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[9]~486_combout ))))

	.dataa(\REG_BANK|banco[22][9]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[9]~486_combout ),
	.datad(\REG_BANK|banco[30][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~487 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~488 (
// Equation(s):
// \REG_BANK|outA[9]~488_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][9]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][9]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~488 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~489 (
// Equation(s):
// \REG_BANK|outA[9]~489_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[9]~488_combout  & ((\REG_BANK|banco[28][9]~q ))) # (!\REG_BANK|outA[9]~488_combout  & (\REG_BANK|banco[20][9]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[9]~488_combout ))))

	.dataa(\REG_BANK|banco[20][9]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[9]~488_combout ),
	.datad(\REG_BANK|banco[28][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~489 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~490 (
// Equation(s):
// \REG_BANK|outA[9]~490_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[9]~487_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[9]~489_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[9]~487_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[9]~489_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~490_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~490 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~491 (
// Equation(s):
// \REG_BANK|outA[9]~491_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][9]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][9]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~491_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~491 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~491 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~492 (
// Equation(s):
// \REG_BANK|outA[9]~492_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[9]~491_combout  & ((\REG_BANK|banco[31][9]~q ))) # (!\REG_BANK|outA[9]~491_combout  & (\REG_BANK|banco[27][9]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[9]~491_combout ))))

	.dataa(\REG_BANK|banco[27][9]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[9]~491_combout ),
	.datad(\REG_BANK|banco[31][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~492_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~492 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~492 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~493 (
// Equation(s):
// \REG_BANK|outA[9]~493_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[9]~490_combout  & ((\REG_BANK|outA[9]~492_combout ))) # (!\REG_BANK|outA[9]~490_combout  & (\REG_BANK|outA[9]~485_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[9]~490_combout ))))

	.dataa(\REG_BANK|outA[9]~485_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[9]~490_combout ),
	.datad(\REG_BANK|outA[9]~492_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~493_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~493 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~494 (
// Equation(s):
// \REG_BANK|outA[9]~494_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][9]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][9]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~494_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~494 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~494 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~495 (
// Equation(s):
// \REG_BANK|outA[9]~495_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[9]~494_combout  & ((\REG_BANK|banco[11][9]~q ))) # (!\REG_BANK|outA[9]~494_combout  & (\REG_BANK|banco[9][9]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[9]~494_combout ))))

	.dataa(\REG_BANK|banco[9][9]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[9]~494_combout ),
	.datad(\REG_BANK|banco[11][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~495_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~495 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~495 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~496 (
// Equation(s):
// \REG_BANK|outA[9]~496_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][9]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][9]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~496_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~496 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~497 (
// Equation(s):
// \REG_BANK|outA[9]~497_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[9]~496_combout  & ((\REG_BANK|banco[7][9]~q ))) # (!\REG_BANK|outA[9]~496_combout  & (\REG_BANK|banco[6][9]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[9]~496_combout ))))

	.dataa(\REG_BANK|banco[6][9]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[9]~496_combout ),
	.datad(\REG_BANK|banco[7][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~497_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~497 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~498 (
// Equation(s):
// \REG_BANK|outA[9]~498_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][9]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][9]~q ),
	.datac(\REG_BANK|banco[1][9]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~498_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~498 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[9]~498 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~499 (
// Equation(s):
// \REG_BANK|outA[9]~499_combout  = (\REG_BANK|outA[9]~498_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][9]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[9]~498_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][9]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~499_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~499 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[9]~499 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~500 (
// Equation(s):
// \REG_BANK|outA[9]~500_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[9]~497_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[9]~499_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[9]~497_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[9]~499_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~500_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~500 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~501 (
// Equation(s):
// \REG_BANK|outA[9]~501_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][9]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][9]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~501_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~501 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[9]~501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~502 (
// Equation(s):
// \REG_BANK|outA[9]~502_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[9]~501_combout  & ((\REG_BANK|banco[15][9]~q ))) # (!\REG_BANK|outA[9]~501_combout  & (\REG_BANK|banco[14][9]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[9]~501_combout ))))

	.dataa(\REG_BANK|banco[14][9]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[9]~501_combout ),
	.datad(\REG_BANK|banco[15][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~502_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~502 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~502 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~503 (
// Equation(s):
// \REG_BANK|outA[9]~503_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[9]~500_combout  & ((\REG_BANK|outA[9]~502_combout ))) # (!\REG_BANK|outA[9]~500_combout  & (\REG_BANK|outA[9]~495_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[9]~500_combout ))))

	.dataa(\REG_BANK|outA[9]~495_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[9]~500_combout ),
	.datad(\REG_BANK|outA[9]~502_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~503_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~503 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[9]~503 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~504 (
// Equation(s):
// \REG_BANK|outA[9]~504_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[9]~493_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[9]~503_combout )))))

	.dataa(\REG_BANK|outA[9]~493_combout ),
	.datab(\REG_BANK|outA[9]~503_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~504_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~504 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[9]~504 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[9]~505 (
// Equation(s):
// \REG_BANK|outA[9]~505_combout  = (\REG_BANK|outA[9]~504_combout ) # ((\IFU|pc [9] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[9]~504_combout ),
	.datab(\IFU|pc [9]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[9]~505_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[9]~505 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[9]~505 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[9] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[9]~505_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[9] .is_wysiwyg = "true";
defparam \LATCH_busA|out[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~19 (
// Equation(s):
// \ALU|ShiftLeft1~19_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [9])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [10])))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busA|out [10]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~19 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~60 (
// Equation(s):
// \ALU|ShiftLeft1~60_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~19_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~21_combout )))

	.dataa(\ALU|ShiftLeft1~19_combout ),
	.datab(\ALU|ShiftLeft1~21_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~60 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~109 (
// Equation(s):
// \ALU|out[20]~109_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~59_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~60_combout )))

	.dataa(\ALU|ShiftLeft1~59_combout ),
	.datab(\ALU|ShiftLeft1~60_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[20]~109_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~109 .lut_mask = 16'hAACC;
defparam \ALU|out[20]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~81 (
// Equation(s):
// \ALU|ShiftLeft1~81_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~55_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[20]~109_combout )))

	.dataa(\ALU|ShiftLeft1~55_combout ),
	.datab(\ALU|out[20]~109_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~81 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~449 (
// Equation(s):
// \ALU|out[12]~449_combout  = (\ALU|out[9]~183_combout  & ((\ALU|ShiftLeft1~81_combout ) # ((\ALU|out[8]~447_combout  & \ALU|out[28]~448_combout )))) # (!\ALU|out[9]~183_combout  & (\ALU|out[8]~447_combout  & (\ALU|out[28]~448_combout )))

	.dataa(\ALU|out[9]~183_combout ),
	.datab(\ALU|out[8]~447_combout ),
	.datac(\ALU|out[28]~448_combout ),
	.datad(\ALU|ShiftLeft1~81_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~449_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~449 .lut_mask = 16'hEAC0;
defparam \ALU|out[12]~449 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~186 (
// Equation(s):
// \ALU|out[9]~186_combout  = (\LATCH_aluIn|imm_ [4]) # ((\LATCH_aluIn|imm_ [3]) # ((!\ALU|Equal1~1_combout  & !\ALU|Equal2~1_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|Equal1~1_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~186_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~186 .lut_mask = 16'hEEEF;
defparam \ALU|out[9]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~451 (
// Equation(s):
// \ALU|out[12]~451_combout  = (\ALU|out[12]~446_combout ) # ((\ALU|out[12]~449_combout ) # ((\ALU|out[4]~450_combout  & !\ALU|out[9]~186_combout )))

	.dataa(\ALU|out[12]~446_combout ),
	.datab(\ALU|out[12]~449_combout ),
	.datac(\ALU|out[4]~450_combout ),
	.datad(\ALU|out[9]~186_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~451_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~451 .lut_mask = 16'hEEFE;
defparam \ALU|out[12]~451 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~452 (
// Equation(s):
// \ALU|out[12]~452_combout  = (\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [4] & (\ALU|Equal2~1_combout  & !\ALU|ShiftLeft1~2_combout )))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~452_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~452 .lut_mask = 16'h0080;
defparam \ALU|out[12]~452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[12] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [12]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[12] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~453 (
// Equation(s):
// \ALU|out[12]~453_combout  = (\LATCH_aluIn|imm_ [12] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [12] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [12]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [12]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~453_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~453 .lut_mask = 16'hA888;
defparam \ALU|out[12]~453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~454 (
// Equation(s):
// \ALU|out~454_combout  = \LATCH_busA|out [12] $ (\LATCH_aluIn|imm_ [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [12]),
	.datad(\LATCH_aluIn|imm_ [12]),
	.cin(gnd),
	.combout(\ALU|out~454_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~454 .lut_mask = 16'h0FF0;
defparam \ALU|out~454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[11] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [11]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[11] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~22 (
// Equation(s):
// \ALU|Add2~22_combout  = (\LATCH_busA|out [11] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~21  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~21 )))) # (!\LATCH_busA|out [11] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~21 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~21 ) # (GND)))))
// \ALU|Add2~23  = CARRY((\LATCH_busA|out [11] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~21 )) # (!\LATCH_busA|out [11] & ((!\ALU|Add2~21 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~21 ),
	.combout(\ALU|Add2~22_combout ),
	.cout(\ALU|Add2~23 ));
// synopsys translate_off
defparam \ALU|Add2~22 .lut_mask = 16'h9617;
defparam \ALU|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~24 (
// Equation(s):
// \ALU|Add2~24_combout  = ((\LATCH_busA|out [12] $ (\LATCH_aluIn|imm_ [12] $ (!\ALU|Add2~23 )))) # (GND)
// \ALU|Add2~25  = CARRY((\LATCH_busA|out [12] & ((\LATCH_aluIn|imm_ [12]) # (!\ALU|Add2~23 ))) # (!\LATCH_busA|out [12] & (\LATCH_aluIn|imm_ [12] & !\ALU|Add2~23 )))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_aluIn|imm_ [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~23 ),
	.combout(\ALU|Add2~24_combout ),
	.cout(\ALU|Add2~25 ));
// synopsys translate_off
defparam \ALU|Add2~24 .lut_mask = 16'h698E;
defparam \ALU|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~455 (
// Equation(s):
// \ALU|out[12]~455_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~454_combout ) # ((\ALU|Add2~24_combout  & !\ALU|out[17]~57_combout )))) # (!\ALU|Equal3~0_combout  & (((\ALU|Add2~24_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|out~454_combout ),
	.datac(\ALU|Add2~24_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~455_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~455 .lut_mask = 16'h88F8;
defparam \ALU|out[12]~455 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~456 (
// Equation(s):
// \ALU|out[12]~456_combout  = (\ALU|out[12]~453_combout ) # ((\ALU|out[12]~455_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [12])))

	.dataa(\ALU|out[12]~453_combout ),
	.datab(\ALU|out[12]~455_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [12]),
	.cin(gnd),
	.combout(\ALU|out[12]~456_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~456 .lut_mask = 16'hFEEE;
defparam \ALU|out[12]~456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~457 (
// Equation(s):
// \ALU|out[12]~457_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[12]~451_combout ) # ((\ALU|out[12]~452_combout ) # (\ALU|out[12]~456_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[12]~451_combout ),
	.datac(\ALU|out[12]~452_combout ),
	.datad(\ALU|out[12]~456_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~457_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~457 .lut_mask = 16'hAAA8;
defparam \ALU|out[12]~457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~458 (
// Equation(s):
// \ALU|out[12]~458_combout  = (\ALU|out[9]~190_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftRight0~8_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~9_combout )))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|ShiftRight0~8_combout ),
	.datac(\ALU|ShiftRight0~9_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[12]~458_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~458 .lut_mask = 16'h88A0;
defparam \ALU|out[12]~458 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[8]~459 (
// Equation(s):
// \ALU|out[8]~459_combout  = (\ALU|out[9]~197_combout ) # ((\ALU|Equal1~0_combout  & (\ALU|Equal0~2_combout  & \LATCH_busB|out [4])))

	.dataa(\ALU|out[9]~197_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[8]~459_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~459 .lut_mask = 16'hEAAA;
defparam \ALU|out[8]~459 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~460 (
// Equation(s):
// \ALU|out[28]~460_combout  = (\ALU|ShiftLeft0~56_combout  & ((\LATCH_busB|out [1] & (\ALU|ShiftRight1~4_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~5_combout )))))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftRight1~4_combout ),
	.datac(\ALU|ShiftRight1~5_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|out[28]~460_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~460 .lut_mask = 16'h88A0;
defparam \ALU|out[28]~460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~65 (
// Equation(s):
// \ALU|ShiftLeft0~65_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~16_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~6_combout )))

	.dataa(\ALU|ShiftLeft0~16_combout ),
	.datab(\ALU|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~65 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~9 (
// Equation(s):
// \ALU|ShiftLeft0~9_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [11])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [12])))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~9 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~66 (
// Equation(s):
// \ALU|ShiftLeft0~66_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~7_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~9_combout )))

	.dataa(\ALU|ShiftLeft0~7_combout ),
	.datab(\ALU|ShiftLeft0~9_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~66 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~100 (
// Equation(s):
// \ALU|out[20]~100_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~65_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~66_combout )))

	.dataa(\ALU|ShiftLeft0~65_combout ),
	.datab(\ALU|ShiftLeft0~66_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[20]~100_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~100 .lut_mask = 16'hAACC;
defparam \ALU|out[20]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~85 (
// Equation(s):
// \ALU|ShiftLeft0~85_combout  = (\LATCH_busB|out [3] & (\ALU|ShiftLeft0~61_combout )) # (!\LATCH_busB|out [3] & ((\ALU|out[20]~100_combout )))

	.dataa(\ALU|ShiftLeft0~61_combout ),
	.datab(\ALU|out[20]~100_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~85 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~461 (
// Equation(s):
// \ALU|out[12]~461_combout  = (\ALU|out[14]~127_combout  & ((\ALU|ShiftLeft0~85_combout ) # ((\ALU|out[8]~459_combout  & \ALU|out[28]~460_combout )))) # (!\ALU|out[14]~127_combout  & (\ALU|out[8]~459_combout  & (\ALU|out[28]~460_combout )))

	.dataa(\ALU|out[14]~127_combout ),
	.datab(\ALU|out[8]~459_combout ),
	.datac(\ALU|out[28]~460_combout ),
	.datad(\ALU|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~461_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~461 .lut_mask = 16'hEAC0;
defparam \ALU|out[12]~461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~462 (
// Equation(s):
// \ALU|out[4]~462_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight0~12_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~15_combout )))

	.dataa(\ALU|ShiftRight0~12_combout ),
	.datab(\ALU|ShiftRight0~15_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[4]~462_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~462 .lut_mask = 16'hAACC;
defparam \ALU|out[4]~462 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~463 (
// Equation(s):
// \ALU|out[12]~463_combout  = (\ALU|out[12]~458_combout ) # ((\ALU|out[12]~461_combout ) # ((\ALU|out[4]~462_combout  & !\ALU|out[9]~191_combout )))

	.dataa(\ALU|out[12]~458_combout ),
	.datab(\ALU|out[12]~461_combout ),
	.datac(\ALU|out[4]~462_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~463_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~463 .lut_mask = 16'hEEFE;
defparam \ALU|out[12]~463 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~464 (
// Equation(s):
// \ALU|out[12]~464_combout  = (\LATCH_busA|out [12] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [12]))))

	.dataa(\LATCH_busA|out [12]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [12]),
	.cin(gnd),
	.combout(\ALU|out[12]~464_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~464 .lut_mask = 16'hA888;
defparam \ALU|out[12]~464 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~465 (
// Equation(s):
// \ALU|out[12]~465_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~24_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~24_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~24_combout ),
	.datac(\ALU|Add0~24_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[12]~465_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~465 .lut_mask = 16'h88A0;
defparam \ALU|out[12]~465 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~466 (
// Equation(s):
// \ALU|out[12]~466_combout  = (\ALU|out[12]~465_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [12] $ (\LATCH_busB|out [12]))))

	.dataa(\ALU|out[12]~465_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [12]),
	.datad(\LATCH_busB|out [12]),
	.cin(gnd),
	.combout(\ALU|out[12]~466_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~466 .lut_mask = 16'hAEEA;
defparam \ALU|out[12]~466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~467 (
// Equation(s):
// \ALU|out[12]~467_combout  = (\ALU|out[12]~464_combout ) # ((\ALU|out[12]~466_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [12])))

	.dataa(\ALU|out[12]~464_combout ),
	.datab(\ALU|out[12]~466_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [12]),
	.cin(gnd),
	.combout(\ALU|out[12]~467_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~467 .lut_mask = 16'hFEEE;
defparam \ALU|out[12]~467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~468 (
// Equation(s):
// \ALU|out[12]~468_combout  = (\ALU|out[12]~467_combout ) # ((\LATCH_busA|out [31] & (\ALU|out[9]~197_combout  & !\ALU|ShiftLeft0~56_combout )))

	.dataa(\ALU|out[12]~467_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\ALU|out[9]~197_combout ),
	.datad(\ALU|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~468_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~468 .lut_mask = 16'hAAEA;
defparam \ALU|out[12]~468 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[12]~469 (
// Equation(s):
// \ALU|out[12]~469_combout  = (\ALU|out[12]~457_combout ) # ((!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[12]~463_combout ) # (\ALU|out[12]~468_combout ))))

	.dataa(\ALU|out[12]~457_combout ),
	.datab(\ALU|out[12]~463_combout ),
	.datac(\ALU|out[12]~468_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[12]~469_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~469 .lut_mask = 16'hAAFE;
defparam \ALU|out[12]~469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[12] (
	.clk(\clk~input_o ),
	.d(\ALU|out[12]~469_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[12] .is_wysiwyg = "true";
defparam \LATCH_busC|out[12] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][12] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~418 (
// Equation(s):
// \REG_BANK|outA[12]~418_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][12]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][12]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~418 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~419 (
// Equation(s):
// \REG_BANK|outA[12]~419_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[12]~418_combout  & ((\REG_BANK|banco[29][12]~q ))) # (!\REG_BANK|outA[12]~418_combout  & (\REG_BANK|banco[21][12]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[12]~418_combout ))))

	.dataa(\REG_BANK|banco[21][12]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[12]~418_combout ),
	.datad(\REG_BANK|banco[29][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~419 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~420 (
// Equation(s):
// \REG_BANK|outA[12]~420_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][12]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][12]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~420_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~420 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~421 (
// Equation(s):
// \REG_BANK|outA[12]~421_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[12]~420_combout  & ((\REG_BANK|banco[30][12]~q ))) # (!\REG_BANK|outA[12]~420_combout  & (\REG_BANK|banco[26][12]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[12]~420_combout ))))

	.dataa(\REG_BANK|banco[26][12]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[12]~420_combout ),
	.datad(\REG_BANK|banco[30][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~421 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~422 (
// Equation(s):
// \REG_BANK|outA[12]~422_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][12]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][12]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~422 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~423 (
// Equation(s):
// \REG_BANK|outA[12]~423_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[12]~422_combout  & ((\REG_BANK|banco[28][12]~q ))) # (!\REG_BANK|outA[12]~422_combout  & (\REG_BANK|banco[24][12]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[12]~422_combout ))))

	.dataa(\REG_BANK|banco[24][12]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[12]~422_combout ),
	.datad(\REG_BANK|banco[28][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~423 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~424 (
// Equation(s):
// \REG_BANK|outA[12]~424_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[12]~421_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[12]~423_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[12]~421_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[12]~423_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~424 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~425 (
// Equation(s):
// \REG_BANK|outA[12]~425_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][12]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][12]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~425 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~426 (
// Equation(s):
// \REG_BANK|outA[12]~426_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[12]~425_combout  & ((\REG_BANK|banco[31][12]~q ))) # (!\REG_BANK|outA[12]~425_combout  & (\REG_BANK|banco[23][12]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[12]~425_combout ))))

	.dataa(\REG_BANK|banco[23][12]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[12]~425_combout ),
	.datad(\REG_BANK|banco[31][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~426 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~427 (
// Equation(s):
// \REG_BANK|outA[12]~427_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[12]~424_combout  & ((\REG_BANK|outA[12]~426_combout ))) # (!\REG_BANK|outA[12]~424_combout  & (\REG_BANK|outA[12]~419_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[12]~424_combout ))))

	.dataa(\REG_BANK|outA[12]~419_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[12]~424_combout ),
	.datad(\REG_BANK|outA[12]~426_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~427 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~428 (
// Equation(s):
// \REG_BANK|outA[12]~428_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][12]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][12]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~428 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~429 (
// Equation(s):
// \REG_BANK|outA[12]~429_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[12]~428_combout  & ((\REG_BANK|banco[7][12]~q ))) # (!\REG_BANK|outA[12]~428_combout  & (\REG_BANK|banco[6][12]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[12]~428_combout 
// ))))

	.dataa(\REG_BANK|banco[6][12]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[12]~428_combout ),
	.datad(\REG_BANK|banco[7][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~429_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~429 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~429 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~430 (
// Equation(s):
// \REG_BANK|outA[12]~430_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][12]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][12]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~430_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~430 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~431 (
// Equation(s):
// \REG_BANK|outA[12]~431_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[12]~430_combout  & ((\REG_BANK|banco[11][12]~q ))) # (!\REG_BANK|outA[12]~430_combout  & (\REG_BANK|banco[9][12]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[12]~430_combout 
// ))))

	.dataa(\REG_BANK|banco[9][12]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[12]~430_combout ),
	.datad(\REG_BANK|banco[11][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~431_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~431 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~431 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~432 (
// Equation(s):
// \REG_BANK|outA[12]~432_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][12]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][12]~q ),
	.datac(\REG_BANK|banco[1][12]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~432_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~432 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[12]~432 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~433 (
// Equation(s):
// \REG_BANK|outA[12]~433_combout  = (\REG_BANK|outA[12]~432_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][12]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[12]~432_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][12]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~433_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~433 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[12]~433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~434 (
// Equation(s):
// \REG_BANK|outA[12]~434_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[12]~431_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[12]~433_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[12]~431_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[12]~433_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~434_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~434 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~434 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~435 (
// Equation(s):
// \REG_BANK|outA[12]~435_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][12]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][12]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~435_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~435 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[12]~435 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~436 (
// Equation(s):
// \REG_BANK|outA[12]~436_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[12]~435_combout  & ((\REG_BANK|banco[15][12]~q ))) # (!\REG_BANK|outA[12]~435_combout  & (\REG_BANK|banco[14][12]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[12]~435_combout ))))

	.dataa(\REG_BANK|banco[14][12]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[12]~435_combout ),
	.datad(\REG_BANK|banco[15][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~436_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~436 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~437 (
// Equation(s):
// \REG_BANK|outA[12]~437_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[12]~434_combout  & ((\REG_BANK|outA[12]~436_combout ))) # (!\REG_BANK|outA[12]~434_combout  & (\REG_BANK|outA[12]~429_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[12]~434_combout ))))

	.dataa(\REG_BANK|outA[12]~429_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[12]~434_combout ),
	.datad(\REG_BANK|outA[12]~436_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~437_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~437 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[12]~437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~438 (
// Equation(s):
// \REG_BANK|outA[12]~438_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[12]~427_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[12]~437_combout )))))

	.dataa(\REG_BANK|outA[12]~427_combout ),
	.datab(\REG_BANK|outA[12]~437_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~438_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~438 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[12]~438 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[12]~439 (
// Equation(s):
// \REG_BANK|outA[12]~439_combout  = (\REG_BANK|outA[12]~438_combout ) # ((\IFU|pc [12] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[12]~438_combout ),
	.datab(\IFU|pc [12]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[12]~439_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[12]~439 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[12]~439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[12] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[12]~439_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[12] .is_wysiwyg = "true";
defparam \LATCH_busA|out[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~48 (
// Equation(s):
// \ALU|ShiftRight1~48_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [12])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [11])))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_busA|out [11]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~48 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~53 (
// Equation(s):
// \ALU|ShiftRight1~53_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~44_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~48_combout )))

	.dataa(\ALU|ShiftRight1~44_combout ),
	.datab(\ALU|ShiftRight1~48_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~53 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~46 (
// Equation(s):
// \ALU|ShiftRight1~46_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [8])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [7])))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busA|out [7]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~46 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~51 (
// Equation(s):
// \ALU|ShiftRight1~51_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~49_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~46_combout )))

	.dataa(\ALU|ShiftRight1~49_combout ),
	.datab(\ALU|ShiftRight1~46_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~51 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~470 (
// Equation(s):
// \ALU|out[7]~470_combout  = (!\ALU|out[9]~191_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftRight1~53_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~51_combout )))))

	.dataa(\ALU|ShiftRight1~53_combout ),
	.datab(\ALU|ShiftRight1~51_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~470_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~470 .lut_mask = 16'h00AC;
defparam \ALU|out[7]~470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~471 (
// Equation(s):
// \ALU|out[7]~471_combout  = (\ALU|out[9]~190_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftRight1~20_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~52_combout )))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|ShiftRight1~20_combout ),
	.datac(\ALU|ShiftRight1~52_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[7]~471_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~471 .lut_mask = 16'h88A0;
defparam \ALU|out[7]~471 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~472 (
// Equation(s):
// \ALU|out[7]~472_combout  = (\LATCH_busA|out [7] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [7]))))

	.dataa(\LATCH_busA|out [7]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|out[7]~472_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~472 .lut_mask = 16'hA888;
defparam \ALU|out[7]~472 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~268 (
// Equation(s):
// \ALU|out[24]~268_combout  = (\LATCH_busB|out [4]) # (\LATCH_busB|out [3])

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[24]~268_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~268 .lut_mask = 16'hEEEE;
defparam \ALU|out[24]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~410 (
// Equation(s):
// \ALU|out[4]~410_combout  = (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & (!\LATCH_aluIn|aluCtrl_ [2] & !\ALU|out[24]~268_combout )))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\ALU|out[24]~268_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~410_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~410 .lut_mask = 16'h0008;
defparam \ALU|out[4]~410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~473 (
// Equation(s):
// \ALU|out[7]~473_combout  = (\ALU|out[7]~472_combout ) # ((\ALU|ShiftLeft0~44_combout  & \ALU|out[4]~410_combout ))

	.dataa(\ALU|out[7]~472_combout ),
	.datab(\ALU|ShiftLeft0~44_combout ),
	.datac(\ALU|out[4]~410_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[7]~473_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~473 .lut_mask = 16'hEAEA;
defparam \ALU|out[7]~473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~474 (
// Equation(s):
// \ALU|out[7]~474_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~14_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~14_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~14_combout ),
	.datac(\ALU|Add0~14_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[7]~474_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~474 .lut_mask = 16'h88A0;
defparam \ALU|out[7]~474 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~475 (
// Equation(s):
// \ALU|out[7]~475_combout  = (\ALU|out[7]~474_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [7] $ (\LATCH_busB|out [7]))))

	.dataa(\ALU|out[7]~474_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [7]),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|out[7]~475_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~475 .lut_mask = 16'hAEEA;
defparam \ALU|out[7]~475 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~26 (
// Equation(s):
// \ALU|ShiftRight1~26_combout  = (\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight1~18_combout ) # ((\ALU|out[24]~65_combout  & \ALU|ShiftRight1~16_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|out[24]~65_combout  & (\ALU|ShiftRight1~16_combout )))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|out[24]~65_combout ),
	.datac(\ALU|ShiftRight1~16_combout ),
	.datad(\ALU|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~26 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~609 (
// Equation(s):
// \ALU|out[7]~609_combout  = (\ALU|ShiftRight1~26_combout ) # ((\LATCH_busA|out [31] & \LATCH_busB|out [3]))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftRight1~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[7]~609_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~609 .lut_mask = 16'hF8F8;
defparam \ALU|out[7]~609 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~476 (
// Equation(s):
// \ALU|out[7]~476_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [7]) # ((\ALU|out[7]~609_combout  & \ALU|out[9]~197_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|out[7]~609_combout  & (\ALU|out[9]~197_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[7]~609_combout ),
	.datac(\ALU|out[9]~197_combout ),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|out[7]~476_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~476 .lut_mask = 16'hEAC0;
defparam \ALU|out[7]~476 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~27 (
// Equation(s):
// \ALU|ShiftRight1~27_combout  = (\LATCH_busA|out [31] & \LATCH_busB|out [3])

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~27 .lut_mask = 16'h8888;
defparam \ALU|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~125 (
// Equation(s):
// \ALU|out[7]~125_combout  = (\ALU|ShiftRight1~26_combout ) # ((\ALU|ShiftLeft0~30_combout  & (\ALU|ShiftRight1~27_combout  & !\LATCH_busB|out [2])))

	.dataa(\ALU|ShiftRight1~26_combout ),
	.datab(\ALU|ShiftLeft0~30_combout ),
	.datac(\ALU|ShiftRight1~27_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[7]~125_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~125 .lut_mask = 16'hAAEA;
defparam \ALU|out[7]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~477 (
// Equation(s):
// \ALU|out[7]~477_combout  = (\ALU|out[7]~475_combout ) # ((\ALU|out[7]~476_combout ) # ((\ALU|out[7]~125_combout  & \ALU|out[9]~188_combout )))

	.dataa(\ALU|out[7]~475_combout ),
	.datab(\ALU|out[7]~476_combout ),
	.datac(\ALU|out[7]~125_combout ),
	.datad(\ALU|out[9]~188_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~477_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~477 .lut_mask = 16'hFEEE;
defparam \ALU|out[7]~477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~478 (
// Equation(s):
// \ALU|out[7]~478_combout  = (\ALU|out[7]~470_combout ) # ((\ALU|out[7]~471_combout ) # ((\ALU|out[7]~473_combout ) # (\ALU|out[7]~477_combout )))

	.dataa(\ALU|out[7]~470_combout ),
	.datab(\ALU|out[7]~471_combout ),
	.datac(\ALU|out[7]~473_combout ),
	.datad(\ALU|out[7]~477_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~478_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~478 .lut_mask = 16'hFFFE;
defparam \ALU|out[7]~478 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~51 (
// Equation(s):
// \ALU|ShiftRight3~51_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~38_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~47_combout )))

	.dataa(\ALU|ShiftRight3~38_combout ),
	.datab(\ALU|ShiftRight3~47_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~51 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~40 (
// Equation(s):
// \ALU|ShiftRight3~40_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [8])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [7])))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busA|out [7]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~40 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~49 (
// Equation(s):
// \ALU|ShiftRight3~49_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~48_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~40_combout )))

	.dataa(\ALU|ShiftRight3~48_combout ),
	.datab(\ALU|ShiftRight3~40_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~49 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~479 (
// Equation(s):
// \ALU|out[7]~479_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~51_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~49_combout )))

	.dataa(\ALU|ShiftRight3~51_combout ),
	.datab(\ALU|ShiftRight3~49_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[7]~479_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~479 .lut_mask = 16'hAACC;
defparam \ALU|out[7]~479 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~480 (
// Equation(s):
// \ALU|out[7]~480_combout  = (\ALU|Selector47~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|Selector48~5_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[7]~479_combout )))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|Selector48~5_combout ),
	.datac(\ALU|out[7]~479_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[7]~480_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~480 .lut_mask = 16'h88A0;
defparam \ALU|out[7]~480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~481 (
// Equation(s):
// \ALU|out[7]~481_combout  = (\LATCH_aluIn|imm_ [7] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [7] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [7]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [7]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~481_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~481 .lut_mask = 16'hA888;
defparam \ALU|out[7]~481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~420 (
// Equation(s):
// \ALU|out[4]~420_combout  = (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & (!\LATCH_aluIn|aluCtrl_ [2] & !\ALU|out[24]~279_combout )))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\ALU|out[24]~279_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~420_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~420 .lut_mask = 16'h0008;
defparam \ALU|out[4]~420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~482 (
// Equation(s):
// \ALU|out[7]~482_combout  = (\ALU|out[7]~480_combout ) # ((\ALU|out[7]~481_combout ) # ((\ALU|ShiftLeft1~31_combout  & \ALU|out[4]~420_combout )))

	.dataa(\ALU|out[7]~480_combout ),
	.datab(\ALU|out[7]~481_combout ),
	.datac(\ALU|ShiftLeft1~31_combout ),
	.datad(\ALU|out[4]~420_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~482_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~482 .lut_mask = 16'hFEEE;
defparam \ALU|out[7]~482 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~22 (
// Equation(s):
// \ALU|ShiftRight3~22_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~12_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~14_combout )))))

	.dataa(\ALU|ShiftRight3~12_combout ),
	.datab(\ALU|ShiftRight3~14_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~22 .lut_mask = 16'h00AC;
defparam \ALU|ShiftRight3~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~114 (
// Equation(s):
// \ALU|out[7]~114_combout  = (\ALU|ShiftRight3~22_combout ) # ((\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [3] & !\ALU|ShiftRight2~0_combout )))

	.dataa(\ALU|ShiftRight3~22_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight2~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~114_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~114 .lut_mask = 16'hAAEA;
defparam \ALU|out[7]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~483 (
// Equation(s):
// \ALU|out[7]~483_combout  = (\ALU|out[9]~181_combout  & ((\ALU|ShiftRight3~22_combout ) # ((\LATCH_busA|out [31] & \LATCH_aluIn|imm_ [3]))))

	.dataa(\ALU|out[9]~181_combout ),
	.datab(\ALU|ShiftRight3~22_combout ),
	.datac(\LATCH_busA|out [31]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[7]~483_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~483 .lut_mask = 16'hA888;
defparam \ALU|out[7]~483 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~484 (
// Equation(s):
// \ALU|out[7]~484_combout  = (\ALU|out[7]~483_combout ) # ((\ALU|Add2~14_combout  & !\ALU|out[17]~57_combout ))

	.dataa(\ALU|Add2~14_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|out[7]~483_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[7]~484_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~484 .lut_mask = 16'hF2F2;
defparam \ALU|out[7]~484 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~485 (
// Equation(s):
// \ALU|out[7]~485_combout  = (\LATCH_busA|out [7] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_aluIn|imm_ [7] & \ALU|Equal3~0_combout )))) # (!\LATCH_busA|out [7] & (\LATCH_aluIn|imm_ [7] & (\ALU|Equal3~0_combout )))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_aluIn|imm_ [7]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~485_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~485 .lut_mask = 16'hEA60;
defparam \ALU|out[7]~485 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~486 (
// Equation(s):
// \ALU|out[7]~486_combout  = (\ALU|out[7]~484_combout ) # ((\ALU|out[7]~485_combout ) # ((\ALU|out[7]~114_combout  & \ALU|out[9]~175_combout )))

	.dataa(\ALU|out[7]~114_combout ),
	.datab(\ALU|out[9]~175_combout ),
	.datac(\ALU|out[7]~484_combout ),
	.datad(\ALU|out[7]~485_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~486_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~486 .lut_mask = 16'hFFF8;
defparam \ALU|out[7]~486 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[7]~487 (
// Equation(s):
// \ALU|out[7]~487_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[7]~482_combout ) # (\ALU|out[7]~486_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[7]~478_combout ))

	.dataa(\ALU|out[7]~478_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[7]~482_combout ),
	.datad(\ALU|out[7]~486_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~487_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~487 .lut_mask = 16'hEEE2;
defparam \ALU|out[7]~487 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[7] (
	.clk(\clk~input_o ),
	.d(\ALU|out[7]~487_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[7] .is_wysiwyg = "true";
defparam \LATCH_busC|out[7] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][7] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~528 (
// Equation(s):
// \REG_BANK|outA[7]~528_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][7]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][7]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~528 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~529 (
// Equation(s):
// \REG_BANK|outA[7]~529_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[7]~528_combout  & ((\REG_BANK|banco[29][7]~q ))) # (!\REG_BANK|outA[7]~528_combout  & (\REG_BANK|banco[25][7]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[7]~528_combout ))))

	.dataa(\REG_BANK|banco[25][7]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[7]~528_combout ),
	.datad(\REG_BANK|banco[29][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~529_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~529 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~529 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~530 (
// Equation(s):
// \REG_BANK|outA[7]~530_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][7]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][7]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~530_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~530 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~531 (
// Equation(s):
// \REG_BANK|outA[7]~531_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[7]~530_combout  & ((\REG_BANK|banco[30][7]~q ))) # (!\REG_BANK|outA[7]~530_combout  & (\REG_BANK|banco[22][7]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[7]~530_combout ))))

	.dataa(\REG_BANK|banco[22][7]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[7]~530_combout ),
	.datad(\REG_BANK|banco[30][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~531_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~531 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~531 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~532 (
// Equation(s):
// \REG_BANK|outA[7]~532_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][7]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][7]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~532_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~532 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~532 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~533 (
// Equation(s):
// \REG_BANK|outA[7]~533_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[7]~532_combout  & ((\REG_BANK|banco[28][7]~q ))) # (!\REG_BANK|outA[7]~532_combout  & (\REG_BANK|banco[20][7]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[7]~532_combout ))))

	.dataa(\REG_BANK|banco[20][7]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[7]~532_combout ),
	.datad(\REG_BANK|banco[28][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~533_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~533 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~533 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~534 (
// Equation(s):
// \REG_BANK|outA[7]~534_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[7]~531_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[7]~533_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[7]~531_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[7]~533_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~534_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~534 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~534 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~535 (
// Equation(s):
// \REG_BANK|outA[7]~535_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][7]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][7]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~535_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~535 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~535 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~536 (
// Equation(s):
// \REG_BANK|outA[7]~536_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[7]~535_combout  & ((\REG_BANK|banco[31][7]~q ))) # (!\REG_BANK|outA[7]~535_combout  & (\REG_BANK|banco[27][7]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[7]~535_combout ))))

	.dataa(\REG_BANK|banco[27][7]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[7]~535_combout ),
	.datad(\REG_BANK|banco[31][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~536_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~536 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~536 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~537 (
// Equation(s):
// \REG_BANK|outA[7]~537_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[7]~534_combout  & ((\REG_BANK|outA[7]~536_combout ))) # (!\REG_BANK|outA[7]~534_combout  & (\REG_BANK|outA[7]~529_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[7]~534_combout ))))

	.dataa(\REG_BANK|outA[7]~529_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[7]~534_combout ),
	.datad(\REG_BANK|outA[7]~536_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~537_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~537 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~538 (
// Equation(s):
// \REG_BANK|outA[7]~538_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][7]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][7]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~538_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~538 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~538 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~539 (
// Equation(s):
// \REG_BANK|outA[7]~539_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[7]~538_combout  & ((\REG_BANK|banco[11][7]~q ))) # (!\REG_BANK|outA[7]~538_combout  & (\REG_BANK|banco[9][7]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[7]~538_combout ))))

	.dataa(\REG_BANK|banco[9][7]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[7]~538_combout ),
	.datad(\REG_BANK|banco[11][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~539_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~539 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~539 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~540 (
// Equation(s):
// \REG_BANK|outA[7]~540_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][7]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][7]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~540_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~540 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~541 (
// Equation(s):
// \REG_BANK|outA[7]~541_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[7]~540_combout  & ((\REG_BANK|banco[7][7]~q ))) # (!\REG_BANK|outA[7]~540_combout  & (\REG_BANK|banco[6][7]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[7]~540_combout ))))

	.dataa(\REG_BANK|banco[6][7]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[7]~540_combout ),
	.datad(\REG_BANK|banco[7][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~541_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~541 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~541 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~542 (
// Equation(s):
// \REG_BANK|outA[7]~542_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][7]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][7]~q ),
	.datac(\REG_BANK|banco[1][7]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~542_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~542 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[7]~542 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~543 (
// Equation(s):
// \REG_BANK|outA[7]~543_combout  = (\REG_BANK|outA[7]~542_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][7]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[7]~542_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][7]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~543_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~543 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[7]~543 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~544 (
// Equation(s):
// \REG_BANK|outA[7]~544_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[7]~541_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[7]~543_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[7]~541_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[7]~543_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~544_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~544 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~544 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~545 (
// Equation(s):
// \REG_BANK|outA[7]~545_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][7]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][7]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~545_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~545 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[7]~545 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~546 (
// Equation(s):
// \REG_BANK|outA[7]~546_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[7]~545_combout  & ((\REG_BANK|banco[15][7]~q ))) # (!\REG_BANK|outA[7]~545_combout  & (\REG_BANK|banco[14][7]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[7]~545_combout ))))

	.dataa(\REG_BANK|banco[14][7]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[7]~545_combout ),
	.datad(\REG_BANK|banco[15][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~546_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~546 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~547 (
// Equation(s):
// \REG_BANK|outA[7]~547_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[7]~544_combout  & ((\REG_BANK|outA[7]~546_combout ))) # (!\REG_BANK|outA[7]~544_combout  & (\REG_BANK|outA[7]~539_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[7]~544_combout ))))

	.dataa(\REG_BANK|outA[7]~539_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[7]~544_combout ),
	.datad(\REG_BANK|outA[7]~546_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~547_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~547 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[7]~547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~548 (
// Equation(s):
// \REG_BANK|outA[7]~548_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[7]~537_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[7]~547_combout )))))

	.dataa(\REG_BANK|outA[7]~537_combout ),
	.datab(\REG_BANK|outA[7]~547_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~548_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~548 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[7]~548 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[7]~549 (
// Equation(s):
// \REG_BANK|outA[7]~549_combout  = (\REG_BANK|outA[7]~548_combout ) # ((\IFU|pc [7] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[7]~548_combout ),
	.datab(\IFU|pc [7]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[7]~549_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[7]~549 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[7]~549 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[7] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[7]~549_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[7] .is_wysiwyg = "true";
defparam \LATCH_busA|out[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~18 (
// Equation(s):
// \ALU|ShiftLeft1~18_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [7])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [8])))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~18 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~59 (
// Equation(s):
// \ALU|ShiftLeft1~59_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~15_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~18_combout )))

	.dataa(\ALU|ShiftLeft1~15_combout ),
	.datab(\ALU|ShiftLeft1~18_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~59 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~2 (
// Equation(s):
// \ALU|Selector47~2_combout  = (\ALU|out[17]~51_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~54_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~59_combout )))))

	.dataa(\ALU|out[17]~51_combout ),
	.datab(\ALU|ShiftLeft1~54_combout ),
	.datac(\ALU|ShiftLeft1~59_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~2 .lut_mask = 16'h88A0;
defparam \ALU|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~3 (
// Equation(s):
// \ALU|Selector47~3_combout  = (\LATCH_aluIn|imm_ [16] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [16] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [16]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [16]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector47~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~3 .lut_mask = 16'hA888;
defparam \ALU|Selector47~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~14 (
// Equation(s):
// \ALU|ShiftRight2~14_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight2~12_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[8]~148_combout )))

	.dataa(\ALU|ShiftRight2~12_combout ),
	.datab(\ALU|out[8]~148_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~14 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~4 (
// Equation(s):
// \ALU|Selector47~4_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busA|out [16]) # ((\ALU|ShiftRight2~14_combout  & \ALU|Selector47~1_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|ShiftRight2~14_combout  & (\ALU|Selector47~1_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|ShiftRight2~14_combout ),
	.datac(\ALU|Selector47~1_combout ),
	.datad(\LATCH_busA|out [16]),
	.cin(gnd),
	.combout(\ALU|Selector47~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~4 .lut_mask = 16'hEAC0;
defparam \ALU|Selector47~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~5 (
// Equation(s):
// \ALU|Selector47~5_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~5_combout  & (!\LATCH_aluIn|aluCtrl_ [1] & !\LATCH_aluIn|imm_ [3])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|Selector47~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~5 .lut_mask = 16'h0008;
defparam \ALU|Selector47~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~22 (
// Equation(s):
// \ALU|ShiftLeft1~22_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [13])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [14])))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busA|out [14]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~22 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~3 (
// Equation(s):
// \ALU|ShiftLeft1~3_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [15])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [16])))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busA|out [16]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~3 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~56 (
// Equation(s):
// \ALU|ShiftLeft1~56_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~22_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~3_combout )))

	.dataa(\ALU|ShiftLeft1~22_combout ),
	.datab(\ALU|ShiftLeft1~3_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~56 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~71 (
// Equation(s):
// \ALU|ShiftLeft1~71_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~60_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~56_combout )))

	.dataa(\ALU|ShiftLeft1~60_combout ),
	.datab(\ALU|ShiftLeft1~56_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~71 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~6 (
// Equation(s):
// \ALU|Selector47~6_combout  = (\ALU|Selector47~5_combout  & ((\LATCH_aluIn|imm_ [4] & (\ALU|ShiftLeft1~70_combout )) # (!\LATCH_aluIn|imm_ [4] & ((\ALU|ShiftLeft1~71_combout )))))

	.dataa(\ALU|Selector47~5_combout ),
	.datab(\ALU|ShiftLeft1~70_combout ),
	.datac(\ALU|ShiftLeft1~71_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|Selector47~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~6 .lut_mask = 16'h88A0;
defparam \ALU|Selector47~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~260 (
// Equation(s):
// \ALU|out~260_combout  = \LATCH_busA|out [16] $ (\LATCH_aluIn|imm_ [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [16]),
	.datad(\LATCH_aluIn|imm_ [16]),
	.cin(gnd),
	.combout(\ALU|out~260_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~260 .lut_mask = 16'h0FF0;
defparam \ALU|out~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~7 (
// Equation(s):
// \ALU|Selector47~7_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~260_combout ) # ((\ALU|Add2~32_combout  & \ALU|Selector32~0_combout )))) # (!\ALU|Equal3~0_combout  & (\ALU|Add2~32_combout  & (\ALU|Selector32~0_combout )))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|Add2~32_combout ),
	.datac(\ALU|Selector32~0_combout ),
	.datad(\ALU|out~260_combout ),
	.cin(gnd),
	.combout(\ALU|Selector47~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~7 .lut_mask = 16'hEAC0;
defparam \ALU|Selector47~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~7 (
// Equation(s):
// \ALU|Selector1~7_combout  = (\ALU|Equal0~0_combout  & (\ALU|Equal0~3_combout  & (\LATCH_busA|out [31] & \ALU|Equal2~0_combout )))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\LATCH_busA|out [31]),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~7 .lut_mask = 16'h8000;
defparam \ALU|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~8 (
// Equation(s):
// \ALU|Selector47~8_combout  = (\ALU|Selector47~6_combout ) # ((\ALU|Selector47~7_combout ) # ((\LATCH_aluIn|imm_ [4] & \ALU|Selector1~7_combout )))

	.dataa(\ALU|Selector47~6_combout ),
	.datab(\ALU|Selector47~7_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Selector1~7_combout ),
	.cin(gnd),
	.combout(\ALU|Selector47~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~8 .lut_mask = 16'hFEEE;
defparam \ALU|Selector47~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector47~9 (
// Equation(s):
// \ALU|Selector47~9_combout  = (\ALU|Selector47~2_combout ) # ((\ALU|Selector47~3_combout ) # ((\ALU|Selector47~4_combout ) # (\ALU|Selector47~8_combout )))

	.dataa(\ALU|Selector47~2_combout ),
	.datab(\ALU|Selector47~3_combout ),
	.datac(\ALU|Selector47~4_combout ),
	.datad(\ALU|Selector47~8_combout ),
	.cin(gnd),
	.combout(\ALU|Selector47~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector47~9 .lut_mask = 16'hFFFE;
defparam \ALU|Selector47~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~2 (
// Equation(s):
// \ALU|Selector15~2_combout  = (\ALU|Selector47~0_combout  & (\ALU|ShiftRight0~13_combout  & !\LATCH_busB|out [4]))

	.dataa(\ALU|Selector47~0_combout ),
	.datab(\ALU|ShiftRight0~13_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~2 .lut_mask = 16'h0088;
defparam \ALU|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~3 (
// Equation(s):
// \ALU|Selector15~3_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~60_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~65_combout )))

	.dataa(\ALU|ShiftLeft0~60_combout ),
	.datab(\ALU|ShiftLeft0~65_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~3 .lut_mask = 16'hAACC;
defparam \ALU|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~10 (
// Equation(s):
// \ALU|ShiftLeft0~10_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [13])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [14])))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busA|out [14]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~10 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~20 (
// Equation(s):
// \ALU|ShiftLeft0~20_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [15])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [16])))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busA|out [16]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~20 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~62 (
// Equation(s):
// \ALU|ShiftLeft0~62_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~10_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~20_combout )))

	.dataa(\ALU|ShiftLeft0~10_combout ),
	.datab(\ALU|ShiftLeft0~20_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~62 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~75 (
// Equation(s):
// \ALU|ShiftLeft0~75_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~66_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~62_combout )))

	.dataa(\ALU|ShiftLeft0~66_combout ),
	.datab(\ALU|ShiftLeft0~62_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~75 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~4 (
// Equation(s):
// \ALU|Selector15~4_combout  = (\ALU|out[14]~127_combout  & ((\LATCH_busB|out [3] & (\ALU|Selector15~3_combout )) # (!\LATCH_busB|out [3] & ((\ALU|ShiftLeft0~75_combout )))))

	.dataa(\ALU|out[14]~127_combout ),
	.datab(\ALU|Selector15~3_combout ),
	.datac(\ALU|ShiftLeft0~75_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~4 .lut_mask = 16'h88A0;
defparam \ALU|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~5 (
// Equation(s):
// \ALU|Selector15~5_combout  = (\ALU|Selector15~2_combout ) # ((\ALU|Selector15~4_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [16])))

	.dataa(\ALU|Selector15~2_combout ),
	.datab(\ALU|Selector15~4_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~5 .lut_mask = 16'hFEEE;
defparam \ALU|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~6 (
// Equation(s):
// \ALU|Selector15~6_combout  = (\LATCH_busA|out [16] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [16]))))

	.dataa(\LATCH_busA|out [16]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~6 .lut_mask = 16'hA888;
defparam \ALU|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~7 (
// Equation(s):
// \ALU|Selector15~7_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~32_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~32_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~32_combout ),
	.datac(\ALU|Add0~32_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~7 .lut_mask = 16'h88A0;
defparam \ALU|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~8 (
// Equation(s):
// \ALU|Selector15~8_combout  = (\ALU|Selector15~7_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [16] $ (\LATCH_busB|out [16]))))

	.dataa(\ALU|Selector15~7_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [16]),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~8 .lut_mask = 16'hAEEA;
defparam \ALU|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~9 (
// Equation(s):
// \ALU|Selector15~9_combout  = (\ALU|Selector15~8_combout ) # ((\LATCH_busA|out [0] & (\ALU|Selector15~1_combout  & \ALU|out[17]~36_combout )))

	.dataa(\ALU|Selector15~8_combout ),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|Selector15~1_combout ),
	.datad(\ALU|out[17]~36_combout ),
	.cin(gnd),
	.combout(\ALU|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~9 .lut_mask = 16'hEAAA;
defparam \ALU|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector15~10 (
// Equation(s):
// \ALU|Selector15~10_combout  = (\ALU|Selector15~6_combout ) # ((\ALU|Selector15~9_combout ) # ((\LATCH_busB|out [4] & \ALU|Selector1~7_combout )))

	.dataa(\ALU|Selector15~6_combout ),
	.datab(\ALU|Selector15~9_combout ),
	.datac(\LATCH_busB|out [4]),
	.datad(\ALU|Selector1~7_combout ),
	.cin(gnd),
	.combout(\ALU|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector15~10 .lut_mask = 16'hFEEE;
defparam \ALU|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[16]~261 (
// Equation(s):
// \ALU|out[16]~261_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|Selector47~9_combout )) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|Selector15~5_combout ) # (\ALU|Selector15~10_combout ))))

	.dataa(\ALU|Selector47~9_combout ),
	.datab(\ALU|Selector15~5_combout ),
	.datac(\ALU|Selector15~10_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[16]~261_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~261 .lut_mask = 16'hAAFC;
defparam \ALU|out[16]~261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[16] (
	.clk(\clk~input_o ),
	.d(\ALU|out[16]~261_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[16] .is_wysiwyg = "true";
defparam \LATCH_busC|out[16] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][16] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~330 (
// Equation(s):
// \REG_BANK|outA[16]~330_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][16]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][16]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~330 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~331 (
// Equation(s):
// \REG_BANK|outA[16]~331_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[16]~330_combout  & ((\REG_BANK|banco[29][16]~q ))) # (!\REG_BANK|outA[16]~330_combout  & (\REG_BANK|banco[21][16]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[16]~330_combout ))))

	.dataa(\REG_BANK|banco[21][16]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[16]~330_combout ),
	.datad(\REG_BANK|banco[29][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~331 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~332 (
// Equation(s):
// \REG_BANK|outA[16]~332_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][16]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][16]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~332 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~333 (
// Equation(s):
// \REG_BANK|outA[16]~333_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[16]~332_combout  & ((\REG_BANK|banco[30][16]~q ))) # (!\REG_BANK|outA[16]~332_combout  & (\REG_BANK|banco[26][16]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[16]~332_combout ))))

	.dataa(\REG_BANK|banco[26][16]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[16]~332_combout ),
	.datad(\REG_BANK|banco[30][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~333 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~334 (
// Equation(s):
// \REG_BANK|outA[16]~334_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][16]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][16]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~334 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~335 (
// Equation(s):
// \REG_BANK|outA[16]~335_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[16]~334_combout  & ((\REG_BANK|banco[28][16]~q ))) # (!\REG_BANK|outA[16]~334_combout  & (\REG_BANK|banco[24][16]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[16]~334_combout ))))

	.dataa(\REG_BANK|banco[24][16]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[16]~334_combout ),
	.datad(\REG_BANK|banco[28][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~335 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~336 (
// Equation(s):
// \REG_BANK|outA[16]~336_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[16]~333_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[16]~335_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[16]~333_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[16]~335_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~336 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~337 (
// Equation(s):
// \REG_BANK|outA[16]~337_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][16]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][16]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~337 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~338 (
// Equation(s):
// \REG_BANK|outA[16]~338_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[16]~337_combout  & ((\REG_BANK|banco[31][16]~q ))) # (!\REG_BANK|outA[16]~337_combout  & (\REG_BANK|banco[23][16]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[16]~337_combout ))))

	.dataa(\REG_BANK|banco[23][16]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[16]~337_combout ),
	.datad(\REG_BANK|banco[31][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~338 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~339 (
// Equation(s):
// \REG_BANK|outA[16]~339_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[16]~336_combout  & ((\REG_BANK|outA[16]~338_combout ))) # (!\REG_BANK|outA[16]~336_combout  & (\REG_BANK|outA[16]~331_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[16]~336_combout ))))

	.dataa(\REG_BANK|outA[16]~331_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[16]~336_combout ),
	.datad(\REG_BANK|outA[16]~338_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~339 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~340 (
// Equation(s):
// \REG_BANK|outA[16]~340_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][16]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][16]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~340 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~341 (
// Equation(s):
// \REG_BANK|outA[16]~341_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[16]~340_combout  & ((\REG_BANK|banco[7][16]~q ))) # (!\REG_BANK|outA[16]~340_combout  & (\REG_BANK|banco[6][16]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[16]~340_combout 
// ))))

	.dataa(\REG_BANK|banco[6][16]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[16]~340_combout ),
	.datad(\REG_BANK|banco[7][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~341 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~342 (
// Equation(s):
// \REG_BANK|outA[16]~342_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][16]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][16]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~342 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~343 (
// Equation(s):
// \REG_BANK|outA[16]~343_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[16]~342_combout  & ((\REG_BANK|banco[11][16]~q ))) # (!\REG_BANK|outA[16]~342_combout  & (\REG_BANK|banco[9][16]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[16]~342_combout 
// ))))

	.dataa(\REG_BANK|banco[9][16]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[16]~342_combout ),
	.datad(\REG_BANK|banco[11][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~343 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~344 (
// Equation(s):
// \REG_BANK|outA[16]~344_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][16]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][16]~q ),
	.datac(\REG_BANK|banco[1][16]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~344 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~345 (
// Equation(s):
// \REG_BANK|outA[16]~345_combout  = (\REG_BANK|outA[16]~344_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][16]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[16]~344_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][16]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~345 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~346 (
// Equation(s):
// \REG_BANK|outA[16]~346_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[16]~343_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[16]~345_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[16]~343_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[16]~345_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~346 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~347 (
// Equation(s):
// \REG_BANK|outA[16]~347_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][16]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][16]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~347 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~348 (
// Equation(s):
// \REG_BANK|outA[16]~348_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[16]~347_combout  & ((\REG_BANK|banco[15][16]~q ))) # (!\REG_BANK|outA[16]~347_combout  & (\REG_BANK|banco[14][16]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[16]~347_combout ))))

	.dataa(\REG_BANK|banco[14][16]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[16]~347_combout ),
	.datad(\REG_BANK|banco[15][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~348 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~349 (
// Equation(s):
// \REG_BANK|outA[16]~349_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[16]~346_combout  & ((\REG_BANK|outA[16]~348_combout ))) # (!\REG_BANK|outA[16]~346_combout  & (\REG_BANK|outA[16]~341_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[16]~346_combout ))))

	.dataa(\REG_BANK|outA[16]~341_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[16]~346_combout ),
	.datad(\REG_BANK|outA[16]~348_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~349_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~349 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[16]~349 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~350 (
// Equation(s):
// \REG_BANK|outA[16]~350_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[16]~339_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[16]~349_combout )))))

	.dataa(\REG_BANK|outA[16]~339_combout ),
	.datab(\REG_BANK|outA[16]~349_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~350 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[16]~351 (
// Equation(s):
// \REG_BANK|outA[16]~351_combout  = (\REG_BANK|outA[16]~350_combout ) # ((\IFU|pc [16] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[16]~350_combout ),
	.datab(\IFU|pc [16]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[16]~351 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[16] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[16]~351_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[16] .is_wysiwyg = "true";
defparam \LATCH_busA|out[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~43 (
// Equation(s):
// \ALU|ShiftRight1~43_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [16])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [15])))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~43 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~388 (
// Equation(s):
// \ALU|out[13]~388_combout  = (!\LATCH_busB|out [2] & ((\LATCH_busB|out [1] & (\ALU|ShiftRight1~43_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~44_combout )))))

	.dataa(\ALU|ShiftRight1~43_combout ),
	.datab(\ALU|ShiftRight1~44_combout ),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~388 .lut_mask = 16'h00AC;
defparam \ALU|out[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~389 (
// Equation(s):
// \ALU|out[5]~389_combout  = (\ALU|out[13]~388_combout ) # ((\LATCH_busB|out [2] & \ALU|ShiftRight0~29_combout ))

	.dataa(\ALU|out[13]~388_combout ),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftRight0~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[5]~389_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~389 .lut_mask = 16'hEAEA;
defparam \ALU|out[5]~389 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~390 (
// Equation(s):
// \ALU|out[13]~390_combout  = (\ALU|out[9]~190_combout  & ((\ALU|out[13]~387_combout ) # ((\ALU|out[5]~389_combout  & !\ALU|out[9]~191_combout )))) # (!\ALU|out[9]~190_combout  & (((\ALU|out[5]~389_combout  & !\ALU|out[9]~191_combout ))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|out[13]~387_combout ),
	.datac(\ALU|out[5]~389_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~390 .lut_mask = 16'h88F8;
defparam \ALU|out[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~204 (
// Equation(s):
// \ALU|out[21]~204_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~71_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~67_combout )))

	.dataa(\ALU|ShiftLeft0~71_combout ),
	.datab(\ALU|ShiftLeft0~67_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[21]~204_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~204 .lut_mask = 16'hAACC;
defparam \ALU|out[21]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~84 (
// Equation(s):
// \ALU|ShiftLeft0~84_combout  = (\LATCH_busB|out [3] & (\ALU|ShiftLeft0~72_combout )) # (!\LATCH_busB|out [3] & ((\ALU|out[21]~204_combout )))

	.dataa(\ALU|ShiftLeft0~72_combout ),
	.datab(\ALU|out[21]~204_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~84 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~391 (
// Equation(s):
// \ALU|out[13]~391_combout  = (\ALU|out[13]~386_combout ) # ((\ALU|out[13]~390_combout ) # ((\ALU|out[14]~127_combout  & \ALU|ShiftLeft0~84_combout )))

	.dataa(\ALU|out[13]~386_combout ),
	.datab(\ALU|out[13]~390_combout ),
	.datac(\ALU|out[14]~127_combout ),
	.datad(\ALU|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~391 .lut_mask = 16'hFEEE;
defparam \ALU|out[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~392 (
// Equation(s):
// \ALU|out[13]~392_combout  = (\LATCH_busB|out [13] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busA|out [13]))))

	.dataa(\LATCH_busB|out [13]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busA|out [13]),
	.cin(gnd),
	.combout(\ALU|out[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~392 .lut_mask = 16'hA888;
defparam \ALU|out[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~393 (
// Equation(s):
// \ALU|out[13]~393_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~26_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~26_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~26_combout ),
	.datac(\ALU|Add0~26_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~393 .lut_mask = 16'h88A0;
defparam \ALU|out[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~394 (
// Equation(s):
// \ALU|out[13]~394_combout  = (\ALU|out[13]~393_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busB|out [13] $ (\LATCH_busA|out [13]))))

	.dataa(\ALU|out[13]~393_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busB|out [13]),
	.datad(\LATCH_busA|out [13]),
	.cin(gnd),
	.combout(\ALU|out[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~394 .lut_mask = 16'hAEEA;
defparam \ALU|out[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~395 (
// Equation(s):
// \ALU|out[13]~395_combout  = (\ALU|out[13]~392_combout ) # ((\ALU|out[13]~394_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [13])))

	.dataa(\ALU|out[13]~392_combout ),
	.datab(\ALU|out[13]~394_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [13]),
	.cin(gnd),
	.combout(\ALU|out[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~395 .lut_mask = 16'hFEEE;
defparam \ALU|out[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~396 (
// Equation(s):
// \ALU|out[29]~396_combout  = (\ALU|ShiftLeft0~56_combout  & ((\LATCH_busB|out [1] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~14_combout ))))) # (!\ALU|ShiftLeft0~56_combout  & (\LATCH_busA|out [31]))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|ShiftRight1~14_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|out[29]~396_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~396 .lut_mask = 16'hAACA;
defparam \ALU|out[29]~396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~397 (
// Equation(s):
// \ALU|out[13]~397_combout  = (\ALU|out[13]~391_combout ) # ((\ALU|out[13]~395_combout ) # ((\ALU|out[9]~197_combout  & \ALU|out[29]~396_combout )))

	.dataa(\ALU|out[13]~391_combout ),
	.datab(\ALU|out[13]~395_combout ),
	.datac(\ALU|out[9]~197_combout ),
	.datad(\ALU|out[29]~396_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~397 .lut_mask = 16'hFEEE;
defparam \ALU|out[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~619 (
// Equation(s):
// \ALU|out[13]~619_combout  = (!\LATCH_aluIn|imm_ [3] & (!\LATCH_aluIn|imm_ [2] & \ALU|ShiftRight2~25_combout ))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight2~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[13]~619_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~619 .lut_mask = 16'h1010;
defparam \ALU|out[13]~619 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~66 (
// Equation(s):
// \ALU|ShiftLeft1~66_combout  = (\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftLeft1~25_combout  & !\LATCH_aluIn|imm_ [1])))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~64_combout ))

	.dataa(\ALU|ShiftLeft1~64_combout ),
	.datab(\ALU|ShiftLeft1~25_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~66 .lut_mask = 16'h0ACA;
defparam \ALU|ShiftLeft1~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~209 (
// Equation(s):
// \ALU|out[21]~209_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~65_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~61_combout )))

	.dataa(\ALU|ShiftLeft1~65_combout ),
	.datab(\ALU|ShiftLeft1~61_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[21]~209_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~209 .lut_mask = 16'hAACC;
defparam \ALU|out[21]~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~80 (
// Equation(s):
// \ALU|ShiftLeft1~80_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~66_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[21]~209_combout )))

	.dataa(\ALU|ShiftLeft1~66_combout ),
	.datab(\ALU|out[21]~209_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~80 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~398 (
// Equation(s):
// \ALU|out[13]~398_combout  = (\ALU|out[9]~183_combout  & ((\ALU|ShiftLeft1~80_combout ) # ((\ALU|out[9]~175_combout  & \ALU|out[13]~619_combout )))) # (!\ALU|out[9]~183_combout  & (\ALU|out[9]~175_combout  & (\ALU|out[13]~619_combout )))

	.dataa(\ALU|out[9]~183_combout ),
	.datab(\ALU|out[9]~175_combout ),
	.datac(\ALU|out[13]~619_combout ),
	.datad(\ALU|ShiftLeft1~80_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~398 .lut_mask = 16'hEAC0;
defparam \ALU|out[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~399 (
// Equation(s):
// \ALU|out[13]~399_combout  = (\ALU|out[9]~173_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~26_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~28_combout )))))

	.dataa(\ALU|out[9]~173_combout ),
	.datab(\ALU|ShiftRight2~26_combout ),
	.datac(\ALU|ShiftRight2~28_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~399 .lut_mask = 16'h88A0;
defparam \ALU|out[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~401 (
// Equation(s):
// \ALU|out[13]~401_combout  = (\ALU|out[13]~398_combout ) # ((\ALU|out[13]~399_combout ) # ((\ALU|out[5]~400_combout  & !\ALU|out[9]~186_combout )))

	.dataa(\ALU|out[13]~398_combout ),
	.datab(\ALU|out[13]~399_combout ),
	.datac(\ALU|out[5]~400_combout ),
	.datad(\ALU|out[9]~186_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~401 .lut_mask = 16'hEEFE;
defparam \ALU|out[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[13] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [13]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[13] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~402 (
// Equation(s):
// \ALU|out[13]~402_combout  = (\LATCH_aluIn|imm_ [13] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [13] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [13]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [13]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~402 .lut_mask = 16'hA888;
defparam \ALU|out[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~403 (
// Equation(s):
// \ALU|out[13]~403_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busA|out [13] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [13]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~403 .lut_mask = 16'h0080;
defparam \ALU|out[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~404 (
// Equation(s):
// \ALU|out[13]~404_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [13] $ (\LATCH_aluIn|imm_ [13]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [13]),
	.datad(\LATCH_aluIn|imm_ [13]),
	.cin(gnd),
	.combout(\ALU|out[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~404 .lut_mask = 16'h0880;
defparam \ALU|out[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~26 (
// Equation(s):
// \ALU|Add2~26_combout  = (\LATCH_busA|out [13] & ((\LATCH_aluIn|imm_ [13] & (\ALU|Add2~25  & VCC)) # (!\LATCH_aluIn|imm_ [13] & (!\ALU|Add2~25 )))) # (!\LATCH_busA|out [13] & ((\LATCH_aluIn|imm_ [13] & (!\ALU|Add2~25 )) # (!\LATCH_aluIn|imm_ [13] & 
// ((\ALU|Add2~25 ) # (GND)))))
// \ALU|Add2~27  = CARRY((\LATCH_busA|out [13] & (!\LATCH_aluIn|imm_ [13] & !\ALU|Add2~25 )) # (!\LATCH_busA|out [13] & ((!\ALU|Add2~25 ) # (!\LATCH_aluIn|imm_ [13]))))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_aluIn|imm_ [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~25 ),
	.combout(\ALU|Add2~26_combout ),
	.cout(\ALU|Add2~27 ));
// synopsys translate_off
defparam \ALU|Add2~26 .lut_mask = 16'h9617;
defparam \ALU|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~405 (
// Equation(s):
// \ALU|out[13]~405_combout  = (\ALU|out[13]~403_combout ) # ((\ALU|out[13]~404_combout ) # ((\ALU|Add2~26_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[13]~403_combout ),
	.datab(\ALU|out[13]~404_combout ),
	.datac(\ALU|Add2~26_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~405 .lut_mask = 16'hEEFE;
defparam \ALU|out[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~406 (
// Equation(s):
// \ALU|out[13]~406_combout  = (\ALU|ShiftLeft1~2_combout  & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~10_combout ))))) # (!\ALU|ShiftLeft1~2_combout  & (\LATCH_busA|out [31]))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|ShiftRight3~10_combout ),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|out[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~406 .lut_mask = 16'hAACA;
defparam \ALU|out[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~407 (
// Equation(s):
// \ALU|out[13]~407_combout  = (\ALU|out[13]~402_combout ) # ((\ALU|out[13]~405_combout ) # ((\ALU|out[9]~181_combout  & \ALU|out[13]~406_combout )))

	.dataa(\ALU|out[13]~402_combout ),
	.datab(\ALU|out[13]~405_combout ),
	.datac(\ALU|out[9]~181_combout ),
	.datad(\ALU|out[13]~406_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~407 .lut_mask = 16'hFEEE;
defparam \ALU|out[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[13]~408 (
// Equation(s):
// \ALU|out[13]~408_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[13]~401_combout ) # (\ALU|out[13]~407_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[13]~397_combout ))

	.dataa(\ALU|out[13]~397_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[13]~401_combout ),
	.datad(\ALU|out[13]~407_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~408_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~408 .lut_mask = 16'hEEE2;
defparam \ALU|out[13]~408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[13] (
	.clk(\clk~input_o ),
	.d(\ALU|out[13]~408_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[13] .is_wysiwyg = "true";
defparam \LATCH_busC|out[13] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][13] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~396 (
// Equation(s):
// \REG_BANK|outA[13]~396_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][13]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][13]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~396 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~397 (
// Equation(s):
// \REG_BANK|outA[13]~397_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[13]~396_combout  & ((\REG_BANK|banco[29][13]~q ))) # (!\REG_BANK|outA[13]~396_combout  & (\REG_BANK|banco[25][13]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[13]~396_combout ))))

	.dataa(\REG_BANK|banco[25][13]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[13]~396_combout ),
	.datad(\REG_BANK|banco[29][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~397 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~398 (
// Equation(s):
// \REG_BANK|outA[13]~398_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][13]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][13]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~398 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~399 (
// Equation(s):
// \REG_BANK|outA[13]~399_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[13]~398_combout  & ((\REG_BANK|banco[30][13]~q ))) # (!\REG_BANK|outA[13]~398_combout  & (\REG_BANK|banco[22][13]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[13]~398_combout ))))

	.dataa(\REG_BANK|banco[22][13]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[13]~398_combout ),
	.datad(\REG_BANK|banco[30][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~399 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~400 (
// Equation(s):
// \REG_BANK|outA[13]~400_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][13]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][13]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~400 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~401 (
// Equation(s):
// \REG_BANK|outA[13]~401_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[13]~400_combout  & ((\REG_BANK|banco[28][13]~q ))) # (!\REG_BANK|outA[13]~400_combout  & (\REG_BANK|banco[20][13]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[13]~400_combout ))))

	.dataa(\REG_BANK|banco[20][13]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[13]~400_combout ),
	.datad(\REG_BANK|banco[28][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~401 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~402 (
// Equation(s):
// \REG_BANK|outA[13]~402_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[13]~399_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[13]~401_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[13]~399_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[13]~401_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~402 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~403 (
// Equation(s):
// \REG_BANK|outA[13]~403_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][13]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][13]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~403 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~404 (
// Equation(s):
// \REG_BANK|outA[13]~404_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[13]~403_combout  & ((\REG_BANK|banco[31][13]~q ))) # (!\REG_BANK|outA[13]~403_combout  & (\REG_BANK|banco[27][13]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[13]~403_combout ))))

	.dataa(\REG_BANK|banco[27][13]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[13]~403_combout ),
	.datad(\REG_BANK|banco[31][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~404 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~405 (
// Equation(s):
// \REG_BANK|outA[13]~405_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[13]~402_combout  & ((\REG_BANK|outA[13]~404_combout ))) # (!\REG_BANK|outA[13]~402_combout  & (\REG_BANK|outA[13]~397_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[13]~402_combout ))))

	.dataa(\REG_BANK|outA[13]~397_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[13]~402_combout ),
	.datad(\REG_BANK|outA[13]~404_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~405 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~406 (
// Equation(s):
// \REG_BANK|outA[13]~406_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][13]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][13]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~406 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~407 (
// Equation(s):
// \REG_BANK|outA[13]~407_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[13]~406_combout  & ((\REG_BANK|banco[11][13]~q ))) # (!\REG_BANK|outA[13]~406_combout  & (\REG_BANK|banco[9][13]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[13]~406_combout 
// ))))

	.dataa(\REG_BANK|banco[9][13]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[13]~406_combout ),
	.datad(\REG_BANK|banco[11][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~407 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~408 (
// Equation(s):
// \REG_BANK|outA[13]~408_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][13]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][13]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~408_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~408 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~408 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~409 (
// Equation(s):
// \REG_BANK|outA[13]~409_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[13]~408_combout  & ((\REG_BANK|banco[7][13]~q ))) # (!\REG_BANK|outA[13]~408_combout  & (\REG_BANK|banco[6][13]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[13]~408_combout 
// ))))

	.dataa(\REG_BANK|banco[6][13]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[13]~408_combout ),
	.datad(\REG_BANK|banco[7][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~409_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~409 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~409 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~410 (
// Equation(s):
// \REG_BANK|outA[13]~410_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][13]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][13]~q ),
	.datac(\REG_BANK|banco[1][13]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~410_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~410 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[13]~410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~411 (
// Equation(s):
// \REG_BANK|outA[13]~411_combout  = (\REG_BANK|outA[13]~410_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][13]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[13]~410_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][13]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~411_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~411 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[13]~411 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~412 (
// Equation(s):
// \REG_BANK|outA[13]~412_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[13]~409_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[13]~411_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[13]~409_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[13]~411_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~412_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~412 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~412 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~413 (
// Equation(s):
// \REG_BANK|outA[13]~413_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][13]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][13]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~413_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~413 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[13]~413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~414 (
// Equation(s):
// \REG_BANK|outA[13]~414_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[13]~413_combout  & ((\REG_BANK|banco[15][13]~q ))) # (!\REG_BANK|outA[13]~413_combout  & (\REG_BANK|banco[14][13]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[13]~413_combout ))))

	.dataa(\REG_BANK|banco[14][13]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[13]~413_combout ),
	.datad(\REG_BANK|banco[15][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~414_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~414 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~415 (
// Equation(s):
// \REG_BANK|outA[13]~415_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[13]~412_combout  & ((\REG_BANK|outA[13]~414_combout ))) # (!\REG_BANK|outA[13]~412_combout  & (\REG_BANK|outA[13]~407_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[13]~412_combout ))))

	.dataa(\REG_BANK|outA[13]~407_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[13]~412_combout ),
	.datad(\REG_BANK|outA[13]~414_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~415_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~415 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[13]~415 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~416 (
// Equation(s):
// \REG_BANK|outA[13]~416_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[13]~405_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[13]~415_combout )))))

	.dataa(\REG_BANK|outA[13]~405_combout ),
	.datab(\REG_BANK|outA[13]~415_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~416_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~416 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[13]~416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[13]~417 (
// Equation(s):
// \REG_BANK|outA[13]~417_combout  = (\REG_BANK|outA[13]~416_combout ) # ((\IFU|pc [13] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[13]~416_combout ),
	.datab(\IFU|pc [13]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[13]~417_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[13]~417 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[13]~417 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[13] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[13]~417_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[13] .is_wysiwyg = "true";
defparam \LATCH_busA|out[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~179 (
// Equation(s):
// \ALU|out[14]~179_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~178_combout ) # ((\ALU|Add2~28_combout  & !\ALU|out[17]~57_combout )))) # (!\ALU|Equal3~0_combout  & (((\ALU|Add2~28_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|out~178_combout ),
	.datac(\ALU|Add2~28_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~179_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~179 .lut_mask = 16'h88F8;
defparam \ALU|out[14]~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~180 (
// Equation(s):
// \ALU|out[14]~180_combout  = (\LATCH_aluIn|imm_ [3] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~0_combout  & (\LATCH_busA|out [31])) # (!\ALU|ShiftRight2~0_combout  & ((\LATCH_busA|out [30])))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busA|out [30]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight2~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~180_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~180 .lut_mask = 16'hAAAC;
defparam \ALU|out[14]~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~182 (
// Equation(s):
// \ALU|out[14]~182_combout  = (\ALU|out[14]~177_combout ) # ((\ALU|out[14]~179_combout ) # ((\ALU|out[14]~180_combout  & \ALU|out[9]~181_combout )))

	.dataa(\ALU|out[14]~177_combout ),
	.datab(\ALU|out[14]~179_combout ),
	.datac(\ALU|out[14]~180_combout ),
	.datad(\ALU|out[9]~181_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~182_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~182 .lut_mask = 16'hFEEE;
defparam \ALU|out[14]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~39 (
// Equation(s):
// \ALU|out[22]~39_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~20_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~23_combout )))

	.dataa(\ALU|ShiftLeft1~20_combout ),
	.datab(\ALU|ShiftLeft1~23_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~39 .lut_mask = 16'hAACC;
defparam \ALU|out[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~24 (
// Equation(s):
// \ALU|ShiftLeft1~24_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~17_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[22]~39_combout )))

	.dataa(\ALU|ShiftLeft1~17_combout ),
	.datab(\ALU|out[22]~39_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~24 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~184 (
// Equation(s):
// \ALU|out[14]~184_combout  = (\ALU|out[14]~176_combout ) # ((\ALU|out[14]~182_combout ) # ((\ALU|ShiftLeft1~24_combout  & \ALU|out[9]~183_combout )))

	.dataa(\ALU|out[14]~176_combout ),
	.datab(\ALU|out[14]~182_combout ),
	.datac(\ALU|ShiftLeft1~24_combout ),
	.datad(\ALU|out[9]~183_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~184_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~184 .lut_mask = 16'hFEEE;
defparam \ALU|out[14]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~185 (
// Equation(s):
// \ALU|out[14]~185_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~6_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~31_combout )))

	.dataa(\ALU|ShiftRight3~6_combout ),
	.datab(\ALU|ShiftRight3~31_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[14]~185_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~185 .lut_mask = 16'hAACC;
defparam \ALU|out[14]~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~187 (
// Equation(s):
// \ALU|out[14]~187_combout  = (\ALU|out[14]~174_combout ) # ((\ALU|out[14]~184_combout ) # ((\ALU|out[14]~185_combout  & !\ALU|out[9]~186_combout )))

	.dataa(\ALU|out[14]~174_combout ),
	.datab(\ALU|out[14]~184_combout ),
	.datac(\ALU|out[14]~185_combout ),
	.datad(\ALU|out[9]~186_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~187_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~187 .lut_mask = 16'hEEFE;
defparam \ALU|out[14]~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~37 (
// Equation(s):
// \ALU|out[14]~37_combout  = (\ALU|ShiftRight1~4_combout  & (!\LATCH_busB|out [3] & (!\LATCH_busB|out [2] & !\LATCH_busB|out [1])))

	.dataa(\ALU|ShiftRight1~4_combout ),
	.datab(\LATCH_busB|out [3]),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|out[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~37 .lut_mask = 16'h0002;
defparam \ALU|out[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~11 (
// Equation(s):
// \ALU|ShiftLeft0~11_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~9_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~10_combout )))

	.dataa(\ALU|ShiftLeft0~9_combout ),
	.datab(\ALU|ShiftLeft0~10_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~11 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~12 (
// Equation(s):
// \ALU|ShiftLeft0~12_combout  = (!\LATCH_busB|out [3] & ((\LATCH_busB|out [2] & (\ALU|ShiftLeft0~8_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~11_combout )))))

	.dataa(\ALU|ShiftLeft0~8_combout ),
	.datab(\ALU|ShiftLeft0~11_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~12 .lut_mask = 16'h00AC;
defparam \ALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~18 (
// Equation(s):
// \ALU|ShiftLeft0~18_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~14_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~17_combout )))

	.dataa(\ALU|ShiftLeft0~14_combout ),
	.datab(\ALU|ShiftLeft0~17_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~18 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~19 (
// Equation(s):
// \ALU|ShiftLeft0~19_combout  = (\ALU|ShiftLeft0~12_combout ) # ((\LATCH_busB|out [3] & \ALU|ShiftLeft0~18_combout ))

	.dataa(\ALU|ShiftLeft0~12_combout ),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftLeft0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~19 .lut_mask = 16'hEAEA;
defparam \ALU|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~189 (
// Equation(s):
// \ALU|out[14]~189_combout  = (\ALU|out[14]~37_combout  & ((\ALU|out[9]~188_combout ) # ((\ALU|ShiftLeft0~19_combout  & \ALU|out[14]~127_combout )))) # (!\ALU|out[14]~37_combout  & (\ALU|ShiftLeft0~19_combout  & (\ALU|out[14]~127_combout )))

	.dataa(\ALU|out[14]~37_combout ),
	.datab(\ALU|ShiftLeft0~19_combout ),
	.datac(\ALU|out[14]~127_combout ),
	.datad(\ALU|out[9]~188_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~189_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~189 .lut_mask = 16'hEAC0;
defparam \ALU|out[14]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~192 (
// Equation(s):
// \ALU|out[14]~192_combout  = (\ALU|ShiftRight1~6_combout  & ((\ALU|out[9]~190_combout ) # ((\ALU|ShiftRight1~10_combout  & !\ALU|out[9]~191_combout )))) # (!\ALU|ShiftRight1~6_combout  & (((\ALU|ShiftRight1~10_combout  & !\ALU|out[9]~191_combout ))))

	.dataa(\ALU|ShiftRight1~6_combout ),
	.datab(\ALU|out[9]~190_combout ),
	.datac(\ALU|ShiftRight1~10_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~192_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~192 .lut_mask = 16'h88F8;
defparam \ALU|out[14]~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~193 (
// Equation(s):
// \ALU|out[14]~193_combout  = (\ALU|ShiftRight1~8_combout  & ((\ALU|out[9]~190_combout ) # ((\ALU|ShiftRight1~36_combout  & !\ALU|out[9]~191_combout )))) # (!\ALU|ShiftRight1~8_combout  & (((\ALU|ShiftRight1~36_combout  & !\ALU|out[9]~191_combout ))))

	.dataa(\ALU|ShiftRight1~8_combout ),
	.datab(\ALU|out[9]~190_combout ),
	.datac(\ALU|ShiftRight1~36_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~193_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~193 .lut_mask = 16'h88F8;
defparam \ALU|out[14]~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~194 (
// Equation(s):
// \ALU|out[14]~194_combout  = (\ALU|out[14]~189_combout ) # ((\LATCH_busB|out [2] & (\ALU|out[14]~192_combout )) # (!\LATCH_busB|out [2] & ((\ALU|out[14]~193_combout ))))

	.dataa(\ALU|out[14]~189_combout ),
	.datab(\ALU|out[14]~192_combout ),
	.datac(\ALU|out[14]~193_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[14]~194_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~194 .lut_mask = 16'hEEFA;
defparam \ALU|out[14]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~195 (
// Equation(s):
// \ALU|out[14]~195_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~28_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~28_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~28_combout ),
	.datac(\ALU|Add0~28_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[14]~195_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~195 .lut_mask = 16'h88A0;
defparam \ALU|out[14]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~196 (
// Equation(s):
// \ALU|out[14]~196_combout  = (\ALU|out[14]~195_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [14] $ (\LATCH_busB|out [14]))))

	.dataa(\ALU|out[14]~195_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [14]),
	.datad(\LATCH_busB|out [14]),
	.cin(gnd),
	.combout(\ALU|out[14]~196_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~196 .lut_mask = 16'hAEEA;
defparam \ALU|out[14]~196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~628 (
// Equation(s):
// \ALU|out[14]~628_combout  = (\LATCH_busA|out [14] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [14])))) # (!\LATCH_busA|out [14] & (((\LATCH_busB|out [14] & \ALU|Equal4~0_combout ))))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_busA|out [14]),
	.datac(\LATCH_busB|out [14]),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~628_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~628 .lut_mask = 16'hFC80;
defparam \ALU|out[14]~628 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~198 (
// Equation(s):
// \ALU|out[14]~198_combout  = (\ALU|Selector15~1_combout  & (\LATCH_busA|out [30])) # (!\ALU|Selector15~1_combout  & ((\LATCH_busA|out [31])))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busA|out [31]),
	.datac(gnd),
	.datad(\ALU|Selector15~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~198_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~198 .lut_mask = 16'hAACC;
defparam \ALU|out[14]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~629 (
// Equation(s):
// \ALU|out[14]~629_combout  = (\ALU|out[14]~196_combout ) # ((\ALU|out[14]~628_combout ) # ((\ALU|out[14]~198_combout  & \ALU|out[9]~197_combout )))

	.dataa(\ALU|out[14]~196_combout ),
	.datab(\ALU|out[14]~628_combout ),
	.datac(\ALU|out[14]~198_combout ),
	.datad(\ALU|out[9]~197_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~629_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~629 .lut_mask = 16'hFEEE;
defparam \ALU|out[14]~629 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[14]~199 (
// Equation(s):
// \ALU|out[14]~199_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|out[14]~187_combout )) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|out[14]~194_combout ) # (\ALU|out[14]~629_combout ))))

	.dataa(\ALU|out[14]~187_combout ),
	.datab(\ALU|out[14]~194_combout ),
	.datac(\ALU|out[14]~629_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[14]~199_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~199 .lut_mask = 16'hAAFC;
defparam \ALU|out[14]~199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[14] (
	.clk(\clk~input_o ),
	.d(\ALU|out[14]~199_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[14] .is_wysiwyg = "true";
defparam \LATCH_busC|out[14] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][14] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~374 (
// Equation(s):
// \REG_BANK|outA[14]~374_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][14]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][14]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~374 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~375 (
// Equation(s):
// \REG_BANK|outA[14]~375_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[14]~374_combout  & ((\REG_BANK|banco[29][14]~q ))) # (!\REG_BANK|outA[14]~374_combout  & (\REG_BANK|banco[21][14]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[14]~374_combout ))))

	.dataa(\REG_BANK|banco[21][14]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[14]~374_combout ),
	.datad(\REG_BANK|banco[29][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~375 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~376 (
// Equation(s):
// \REG_BANK|outA[14]~376_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][14]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][14]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~376 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~377 (
// Equation(s):
// \REG_BANK|outA[14]~377_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[14]~376_combout  & ((\REG_BANK|banco[30][14]~q ))) # (!\REG_BANK|outA[14]~376_combout  & (\REG_BANK|banco[26][14]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[14]~376_combout ))))

	.dataa(\REG_BANK|banco[26][14]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[14]~376_combout ),
	.datad(\REG_BANK|banco[30][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~377 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~378 (
// Equation(s):
// \REG_BANK|outA[14]~378_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][14]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][14]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~378 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~379 (
// Equation(s):
// \REG_BANK|outA[14]~379_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[14]~378_combout  & ((\REG_BANK|banco[28][14]~q ))) # (!\REG_BANK|outA[14]~378_combout  & (\REG_BANK|banco[24][14]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[14]~378_combout ))))

	.dataa(\REG_BANK|banco[24][14]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[14]~378_combout ),
	.datad(\REG_BANK|banco[28][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~379 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~380 (
// Equation(s):
// \REG_BANK|outA[14]~380_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[14]~377_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[14]~379_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[14]~377_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[14]~379_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~380 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~381 (
// Equation(s):
// \REG_BANK|outA[14]~381_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][14]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][14]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~381 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~382 (
// Equation(s):
// \REG_BANK|outA[14]~382_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[14]~381_combout  & ((\REG_BANK|banco[31][14]~q ))) # (!\REG_BANK|outA[14]~381_combout  & (\REG_BANK|banco[23][14]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[14]~381_combout ))))

	.dataa(\REG_BANK|banco[23][14]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[14]~381_combout ),
	.datad(\REG_BANK|banco[31][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~382 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~383 (
// Equation(s):
// \REG_BANK|outA[14]~383_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[14]~380_combout  & ((\REG_BANK|outA[14]~382_combout ))) # (!\REG_BANK|outA[14]~380_combout  & (\REG_BANK|outA[14]~375_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[14]~380_combout ))))

	.dataa(\REG_BANK|outA[14]~375_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[14]~380_combout ),
	.datad(\REG_BANK|outA[14]~382_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~383 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~384 (
// Equation(s):
// \REG_BANK|outA[14]~384_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][14]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][14]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~384 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~385 (
// Equation(s):
// \REG_BANK|outA[14]~385_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[14]~384_combout  & ((\REG_BANK|banco[7][14]~q ))) # (!\REG_BANK|outA[14]~384_combout  & (\REG_BANK|banco[6][14]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[14]~384_combout 
// ))))

	.dataa(\REG_BANK|banco[6][14]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[14]~384_combout ),
	.datad(\REG_BANK|banco[7][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~385 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~386 (
// Equation(s):
// \REG_BANK|outA[14]~386_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][14]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][14]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~386 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~387 (
// Equation(s):
// \REG_BANK|outA[14]~387_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[14]~386_combout  & ((\REG_BANK|banco[11][14]~q ))) # (!\REG_BANK|outA[14]~386_combout  & (\REG_BANK|banco[9][14]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[14]~386_combout 
// ))))

	.dataa(\REG_BANK|banco[9][14]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[14]~386_combout ),
	.datad(\REG_BANK|banco[11][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~387_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~387 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~388 (
// Equation(s):
// \REG_BANK|outA[14]~388_combout  = (\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][14]~q  & !\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][14]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~388_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~388 .lut_mask = 16'h5858;
defparam \REG_BANK|outA[14]~388 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~389 (
// Equation(s):
// \REG_BANK|outA[14]~389_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[14]~388_combout  & ((\REG_BANK|banco[1][14]~q ))) # (!\REG_BANK|outA[14]~388_combout  & (\REG_BANK|banco[3][14]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[14]~388_combout 
// ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][14]~q ),
	.datac(\REG_BANK|banco[1][14]~q ),
	.datad(\REG_BANK|outA[14]~388_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~389_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~389 .lut_mask = 16'hF588;
defparam \REG_BANK|outA[14]~389 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~390 (
// Equation(s):
// \REG_BANK|outA[14]~390_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[14]~387_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[14]~389_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[14]~387_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[14]~389_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~390_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~390 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~391 (
// Equation(s):
// \REG_BANK|outA[14]~391_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][14]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][14]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~391_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~391 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[14]~391 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~392 (
// Equation(s):
// \REG_BANK|outA[14]~392_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[14]~391_combout  & ((\REG_BANK|banco[15][14]~q ))) # (!\REG_BANK|outA[14]~391_combout  & (\REG_BANK|banco[14][14]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[14]~391_combout ))))

	.dataa(\REG_BANK|banco[14][14]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[14]~391_combout ),
	.datad(\REG_BANK|banco[15][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~392_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~392 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~392 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~393 (
// Equation(s):
// \REG_BANK|outA[14]~393_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[14]~390_combout  & ((\REG_BANK|outA[14]~392_combout ))) # (!\REG_BANK|outA[14]~390_combout  & (\REG_BANK|outA[14]~385_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[14]~390_combout ))))

	.dataa(\REG_BANK|outA[14]~385_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[14]~390_combout ),
	.datad(\REG_BANK|outA[14]~392_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~393_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~393 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[14]~393 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~394 (
// Equation(s):
// \REG_BANK|outA[14]~394_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[14]~383_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[14]~393_combout )))))

	.dataa(\REG_BANK|outA[14]~383_combout ),
	.datab(\REG_BANK|outA[14]~393_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~394_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~394 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[14]~394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[14]~395 (
// Equation(s):
// \REG_BANK|outA[14]~395_combout  = (\REG_BANK|outA[14]~394_combout ) # ((\IFU|pc [14] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[14]~394_combout ),
	.datab(\IFU|pc [14]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[14]~395_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[14]~395 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[14]~395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[14] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[14]~395_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[14] .is_wysiwyg = "true";
defparam \LATCH_busA|out[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~35 (
// Equation(s):
// \ALU|ShiftLeft0~35_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [14])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [15])))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~35 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~49 (
// Equation(s):
// \ALU|ShiftLeft0~49_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [16])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [17])))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~49 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~68 (
// Equation(s):
// \ALU|ShiftLeft0~68_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~35_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~49_combout )))

	.dataa(\ALU|ShiftLeft0~35_combout ),
	.datab(\ALU|ShiftLeft0~49_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~68 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~50 (
// Equation(s):
// \ALU|ShiftLeft0~50_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [18])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [19])))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~50 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~52 (
// Equation(s):
// \ALU|ShiftLeft0~52_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [20])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [21])))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~52 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~73 (
// Equation(s):
// \ALU|ShiftLeft0~73_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~50_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~52_combout )))

	.dataa(\ALU|ShiftLeft0~50_combout ),
	.datab(\ALU|ShiftLeft0~52_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~73 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~74 (
// Equation(s):
// \ALU|ShiftLeft0~74_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~68_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~73_combout )))

	.dataa(\ALU|ShiftLeft0~68_combout ),
	.datab(\ALU|ShiftLeft0~73_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~74 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~200 (
// Equation(s):
// \ALU|out[21]~200_combout  = (\ALU|Selector15~0_combout  & ((\ALU|ShiftLeft0~74_combout ) # ((\ALU|out[21]~97_combout  & \ALU|ShiftLeft0~72_combout )))) # (!\ALU|Selector15~0_combout  & (\ALU|out[21]~97_combout  & (\ALU|ShiftLeft0~72_combout )))

	.dataa(\ALU|Selector15~0_combout ),
	.datab(\ALU|out[21]~97_combout ),
	.datac(\ALU|ShiftLeft0~72_combout ),
	.datad(\ALU|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~200_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~200 .lut_mask = 16'hEAC0;
defparam \ALU|out[21]~200 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~0 (
// Equation(s):
// \REG_BANK|Mux42~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][21]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][21]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~1 (
// Equation(s):
// \REG_BANK|Mux42~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux42~0_combout  & ((\REG_BANK|banco[29][21]~q ))) # (!\REG_BANK|Mux42~0_combout  & (\REG_BANK|banco[25][21]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux42~0_combout ))))

	.dataa(\REG_BANK|banco[25][21]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux42~0_combout ),
	.datad(\REG_BANK|banco[29][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~2 (
// Equation(s):
// \REG_BANK|Mux42~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][21]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][21]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~3 (
// Equation(s):
// \REG_BANK|Mux42~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux42~2_combout  & ((\REG_BANK|banco[30][21]~q ))) # (!\REG_BANK|Mux42~2_combout  & (\REG_BANK|banco[22][21]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux42~2_combout ))))

	.dataa(\REG_BANK|banco[22][21]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux42~2_combout ),
	.datad(\REG_BANK|banco[30][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~4 (
// Equation(s):
// \REG_BANK|Mux42~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][21]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][21]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~5 (
// Equation(s):
// \REG_BANK|Mux42~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux42~4_combout  & ((\REG_BANK|banco[28][21]~q ))) # (!\REG_BANK|Mux42~4_combout  & (\REG_BANK|banco[20][21]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux42~4_combout ))))

	.dataa(\REG_BANK|banco[20][21]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux42~4_combout ),
	.datad(\REG_BANK|banco[28][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~6 (
// Equation(s):
// \REG_BANK|Mux42~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux42~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux42~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux42~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux42~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~7 (
// Equation(s):
// \REG_BANK|Mux42~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][21]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][21]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~8 (
// Equation(s):
// \REG_BANK|Mux42~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux42~7_combout  & ((\REG_BANK|banco[31][21]~q ))) # (!\REG_BANK|Mux42~7_combout  & (\REG_BANK|banco[27][21]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux42~7_combout ))))

	.dataa(\REG_BANK|banco[27][21]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux42~7_combout ),
	.datad(\REG_BANK|banco[31][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~9 (
// Equation(s):
// \REG_BANK|Mux42~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux42~6_combout  & ((\REG_BANK|Mux42~8_combout ))) # (!\REG_BANK|Mux42~6_combout  & (\REG_BANK|Mux42~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux42~6_combout ))))

	.dataa(\REG_BANK|Mux42~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux42~6_combout ),
	.datad(\REG_BANK|Mux42~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~10 (
// Equation(s):
// \REG_BANK|Mux42~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][21]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][21]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~11 (
// Equation(s):
// \REG_BANK|Mux42~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux42~10_combout  & ((\REG_BANK|banco[11][21]~q ))) # (!\REG_BANK|Mux42~10_combout  & (\REG_BANK|banco[9][21]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux42~10_combout ))))

	.dataa(\REG_BANK|banco[9][21]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux42~10_combout ),
	.datad(\REG_BANK|banco[11][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~12 (
// Equation(s):
// \REG_BANK|Mux42~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][21]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][21]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~13 (
// Equation(s):
// \REG_BANK|Mux42~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux42~12_combout  & ((\REG_BANK|banco[7][21]~q ))) # (!\REG_BANK|Mux42~12_combout  & (\REG_BANK|banco[6][21]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux42~12_combout ))))

	.dataa(\REG_BANK|banco[6][21]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux42~12_combout ),
	.datad(\REG_BANK|banco[7][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~14 (
// Equation(s):
// \REG_BANK|Mux42~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][21]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][21]~q ),
	.datac(\REG_BANK|banco[1][21]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~15 (
// Equation(s):
// \REG_BANK|Mux42~15_combout  = (\REG_BANK|Mux42~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][21]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux42~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][21]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~16 (
// Equation(s):
// \REG_BANK|Mux42~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux42~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux42~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux42~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux42~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~17 (
// Equation(s):
// \REG_BANK|Mux42~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][21]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][21]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~18 (
// Equation(s):
// \REG_BANK|Mux42~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux42~17_combout  & ((\REG_BANK|banco[15][21]~q ))) # (!\REG_BANK|Mux42~17_combout  & (\REG_BANK|banco[14][21]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux42~17_combout ))))

	.dataa(\REG_BANK|banco[14][21]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux42~17_combout ),
	.datad(\REG_BANK|banco[15][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~19 (
// Equation(s):
// \REG_BANK|Mux42~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux42~16_combout  & ((\REG_BANK|Mux42~18_combout ))) # (!\REG_BANK|Mux42~16_combout  & (\REG_BANK|Mux42~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux42~16_combout ))))

	.dataa(\REG_BANK|Mux42~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux42~16_combout ),
	.datad(\REG_BANK|Mux42~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux42~20 (
// Equation(s):
// \REG_BANK|Mux42~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux42~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux42~19_combout )))

	.dataa(\REG_BANK|Mux42~9_combout ),
	.datab(\REG_BANK|Mux42~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[21] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux42~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[21] .is_wysiwyg = "true";
defparam \LATCH_busB|out[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~201 (
// Equation(s):
// \ALU|out[21]~201_combout  = (\LATCH_busA|out [21] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [21]))))

	.dataa(\LATCH_busA|out [21]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [21]),
	.cin(gnd),
	.combout(\ALU|out[21]~201_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~201 .lut_mask = 16'hA888;
defparam \ALU|out[21]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~87 (
// Equation(s):
// \ALU|out[22]~87_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & !\LATCH_busB|out [4])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[22]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~87 .lut_mask = 16'h0080;
defparam \ALU|out[22]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~37 (
// Equation(s):
// \ALU|ShiftRight1~37_combout  = (\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight0~27_combout ) # ((\ALU|ShiftRight0~25_combout  & \ALU|out[24]~65_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftRight0~25_combout  & (\ALU|out[24]~65_combout )))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftRight0~25_combout ),
	.datac(\ALU|out[24]~65_combout ),
	.datad(\ALU|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~37 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~611 (
// Equation(s):
// \ALU|out[5]~611_combout  = (\ALU|ShiftRight1~37_combout ) # ((\LATCH_busB|out [3] & (!\LATCH_busB|out [2] & \ALU|ShiftRight0~24_combout )))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftRight1~37_combout ),
	.datad(\ALU|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~611_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~611 .lut_mask = 16'hF2F0;
defparam \ALU|out[5]~611 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~202 (
// Equation(s):
// \ALU|out[21]~202_combout  = (\ALU|out[21]~200_combout ) # ((\ALU|out[21]~201_combout ) # ((\ALU|out[22]~87_combout  & \ALU|out[5]~611_combout )))

	.dataa(\ALU|out[21]~200_combout ),
	.datab(\ALU|out[21]~201_combout ),
	.datac(\ALU|out[22]~87_combout ),
	.datad(\ALU|out[5]~611_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~202_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~202 .lut_mask = 16'hFEEE;
defparam \ALU|out[21]~202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~0 (
// Equation(s):
// \REG_BANK|Mux43~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][20]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][20]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~1 (
// Equation(s):
// \REG_BANK|Mux43~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux43~0_combout  & ((\REG_BANK|banco[29][20]~q ))) # (!\REG_BANK|Mux43~0_combout  & (\REG_BANK|banco[21][20]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux43~0_combout ))))

	.dataa(\REG_BANK|banco[21][20]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux43~0_combout ),
	.datad(\REG_BANK|banco[29][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~2 (
// Equation(s):
// \REG_BANK|Mux43~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][20]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][20]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~3 (
// Equation(s):
// \REG_BANK|Mux43~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux43~2_combout  & ((\REG_BANK|banco[30][20]~q ))) # (!\REG_BANK|Mux43~2_combout  & (\REG_BANK|banco[26][20]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux43~2_combout ))))

	.dataa(\REG_BANK|banco[26][20]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux43~2_combout ),
	.datad(\REG_BANK|banco[30][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~4 (
// Equation(s):
// \REG_BANK|Mux43~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][20]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][20]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~5 (
// Equation(s):
// \REG_BANK|Mux43~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux43~4_combout  & ((\REG_BANK|banco[28][20]~q ))) # (!\REG_BANK|Mux43~4_combout  & (\REG_BANK|banco[24][20]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux43~4_combout ))))

	.dataa(\REG_BANK|banco[24][20]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux43~4_combout ),
	.datad(\REG_BANK|banco[28][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~6 (
// Equation(s):
// \REG_BANK|Mux43~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux43~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux43~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux43~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux43~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~7 (
// Equation(s):
// \REG_BANK|Mux43~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][20]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][20]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~8 (
// Equation(s):
// \REG_BANK|Mux43~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux43~7_combout  & ((\REG_BANK|banco[31][20]~q ))) # (!\REG_BANK|Mux43~7_combout  & (\REG_BANK|banco[23][20]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux43~7_combout ))))

	.dataa(\REG_BANK|banco[23][20]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux43~7_combout ),
	.datad(\REG_BANK|banco[31][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~9 (
// Equation(s):
// \REG_BANK|Mux43~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux43~6_combout  & ((\REG_BANK|Mux43~8_combout ))) # (!\REG_BANK|Mux43~6_combout  & (\REG_BANK|Mux43~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux43~6_combout ))))

	.dataa(\REG_BANK|Mux43~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux43~6_combout ),
	.datad(\REG_BANK|Mux43~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~10 (
// Equation(s):
// \REG_BANK|Mux43~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][20]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][20]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~11 (
// Equation(s):
// \REG_BANK|Mux43~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux43~10_combout  & ((\REG_BANK|banco[7][20]~q ))) # (!\REG_BANK|Mux43~10_combout  & (\REG_BANK|banco[6][20]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux43~10_combout ))))

	.dataa(\REG_BANK|banco[6][20]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux43~10_combout ),
	.datad(\REG_BANK|banco[7][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~12 (
// Equation(s):
// \REG_BANK|Mux43~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][20]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][20]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~13 (
// Equation(s):
// \REG_BANK|Mux43~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux43~12_combout  & ((\REG_BANK|banco[11][20]~q ))) # (!\REG_BANK|Mux43~12_combout  & (\REG_BANK|banco[9][20]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux43~12_combout ))))

	.dataa(\REG_BANK|banco[9][20]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux43~12_combout ),
	.datad(\REG_BANK|banco[11][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~14 (
// Equation(s):
// \REG_BANK|Mux43~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][20]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][20]~q ),
	.datac(\REG_BANK|banco[1][20]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~15 (
// Equation(s):
// \REG_BANK|Mux43~15_combout  = (\REG_BANK|Mux43~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][20]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux43~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][20]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~16 (
// Equation(s):
// \REG_BANK|Mux43~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux43~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux43~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux43~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux43~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~17 (
// Equation(s):
// \REG_BANK|Mux43~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][20]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][20]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~18 (
// Equation(s):
// \REG_BANK|Mux43~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux43~17_combout  & ((\REG_BANK|banco[15][20]~q ))) # (!\REG_BANK|Mux43~17_combout  & (\REG_BANK|banco[14][20]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux43~17_combout ))))

	.dataa(\REG_BANK|banco[14][20]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux43~17_combout ),
	.datad(\REG_BANK|banco[15][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~19 (
// Equation(s):
// \REG_BANK|Mux43~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux43~16_combout  & ((\REG_BANK|Mux43~18_combout ))) # (!\REG_BANK|Mux43~16_combout  & (\REG_BANK|Mux43~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux43~16_combout ))))

	.dataa(\REG_BANK|Mux43~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux43~16_combout ),
	.datad(\REG_BANK|Mux43~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux43~20 (
// Equation(s):
// \REG_BANK|Mux43~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux43~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux43~19_combout )))

	.dataa(\REG_BANK|Mux43~9_combout ),
	.datab(\REG_BANK|Mux43~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[20] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux43~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[20] .is_wysiwyg = "true";
defparam \LATCH_busB|out[20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~0 (
// Equation(s):
// \REG_BANK|Mux44~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][19]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][19]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~1 (
// Equation(s):
// \REG_BANK|Mux44~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux44~0_combout  & ((\REG_BANK|banco[29][19]~q ))) # (!\REG_BANK|Mux44~0_combout  & (\REG_BANK|banco[25][19]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux44~0_combout ))))

	.dataa(\REG_BANK|banco[25][19]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux44~0_combout ),
	.datad(\REG_BANK|banco[29][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~2 (
// Equation(s):
// \REG_BANK|Mux44~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][19]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][19]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~3 (
// Equation(s):
// \REG_BANK|Mux44~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux44~2_combout  & ((\REG_BANK|banco[30][19]~q ))) # (!\REG_BANK|Mux44~2_combout  & (\REG_BANK|banco[22][19]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux44~2_combout ))))

	.dataa(\REG_BANK|banco[22][19]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux44~2_combout ),
	.datad(\REG_BANK|banco[30][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~4 (
// Equation(s):
// \REG_BANK|Mux44~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][19]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][19]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~5 (
// Equation(s):
// \REG_BANK|Mux44~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux44~4_combout  & ((\REG_BANK|banco[28][19]~q ))) # (!\REG_BANK|Mux44~4_combout  & (\REG_BANK|banco[20][19]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux44~4_combout ))))

	.dataa(\REG_BANK|banco[20][19]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux44~4_combout ),
	.datad(\REG_BANK|banco[28][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~6 (
// Equation(s):
// \REG_BANK|Mux44~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux44~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux44~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux44~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux44~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~7 (
// Equation(s):
// \REG_BANK|Mux44~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][19]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][19]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~8 (
// Equation(s):
// \REG_BANK|Mux44~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux44~7_combout  & ((\REG_BANK|banco[31][19]~q ))) # (!\REG_BANK|Mux44~7_combout  & (\REG_BANK|banco[27][19]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux44~7_combout ))))

	.dataa(\REG_BANK|banco[27][19]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux44~7_combout ),
	.datad(\REG_BANK|banco[31][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~9 (
// Equation(s):
// \REG_BANK|Mux44~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux44~6_combout  & ((\REG_BANK|Mux44~8_combout ))) # (!\REG_BANK|Mux44~6_combout  & (\REG_BANK|Mux44~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux44~6_combout ))))

	.dataa(\REG_BANK|Mux44~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux44~6_combout ),
	.datad(\REG_BANK|Mux44~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~10 (
// Equation(s):
// \REG_BANK|Mux44~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][19]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][19]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~11 (
// Equation(s):
// \REG_BANK|Mux44~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux44~10_combout  & ((\REG_BANK|banco[11][19]~q ))) # (!\REG_BANK|Mux44~10_combout  & (\REG_BANK|banco[9][19]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux44~10_combout ))))

	.dataa(\REG_BANK|banco[9][19]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux44~10_combout ),
	.datad(\REG_BANK|banco[11][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~12 (
// Equation(s):
// \REG_BANK|Mux44~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][19]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][19]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~13 (
// Equation(s):
// \REG_BANK|Mux44~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux44~12_combout  & ((\REG_BANK|banco[7][19]~q ))) # (!\REG_BANK|Mux44~12_combout  & (\REG_BANK|banco[6][19]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux44~12_combout ))))

	.dataa(\REG_BANK|banco[6][19]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux44~12_combout ),
	.datad(\REG_BANK|banco[7][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~14 (
// Equation(s):
// \REG_BANK|Mux44~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][19]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][19]~q ),
	.datac(\REG_BANK|banco[1][19]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~15 (
// Equation(s):
// \REG_BANK|Mux44~15_combout  = (\REG_BANK|Mux44~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][19]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux44~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][19]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~16 (
// Equation(s):
// \REG_BANK|Mux44~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux44~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux44~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux44~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux44~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~17 (
// Equation(s):
// \REG_BANK|Mux44~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][19]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][19]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~18 (
// Equation(s):
// \REG_BANK|Mux44~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux44~17_combout  & ((\REG_BANK|banco[15][19]~q ))) # (!\REG_BANK|Mux44~17_combout  & (\REG_BANK|banco[14][19]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux44~17_combout ))))

	.dataa(\REG_BANK|banco[14][19]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux44~17_combout ),
	.datad(\REG_BANK|banco[15][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~19 (
// Equation(s):
// \REG_BANK|Mux44~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux44~16_combout  & ((\REG_BANK|Mux44~18_combout ))) # (!\REG_BANK|Mux44~16_combout  & (\REG_BANK|Mux44~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux44~16_combout ))))

	.dataa(\REG_BANK|Mux44~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux44~16_combout ),
	.datad(\REG_BANK|Mux44~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux44~20 (
// Equation(s):
// \REG_BANK|Mux44~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux44~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux44~19_combout )))

	.dataa(\REG_BANK|Mux44~9_combout ),
	.datab(\REG_BANK|Mux44~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[19] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux44~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[19] .is_wysiwyg = "true";
defparam \LATCH_busB|out[19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~0 (
// Equation(s):
// \REG_BANK|Mux45~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][18]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][18]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~1 (
// Equation(s):
// \REG_BANK|Mux45~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux45~0_combout  & ((\REG_BANK|banco[29][18]~q ))) # (!\REG_BANK|Mux45~0_combout  & (\REG_BANK|banco[21][18]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux45~0_combout ))))

	.dataa(\REG_BANK|banco[21][18]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux45~0_combout ),
	.datad(\REG_BANK|banco[29][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~2 (
// Equation(s):
// \REG_BANK|Mux45~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][18]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][18]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~3 (
// Equation(s):
// \REG_BANK|Mux45~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux45~2_combout  & ((\REG_BANK|banco[30][18]~q ))) # (!\REG_BANK|Mux45~2_combout  & (\REG_BANK|banco[26][18]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux45~2_combout ))))

	.dataa(\REG_BANK|banco[26][18]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux45~2_combout ),
	.datad(\REG_BANK|banco[30][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~4 (
// Equation(s):
// \REG_BANK|Mux45~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][18]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][18]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~5 (
// Equation(s):
// \REG_BANK|Mux45~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux45~4_combout  & ((\REG_BANK|banco[28][18]~q ))) # (!\REG_BANK|Mux45~4_combout  & (\REG_BANK|banco[24][18]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux45~4_combout ))))

	.dataa(\REG_BANK|banco[24][18]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux45~4_combout ),
	.datad(\REG_BANK|banco[28][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~6 (
// Equation(s):
// \REG_BANK|Mux45~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux45~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux45~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux45~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux45~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~7 (
// Equation(s):
// \REG_BANK|Mux45~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][18]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][18]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~8 (
// Equation(s):
// \REG_BANK|Mux45~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux45~7_combout  & ((\REG_BANK|banco[31][18]~q ))) # (!\REG_BANK|Mux45~7_combout  & (\REG_BANK|banco[23][18]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux45~7_combout ))))

	.dataa(\REG_BANK|banco[23][18]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux45~7_combout ),
	.datad(\REG_BANK|banco[31][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~9 (
// Equation(s):
// \REG_BANK|Mux45~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux45~6_combout  & ((\REG_BANK|Mux45~8_combout ))) # (!\REG_BANK|Mux45~6_combout  & (\REG_BANK|Mux45~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux45~6_combout ))))

	.dataa(\REG_BANK|Mux45~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux45~6_combout ),
	.datad(\REG_BANK|Mux45~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~10 (
// Equation(s):
// \REG_BANK|Mux45~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][18]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][18]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~11 (
// Equation(s):
// \REG_BANK|Mux45~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux45~10_combout  & ((\REG_BANK|banco[7][18]~q ))) # (!\REG_BANK|Mux45~10_combout  & (\REG_BANK|banco[6][18]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux45~10_combout ))))

	.dataa(\REG_BANK|banco[6][18]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux45~10_combout ),
	.datad(\REG_BANK|banco[7][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~12 (
// Equation(s):
// \REG_BANK|Mux45~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][18]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][18]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~13 (
// Equation(s):
// \REG_BANK|Mux45~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux45~12_combout  & ((\REG_BANK|banco[11][18]~q ))) # (!\REG_BANK|Mux45~12_combout  & (\REG_BANK|banco[9][18]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux45~12_combout ))))

	.dataa(\REG_BANK|banco[9][18]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux45~12_combout ),
	.datad(\REG_BANK|banco[11][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~14 (
// Equation(s):
// \REG_BANK|Mux45~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][18]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][18]~q ),
	.datac(\REG_BANK|banco[1][18]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~15 (
// Equation(s):
// \REG_BANK|Mux45~15_combout  = (\REG_BANK|Mux45~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][18]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux45~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][18]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~16 (
// Equation(s):
// \REG_BANK|Mux45~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux45~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux45~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux45~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux45~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~17 (
// Equation(s):
// \REG_BANK|Mux45~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][18]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][18]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][18]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~18 (
// Equation(s):
// \REG_BANK|Mux45~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux45~17_combout  & ((\REG_BANK|banco[15][18]~q ))) # (!\REG_BANK|Mux45~17_combout  & (\REG_BANK|banco[14][18]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux45~17_combout ))))

	.dataa(\REG_BANK|banco[14][18]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux45~17_combout ),
	.datad(\REG_BANK|banco[15][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~19 (
// Equation(s):
// \REG_BANK|Mux45~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux45~16_combout  & ((\REG_BANK|Mux45~18_combout ))) # (!\REG_BANK|Mux45~16_combout  & (\REG_BANK|Mux45~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux45~16_combout ))))

	.dataa(\REG_BANK|Mux45~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux45~16_combout ),
	.datad(\REG_BANK|Mux45~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux45~20 (
// Equation(s):
// \REG_BANK|Mux45~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux45~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux45~19_combout )))

	.dataa(\REG_BANK|Mux45~9_combout ),
	.datab(\REG_BANK|Mux45~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[18] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux45~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[18] .is_wysiwyg = "true";
defparam \LATCH_busB|out[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~36 (
// Equation(s):
// \ALU|Add0~36_combout  = ((\LATCH_busB|out [18] $ (\LATCH_busA|out [18] $ (!\ALU|Add0~35 )))) # (GND)
// \ALU|Add0~37  = CARRY((\LATCH_busB|out [18] & ((\LATCH_busA|out [18]) # (!\ALU|Add0~35 ))) # (!\LATCH_busB|out [18] & (\LATCH_busA|out [18] & !\ALU|Add0~35 )))

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_busA|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~35 ),
	.combout(\ALU|Add0~36_combout ),
	.cout(\ALU|Add0~37 ));
// synopsys translate_off
defparam \ALU|Add0~36 .lut_mask = 16'h698E;
defparam \ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~38 (
// Equation(s):
// \ALU|Add0~38_combout  = (\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & (\ALU|Add0~37  & VCC)) # (!\LATCH_busA|out [19] & (!\ALU|Add0~37 )))) # (!\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & (!\ALU|Add0~37 )) # (!\LATCH_busA|out [19] & ((\ALU|Add0~37 
// ) # (GND)))))
// \ALU|Add0~39  = CARRY((\LATCH_busB|out [19] & (!\LATCH_busA|out [19] & !\ALU|Add0~37 )) # (!\LATCH_busB|out [19] & ((!\ALU|Add0~37 ) # (!\LATCH_busA|out [19]))))

	.dataa(\LATCH_busB|out [19]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~37 ),
	.combout(\ALU|Add0~38_combout ),
	.cout(\ALU|Add0~39 ));
// synopsys translate_off
defparam \ALU|Add0~38 .lut_mask = 16'h9617;
defparam \ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~40 (
// Equation(s):
// \ALU|Add0~40_combout  = ((\LATCH_busB|out [20] $ (\LATCH_busA|out [20] $ (!\ALU|Add0~39 )))) # (GND)
// \ALU|Add0~41  = CARRY((\LATCH_busB|out [20] & ((\LATCH_busA|out [20]) # (!\ALU|Add0~39 ))) # (!\LATCH_busB|out [20] & (\LATCH_busA|out [20] & !\ALU|Add0~39 )))

	.dataa(\LATCH_busB|out [20]),
	.datab(\LATCH_busA|out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~39 ),
	.combout(\ALU|Add0~40_combout ),
	.cout(\ALU|Add0~41 ));
// synopsys translate_off
defparam \ALU|Add0~40 .lut_mask = 16'h698E;
defparam \ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~42 (
// Equation(s):
// \ALU|Add0~42_combout  = (\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & (\ALU|Add0~41  & VCC)) # (!\LATCH_busA|out [21] & (!\ALU|Add0~41 )))) # (!\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & (!\ALU|Add0~41 )) # (!\LATCH_busA|out [21] & ((\ALU|Add0~41 
// ) # (GND)))))
// \ALU|Add0~43  = CARRY((\LATCH_busB|out [21] & (!\LATCH_busA|out [21] & !\ALU|Add0~41 )) # (!\LATCH_busB|out [21] & ((!\ALU|Add0~41 ) # (!\LATCH_busA|out [21]))))

	.dataa(\LATCH_busB|out [21]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~41 ),
	.combout(\ALU|Add0~42_combout ),
	.cout(\ALU|Add0~43 ));
// synopsys translate_off
defparam \ALU|Add0~42 .lut_mask = 16'h9617;
defparam \ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~207 (
// Equation(s):
// \ALU|out[21]~207_combout  = (\ALU|out[21]~202_combout ) # ((\ALU|Selector32~0_combout  & ((\ALU|Add0~42_combout ) # (\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|out[21]~202_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add0~42_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[21]~207_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~207 .lut_mask = 16'hEEEA;
defparam \ALU|out[21]~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~36 (
// Equation(s):
// \ALU|Add1~36_combout  = ((\LATCH_busB|out [18] $ (\LATCH_busA|out [18] $ (\ALU|Add1~35 )))) # (GND)
// \ALU|Add1~37  = CARRY((\LATCH_busB|out [18] & (\LATCH_busA|out [18] & !\ALU|Add1~35 )) # (!\LATCH_busB|out [18] & ((\LATCH_busA|out [18]) # (!\ALU|Add1~35 ))))

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_busA|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~35 ),
	.combout(\ALU|Add1~36_combout ),
	.cout(\ALU|Add1~37 ));
// synopsys translate_off
defparam \ALU|Add1~36 .lut_mask = 16'h964D;
defparam \ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~38 (
// Equation(s):
// \ALU|Add1~38_combout  = (\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & (!\ALU|Add1~37 )) # (!\LATCH_busA|out [19] & ((\ALU|Add1~37 ) # (GND))))) # (!\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & (\ALU|Add1~37  & VCC)) # (!\LATCH_busA|out [19] & 
// (!\ALU|Add1~37 ))))
// \ALU|Add1~39  = CARRY((\LATCH_busB|out [19] & ((!\ALU|Add1~37 ) # (!\LATCH_busA|out [19]))) # (!\LATCH_busB|out [19] & (!\LATCH_busA|out [19] & !\ALU|Add1~37 )))

	.dataa(\LATCH_busB|out [19]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~37 ),
	.combout(\ALU|Add1~38_combout ),
	.cout(\ALU|Add1~39 ));
// synopsys translate_off
defparam \ALU|Add1~38 .lut_mask = 16'h692B;
defparam \ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~40 (
// Equation(s):
// \ALU|Add1~40_combout  = ((\LATCH_busB|out [20] $ (\LATCH_busA|out [20] $ (\ALU|Add1~39 )))) # (GND)
// \ALU|Add1~41  = CARRY((\LATCH_busB|out [20] & (\LATCH_busA|out [20] & !\ALU|Add1~39 )) # (!\LATCH_busB|out [20] & ((\LATCH_busA|out [20]) # (!\ALU|Add1~39 ))))

	.dataa(\LATCH_busB|out [20]),
	.datab(\LATCH_busA|out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~39 ),
	.combout(\ALU|Add1~40_combout ),
	.cout(\ALU|Add1~41 ));
// synopsys translate_off
defparam \ALU|Add1~40 .lut_mask = 16'h964D;
defparam \ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~42 (
// Equation(s):
// \ALU|Add1~42_combout  = (\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & (!\ALU|Add1~41 )) # (!\LATCH_busA|out [21] & ((\ALU|Add1~41 ) # (GND))))) # (!\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & (\ALU|Add1~41  & VCC)) # (!\LATCH_busA|out [21] & 
// (!\ALU|Add1~41 ))))
// \ALU|Add1~43  = CARRY((\LATCH_busB|out [21] & ((!\ALU|Add1~41 ) # (!\LATCH_busA|out [21]))) # (!\LATCH_busB|out [21] & (!\LATCH_busA|out [21] & !\ALU|Add1~41 )))

	.dataa(\LATCH_busB|out [21]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~41 ),
	.combout(\ALU|Add1~42_combout ),
	.cout(\ALU|Add1~43 ));
// synopsys translate_off
defparam \ALU|Add1~42 .lut_mask = 16'h692B;
defparam \ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~626 (
// Equation(s):
// \ALU|out[21]~626_combout  = (\ALU|out[21]~207_combout  & ((\ALU|out[21]~202_combout ) # ((\ALU|Add1~42_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|out[21]~207_combout ),
	.datab(\ALU|out[21]~202_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~626_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~626 .lut_mask = 16'hAA8A;
defparam \ALU|out[21]~626 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~205 (
// Equation(s):
// \ALU|out[21]~205_combout  = (\ALU|Equal3~0_combout  & (\LATCH_busA|out [21] $ (\LATCH_busB|out [21])))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\LATCH_busA|out [21]),
	.datac(\LATCH_busB|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[21]~205_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~205 .lut_mask = 16'h2828;
defparam \ALU|out[21]~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~206 (
// Equation(s):
// \ALU|out[21]~206_combout  = (\ALU|out[21]~205_combout ) # ((\LATCH_busB|out [3] & (\ALU|out[14]~127_combout  & \ALU|out[21]~204_combout )))

	.dataa(\LATCH_busB|out [3]),
	.datab(\ALU|out[14]~127_combout ),
	.datac(\ALU|out[21]~204_combout ),
	.datad(\ALU|out[21]~205_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~206_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~206 .lut_mask = 16'hFF80;
defparam \ALU|out[21]~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~38 (
// Equation(s):
// \ALU|ShiftRight1~38_combout  = (\LATCH_busB|out [2] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [2] & ((\LATCH_busB|out [1] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~14_combout )))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|ShiftRight1~14_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~38 .lut_mask = 16'hAAAC;
defparam \ALU|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~39 (
// Equation(s):
// \ALU|ShiftRight1~39_combout  = (\ALU|ShiftRight1~37_combout ) # ((\LATCH_busB|out [3] & \ALU|ShiftRight1~38_combout ))

	.dataa(\ALU|ShiftRight1~37_combout ),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftRight1~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~39 .lut_mask = 16'hEAEA;
defparam \ALU|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~203 (
// Equation(s):
// \ALU|out[21]~203_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [21]) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight1~39_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal2~1_combout  & (\ALU|ShiftRight1~39_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight1~39_combout ),
	.datad(\LATCH_busB|out [21]),
	.cin(gnd),
	.combout(\ALU|out[21]~203_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~203 .lut_mask = 16'hEAC0;
defparam \ALU|out[21]~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~627 (
// Equation(s):
// \ALU|out[21]~627_combout  = (\ALU|out[17]~60_combout  & ((\ALU|out[21]~626_combout ) # ((\ALU|out[21]~206_combout ) # (\ALU|out[21]~203_combout ))))

	.dataa(\ALU|out[17]~60_combout ),
	.datab(\ALU|out[21]~626_combout ),
	.datac(\ALU|out[21]~206_combout ),
	.datad(\ALU|out[21]~203_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~627_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~627 .lut_mask = 16'hAAA8;
defparam \ALU|out[21]~627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~115 (
// Equation(s):
// \ALU|out[21]~115_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~2_combout  & (\ALU|Equal0~5_combout  & !\LATCH_aluIn|imm_ [3])))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[21]~115_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~115 .lut_mask = 16'h0080;
defparam \ALU|out[21]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~68 (
// Equation(s):
// \ALU|ShiftLeft1~68_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~62_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~67_combout )))

	.dataa(\ALU|ShiftLeft1~62_combout ),
	.datab(\ALU|ShiftLeft1~67_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~68 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~208 (
// Equation(s):
// \ALU|out[21]~208_combout  = (\ALU|out[21]~115_combout  & ((\ALU|ShiftLeft1~66_combout ) # ((\ALU|ShiftLeft1~68_combout  & !\ALU|out[17]~46_combout )))) # (!\ALU|out[21]~115_combout  & (((\ALU|ShiftLeft1~68_combout  & !\ALU|out[17]~46_combout ))))

	.dataa(\ALU|out[21]~115_combout ),
	.datab(\ALU|ShiftLeft1~66_combout ),
	.datac(\ALU|ShiftLeft1~68_combout ),
	.datad(\ALU|out[17]~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~208_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~208 .lut_mask = 16'h88F8;
defparam \ALU|out[21]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~32 (
// Equation(s):
// \ALU|ShiftRight3~32_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~26_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~28_combout )))))

	.dataa(\ALU|ShiftRight2~26_combout ),
	.datab(\ALU|ShiftRight2~28_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~32 .lut_mask = 16'h00AC;
defparam \ALU|ShiftRight3~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~612 (
// Equation(s):
// \ALU|out[5]~612_combout  = (\ALU|ShiftRight3~32_combout ) # ((\LATCH_aluIn|imm_ [3] & (!\LATCH_aluIn|imm_ [2] & \ALU|ShiftRight2~25_combout )))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~32_combout ),
	.datad(\ALU|ShiftRight2~25_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~612_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~612 .lut_mask = 16'hF2F0;
defparam \ALU|out[5]~612 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~210 (
// Equation(s):
// \ALU|out[21]~210_combout  = (\ALU|out[29]~76_combout  & ((\ALU|out[5]~612_combout ) # ((\ALU|out[17]~51_combout  & \ALU|out[21]~209_combout )))) # (!\ALU|out[29]~76_combout  & (\ALU|out[17]~51_combout  & (\ALU|out[21]~209_combout )))

	.dataa(\ALU|out[29]~76_combout ),
	.datab(\ALU|out[17]~51_combout ),
	.datac(\ALU|out[21]~209_combout ),
	.datad(\ALU|out[5]~612_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~210 .lut_mask = 16'hEAC0;
defparam \ALU|out[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[21] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [21]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[21] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[21] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[20] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [20]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[20] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[20] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[19] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [19]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[19] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[19] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[18] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [18]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[18] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~36 (
// Equation(s):
// \ALU|Add2~36_combout  = ((\LATCH_busA|out [18] $ (\LATCH_aluIn|imm_ [18] $ (!\ALU|Add2~35 )))) # (GND)
// \ALU|Add2~37  = CARRY((\LATCH_busA|out [18] & ((\LATCH_aluIn|imm_ [18]) # (!\ALU|Add2~35 ))) # (!\LATCH_busA|out [18] & (\LATCH_aluIn|imm_ [18] & !\ALU|Add2~35 )))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_aluIn|imm_ [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~35 ),
	.combout(\ALU|Add2~36_combout ),
	.cout(\ALU|Add2~37 ));
// synopsys translate_off
defparam \ALU|Add2~36 .lut_mask = 16'h698E;
defparam \ALU|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~38 (
// Equation(s):
// \ALU|Add2~38_combout  = (\LATCH_busA|out [19] & ((\LATCH_aluIn|imm_ [19] & (\ALU|Add2~37  & VCC)) # (!\LATCH_aluIn|imm_ [19] & (!\ALU|Add2~37 )))) # (!\LATCH_busA|out [19] & ((\LATCH_aluIn|imm_ [19] & (!\ALU|Add2~37 )) # (!\LATCH_aluIn|imm_ [19] & 
// ((\ALU|Add2~37 ) # (GND)))))
// \ALU|Add2~39  = CARRY((\LATCH_busA|out [19] & (!\LATCH_aluIn|imm_ [19] & !\ALU|Add2~37 )) # (!\LATCH_busA|out [19] & ((!\ALU|Add2~37 ) # (!\LATCH_aluIn|imm_ [19]))))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_aluIn|imm_ [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~37 ),
	.combout(\ALU|Add2~38_combout ),
	.cout(\ALU|Add2~39 ));
// synopsys translate_off
defparam \ALU|Add2~38 .lut_mask = 16'h9617;
defparam \ALU|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~40 (
// Equation(s):
// \ALU|Add2~40_combout  = ((\LATCH_busA|out [20] $ (\LATCH_aluIn|imm_ [20] $ (!\ALU|Add2~39 )))) # (GND)
// \ALU|Add2~41  = CARRY((\LATCH_busA|out [20] & ((\LATCH_aluIn|imm_ [20]) # (!\ALU|Add2~39 ))) # (!\LATCH_busA|out [20] & (\LATCH_aluIn|imm_ [20] & !\ALU|Add2~39 )))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_aluIn|imm_ [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~39 ),
	.combout(\ALU|Add2~40_combout ),
	.cout(\ALU|Add2~41 ));
// synopsys translate_off
defparam \ALU|Add2~40 .lut_mask = 16'h698E;
defparam \ALU|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~42 (
// Equation(s):
// \ALU|Add2~42_combout  = (\LATCH_busA|out [21] & ((\LATCH_aluIn|imm_ [21] & (\ALU|Add2~41  & VCC)) # (!\LATCH_aluIn|imm_ [21] & (!\ALU|Add2~41 )))) # (!\LATCH_busA|out [21] & ((\LATCH_aluIn|imm_ [21] & (!\ALU|Add2~41 )) # (!\LATCH_aluIn|imm_ [21] & 
// ((\ALU|Add2~41 ) # (GND)))))
// \ALU|Add2~43  = CARRY((\LATCH_busA|out [21] & (!\LATCH_aluIn|imm_ [21] & !\ALU|Add2~41 )) # (!\LATCH_busA|out [21] & ((!\ALU|Add2~41 ) # (!\LATCH_aluIn|imm_ [21]))))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_aluIn|imm_ [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~41 ),
	.combout(\ALU|Add2~42_combout ),
	.cout(\ALU|Add2~43 ));
// synopsys translate_off
defparam \ALU|Add2~42 .lut_mask = 16'h9617;
defparam \ALU|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~211 (
// Equation(s):
// \ALU|out[21]~211_combout  = (\LATCH_aluIn|imm_ [21] & (\ALU|Equal5~0_combout )) # (!\LATCH_aluIn|imm_ [21] & (((\ALU|Equal1~0_combout  & \ALU|Equal3~1_combout ))))

	.dataa(\LATCH_aluIn|imm_ [21]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal1~0_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~211 .lut_mask = 16'hD888;
defparam \ALU|out[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~212 (
// Equation(s):
// \ALU|out[21]~212_combout  = (\ALU|Equal4~0_combout ) # ((!\LATCH_busA|out [21] & (\ALU|Equal1~0_combout  & \ALU|Equal3~1_combout )))

	.dataa(\LATCH_busA|out [21]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal1~0_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~212 .lut_mask = 16'hDCCC;
defparam \ALU|out[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~213 (
// Equation(s):
// \ALU|out[21]~213_combout  = (\LATCH_busA|out [21] & (((\ALU|out[21]~211_combout ) # (\ALU|out[21]~212_combout )))) # (!\LATCH_busA|out [21] & (\LATCH_aluIn|imm_ [21] & ((\ALU|out[21]~212_combout ))))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_aluIn|imm_ [21]),
	.datac(\ALU|out[21]~211_combout ),
	.datad(\ALU|out[21]~212_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~213 .lut_mask = 16'hEEA0;
defparam \ALU|out[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~33 (
// Equation(s):
// \ALU|ShiftRight3~33_combout  = (\LATCH_aluIn|imm_ [2] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~10_combout )))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|ShiftRight3~10_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~33 .lut_mask = 16'hAAAC;
defparam \ALU|ShiftRight3~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~613 (
// Equation(s):
// \ALU|out[21]~613_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight3~32_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|ShiftRight3~33_combout ))))

	.dataa(\ALU|ShiftRight3~32_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight3~33_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~613_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~613 .lut_mask = 16'hEA00;
defparam \ALU|out[21]~613 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~214 (
// Equation(s):
// \ALU|out[21]~214_combout  = (\ALU|out[21]~213_combout ) # ((\ALU|out[21]~613_combout ) # ((\ALU|Add2~42_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|Add2~42_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|out[21]~213_combout ),
	.datad(\ALU|out[21]~613_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~214 .lut_mask = 16'hFFF2;
defparam \ALU|out[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~215 (
// Equation(s):
// \ALU|out[21]~215_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[21]~208_combout ) # ((\ALU|out[21]~210_combout ) # (\ALU|out[21]~214_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|out[21]~208_combout ),
	.datac(\ALU|out[21]~210_combout ),
	.datad(\ALU|out[21]~214_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~215 .lut_mask = 16'hAAA8;
defparam \ALU|out[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[21]~606 (
// Equation(s):
// \ALU|out[21]~606_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[21]~627_combout ) # (\ALU|out[21]~215_combout ))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[21]~627_combout ),
	.datac(\ALU|out[21]~215_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[21]~606_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~606 .lut_mask = 16'hFEFE;
defparam \ALU|out[21]~606 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[21] (
	.clk(\clk~input_o ),
	.d(\ALU|out[21]~606_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[21] .is_wysiwyg = "true";
defparam \LATCH_busC|out[21] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][21] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~220 (
// Equation(s):
// \REG_BANK|outA[21]~220_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][21]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][21]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~220 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~221 (
// Equation(s):
// \REG_BANK|outA[21]~221_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[21]~220_combout  & ((\REG_BANK|banco[29][21]~q ))) # (!\REG_BANK|outA[21]~220_combout  & (\REG_BANK|banco[25][21]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[21]~220_combout ))))

	.dataa(\REG_BANK|banco[25][21]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[21]~220_combout ),
	.datad(\REG_BANK|banco[29][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~221 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~222 (
// Equation(s):
// \REG_BANK|outA[21]~222_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][21]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][21]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~222 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~223 (
// Equation(s):
// \REG_BANK|outA[21]~223_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[21]~222_combout  & ((\REG_BANK|banco[30][21]~q ))) # (!\REG_BANK|outA[21]~222_combout  & (\REG_BANK|banco[22][21]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[21]~222_combout ))))

	.dataa(\REG_BANK|banco[22][21]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[21]~222_combout ),
	.datad(\REG_BANK|banco[30][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~223 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~224 (
// Equation(s):
// \REG_BANK|outA[21]~224_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][21]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][21]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~224 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~225 (
// Equation(s):
// \REG_BANK|outA[21]~225_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[21]~224_combout  & ((\REG_BANK|banco[28][21]~q ))) # (!\REG_BANK|outA[21]~224_combout  & (\REG_BANK|banco[20][21]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[21]~224_combout ))))

	.dataa(\REG_BANK|banco[20][21]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[21]~224_combout ),
	.datad(\REG_BANK|banco[28][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~225 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~226 (
// Equation(s):
// \REG_BANK|outA[21]~226_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[21]~223_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[21]~225_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[21]~223_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[21]~225_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~226 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~227 (
// Equation(s):
// \REG_BANK|outA[21]~227_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][21]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][21]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~227 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~228 (
// Equation(s):
// \REG_BANK|outA[21]~228_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[21]~227_combout  & ((\REG_BANK|banco[31][21]~q ))) # (!\REG_BANK|outA[21]~227_combout  & (\REG_BANK|banco[27][21]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[21]~227_combout ))))

	.dataa(\REG_BANK|banco[27][21]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[21]~227_combout ),
	.datad(\REG_BANK|banco[31][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~228 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~229 (
// Equation(s):
// \REG_BANK|outA[21]~229_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[21]~226_combout  & ((\REG_BANK|outA[21]~228_combout ))) # (!\REG_BANK|outA[21]~226_combout  & (\REG_BANK|outA[21]~221_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[21]~226_combout ))))

	.dataa(\REG_BANK|outA[21]~221_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[21]~226_combout ),
	.datad(\REG_BANK|outA[21]~228_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~229 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~230 (
// Equation(s):
// \REG_BANK|outA[21]~230_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][21]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][21]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~230 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~231 (
// Equation(s):
// \REG_BANK|outA[21]~231_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[21]~230_combout  & ((\REG_BANK|banco[11][21]~q ))) # (!\REG_BANK|outA[21]~230_combout  & (\REG_BANK|banco[9][21]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[21]~230_combout 
// ))))

	.dataa(\REG_BANK|banco[9][21]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[21]~230_combout ),
	.datad(\REG_BANK|banco[11][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~231 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~232 (
// Equation(s):
// \REG_BANK|outA[21]~232_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][21]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][21]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~232 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~233 (
// Equation(s):
// \REG_BANK|outA[21]~233_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[21]~232_combout  & ((\REG_BANK|banco[7][21]~q ))) # (!\REG_BANK|outA[21]~232_combout  & (\REG_BANK|banco[6][21]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[21]~232_combout 
// ))))

	.dataa(\REG_BANK|banco[6][21]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[21]~232_combout ),
	.datad(\REG_BANK|banco[7][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~233 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~234 (
// Equation(s):
// \REG_BANK|outA[21]~234_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][21]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][21]~q ),
	.datac(\REG_BANK|banco[1][21]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~234 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~235 (
// Equation(s):
// \REG_BANK|outA[21]~235_combout  = (\REG_BANK|outA[21]~234_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][21]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[21]~234_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][21]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~235 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~236 (
// Equation(s):
// \REG_BANK|outA[21]~236_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[21]~233_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[21]~235_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[21]~233_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[21]~235_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~236 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~237 (
// Equation(s):
// \REG_BANK|outA[21]~237_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][21]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][21]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~237 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~238 (
// Equation(s):
// \REG_BANK|outA[21]~238_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[21]~237_combout  & ((\REG_BANK|banco[15][21]~q ))) # (!\REG_BANK|outA[21]~237_combout  & (\REG_BANK|banco[14][21]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[21]~237_combout ))))

	.dataa(\REG_BANK|banco[14][21]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[21]~237_combout ),
	.datad(\REG_BANK|banco[15][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~238 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~239 (
// Equation(s):
// \REG_BANK|outA[21]~239_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[21]~236_combout  & ((\REG_BANK|outA[21]~238_combout ))) # (!\REG_BANK|outA[21]~236_combout  & (\REG_BANK|outA[21]~231_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[21]~236_combout ))))

	.dataa(\REG_BANK|outA[21]~231_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[21]~236_combout ),
	.datad(\REG_BANK|outA[21]~238_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~239 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~240 (
// Equation(s):
// \REG_BANK|outA[21]~240_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[21]~229_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[21]~239_combout )))))

	.dataa(\REG_BANK|outA[21]~229_combout ),
	.datab(\REG_BANK|outA[21]~239_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~240_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~240 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[21]~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[21]~241 (
// Equation(s):
// \REG_BANK|outA[21]~241_combout  = (\REG_BANK|outA[21]~240_combout ) # ((\IFU|pc [21] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[21]~240_combout ),
	.datab(\IFU|pc [21]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[21]~241_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[21]~241 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[21]~241 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[21] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[21]~241_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[21] .is_wysiwyg = "true";
defparam \LATCH_busA|out[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~4 (
// Equation(s):
// \ALU|ShiftRight0~4_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [21])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [20])))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_busA|out [20]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~4 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~9 (
// Equation(s):
// \ALU|ShiftRight0~9_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight0~3_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~4_combout )))

	.dataa(\ALU|ShiftRight0~3_combout ),
	.datab(\ALU|ShiftRight0~4_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~9 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~58 (
// Equation(s):
// \ALU|ShiftLeft0~58_combout  = (\LATCH_busB|out [3] & !\LATCH_busB|out [2])

	.dataa(\LATCH_busB|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~58 .lut_mask = 16'h00AA;
defparam \ALU|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~24 (
// Equation(s):
// \ALU|ShiftRight1~24_combout  = (\ALU|ShiftLeft0~56_combout  & (!\ALU|ShiftRight0~9_combout  & ((!\ALU|ShiftLeft0~58_combout ) # (!\ALU|ShiftRight0~10_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (((!\ALU|ShiftLeft0~58_combout ) # 
// (!\ALU|ShiftRight0~10_combout ))))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftRight0~9_combout ),
	.datac(\ALU|ShiftRight0~10_combout ),
	.datad(\ALU|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~24 .lut_mask = 16'h0777;
defparam \ALU|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~25 (
// Equation(s):
// \ALU|ShiftRight1~25_combout  = (\ALU|ShiftRight1~22_combout ) # (((\ALU|ShiftRight0~8_combout  & \ALU|out[24]~65_combout )) # (!\ALU|ShiftRight1~24_combout ))

	.dataa(\ALU|ShiftRight1~22_combout ),
	.datab(\ALU|ShiftRight0~8_combout ),
	.datac(\ALU|out[24]~65_combout ),
	.datad(\ALU|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~25 .lut_mask = 16'hEAFF;
defparam \ALU|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~98 (
// Equation(s):
// \ALU|out[20]~98_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight1~25_combout ) # ((\ALU|ShiftLeft0~61_combout  & \ALU|out[21]~97_combout )))) # (!\ALU|Equal2~1_combout  & (\ALU|ShiftLeft0~61_combout  & (\ALU|out[21]~97_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|ShiftLeft0~61_combout ),
	.datac(\ALU|out[21]~97_combout ),
	.datad(\ALU|ShiftRight1~25_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~98_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~98 .lut_mask = 16'hEAC0;
defparam \ALU|out[20]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~21 (
// Equation(s):
// \ALU|ShiftLeft0~21_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [17])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [18])))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_busA|out [18]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~21 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~23 (
// Equation(s):
// \ALU|ShiftLeft0~23_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [19])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [20])))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_busA|out [20]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~23 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~63 (
// Equation(s):
// \ALU|ShiftLeft0~63_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~21_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~23_combout )))

	.dataa(\ALU|ShiftLeft0~21_combout ),
	.datab(\ALU|ShiftLeft0~23_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~63 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~64 (
// Equation(s):
// \ALU|ShiftLeft0~64_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~62_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~63_combout )))

	.dataa(\ALU|ShiftLeft0~62_combout ),
	.datab(\ALU|ShiftLeft0~63_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~64 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~56 (
// Equation(s):
// \ALU|ShiftRight1~56_combout  = (\ALU|ShiftRight1~24_combout  & (((\LATCH_busB|out [3]) # (!\ALU|ShiftRight0~8_combout )) # (!\LATCH_busB|out [2])))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftRight1~24_combout ),
	.datad(\ALU|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~56 .lut_mask = 16'hD0F0;
defparam \ALU|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~99 (
// Equation(s):
// \ALU|out[20]~99_combout  = (\ALU|Selector15~0_combout  & ((\ALU|ShiftLeft0~64_combout ) # ((\ALU|out[22]~87_combout  & !\ALU|ShiftRight1~56_combout )))) # (!\ALU|Selector15~0_combout  & (((\ALU|out[22]~87_combout  & !\ALU|ShiftRight1~56_combout ))))

	.dataa(\ALU|Selector15~0_combout ),
	.datab(\ALU|ShiftLeft0~64_combout ),
	.datac(\ALU|out[22]~87_combout ),
	.datad(\ALU|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~99 .lut_mask = 16'h88F8;
defparam \ALU|out[20]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~101 (
// Equation(s):
// \ALU|out[20]~101_combout  = (\LATCH_busA|out [20] & (((\LATCH_aluIn|aluCtrl_ [1] & \ALU|Equal1~0_combout )))) # (!\LATCH_busA|out [20] & (\ALU|Equal3~0_combout ))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\LATCH_busA|out [20]),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\ALU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~101 .lut_mask = 16'hE222;
defparam \ALU|out[20]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~102 (
// Equation(s):
// \ALU|out[20]~102_combout  = (\ALU|Equal3~0_combout  & (\LATCH_busA|out [20])) # (!\ALU|Equal3~0_combout  & (((!\LATCH_aluIn|aluCtrl_ [0] & \ALU|out[20]~101_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\LATCH_busA|out [20]),
	.datac(\LATCH_aluIn|aluCtrl_ [0]),
	.datad(\ALU|out[20]~101_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~102_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~102 .lut_mask = 16'h8D88;
defparam \ALU|out[20]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~103 (
// Equation(s):
// \ALU|out[20]~103_combout  = (\LATCH_busB|out [20] & ((\ALU|Equal4~0_combout ) # ((\ALU|out[20]~101_combout )))) # (!\LATCH_busB|out [20] & (((\ALU|out[20]~102_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [20]),
	.datac(\ALU|out[20]~101_combout ),
	.datad(\ALU|out[20]~102_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~103_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~103 .lut_mask = 16'hFBC8;
defparam \ALU|out[20]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~630 (
// Equation(s):
// \ALU|out[20]~630_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~40_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~40_combout ))))

	.dataa(\ALU|Add0~40_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add1~40_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~630_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~630 .lut_mask = 16'hC808;
defparam \ALU|out[20]~630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~631 (
// Equation(s):
// \ALU|out[20]~631_combout  = (\ALU|out[20]~103_combout ) # ((\ALU|out[20]~630_combout ) # ((\ALU|out[20]~100_combout  & \ALU|out[17]~67_combout )))

	.dataa(\ALU|out[20]~103_combout ),
	.datab(\ALU|out[20]~630_combout ),
	.datac(\ALU|out[20]~100_combout ),
	.datad(\ALU|out[17]~67_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~631_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~631 .lut_mask = 16'hFEEE;
defparam \ALU|out[20]~631 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~104 (
// Equation(s):
// \ALU|out[20]~104_combout  = (\ALU|out[17]~60_combout  & ((\ALU|out[20]~98_combout ) # ((\ALU|out[20]~99_combout ) # (\ALU|out[20]~631_combout ))))

	.dataa(\ALU|out[17]~60_combout ),
	.datab(\ALU|out[20]~98_combout ),
	.datac(\ALU|out[20]~99_combout ),
	.datad(\ALU|out[20]~631_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~104_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~104 .lut_mask = 16'hAAA8;
defparam \ALU|out[20]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~105 (
// Equation(s):
// \ALU|out[20]~105_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busA|out [20]) # ((\LATCH_aluIn|imm_ [20])))) # (!\ALU|Equal4~0_combout  & (\LATCH_busA|out [20] & (\LATCH_aluIn|imm_ [20] & \ALU|Equal5~0_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busA|out [20]),
	.datac(\LATCH_aluIn|imm_ [20]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~105_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~105 .lut_mask = 16'hE8A8;
defparam \ALU|out[20]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~106 (
// Equation(s):
// \ALU|out[20]~106_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~4_combout  & (\ALU|ShiftLeft1~55_combout  & !\LATCH_aluIn|imm_ [3])))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|ShiftLeft1~55_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[20]~106_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~106 .lut_mask = 16'h0080;
defparam \ALU|out[20]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~18 (
// Equation(s):
// \ALU|ShiftRight3~18_combout  = (\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [3] & \LATCH_aluIn|imm_ [2]))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~18 .lut_mask = 16'h8080;
defparam \ALU|ShiftRight3~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~20 (
// Equation(s):
// \ALU|ShiftRight3~20_combout  = (\LATCH_aluIn|imm_ [2]) # ((\LATCH_aluIn|imm_ [3] & ((!\ALU|ShiftRight2~10_combout ))) # (!\LATCH_aluIn|imm_ [3] & (!\ALU|ShiftRight2~9_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight2~9_combout ),
	.datad(\ALU|ShiftRight2~10_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~20 .lut_mask = 16'hABEF;
defparam \ALU|ShiftRight3~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~21 (
// Equation(s):
// \ALU|ShiftRight3~21_combout  = (\ALU|ShiftRight3~20_combout  & ((\LATCH_aluIn|imm_ [3]) # ((!\ALU|ShiftRight2~11_combout ) # (!\LATCH_aluIn|imm_ [2]))))

	.dataa(\ALU|ShiftRight3~20_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~11_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~21 .lut_mask = 16'h8AAA;
defparam \ALU|ShiftRight3~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~107 (
// Equation(s):
// \ALU|out[20]~107_combout  = (\ALU|out[20]~106_combout ) # ((\ALU|Equal2~1_combout  & ((\ALU|ShiftRight3~18_combout ) # (!\ALU|ShiftRight3~21_combout ))))

	.dataa(\ALU|out[20]~106_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight3~18_combout ),
	.datad(\ALU|ShiftRight3~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~107_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~107 .lut_mask = 16'hEAEE;
defparam \ALU|out[20]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~4 (
// Equation(s):
// \ALU|ShiftLeft1~4_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [17])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [18])))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_busA|out [18]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~4 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~6 (
// Equation(s):
// \ALU|ShiftLeft1~6_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [19])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [20])))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_busA|out [20]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~6 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~57 (
// Equation(s):
// \ALU|ShiftLeft1~57_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~4_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~6_combout )))

	.dataa(\ALU|ShiftLeft1~4_combout ),
	.datab(\ALU|ShiftLeft1~6_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~57 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~58 (
// Equation(s):
// \ALU|ShiftLeft1~58_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~56_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~57_combout )))

	.dataa(\ALU|ShiftLeft1~56_combout ),
	.datab(\ALU|ShiftLeft1~57_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~58 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~108 (
// Equation(s):
// \ALU|out[20]~108_combout  = (\ALU|ShiftLeft1~58_combout  & (((\ALU|out[29]~76_combout  & !\ALU|ShiftRight3~21_combout )) # (!\ALU|out[17]~46_combout ))) # (!\ALU|ShiftLeft1~58_combout  & (\ALU|out[29]~76_combout  & ((!\ALU|ShiftRight3~21_combout ))))

	.dataa(\ALU|ShiftLeft1~58_combout ),
	.datab(\ALU|out[29]~76_combout ),
	.datac(\ALU|out[17]~46_combout ),
	.datad(\ALU|ShiftRight3~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~108_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~108 .lut_mask = 16'h0ACE;
defparam \ALU|out[20]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~110 (
// Equation(s):
// \ALU|out[20]~110_combout  = (\ALU|Add2~40_combout  & (((\ALU|out[17]~51_combout  & \ALU|out[20]~109_combout )) # (!\ALU|out[17]~57_combout ))) # (!\ALU|Add2~40_combout  & (((\ALU|out[17]~51_combout  & \ALU|out[20]~109_combout ))))

	.dataa(\ALU|Add2~40_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|out[17]~51_combout ),
	.datad(\ALU|out[20]~109_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~110_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~110 .lut_mask = 16'hF222;
defparam \ALU|out[20]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~111 (
// Equation(s):
// \ALU|out[20]~111_combout  = (\ALU|out[20]~110_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [20] $ (\LATCH_aluIn|imm_ [20]))))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_aluIn|imm_ [20]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|out[20]~110_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~111_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~111 .lut_mask = 16'hFF60;
defparam \ALU|out[20]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~112 (
// Equation(s):
// \ALU|out[20]~112_combout  = (\ALU|out[20]~105_combout ) # ((\ALU|out[20]~107_combout ) # ((\ALU|out[20]~108_combout ) # (\ALU|out[20]~111_combout )))

	.dataa(\ALU|out[20]~105_combout ),
	.datab(\ALU|out[20]~107_combout ),
	.datac(\ALU|out[20]~108_combout ),
	.datad(\ALU|out[20]~111_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~112_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~112 .lut_mask = 16'hFFFE;
defparam \ALU|out[20]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[20]~113 (
// Equation(s):
// \ALU|out[20]~113_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[20]~104_combout ) # ((\ALU|out[17]~44_combout  & \ALU|out[20]~112_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[20]~104_combout ),
	.datac(\ALU|out[17]~44_combout ),
	.datad(\ALU|out[20]~112_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~113_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~113 .lut_mask = 16'hFEEE;
defparam \ALU|out[20]~113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[20] (
	.clk(\clk~input_o ),
	.d(\ALU|out[20]~113_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[20] .is_wysiwyg = "true";
defparam \LATCH_busC|out[20] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][20] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~242 (
// Equation(s):
// \REG_BANK|outA[20]~242_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][20]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][20]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~242 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~243 (
// Equation(s):
// \REG_BANK|outA[20]~243_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[20]~242_combout  & ((\REG_BANK|banco[29][20]~q ))) # (!\REG_BANK|outA[20]~242_combout  & (\REG_BANK|banco[21][20]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[20]~242_combout ))))

	.dataa(\REG_BANK|banco[21][20]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[20]~242_combout ),
	.datad(\REG_BANK|banco[29][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~243 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~244 (
// Equation(s):
// \REG_BANK|outA[20]~244_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][20]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][20]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~244 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~245 (
// Equation(s):
// \REG_BANK|outA[20]~245_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[20]~244_combout  & ((\REG_BANK|banco[30][20]~q ))) # (!\REG_BANK|outA[20]~244_combout  & (\REG_BANK|banco[26][20]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[20]~244_combout ))))

	.dataa(\REG_BANK|banco[26][20]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[20]~244_combout ),
	.datad(\REG_BANK|banco[30][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~245 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~246 (
// Equation(s):
// \REG_BANK|outA[20]~246_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][20]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][20]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~246 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~247 (
// Equation(s):
// \REG_BANK|outA[20]~247_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[20]~246_combout  & ((\REG_BANK|banco[28][20]~q ))) # (!\REG_BANK|outA[20]~246_combout  & (\REG_BANK|banco[24][20]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[20]~246_combout ))))

	.dataa(\REG_BANK|banco[24][20]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[20]~246_combout ),
	.datad(\REG_BANK|banco[28][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~247 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~248 (
// Equation(s):
// \REG_BANK|outA[20]~248_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[20]~245_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[20]~247_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[20]~245_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[20]~247_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~248 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~249 (
// Equation(s):
// \REG_BANK|outA[20]~249_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][20]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][20]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~249 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~250 (
// Equation(s):
// \REG_BANK|outA[20]~250_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[20]~249_combout  & ((\REG_BANK|banco[31][20]~q ))) # (!\REG_BANK|outA[20]~249_combout  & (\REG_BANK|banco[23][20]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[20]~249_combout ))))

	.dataa(\REG_BANK|banco[23][20]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[20]~249_combout ),
	.datad(\REG_BANK|banco[31][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~250 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~251 (
// Equation(s):
// \REG_BANK|outA[20]~251_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[20]~248_combout  & ((\REG_BANK|outA[20]~250_combout ))) # (!\REG_BANK|outA[20]~248_combout  & (\REG_BANK|outA[20]~243_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[20]~248_combout ))))

	.dataa(\REG_BANK|outA[20]~243_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[20]~248_combout ),
	.datad(\REG_BANK|outA[20]~250_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~251 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~252 (
// Equation(s):
// \REG_BANK|outA[20]~252_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][20]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][20]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~252 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~253 (
// Equation(s):
// \REG_BANK|outA[20]~253_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[20]~252_combout  & ((\REG_BANK|banco[7][20]~q ))) # (!\REG_BANK|outA[20]~252_combout  & (\REG_BANK|banco[6][20]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[20]~252_combout 
// ))))

	.dataa(\REG_BANK|banco[6][20]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[20]~252_combout ),
	.datad(\REG_BANK|banco[7][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~253 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~254 (
// Equation(s):
// \REG_BANK|outA[20]~254_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][20]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][20]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~254 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~255 (
// Equation(s):
// \REG_BANK|outA[20]~255_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[20]~254_combout  & ((\REG_BANK|banco[11][20]~q ))) # (!\REG_BANK|outA[20]~254_combout  & (\REG_BANK|banco[9][20]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[20]~254_combout 
// ))))

	.dataa(\REG_BANK|banco[9][20]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[20]~254_combout ),
	.datad(\REG_BANK|banco[11][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~255 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~256 (
// Equation(s):
// \REG_BANK|outA[20]~256_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][20]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][20]~q ),
	.datac(\REG_BANK|banco[1][20]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~256 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~257 (
// Equation(s):
// \REG_BANK|outA[20]~257_combout  = (\REG_BANK|outA[20]~256_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][20]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[20]~256_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][20]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~257 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~258 (
// Equation(s):
// \REG_BANK|outA[20]~258_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[20]~255_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[20]~257_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[20]~255_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[20]~257_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~258 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~259 (
// Equation(s):
// \REG_BANK|outA[20]~259_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][20]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][20]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~259 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~260 (
// Equation(s):
// \REG_BANK|outA[20]~260_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[20]~259_combout  & ((\REG_BANK|banco[15][20]~q ))) # (!\REG_BANK|outA[20]~259_combout  & (\REG_BANK|banco[14][20]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[20]~259_combout ))))

	.dataa(\REG_BANK|banco[14][20]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[20]~259_combout ),
	.datad(\REG_BANK|banco[15][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~260 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~261 (
// Equation(s):
// \REG_BANK|outA[20]~261_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[20]~258_combout  & ((\REG_BANK|outA[20]~260_combout ))) # (!\REG_BANK|outA[20]~258_combout  & (\REG_BANK|outA[20]~253_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[20]~258_combout ))))

	.dataa(\REG_BANK|outA[20]~253_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[20]~258_combout ),
	.datad(\REG_BANK|outA[20]~260_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~261_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~261 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[20]~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~262 (
// Equation(s):
// \REG_BANK|outA[20]~262_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[20]~251_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[20]~261_combout )))))

	.dataa(\REG_BANK|outA[20]~251_combout ),
	.datab(\REG_BANK|outA[20]~261_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~262_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~262 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[20]~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[20]~263 (
// Equation(s):
// \REG_BANK|outA[20]~263_combout  = (\REG_BANK|outA[20]~262_combout ) # ((\IFU|pc [20] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[20]~262_combout ),
	.datab(\IFU|pc [20]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[20]~263_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[20]~263 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[20]~263 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[20] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[20]~263_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[20] .is_wysiwyg = "true";
defparam \LATCH_busA|out[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~15 (
// Equation(s):
// \ALU|ShiftRight3~15_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [20])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [19])))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~15 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~30 (
// Equation(s):
// \ALU|ShiftRight2~30_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~15_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~29_combout )))

	.dataa(\ALU|ShiftRight3~15_combout ),
	.datab(\ALU|ShiftRight2~29_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~30 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~36 (
// Equation(s):
// \ALU|ShiftRight2~36_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~37_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~38_combout )))

	.dataa(\ALU|ShiftRight3~37_combout ),
	.datab(\ALU|ShiftRight3~38_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~36 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~400 (
// Equation(s):
// \ALU|out[5]~400_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~30_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~36_combout )))

	.dataa(\ALU|ShiftRight2~30_combout ),
	.datab(\ALU|ShiftRight2~36_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[5]~400_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~400 .lut_mask = 16'hAACC;
defparam \ALU|out[5]~400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~41 (
// Equation(s):
// \ALU|ShiftRight3~41_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [6])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [5])))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~41 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~32 (
// Equation(s):
// \ALU|ShiftRight2~32_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~40_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~41_combout )))

	.dataa(\ALU|ShiftRight3~40_combout ),
	.datab(\ALU|ShiftRight3~41_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~32 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~428 (
// Equation(s):
// \ALU|out[5]~428_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~33_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~32_combout )))

	.dataa(\ALU|ShiftRight2~33_combout ),
	.datab(\ALU|ShiftRight2~32_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[5]~428_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~428 .lut_mask = 16'hAACC;
defparam \ALU|out[5]~428 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~429 (
// Equation(s):
// \ALU|out[5]~429_combout  = (\ALU|Selector47~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[5]~400_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[5]~428_combout )))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|out[5]~400_combout ),
	.datac(\ALU|out[5]~428_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[5]~429_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~429 .lut_mask = 16'h88A0;
defparam \ALU|out[5]~429 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~430 (
// Equation(s):
// \ALU|out[5]~430_combout  = (\LATCH_aluIn|imm_ [5] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [5] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [5]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [5]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~430_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~430 .lut_mask = 16'hA888;
defparam \ALU|out[5]~430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~431 (
// Equation(s):
// \ALU|out[5]~431_combout  = (\ALU|out[5]~429_combout ) # ((\ALU|out[5]~430_combout ) # ((\ALU|ShiftLeft1~66_combout  & \ALU|out[4]~420_combout )))

	.dataa(\ALU|out[5]~429_combout ),
	.datab(\ALU|out[5]~430_combout ),
	.datac(\ALU|ShiftLeft1~66_combout ),
	.datad(\ALU|out[4]~420_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~431_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~431 .lut_mask = 16'hFEEE;
defparam \ALU|out[5]~431 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~432 (
// Equation(s):
// \ALU|out~432_combout  = \LATCH_busA|out [5] $ (\LATCH_aluIn|imm_ [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [5]),
	.datad(\LATCH_aluIn|imm_ [5]),
	.cin(gnd),
	.combout(\ALU|out~432_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~432 .lut_mask = 16'h0FF0;
defparam \ALU|out~432 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~433 (
// Equation(s):
// \ALU|out[5]~433_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~432_combout ) # ((\ALU|Add2~10_combout  & !\ALU|out[17]~57_combout )))) # (!\ALU|Equal3~0_combout  & (((\ALU|Add2~10_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|out~432_combout ),
	.datac(\ALU|Add2~10_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~433_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~433 .lut_mask = 16'h88F8;
defparam \ALU|out[5]~433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~52 (
// Equation(s):
// \ALU|ShiftLeft1~52_combout  = (\LATCH_aluIn|imm_ [3] & !\LATCH_aluIn|imm_ [2])

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~52 .lut_mask = 16'h00AA;
defparam \ALU|ShiftLeft1~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~434 (
// Equation(s):
// \ALU|out[5]~434_combout  = (\ALU|out[9]~175_combout  & ((\ALU|ShiftRight3~32_combout ) # ((\ALU|ShiftRight2~25_combout  & \ALU|ShiftLeft1~52_combout ))))

	.dataa(\ALU|out[9]~175_combout ),
	.datab(\ALU|ShiftRight3~32_combout ),
	.datac(\ALU|ShiftRight2~25_combout ),
	.datad(\ALU|ShiftLeft1~52_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~434_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~434 .lut_mask = 16'hA888;
defparam \ALU|out[5]~434 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~34 (
// Equation(s):
// \ALU|ShiftRight3~34_combout  = (\ALU|ShiftRight3~32_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|ShiftRight3~33_combout ))

	.dataa(\ALU|ShiftRight3~32_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight3~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~34 .lut_mask = 16'hEAEA;
defparam \ALU|ShiftRight3~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~435 (
// Equation(s):
// \ALU|out[5]~435_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busA|out [5]) # ((\ALU|out[9]~181_combout  & \ALU|ShiftRight3~34_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|out[9]~181_combout  & (\ALU|ShiftRight3~34_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[9]~181_combout ),
	.datac(\ALU|ShiftRight3~34_combout ),
	.datad(\LATCH_busA|out [5]),
	.cin(gnd),
	.combout(\ALU|out[5]~435_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~435 .lut_mask = 16'hEAC0;
defparam \ALU|out[5]~435 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~436 (
// Equation(s):
// \ALU|out[5]~436_combout  = (\ALU|out[5]~431_combout ) # ((\ALU|out[5]~433_combout ) # ((\ALU|out[5]~434_combout ) # (\ALU|out[5]~435_combout )))

	.dataa(\ALU|out[5]~431_combout ),
	.datab(\ALU|out[5]~433_combout ),
	.datac(\ALU|out[5]~434_combout ),
	.datad(\ALU|out[5]~435_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~436_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~436 .lut_mask = 16'hFFFE;
defparam \ALU|out[5]~436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~31 (
// Equation(s):
// \ALU|ShiftRight0~31_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~46_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~47_combout )))

	.dataa(\ALU|ShiftRight1~46_combout ),
	.datab(\ALU|ShiftRight1~47_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~31 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~437 (
// Equation(s):
// \ALU|out[5]~437_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight0~32_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~31_combout )))

	.dataa(\ALU|ShiftRight0~32_combout ),
	.datab(\ALU|ShiftRight0~31_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[5]~437_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~437 .lut_mask = 16'hAACC;
defparam \ALU|out[5]~437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~438 (
// Equation(s):
// \ALU|out[5]~438_combout  = (\ALU|out[9]~190_combout  & ((\ALU|out[5]~389_combout ) # ((\ALU|out[5]~437_combout  & !\ALU|out[9]~191_combout )))) # (!\ALU|out[9]~190_combout  & (((\ALU|out[5]~437_combout  & !\ALU|out[9]~191_combout ))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|out[5]~389_combout ),
	.datac(\ALU|out[5]~437_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~438_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~438 .lut_mask = 16'h88F8;
defparam \ALU|out[5]~438 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~439 (
// Equation(s):
// \ALU|out[5]~439_combout  = (\LATCH_busA|out [5] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [5]))))

	.dataa(\LATCH_busA|out [5]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [5]),
	.cin(gnd),
	.combout(\ALU|out[5]~439_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~439 .lut_mask = 16'hA888;
defparam \ALU|out[5]~439 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~440 (
// Equation(s):
// \ALU|out[5]~440_combout  = (\ALU|out[5]~438_combout ) # ((\ALU|out[5]~439_combout ) # ((\ALU|ShiftLeft0~72_combout  & \ALU|out[4]~410_combout )))

	.dataa(\ALU|out[5]~438_combout ),
	.datab(\ALU|out[5]~439_combout ),
	.datac(\ALU|ShiftLeft0~72_combout ),
	.datad(\ALU|out[4]~410_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~440_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~440 .lut_mask = 16'hFEEE;
defparam \ALU|out[5]~440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~441 (
// Equation(s):
// \ALU|out[5]~441_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~10_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~10_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~10_combout ),
	.datac(\ALU|Add0~10_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[5]~441_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~441 .lut_mask = 16'h88A0;
defparam \ALU|out[5]~441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~442 (
// Equation(s):
// \ALU|out[5]~442_combout  = (\ALU|out[5]~441_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [5] $ (\LATCH_busB|out [5]))))

	.dataa(\ALU|out[5]~441_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [5]),
	.datad(\LATCH_busB|out [5]),
	.cin(gnd),
	.combout(\ALU|out[5]~442_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~442 .lut_mask = 16'hAEEA;
defparam \ALU|out[5]~442 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~443 (
// Equation(s):
// \ALU|out[5]~443_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [5]) # ((\ALU|out[9]~197_combout  & \ALU|ShiftRight1~39_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|out[9]~197_combout  & (\ALU|ShiftRight1~39_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[9]~197_combout ),
	.datac(\ALU|ShiftRight1~39_combout ),
	.datad(\LATCH_busB|out [5]),
	.cin(gnd),
	.combout(\ALU|out[5]~443_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~443 .lut_mask = 16'hEAC0;
defparam \ALU|out[5]~443 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~444 (
// Equation(s):
// \ALU|out[5]~444_combout  = (\ALU|out[5]~442_combout ) # ((\ALU|out[5]~443_combout ) # ((\ALU|out[9]~188_combout  & \ALU|out[5]~611_combout )))

	.dataa(\ALU|out[5]~442_combout ),
	.datab(\ALU|out[5]~443_combout ),
	.datac(\ALU|out[9]~188_combout ),
	.datad(\ALU|out[5]~611_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~444_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~444 .lut_mask = 16'hFEEE;
defparam \ALU|out[5]~444 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[5]~445 (
// Equation(s):
// \ALU|out[5]~445_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|out[5]~436_combout )) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|out[5]~440_combout ) # (\ALU|out[5]~444_combout ))))

	.dataa(\ALU|out[5]~436_combout ),
	.datab(\ALU|out[5]~440_combout ),
	.datac(\ALU|out[5]~444_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[5]~445_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~445 .lut_mask = 16'hAAFC;
defparam \ALU|out[5]~445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[5] (
	.clk(\clk~input_o ),
	.d(\ALU|out[5]~445_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[5] .is_wysiwyg = "true";
defparam \LATCH_busC|out[5] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][5] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~572 (
// Equation(s):
// \REG_BANK|outA[5]~572_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][5]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][5]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~572_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~572 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~572 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~573 (
// Equation(s):
// \REG_BANK|outA[5]~573_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[5]~572_combout  & ((\REG_BANK|banco[29][5]~q ))) # (!\REG_BANK|outA[5]~572_combout  & (\REG_BANK|banco[25][5]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[5]~572_combout ))))

	.dataa(\REG_BANK|banco[25][5]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[5]~572_combout ),
	.datad(\REG_BANK|banco[29][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~573_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~573 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~573 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~574 (
// Equation(s):
// \REG_BANK|outA[5]~574_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][5]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][5]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~574_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~574 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~574 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~575 (
// Equation(s):
// \REG_BANK|outA[5]~575_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[5]~574_combout  & ((\REG_BANK|banco[30][5]~q ))) # (!\REG_BANK|outA[5]~574_combout  & (\REG_BANK|banco[22][5]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[5]~574_combout ))))

	.dataa(\REG_BANK|banco[22][5]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[5]~574_combout ),
	.datad(\REG_BANK|banco[30][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~575_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~575 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~575 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~576 (
// Equation(s):
// \REG_BANK|outA[5]~576_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][5]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][5]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~576_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~576 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~576 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~577 (
// Equation(s):
// \REG_BANK|outA[5]~577_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[5]~576_combout  & ((\REG_BANK|banco[28][5]~q ))) # (!\REG_BANK|outA[5]~576_combout  & (\REG_BANK|banco[20][5]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[5]~576_combout ))))

	.dataa(\REG_BANK|banco[20][5]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[5]~576_combout ),
	.datad(\REG_BANK|banco[28][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~577_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~577 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~578 (
// Equation(s):
// \REG_BANK|outA[5]~578_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[5]~575_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[5]~577_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[5]~575_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[5]~577_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~578_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~578 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~578 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~579 (
// Equation(s):
// \REG_BANK|outA[5]~579_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][5]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][5]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~579_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~579 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~579 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~580 (
// Equation(s):
// \REG_BANK|outA[5]~580_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[5]~579_combout  & ((\REG_BANK|banco[31][5]~q ))) # (!\REG_BANK|outA[5]~579_combout  & (\REG_BANK|banco[27][5]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[5]~579_combout ))))

	.dataa(\REG_BANK|banco[27][5]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[5]~579_combout ),
	.datad(\REG_BANK|banco[31][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~580_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~580 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~581 (
// Equation(s):
// \REG_BANK|outA[5]~581_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[5]~578_combout  & ((\REG_BANK|outA[5]~580_combout ))) # (!\REG_BANK|outA[5]~578_combout  & (\REG_BANK|outA[5]~573_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[5]~578_combout ))))

	.dataa(\REG_BANK|outA[5]~573_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[5]~578_combout ),
	.datad(\REG_BANK|outA[5]~580_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~581_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~581 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~581 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~582 (
// Equation(s):
// \REG_BANK|outA[5]~582_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][5]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][5]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~582_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~582 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~582 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~583 (
// Equation(s):
// \REG_BANK|outA[5]~583_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[5]~582_combout  & ((\REG_BANK|banco[11][5]~q ))) # (!\REG_BANK|outA[5]~582_combout  & (\REG_BANK|banco[9][5]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[5]~582_combout ))))

	.dataa(\REG_BANK|banco[9][5]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[5]~582_combout ),
	.datad(\REG_BANK|banco[11][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~583_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~583 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~583 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~584 (
// Equation(s):
// \REG_BANK|outA[5]~584_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][5]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][5]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~584_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~584 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~584 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~585 (
// Equation(s):
// \REG_BANK|outA[5]~585_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[5]~584_combout  & ((\REG_BANK|banco[7][5]~q ))) # (!\REG_BANK|outA[5]~584_combout  & (\REG_BANK|banco[6][5]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[5]~584_combout ))))

	.dataa(\REG_BANK|banco[6][5]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[5]~584_combout ),
	.datad(\REG_BANK|banco[7][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~585_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~585 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~585 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~586 (
// Equation(s):
// \REG_BANK|outA[5]~586_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][5]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][5]~q ),
	.datac(\REG_BANK|banco[1][5]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~586_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~586 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[5]~586 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~587 (
// Equation(s):
// \REG_BANK|outA[5]~587_combout  = (\REG_BANK|outA[5]~586_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][5]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[5]~586_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][5]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~587_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~587 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[5]~587 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~588 (
// Equation(s):
// \REG_BANK|outA[5]~588_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[5]~585_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[5]~587_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[5]~585_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[5]~587_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~588_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~588 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~588 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~589 (
// Equation(s):
// \REG_BANK|outA[5]~589_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][5]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][5]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~589_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~589 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[5]~589 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~590 (
// Equation(s):
// \REG_BANK|outA[5]~590_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[5]~589_combout  & ((\REG_BANK|banco[15][5]~q ))) # (!\REG_BANK|outA[5]~589_combout  & (\REG_BANK|banco[14][5]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[5]~589_combout ))))

	.dataa(\REG_BANK|banco[14][5]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[5]~589_combout ),
	.datad(\REG_BANK|banco[15][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~590_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~590 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~591 (
// Equation(s):
// \REG_BANK|outA[5]~591_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[5]~588_combout  & ((\REG_BANK|outA[5]~590_combout ))) # (!\REG_BANK|outA[5]~588_combout  & (\REG_BANK|outA[5]~583_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[5]~588_combout ))))

	.dataa(\REG_BANK|outA[5]~583_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[5]~588_combout ),
	.datad(\REG_BANK|outA[5]~590_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~591_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~591 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[5]~591 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~592 (
// Equation(s):
// \REG_BANK|outA[5]~592_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[5]~581_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[5]~591_combout )))))

	.dataa(\REG_BANK|outA[5]~581_combout ),
	.datab(\REG_BANK|outA[5]~591_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~592_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~592 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[5]~592 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[5]~593 (
// Equation(s):
// \REG_BANK|outA[5]~593_combout  = (\REG_BANK|outA[5]~592_combout ) # ((\IFU|pc [5] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[5]~592_combout ),
	.datab(\IFU|pc [5]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[5]~593_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[5]~593 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[5]~593 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[5] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[5]~593_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[5] .is_wysiwyg = "true";
defparam \LATCH_busA|out[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~31 (
// Equation(s):
// \ALU|ShiftRight1~31_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [5])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [4])))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~31 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~238 (
// Equation(s):
// \ALU|out[28]~238_combout  = (\LATCH_busB|out [3]) # ((\LATCH_busB|out [1] & !\LATCH_busB|out [2]))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [1]),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[28]~238_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~238 .lut_mask = 16'hAAEE;
defparam \ALU|out[28]~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~19 (
// Equation(s):
// \ALU|ShiftRight0~19_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [7])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [6])))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busA|out [6]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~19 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~55 (
// Equation(s):
// \ALU|ShiftRight1~55_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~30_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight0~19_combout )))

	.dataa(\ALU|ShiftRight1~30_combout ),
	.datab(\ALU|ShiftRight0~19_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~55 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~32 (
// Equation(s):
// \ALU|ShiftRight1~32_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [3])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [2])))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~32 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~508 (
// Equation(s):
// \ALU|out[2]~508_combout  = (\ALU|out[28]~238_combout  & (((!\ALU|ShiftLeft0~56_combout )))) # (!\ALU|out[28]~238_combout  & ((\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight1~32_combout ))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftRight1~55_combout 
// ))))

	.dataa(\ALU|out[28]~238_combout ),
	.datab(\ALU|ShiftRight1~55_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~508_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~508 .lut_mask = 16'h5E0E;
defparam \ALU|out[2]~508 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~509 (
// Equation(s):
// \ALU|out[2]~509_combout  = (\ALU|out[28]~238_combout  & ((\ALU|out[2]~508_combout  & ((\ALU|ShiftRight0~34_combout ))) # (!\ALU|out[2]~508_combout  & (\ALU|ShiftRight1~31_combout )))) # (!\ALU|out[28]~238_combout  & (((\ALU|out[2]~508_combout ))))

	.dataa(\ALU|ShiftRight1~31_combout ),
	.datab(\ALU|out[28]~238_combout ),
	.datac(\ALU|out[2]~508_combout ),
	.datad(\ALU|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~509_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~509 .lut_mask = 16'hF838;
defparam \ALU|out[2]~509 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~510 (
// Equation(s):
// \ALU|out[2]~510_combout  = (\ALU|out[2]~507_combout ) # ((\ALU|Selector47~0_combout  & (\ALU|out[2]~509_combout  & !\LATCH_busB|out [4])))

	.dataa(\ALU|out[2]~507_combout ),
	.datab(\ALU|Selector47~0_combout ),
	.datac(\ALU|out[2]~509_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[2]~510_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~510 .lut_mask = 16'hAAEA;
defparam \ALU|out[2]~510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~511 (
// Equation(s):
// \ALU|out[2]~511_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~4_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~4_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~4_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[2]~511_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~511 .lut_mask = 16'h88A0;
defparam \ALU|out[2]~511 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~512 (
// Equation(s):
// \ALU|out[2]~512_combout  = (\ALU|out[2]~511_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [2] $ (\LATCH_busB|out [2]))))

	.dataa(\ALU|out[2]~511_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[2]~512_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~512 .lut_mask = 16'hAEEA;
defparam \ALU|out[2]~512 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~608 (
// Equation(s):
// \ALU|out[18]~608_combout  = (!\LATCH_busB|out [3] & (!\LATCH_busB|out [2] & \ALU|ShiftLeft0~14_combout ))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftLeft0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[18]~608_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~608 .lut_mask = 16'h1010;
defparam \ALU|out[18]~608 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~513 (
// Equation(s):
// \ALU|out[2]~513_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [2]) # ((\ALU|out[14]~127_combout  & \ALU|out[18]~608_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|out[14]~127_combout  & (\ALU|out[18]~608_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[14]~127_combout ),
	.datac(\ALU|out[18]~608_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[2]~513_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~513 .lut_mask = 16'hEAC0;
defparam \ALU|out[2]~513 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~11 (
// Equation(s):
// \ALU|ShiftRight1~11_combout  = (\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight1~10_combout ) # ((\ALU|out[24]~65_combout  & \ALU|ShiftRight1~8_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|out[24]~65_combout  & (\ALU|ShiftRight1~8_combout )))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|out[24]~65_combout ),
	.datac(\ALU|ShiftRight1~8_combout ),
	.datad(\ALU|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~11 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~514 (
// Equation(s):
// \ALU|out[2]~514_combout  = (\ALU|out[2]~512_combout ) # ((\ALU|out[2]~513_combout ) # ((\ALU|ShiftRight1~11_combout  & \ALU|out[8]~459_combout )))

	.dataa(\ALU|out[2]~512_combout ),
	.datab(\ALU|out[2]~513_combout ),
	.datac(\ALU|ShiftRight1~11_combout ),
	.datad(\ALU|out[8]~459_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~514_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~514 .lut_mask = 16'hFEEE;
defparam \ALU|out[2]~514 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~515 (
// Equation(s):
// \ALU|out[2]~515_combout  = (\ALU|out[2]~510_combout ) # ((\ALU|out[2]~514_combout ) # ((\LATCH_busB|out [3] & \ALU|out[10]~359_combout )))

	.dataa(\ALU|out[2]~510_combout ),
	.datab(\ALU|out[2]~514_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\ALU|out[10]~359_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~515_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~515 .lut_mask = 16'hFEEE;
defparam \ALU|out[2]~515 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~26 (
// Equation(s):
// \ALU|ShiftRight3~26_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [5])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [4])))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~26 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~250 (
// Equation(s):
// \ALU|out[28]~250_combout  = (\LATCH_aluIn|imm_ [3]) # ((\LATCH_aluIn|imm_ [1] & !\LATCH_aluIn|imm_ [2]))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[28]~250_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~250 .lut_mask = 16'hAAEE;
defparam \ALU|out[28]~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~20 (
// Equation(s):
// \ALU|ShiftRight2~20_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [7])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [6])))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busA|out [6]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~20 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~53 (
// Equation(s):
// \ALU|ShiftRight3~53_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~25_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~20_combout )))

	.dataa(\ALU|ShiftRight3~25_combout ),
	.datab(\ALU|ShiftRight2~20_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~53 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~27 (
// Equation(s):
// \ALU|ShiftRight3~27_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [3])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [2])))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~27 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~516 (
// Equation(s):
// \ALU|out[2]~516_combout  = (\ALU|out[28]~250_combout  & (((!\ALU|ShiftLeft1~2_combout )))) # (!\ALU|out[28]~250_combout  & ((\ALU|ShiftLeft1~2_combout  & ((\ALU|ShiftRight3~27_combout ))) # (!\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftRight3~53_combout ))))

	.dataa(\ALU|out[28]~250_combout ),
	.datab(\ALU|ShiftRight3~53_combout ),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|ShiftRight3~27_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~516_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~516 .lut_mask = 16'h5E0E;
defparam \ALU|out[2]~516 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~517 (
// Equation(s):
// \ALU|out[2]~517_combout  = (\ALU|out[28]~250_combout  & ((\ALU|out[2]~516_combout  & ((\ALU|ShiftRight2~35_combout ))) # (!\ALU|out[2]~516_combout  & (\ALU|ShiftRight3~26_combout )))) # (!\ALU|out[28]~250_combout  & (((\ALU|out[2]~516_combout ))))

	.dataa(\ALU|ShiftRight3~26_combout ),
	.datab(\ALU|out[28]~250_combout ),
	.datac(\ALU|out[2]~516_combout ),
	.datad(\ALU|ShiftRight2~35_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~517_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~517 .lut_mask = 16'hF838;
defparam \ALU|out[2]~517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~518 (
// Equation(s):
// \ALU|out[2]~518_combout  = (\ALU|Selector47~1_combout  & \ALU|out[2]~517_combout )

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|out[2]~517_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[2]~518_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~518 .lut_mask = 16'h8888;
defparam \ALU|out[2]~518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~519 (
// Equation(s):
// \ALU|out[2]~519_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [2] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~519_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~519 .lut_mask = 16'hA888;
defparam \ALU|out[2]~519 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~520 (
// Equation(s):
// \ALU|out[2]~520_combout  = (\ALU|out[2]~518_combout ) # ((\ALU|out[2]~519_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|out[10]~355_combout )))

	.dataa(\ALU|out[2]~518_combout ),
	.datab(\ALU|out[2]~519_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|out[10]~355_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~520_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~520 .lut_mask = 16'hFEEE;
defparam \ALU|out[2]~520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~7 (
// Equation(s):
// \ALU|ShiftRight3~7_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~4_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~6_combout )))))

	.dataa(\ALU|ShiftRight3~4_combout ),
	.datab(\ALU|ShiftRight3~6_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~7 .lut_mask = 16'h00AC;
defparam \ALU|ShiftRight3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~521 (
// Equation(s):
// \ALU|out[2]~521_combout  = (\ALU|Equal0~4_combout  & (\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftLeft1~13_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|ShiftLeft1~2_combout ),
	.datac(\ALU|ShiftLeft1~13_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[2]~521_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~521 .lut_mask = 16'h0080;
defparam \ALU|out[2]~521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~522 (
// Equation(s):
// \ALU|out[2]~522_combout  = (\ALU|out[2]~521_combout ) # ((\ALU|Add2~4_combout  & !\ALU|out[17]~57_combout ))

	.dataa(\ALU|Add2~4_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|out[2]~521_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[2]~522_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~522 .lut_mask = 16'hF2F2;
defparam \ALU|out[2]~522 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~523 (
// Equation(s):
// \ALU|out[2]~523_combout  = (\LATCH_busA|out [2] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_aluIn|imm_ [2] & \ALU|Equal3~0_combout )))) # (!\LATCH_busA|out [2] & (\LATCH_aluIn|imm_ [2] & (\ALU|Equal3~0_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~523_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~523 .lut_mask = 16'hEA60;
defparam \ALU|out[2]~523 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~524 (
// Equation(s):
// \ALU|out[2]~524_combout  = (\ALU|out[2]~522_combout ) # ((\ALU|out[2]~523_combout ) # ((\ALU|ShiftRight3~7_combout  & \ALU|out[8]~447_combout )))

	.dataa(\ALU|ShiftRight3~7_combout ),
	.datab(\ALU|out[8]~447_combout ),
	.datac(\ALU|out[2]~522_combout ),
	.datad(\ALU|out[2]~523_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~524_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~524 .lut_mask = 16'hFFF8;
defparam \ALU|out[2]~524 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[2]~525 (
// Equation(s):
// \ALU|out[2]~525_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[2]~520_combout ) # (\ALU|out[2]~524_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[2]~515_combout ))

	.dataa(\ALU|out[2]~515_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[2]~520_combout ),
	.datad(\ALU|out[2]~524_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~525_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~525 .lut_mask = 16'hEEE2;
defparam \ALU|out[2]~525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[2] (
	.clk(\clk~input_o ),
	.d(\ALU|out[2]~525_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[2] .is_wysiwyg = "true";
defparam \LATCH_busC|out[2] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][2] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~638 (
// Equation(s):
// \REG_BANK|outA[2]~638_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][2]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][2]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~638 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~639 (
// Equation(s):
// \REG_BANK|outA[2]~639_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[2]~638_combout  & ((\REG_BANK|banco[29][2]~q ))) # (!\REG_BANK|outA[2]~638_combout  & (\REG_BANK|banco[21][2]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[2]~638_combout ))))

	.dataa(\REG_BANK|banco[21][2]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[2]~638_combout ),
	.datad(\REG_BANK|banco[29][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~639 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~640 (
// Equation(s):
// \REG_BANK|outA[2]~640_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][2]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][2]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~640_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~640 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~640 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~641 (
// Equation(s):
// \REG_BANK|outA[2]~641_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[2]~640_combout  & ((\REG_BANK|banco[30][2]~q ))) # (!\REG_BANK|outA[2]~640_combout  & (\REG_BANK|banco[26][2]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[2]~640_combout ))))

	.dataa(\REG_BANK|banco[26][2]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[2]~640_combout ),
	.datad(\REG_BANK|banco[30][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~641_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~641 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~641 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~642 (
// Equation(s):
// \REG_BANK|outA[2]~642_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][2]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][2]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~642_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~642 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~642 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~643 (
// Equation(s):
// \REG_BANK|outA[2]~643_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[2]~642_combout  & ((\REG_BANK|banco[28][2]~q ))) # (!\REG_BANK|outA[2]~642_combout  & (\REG_BANK|banco[24][2]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[2]~642_combout ))))

	.dataa(\REG_BANK|banco[24][2]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[2]~642_combout ),
	.datad(\REG_BANK|banco[28][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~643_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~643 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~643 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~644 (
// Equation(s):
// \REG_BANK|outA[2]~644_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[2]~641_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[2]~643_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[2]~641_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[2]~643_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~644_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~644 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~644 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~645 (
// Equation(s):
// \REG_BANK|outA[2]~645_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][2]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][2]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~645_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~645 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~645 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~646 (
// Equation(s):
// \REG_BANK|outA[2]~646_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[2]~645_combout  & ((\REG_BANK|banco[31][2]~q ))) # (!\REG_BANK|outA[2]~645_combout  & (\REG_BANK|banco[23][2]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[2]~645_combout ))))

	.dataa(\REG_BANK|banco[23][2]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[2]~645_combout ),
	.datad(\REG_BANK|banco[31][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~646_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~646 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~646 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~647 (
// Equation(s):
// \REG_BANK|outA[2]~647_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[2]~644_combout  & ((\REG_BANK|outA[2]~646_combout ))) # (!\REG_BANK|outA[2]~644_combout  & (\REG_BANK|outA[2]~639_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[2]~644_combout ))))

	.dataa(\REG_BANK|outA[2]~639_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[2]~644_combout ),
	.datad(\REG_BANK|outA[2]~646_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~647_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~647 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~647 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~648 (
// Equation(s):
// \REG_BANK|outA[2]~648_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][2]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][2]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~648_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~648 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~648 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~649 (
// Equation(s):
// \REG_BANK|outA[2]~649_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[2]~648_combout  & ((\REG_BANK|banco[7][2]~q ))) # (!\REG_BANK|outA[2]~648_combout  & (\REG_BANK|banco[6][2]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[2]~648_combout ))))

	.dataa(\REG_BANK|banco[6][2]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[2]~648_combout ),
	.datad(\REG_BANK|banco[7][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~649_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~649 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~649 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~650 (
// Equation(s):
// \REG_BANK|outA[2]~650_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][2]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][2]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~650_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~650 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~651 (
// Equation(s):
// \REG_BANK|outA[2]~651_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[2]~650_combout  & ((\REG_BANK|banco[11][2]~q ))) # (!\REG_BANK|outA[2]~650_combout  & (\REG_BANK|banco[9][2]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[2]~650_combout ))))

	.dataa(\REG_BANK|banco[9][2]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[2]~650_combout ),
	.datad(\REG_BANK|banco[11][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~651_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~651 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~651 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~652 (
// Equation(s):
// \REG_BANK|outA[2]~652_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][2]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][2]~q ),
	.datac(\REG_BANK|banco[1][2]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~652_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~652 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[2]~652 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~653 (
// Equation(s):
// \REG_BANK|outA[2]~653_combout  = (\REG_BANK|outA[2]~652_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][2]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[2]~652_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][2]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~653_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~653 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[2]~653 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~654 (
// Equation(s):
// \REG_BANK|outA[2]~654_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[2]~651_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[2]~653_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[2]~651_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[2]~653_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~654_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~654 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~654 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~655 (
// Equation(s):
// \REG_BANK|outA[2]~655_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][2]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][2]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][2]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~655_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~655 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[2]~655 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~656 (
// Equation(s):
// \REG_BANK|outA[2]~656_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[2]~655_combout  & ((\REG_BANK|banco[15][2]~q ))) # (!\REG_BANK|outA[2]~655_combout  & (\REG_BANK|banco[14][2]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[2]~655_combout ))))

	.dataa(\REG_BANK|banco[14][2]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[2]~655_combout ),
	.datad(\REG_BANK|banco[15][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~656_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~656 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~656 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~657 (
// Equation(s):
// \REG_BANK|outA[2]~657_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[2]~654_combout  & ((\REG_BANK|outA[2]~656_combout ))) # (!\REG_BANK|outA[2]~654_combout  & (\REG_BANK|outA[2]~649_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[2]~654_combout ))))

	.dataa(\REG_BANK|outA[2]~649_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[2]~654_combout ),
	.datad(\REG_BANK|outA[2]~656_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~657_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~657 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[2]~657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~658 (
// Equation(s):
// \REG_BANK|outA[2]~658_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[2]~647_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[2]~657_combout )))))

	.dataa(\REG_BANK|outA[2]~647_combout ),
	.datab(\REG_BANK|outA[2]~657_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~658_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~658 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[2]~658 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[2]~659 (
// Equation(s):
// \REG_BANK|outA[2]~659_combout  = (\REG_BANK|outA[2]~658_combout ) # ((\IFU|pc [2] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[2]~658_combout ),
	.datab(\IFU|pc [2]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[2]~659_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[2]~659 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[2]~659 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[2] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[2]~659_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[2] .is_wysiwyg = "true";
defparam \LATCH_busA|out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~12 (
// Equation(s):
// \ALU|ShiftLeft1~12_combout  = (!\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busA|out [0])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busA|out [2])))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~12 .lut_mask = 16'h00AC;
defparam \ALU|ShiftLeft1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~13 (
// Equation(s):
// \ALU|ShiftLeft1~13_combout  = (\ALU|ShiftLeft1~12_combout ) # ((\LATCH_busA|out [1] & (\LATCH_aluIn|imm_ [0] & !\LATCH_aluIn|imm_ [1])))

	.dataa(\ALU|ShiftLeft1~12_combout ),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~13 .lut_mask = 16'hAAEA;
defparam \ALU|ShiftLeft1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~17 (
// Equation(s):
// \ALU|ShiftLeft1~17_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~13_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~16_combout )))

	.dataa(\ALU|ShiftLeft1~13_combout ),
	.datab(\ALU|ShiftLeft1~16_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~17 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~218 (
// Equation(s):
// \ALU|out[22]~218_combout  = (\ALU|ShiftLeft1~17_combout  & (\ALU|out[17]~44_combout  & \ALU|out[21]~115_combout ))

	.dataa(\ALU|ShiftLeft1~17_combout ),
	.datab(\ALU|out[17]~44_combout ),
	.datac(\ALU|out[21]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~218 .lut_mask = 16'h8080;
defparam \ALU|out[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[22] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [22]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[22] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~219 (
// Equation(s):
// \ALU|out[22]~219_combout  = (\ALU|Equal1~0_combout  & ((\LATCH_busA|out [22] & (\LATCH_aluIn|aluCtrl_ [1])) # (!\LATCH_busA|out [22] & ((!\LATCH_aluIn|aluCtrl_ [0])))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_busA|out [22]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~219 .lut_mask = 16'h808A;
defparam \ALU|out[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~220 (
// Equation(s):
// \ALU|out[22]~220_combout  = (\ALU|out[22]~218_combout ) # ((\LATCH_aluIn|imm_ [22] & (\ALU|out[17]~44_combout  & \ALU|out[22]~219_combout )))

	.dataa(\ALU|out[22]~218_combout ),
	.datab(\LATCH_aluIn|imm_ [22]),
	.datac(\ALU|out[17]~44_combout ),
	.datad(\ALU|out[22]~219_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~220 .lut_mask = 16'hEAAA;
defparam \ALU|out[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~221 (
// Equation(s):
// \ALU|out[22]~221_combout  = (\LATCH_aluIn|imm_en_~q  & (\LATCH_busA|out [22] & ((!\ALU|out[17]~42_combout ) # (!\ALU|Equal2~1_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\LATCH_busA|out [22]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|out[17]~42_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~221 .lut_mask = 16'h0888;
defparam \ALU|out[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~222 (
// Equation(s):
// \ALU|out[22]~222_combout  = (\ALU|out[22]~221_combout  & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal3~0_combout  & !\LATCH_aluIn|imm_ [22]))))

	.dataa(\ALU|out[22]~221_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\LATCH_aluIn|imm_ [22]),
	.cin(gnd),
	.combout(\ALU|out[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~222 .lut_mask = 16'h88A8;
defparam \ALU|out[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~5 (
// Equation(s):
// \ALU|ShiftLeft1~5_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~3_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~4_combout )))

	.dataa(\ALU|ShiftLeft1~3_combout ),
	.datab(\ALU|ShiftLeft1~4_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~5 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~7 (
// Equation(s):
// \ALU|ShiftLeft1~7_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [21])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [22])))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~7 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~8 (
// Equation(s):
// \ALU|ShiftLeft1~8_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~6_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~7_combout )))

	.dataa(\ALU|ShiftLeft1~6_combout ),
	.datab(\ALU|ShiftLeft1~7_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~8 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~38 (
// Equation(s):
// \ALU|out[22]~38_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~5_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~8_combout )))

	.dataa(\ALU|ShiftLeft1~5_combout ),
	.datab(\ALU|ShiftLeft1~8_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~38 .lut_mask = 16'hAACC;
defparam \ALU|out[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~223 (
// Equation(s):
// \ALU|out[22]~223_combout  = (\ALU|out[22]~222_combout ) # ((\ALU|out[22]~38_combout  & (\ALU|out[17]~44_combout  & !\ALU|out[17]~46_combout )))

	.dataa(\ALU|out[22]~222_combout ),
	.datab(\ALU|out[22]~38_combout ),
	.datac(\ALU|out[17]~44_combout ),
	.datad(\ALU|out[17]~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~223 .lut_mask = 16'hAAEA;
defparam \ALU|out[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~44 (
// Equation(s):
// \ALU|Add2~44_combout  = ((\LATCH_busA|out [22] $ (\LATCH_aluIn|imm_ [22] $ (!\ALU|Add2~43 )))) # (GND)
// \ALU|Add2~45  = CARRY((\LATCH_busA|out [22] & ((\LATCH_aluIn|imm_ [22]) # (!\ALU|Add2~43 ))) # (!\LATCH_busA|out [22] & (\LATCH_aluIn|imm_ [22] & !\ALU|Add2~43 )))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_aluIn|imm_ [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~43 ),
	.combout(\ALU|Add2~44_combout ),
	.cout(\ALU|Add2~45 ));
// synopsys translate_off
defparam \ALU|Add2~44 .lut_mask = 16'h698E;
defparam \ALU|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~224 (
// Equation(s):
// \ALU|out[22]~224_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[22]~39_combout  & (\ALU|out[17]~44_combout  & \ALU|out[17]~51_combout )))

	.dataa(\ALU|out[22]~39_combout ),
	.datab(\ALU|out[17]~44_combout ),
	.datac(\ALU|out[17]~51_combout ),
	.datad(\ALU|out[17]~43_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~224 .lut_mask = 16'hFF80;
defparam \ALU|out[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~225 (
// Equation(s):
// \ALU|out[22]~225_combout  = (\ALU|out[22]~224_combout ) # ((\ALU|out[17]~44_combout  & (\ALU|Add2~44_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|Add2~44_combout ),
	.datac(\ALU|out[17]~57_combout ),
	.datad(\ALU|out[22]~224_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~225_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~225 .lut_mask = 16'hFF08;
defparam \ALU|out[22]~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~226 (
// Equation(s):
// \ALU|out[22]~226_combout  = (\ALU|out[22]~217_combout ) # ((\ALU|out[22]~220_combout ) # ((\ALU|out[22]~223_combout ) # (\ALU|out[22]~225_combout )))

	.dataa(\ALU|out[22]~217_combout ),
	.datab(\ALU|out[22]~220_combout ),
	.datac(\ALU|out[22]~223_combout ),
	.datad(\ALU|out[22]~225_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~226_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~226 .lut_mask = 16'hFFFE;
defparam \ALU|out[22]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~40 (
// Equation(s):
// \ALU|ShiftRight1~40_combout  = (\ALU|ShiftLeft0~56_combout  & (!\ALU|ShiftRight1~8_combout  & ((!\ALU|ShiftRight1~6_combout ) # (!\ALU|out[24]~65_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (((!\ALU|ShiftRight1~6_combout ) # (!\ALU|out[24]~65_combout 
// ))))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftRight1~8_combout ),
	.datac(\ALU|out[24]~65_combout ),
	.datad(\ALU|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~40 .lut_mask = 16'h0777;
defparam \ALU|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~30 (
// Equation(s):
// \ALU|ShiftRight0~30_combout  = ((\ALU|ShiftRight1~4_combout  & (\ALU|ShiftLeft0~58_combout  & !\LATCH_busB|out [1]))) # (!\ALU|ShiftRight1~40_combout )

	.dataa(\ALU|ShiftRight1~4_combout ),
	.datab(\ALU|ShiftLeft0~58_combout ),
	.datac(\LATCH_busB|out [1]),
	.datad(\ALU|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~30 .lut_mask = 16'h08FF;
defparam \ALU|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~227 (
// Equation(s):
// \ALU|out[22]~227_combout  = (\ALU|ShiftLeft0~18_combout  & ((\ALU|out[21]~97_combout ) # ((\ALU|out[22]~87_combout  & \ALU|ShiftRight0~30_combout )))) # (!\ALU|ShiftLeft0~18_combout  & (\ALU|out[22]~87_combout  & (\ALU|ShiftRight0~30_combout )))

	.dataa(\ALU|ShiftLeft0~18_combout ),
	.datab(\ALU|out[22]~87_combout ),
	.datac(\ALU|ShiftRight0~30_combout ),
	.datad(\ALU|out[21]~97_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~227_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~227 .lut_mask = 16'hEAC0;
defparam \ALU|out[22]~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~22 (
// Equation(s):
// \ALU|ShiftLeft0~22_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~20_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~21_combout )))

	.dataa(\ALU|ShiftLeft0~20_combout ),
	.datab(\ALU|ShiftLeft0~21_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~22 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~228 (
// Equation(s):
// \ALU|out[22]~228_combout  = (\ALU|out[14]~127_combout  & ((\LATCH_busB|out [3] & (\ALU|ShiftLeft0~8_combout )) # (!\LATCH_busB|out [3] & ((\ALU|ShiftLeft0~22_combout )))))

	.dataa(\ALU|out[14]~127_combout ),
	.datab(\ALU|ShiftLeft0~8_combout ),
	.datac(\ALU|ShiftLeft0~22_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[22]~228_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~228 .lut_mask = 16'h88A0;
defparam \ALU|out[22]~228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~24 (
// Equation(s):
// \ALU|ShiftLeft0~24_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [21])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [22])))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~24 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~25 (
// Equation(s):
// \ALU|ShiftLeft0~25_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~23_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~24_combout )))

	.dataa(\ALU|ShiftLeft0~23_combout ),
	.datab(\ALU|ShiftLeft0~24_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~25 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~229 (
// Equation(s):
// \ALU|out[22]~229_combout  = (\ALU|out[14]~127_combout  & ((\LATCH_busB|out [3] & (\ALU|ShiftLeft0~11_combout )) # (!\LATCH_busB|out [3] & ((\ALU|ShiftLeft0~25_combout )))))

	.dataa(\ALU|out[14]~127_combout ),
	.datab(\ALU|ShiftLeft0~11_combout ),
	.datac(\ALU|ShiftLeft0~25_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[22]~229_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~229 .lut_mask = 16'h88A0;
defparam \ALU|out[22]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~230 (
// Equation(s):
// \ALU|out[22]~230_combout  = (\ALU|out[22]~227_combout ) # ((\LATCH_busB|out [2] & (\ALU|out[22]~228_combout )) # (!\LATCH_busB|out [2] & ((\ALU|out[22]~229_combout ))))

	.dataa(\ALU|out[22]~227_combout ),
	.datab(\ALU|out[22]~228_combout ),
	.datac(\ALU|out[22]~229_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[22]~230_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~230 .lut_mask = 16'hEEFA;
defparam \ALU|out[22]~230 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~0 (
// Equation(s):
// \REG_BANK|Mux41~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][22]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][22]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~1 (
// Equation(s):
// \REG_BANK|Mux41~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux41~0_combout  & ((\REG_BANK|banco[29][22]~q ))) # (!\REG_BANK|Mux41~0_combout  & (\REG_BANK|banco[21][22]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux41~0_combout ))))

	.dataa(\REG_BANK|banco[21][22]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux41~0_combout ),
	.datad(\REG_BANK|banco[29][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~2 (
// Equation(s):
// \REG_BANK|Mux41~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][22]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][22]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~3 (
// Equation(s):
// \REG_BANK|Mux41~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux41~2_combout  & ((\REG_BANK|banco[30][22]~q ))) # (!\REG_BANK|Mux41~2_combout  & (\REG_BANK|banco[26][22]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux41~2_combout ))))

	.dataa(\REG_BANK|banco[26][22]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux41~2_combout ),
	.datad(\REG_BANK|banco[30][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~4 (
// Equation(s):
// \REG_BANK|Mux41~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][22]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][22]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~5 (
// Equation(s):
// \REG_BANK|Mux41~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux41~4_combout  & ((\REG_BANK|banco[28][22]~q ))) # (!\REG_BANK|Mux41~4_combout  & (\REG_BANK|banco[24][22]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux41~4_combout ))))

	.dataa(\REG_BANK|banco[24][22]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux41~4_combout ),
	.datad(\REG_BANK|banco[28][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~6 (
// Equation(s):
// \REG_BANK|Mux41~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux41~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux41~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux41~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux41~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~7 (
// Equation(s):
// \REG_BANK|Mux41~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][22]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][22]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~8 (
// Equation(s):
// \REG_BANK|Mux41~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux41~7_combout  & ((\REG_BANK|banco[31][22]~q ))) # (!\REG_BANK|Mux41~7_combout  & (\REG_BANK|banco[23][22]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux41~7_combout ))))

	.dataa(\REG_BANK|banco[23][22]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux41~7_combout ),
	.datad(\REG_BANK|banco[31][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~9 (
// Equation(s):
// \REG_BANK|Mux41~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux41~6_combout  & ((\REG_BANK|Mux41~8_combout ))) # (!\REG_BANK|Mux41~6_combout  & (\REG_BANK|Mux41~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux41~6_combout ))))

	.dataa(\REG_BANK|Mux41~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux41~6_combout ),
	.datad(\REG_BANK|Mux41~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~10 (
// Equation(s):
// \REG_BANK|Mux41~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][22]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][22]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~11 (
// Equation(s):
// \REG_BANK|Mux41~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux41~10_combout  & ((\REG_BANK|banco[7][22]~q ))) # (!\REG_BANK|Mux41~10_combout  & (\REG_BANK|banco[6][22]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux41~10_combout ))))

	.dataa(\REG_BANK|banco[6][22]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux41~10_combout ),
	.datad(\REG_BANK|banco[7][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~12 (
// Equation(s):
// \REG_BANK|Mux41~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][22]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][22]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~13 (
// Equation(s):
// \REG_BANK|Mux41~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux41~12_combout  & ((\REG_BANK|banco[11][22]~q ))) # (!\REG_BANK|Mux41~12_combout  & (\REG_BANK|banco[9][22]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux41~12_combout ))))

	.dataa(\REG_BANK|banco[9][22]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux41~12_combout ),
	.datad(\REG_BANK|banco[11][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~14 (
// Equation(s):
// \REG_BANK|Mux41~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][22]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][22]~q ),
	.datac(\REG_BANK|banco[1][22]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~15 (
// Equation(s):
// \REG_BANK|Mux41~15_combout  = (\REG_BANK|Mux41~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][22]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux41~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][22]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~16 (
// Equation(s):
// \REG_BANK|Mux41~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux41~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux41~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux41~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux41~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~17 (
// Equation(s):
// \REG_BANK|Mux41~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][22]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][22]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~18 (
// Equation(s):
// \REG_BANK|Mux41~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux41~17_combout  & ((\REG_BANK|banco[15][22]~q ))) # (!\REG_BANK|Mux41~17_combout  & (\REG_BANK|banco[14][22]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux41~17_combout ))))

	.dataa(\REG_BANK|banco[14][22]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux41~17_combout ),
	.datad(\REG_BANK|banco[15][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~19 (
// Equation(s):
// \REG_BANK|Mux41~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux41~16_combout  & ((\REG_BANK|Mux41~18_combout ))) # (!\REG_BANK|Mux41~16_combout  & (\REG_BANK|Mux41~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux41~16_combout ))))

	.dataa(\REG_BANK|Mux41~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux41~16_combout ),
	.datad(\REG_BANK|Mux41~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux41~20 (
// Equation(s):
// \REG_BANK|Mux41~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux41~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux41~19_combout )))

	.dataa(\REG_BANK|Mux41~9_combout ),
	.datab(\REG_BANK|Mux41~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[22] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux41~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[22] .is_wysiwyg = "true";
defparam \LATCH_busB|out[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~231 (
// Equation(s):
// \ALU|out[22]~231_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [22] $ (\LATCH_busB|out [22]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [22]),
	.datad(\LATCH_busB|out [22]),
	.cin(gnd),
	.combout(\ALU|out[22]~231_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~231 .lut_mask = 16'h0880;
defparam \ALU|out[22]~231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~44 (
// Equation(s):
// \ALU|Add1~44_combout  = ((\LATCH_busB|out [22] $ (\LATCH_busA|out [22] $ (\ALU|Add1~43 )))) # (GND)
// \ALU|Add1~45  = CARRY((\LATCH_busB|out [22] & (\LATCH_busA|out [22] & !\ALU|Add1~43 )) # (!\LATCH_busB|out [22] & ((\LATCH_busA|out [22]) # (!\ALU|Add1~43 ))))

	.dataa(\LATCH_busB|out [22]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~43 ),
	.combout(\ALU|Add1~44_combout ),
	.cout(\ALU|Add1~45 ));
// synopsys translate_off
defparam \ALU|Add1~44 .lut_mask = 16'h964D;
defparam \ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~44 (
// Equation(s):
// \ALU|Add0~44_combout  = ((\LATCH_busB|out [22] $ (\LATCH_busA|out [22] $ (!\ALU|Add0~43 )))) # (GND)
// \ALU|Add0~45  = CARRY((\LATCH_busB|out [22] & ((\LATCH_busA|out [22]) # (!\ALU|Add0~43 ))) # (!\LATCH_busB|out [22] & (\LATCH_busA|out [22] & !\ALU|Add0~43 )))

	.dataa(\LATCH_busB|out [22]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~43 ),
	.combout(\ALU|Add0~44_combout ),
	.cout(\ALU|Add0~45 ));
// synopsys translate_off
defparam \ALU|Add0~44 .lut_mask = 16'h698E;
defparam \ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~232 (
// Equation(s):
// \ALU|out[22]~232_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~44_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~44_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~44_combout ),
	.datac(\ALU|Add0~44_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[22]~232_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~232 .lut_mask = 16'h88A0;
defparam \ALU|out[22]~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~233 (
// Equation(s):
// \ALU|out[22]~233_combout  = (\LATCH_busA|out [22] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [22]))))

	.dataa(\LATCH_busA|out [22]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [22]),
	.cin(gnd),
	.combout(\ALU|out[22]~233_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~233 .lut_mask = 16'hA888;
defparam \ALU|out[22]~233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~41 (
// Equation(s):
// \ALU|ShiftRight1~41_combout  = (\ALU|ShiftLeft0~30_combout  & ((\LATCH_busB|out [2] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [2] & ((\LATCH_busA|out [30]))))) # (!\ALU|ShiftLeft0~30_combout  & (\LATCH_busA|out [31]))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busA|out [30]),
	.datac(\ALU|ShiftLeft0~30_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~41 .lut_mask = 16'hAACA;
defparam \ALU|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~42 (
// Equation(s):
// \ALU|ShiftRight1~42_combout  = ((\LATCH_busB|out [3] & \ALU|ShiftRight1~41_combout )) # (!\ALU|ShiftRight1~40_combout )

	.dataa(\LATCH_busB|out [3]),
	.datab(\ALU|ShiftRight1~41_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~42 .lut_mask = 16'h88FF;
defparam \ALU|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~234 (
// Equation(s):
// \ALU|out[22]~234_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [22]) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight1~42_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal2~1_combout  & (\ALU|ShiftRight1~42_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight1~42_combout ),
	.datad(\LATCH_busB|out [22]),
	.cin(gnd),
	.combout(\ALU|out[22]~234_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~234 .lut_mask = 16'hEAC0;
defparam \ALU|out[22]~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~235 (
// Equation(s):
// \ALU|out[22]~235_combout  = (\ALU|out[22]~231_combout ) # ((\ALU|out[22]~232_combout ) # ((\ALU|out[22]~233_combout ) # (\ALU|out[22]~234_combout )))

	.dataa(\ALU|out[22]~231_combout ),
	.datab(\ALU|out[22]~232_combout ),
	.datac(\ALU|out[22]~233_combout ),
	.datad(\ALU|out[22]~234_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~235_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~235 .lut_mask = 16'hFFFE;
defparam \ALU|out[22]~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[22]~236 (
// Equation(s):
// \ALU|out[22]~236_combout  = (\ALU|out[22]~226_combout ) # ((\ALU|out[17]~60_combout  & ((\ALU|out[22]~230_combout ) # (\ALU|out[22]~235_combout ))))

	.dataa(\ALU|out[22]~226_combout ),
	.datab(\ALU|out[17]~60_combout ),
	.datac(\ALU|out[22]~230_combout ),
	.datad(\ALU|out[22]~235_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~236_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~236 .lut_mask = 16'hEEEA;
defparam \ALU|out[22]~236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[22] (
	.clk(\clk~input_o ),
	.d(\ALU|out[22]~236_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[22] .is_wysiwyg = "true";
defparam \LATCH_busC|out[22] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][22] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~198 (
// Equation(s):
// \REG_BANK|outA[22]~198_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][22]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][22]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~198 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~199 (
// Equation(s):
// \REG_BANK|outA[22]~199_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[22]~198_combout  & ((\REG_BANK|banco[29][22]~q ))) # (!\REG_BANK|outA[22]~198_combout  & (\REG_BANK|banco[21][22]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[22]~198_combout ))))

	.dataa(\REG_BANK|banco[21][22]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[22]~198_combout ),
	.datad(\REG_BANK|banco[29][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~199 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~200 (
// Equation(s):
// \REG_BANK|outA[22]~200_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][22]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][22]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~200 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~201 (
// Equation(s):
// \REG_BANK|outA[22]~201_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[22]~200_combout  & ((\REG_BANK|banco[30][22]~q ))) # (!\REG_BANK|outA[22]~200_combout  & (\REG_BANK|banco[26][22]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[22]~200_combout ))))

	.dataa(\REG_BANK|banco[26][22]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[22]~200_combout ),
	.datad(\REG_BANK|banco[30][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~201 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~202 (
// Equation(s):
// \REG_BANK|outA[22]~202_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][22]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][22]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~202 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~203 (
// Equation(s):
// \REG_BANK|outA[22]~203_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[22]~202_combout  & ((\REG_BANK|banco[28][22]~q ))) # (!\REG_BANK|outA[22]~202_combout  & (\REG_BANK|banco[24][22]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[22]~202_combout ))))

	.dataa(\REG_BANK|banco[24][22]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[22]~202_combout ),
	.datad(\REG_BANK|banco[28][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~203 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~204 (
// Equation(s):
// \REG_BANK|outA[22]~204_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[22]~201_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[22]~203_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[22]~201_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[22]~203_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~204 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~205 (
// Equation(s):
// \REG_BANK|outA[22]~205_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][22]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][22]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~205 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~206 (
// Equation(s):
// \REG_BANK|outA[22]~206_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[22]~205_combout  & ((\REG_BANK|banco[31][22]~q ))) # (!\REG_BANK|outA[22]~205_combout  & (\REG_BANK|banco[23][22]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[22]~205_combout ))))

	.dataa(\REG_BANK|banco[23][22]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[22]~205_combout ),
	.datad(\REG_BANK|banco[31][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~206 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~207 (
// Equation(s):
// \REG_BANK|outA[22]~207_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[22]~204_combout  & ((\REG_BANK|outA[22]~206_combout ))) # (!\REG_BANK|outA[22]~204_combout  & (\REG_BANK|outA[22]~199_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[22]~204_combout ))))

	.dataa(\REG_BANK|outA[22]~199_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[22]~204_combout ),
	.datad(\REG_BANK|outA[22]~206_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~207 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~208 (
// Equation(s):
// \REG_BANK|outA[22]~208_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][22]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][22]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~208 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~209 (
// Equation(s):
// \REG_BANK|outA[22]~209_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[22]~208_combout  & ((\REG_BANK|banco[7][22]~q ))) # (!\REG_BANK|outA[22]~208_combout  & (\REG_BANK|banco[6][22]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[22]~208_combout 
// ))))

	.dataa(\REG_BANK|banco[6][22]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[22]~208_combout ),
	.datad(\REG_BANK|banco[7][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~209 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~210 (
// Equation(s):
// \REG_BANK|outA[22]~210_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][22]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][22]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~210 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~211 (
// Equation(s):
// \REG_BANK|outA[22]~211_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[22]~210_combout  & ((\REG_BANK|banco[11][22]~q ))) # (!\REG_BANK|outA[22]~210_combout  & (\REG_BANK|banco[9][22]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[22]~210_combout 
// ))))

	.dataa(\REG_BANK|banco[9][22]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[22]~210_combout ),
	.datad(\REG_BANK|banco[11][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~211 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~212 (
// Equation(s):
// \REG_BANK|outA[22]~212_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][22]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][22]~q ),
	.datac(\REG_BANK|banco[1][22]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~212 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~213 (
// Equation(s):
// \REG_BANK|outA[22]~213_combout  = (\REG_BANK|outA[22]~212_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][22]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[22]~212_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][22]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~213 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~214 (
// Equation(s):
// \REG_BANK|outA[22]~214_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[22]~211_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[22]~213_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[22]~211_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[22]~213_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~214 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~215 (
// Equation(s):
// \REG_BANK|outA[22]~215_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][22]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][22]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~215 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~216 (
// Equation(s):
// \REG_BANK|outA[22]~216_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[22]~215_combout  & ((\REG_BANK|banco[15][22]~q ))) # (!\REG_BANK|outA[22]~215_combout  & (\REG_BANK|banco[14][22]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[22]~215_combout ))))

	.dataa(\REG_BANK|banco[14][22]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[22]~215_combout ),
	.datad(\REG_BANK|banco[15][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~216 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~217 (
// Equation(s):
// \REG_BANK|outA[22]~217_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[22]~214_combout  & ((\REG_BANK|outA[22]~216_combout ))) # (!\REG_BANK|outA[22]~214_combout  & (\REG_BANK|outA[22]~209_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[22]~214_combout ))))

	.dataa(\REG_BANK|outA[22]~209_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[22]~214_combout ),
	.datad(\REG_BANK|outA[22]~216_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~217 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~218 (
// Equation(s):
// \REG_BANK|outA[22]~218_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[22]~207_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[22]~217_combout )))))

	.dataa(\REG_BANK|outA[22]~207_combout ),
	.datab(\REG_BANK|outA[22]~217_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~218 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[22]~219 (
// Equation(s):
// \REG_BANK|outA[22]~219_combout  = (\REG_BANK|outA[22]~218_combout ) # ((\IFU|pc [22] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[22]~218_combout ),
	.datab(\IFU|pc [22]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[22]~219 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[22] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[22]~219_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[22] .is_wysiwyg = "true";
defparam \LATCH_busA|out[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~8 (
// Equation(s):
// \ALU|ShiftRight2~8_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [22])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [21])))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~8 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~28 (
// Equation(s):
// \ALU|ShiftRight2~28_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~7_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~8_combout )))

	.dataa(\ALU|ShiftRight2~7_combout ),
	.datab(\ALU|ShiftRight2~8_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~28 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~30 (
// Equation(s):
// \ALU|ShiftRight3~30_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~28_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~30_combout )))))

	.dataa(\ALU|ShiftRight2~28_combout ),
	.datab(\ALU|ShiftRight2~30_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~30 .lut_mask = 16'h00AC;
defparam \ALU|ShiftRight3~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~2 (
// Equation(s):
// \ALU|Selector62~2_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|ShiftRight3~30_combout )) # (!\LATCH_aluIn|imm_ [4] & (((\LATCH_aluIn|imm_ [3] & \ALU|ShiftRight3~39_combout ))))

	.dataa(\ALU|ShiftRight3~30_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight3~39_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~2 .lut_mask = 16'hAAC0;
defparam \ALU|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~42 (
// Equation(s):
// \ALU|ShiftRight3~42_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~32_combout  & (!\LATCH_aluIn|imm_ [4] & !\LATCH_aluIn|imm_ [3])))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight2~32_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~42 .lut_mask = 16'h0008;
defparam \ALU|ShiftRight3~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~43 (
// Equation(s):
// \ALU|ShiftRight3~43_combout  = (!\LATCH_aluIn|imm_ [4] & (!\LATCH_aluIn|imm_ [3] & !\LATCH_aluIn|imm_ [2]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~43 .lut_mask = 16'h0003;
defparam \ALU|ShiftRight3~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~44 (
// Equation(s):
// \ALU|ShiftRight3~44_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [4])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [3])))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busA|out [3]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~44 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~45 (
// Equation(s):
// \ALU|ShiftRight3~45_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [2])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [1])))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busA|out [1]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~45 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~46 (
// Equation(s):
// \ALU|ShiftRight3~46_combout  = (\ALU|ShiftRight3~43_combout  & ((\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~44_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~45_combout )))))

	.dataa(\ALU|ShiftRight3~43_combout ),
	.datab(\ALU|ShiftRight3~44_combout ),
	.datac(\ALU|ShiftRight3~45_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~46 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight3~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~3 (
// Equation(s):
// \ALU|Selector62~3_combout  = (\ALU|ShiftRight3~46_combout ) # ((\ALU|ShiftLeft1~52_combout  & (\ALU|ShiftRight2~33_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|ShiftRight3~46_combout ),
	.datab(\ALU|ShiftLeft1~52_combout ),
	.datac(\ALU|ShiftRight2~33_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|Selector62~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~3 .lut_mask = 16'hAAEA;
defparam \ALU|Selector62~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~4 (
// Equation(s):
// \ALU|Selector62~4_combout  = (\ALU|Selector47~0_combout  & ((\ALU|Selector62~2_combout ) # ((\ALU|ShiftRight3~42_combout ) # (\ALU|Selector62~3_combout ))))

	.dataa(\ALU|Selector47~0_combout ),
	.datab(\ALU|Selector62~2_combout ),
	.datac(\ALU|ShiftRight3~42_combout ),
	.datad(\ALU|Selector62~3_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~4 .lut_mask = 16'hAAA8;
defparam \ALU|Selector62~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~6 (
// Equation(s):
// \ALU|Selector62~6_combout  = (\ALU|Add2~2_combout  & ((\ALU|Selector32~0_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|Selector62~5_combout )))) # (!\ALU|Add2~2_combout  & (((\LATCH_aluIn|imm_ [3] & \ALU|Selector62~5_combout ))))

	.dataa(\ALU|Add2~2_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Selector62~5_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~6 .lut_mask = 16'hF888;
defparam \ALU|Selector62~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~7 (
// Equation(s):
// \ALU|Selector62~7_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busA|out [1] & (\ALU|Equal5~0_combout )) # (!\LATCH_busA|out [1] & ((\ALU|Equal3~0_combout ))))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busA|out [1] & ((\ALU|Equal3~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busA|out [1]),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~7 .lut_mask = 16'hE680;
defparam \ALU|Selector62~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~8 (
// Equation(s):
// \ALU|Selector62~8_combout  = (\ALU|Selector62~6_combout ) # ((\ALU|Selector62~7_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_aluIn|imm_ [1])))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|Selector62~6_combout ),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\ALU|Selector62~7_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~8 .lut_mask = 16'hFFEC;
defparam \ALU|Selector62~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector62~9 (
// Equation(s):
// \ALU|Selector62~9_combout  = (\ALU|Selector62~0_combout ) # ((\ALU|Selector62~1_combout ) # ((\ALU|Selector62~4_combout ) # (\ALU|Selector62~8_combout )))

	.dataa(\ALU|Selector62~0_combout ),
	.datab(\ALU|Selector62~1_combout ),
	.datac(\ALU|Selector62~4_combout ),
	.datad(\ALU|Selector62~8_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~9 .lut_mask = 16'hFFFE;
defparam \ALU|Selector62~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~0 (
// Equation(s):
// \ALU|Selector30~0_combout  = (\ALU|ShiftLeft0~38_combout  & (\ALU|ShiftLeft0~56_combout  & (\ALU|out[14]~127_combout  & !\LATCH_busB|out [1])))

	.dataa(\ALU|ShiftLeft0~38_combout ),
	.datab(\ALU|ShiftLeft0~56_combout ),
	.datac(\ALU|out[14]~127_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~0 .lut_mask = 16'h0080;
defparam \ALU|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~1 (
// Equation(s):
// \ALU|Selector30~1_combout  = (\ALU|Selector30~0_combout ) # ((\LATCH_busB|out [3] & (\ALU|ShiftRight0~26_combout  & \ALU|out[9]~188_combout )))

	.dataa(\ALU|Selector30~0_combout ),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftRight0~26_combout ),
	.datad(\ALU|out[9]~188_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~1 .lut_mask = 16'hEAAA;
defparam \ALU|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~2 (
// Equation(s):
// \ALU|Selector30~2_combout  = (\LATCH_busB|out [4] & (\ALU|ShiftRight1~33_combout )) # (!\LATCH_busB|out [4] & (((\LATCH_busB|out [3] & \ALU|ShiftRight1~45_combout ))))

	.dataa(\ALU|ShiftRight1~33_combout ),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftRight1~45_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~2 .lut_mask = 16'hAAC0;
defparam \ALU|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~57 (
// Equation(s):
// \ALU|ShiftRight1~57_combout  = (\LATCH_busB|out [2] & (!\LATCH_busB|out [3] & (\ALU|ShiftRight0~31_combout  & !\LATCH_busB|out [4])))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|ShiftRight0~31_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~57 .lut_mask = 16'h0020;
defparam \ALU|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~50 (
// Equation(s):
// \ALU|ShiftRight1~50_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [4])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [3])))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busA|out [3]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~50 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~3 (
// Equation(s):
// \ALU|Selector30~3_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [2])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [1])))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~3 .lut_mask = 16'hACAC;
defparam \ALU|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~4 (
// Equation(s):
// \ALU|Selector30~4_combout  = (\ALU|ShiftLeft0~56_combout  & ((\LATCH_busB|out [1] & (\ALU|ShiftRight1~50_combout )) # (!\LATCH_busB|out [1] & ((\ALU|Selector30~3_combout )))))

	.dataa(\LATCH_busB|out [1]),
	.datab(\ALU|ShiftRight1~50_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|Selector30~3_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~4 .lut_mask = 16'hD080;
defparam \ALU|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~5 (
// Equation(s):
// \ALU|Selector30~5_combout  = (!\LATCH_busB|out [4] & ((\ALU|Selector30~4_combout ) # ((\ALU|ShiftLeft0~58_combout  & \ALU|ShiftRight0~32_combout ))))

	.dataa(\ALU|ShiftLeft0~58_combout ),
	.datab(\ALU|ShiftRight0~32_combout ),
	.datac(\LATCH_busB|out [4]),
	.datad(\ALU|Selector30~4_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~5 .lut_mask = 16'h0F08;
defparam \ALU|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~6 (
// Equation(s):
// \ALU|Selector30~6_combout  = (\ALU|Selector47~0_combout  & ((\ALU|Selector30~2_combout ) # ((\ALU|ShiftRight1~57_combout ) # (\ALU|Selector30~5_combout ))))

	.dataa(\ALU|Selector47~0_combout ),
	.datab(\ALU|Selector30~2_combout ),
	.datac(\ALU|ShiftRight1~57_combout ),
	.datad(\ALU|Selector30~5_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~6 .lut_mask = 16'hAAA8;
defparam \ALU|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~7 (
// Equation(s):
// \ALU|Selector30~7_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~2_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~2_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~2_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~7 .lut_mask = 16'h88A0;
defparam \ALU|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~8 (
// Equation(s):
// \ALU|Selector30~8_combout  = (\ALU|Selector30~7_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [1] $ (\LATCH_busB|out [1]))))

	.dataa(\ALU|Selector30~7_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~8 .lut_mask = 16'hAEEA;
defparam \ALU|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~9 (
// Equation(s):
// \ALU|Selector30~9_combout  = (\ALU|Selector30~8_combout ) # ((\ALU|Equal4~0_combout  & ((\LATCH_busA|out [1]) # (\LATCH_busB|out [1]))))

	.dataa(\ALU|Selector30~8_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~9 .lut_mask = 16'hEEEA;
defparam \ALU|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~10 (
// Equation(s):
// \ALU|Selector30~10_combout  = (\ALU|Selector30~9_combout ) # ((\LATCH_busA|out [1] & (\ALU|Equal5~0_combout  & \LATCH_busB|out [1])))

	.dataa(\ALU|Selector30~9_combout ),
	.datab(\LATCH_busA|out [1]),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~10 .lut_mask = 16'hEAAA;
defparam \ALU|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector30~11 (
// Equation(s):
// \ALU|Selector30~11_combout  = (\ALU|Selector30~6_combout ) # ((\ALU|Selector30~10_combout ) # ((\LATCH_busB|out [4] & \ALU|out[17]~168_combout )))

	.dataa(\ALU|Selector30~6_combout ),
	.datab(\ALU|Selector30~10_combout ),
	.datac(\LATCH_busB|out [4]),
	.datad(\ALU|out[17]~168_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~11 .lut_mask = 16'hFEEE;
defparam \ALU|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[1]~237 (
// Equation(s):
// \ALU|out[1]~237_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|Selector62~9_combout )) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|Selector30~1_combout ) # (\ALU|Selector30~11_combout ))))

	.dataa(\ALU|Selector62~9_combout ),
	.datab(\ALU|Selector30~1_combout ),
	.datac(\ALU|Selector30~11_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[1]~237_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[1]~237 .lut_mask = 16'hAAFC;
defparam \ALU|out[1]~237 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[1] (
	.clk(\clk~input_o ),
	.d(\ALU|out[1]~237_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[1] .is_wysiwyg = "true";
defparam \LATCH_busC|out[1] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][1] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~660 (
// Equation(s):
// \REG_BANK|outA[1]~660_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][1]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][1]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~660 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~661 (
// Equation(s):
// \REG_BANK|outA[1]~661_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[1]~660_combout  & ((\REG_BANK|banco[29][1]~q ))) # (!\REG_BANK|outA[1]~660_combout  & (\REG_BANK|banco[25][1]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[1]~660_combout ))))

	.dataa(\REG_BANK|banco[25][1]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[1]~660_combout ),
	.datad(\REG_BANK|banco[29][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~661 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~662 (
// Equation(s):
// \REG_BANK|outA[1]~662_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][1]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][1]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~662 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~663 (
// Equation(s):
// \REG_BANK|outA[1]~663_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[1]~662_combout  & ((\REG_BANK|banco[30][1]~q ))) # (!\REG_BANK|outA[1]~662_combout  & (\REG_BANK|banco[22][1]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[1]~662_combout ))))

	.dataa(\REG_BANK|banco[22][1]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[1]~662_combout ),
	.datad(\REG_BANK|banco[30][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~663 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~664 (
// Equation(s):
// \REG_BANK|outA[1]~664_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][1]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][1]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~664_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~664 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~664 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~665 (
// Equation(s):
// \REG_BANK|outA[1]~665_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[1]~664_combout  & ((\REG_BANK|banco[28][1]~q ))) # (!\REG_BANK|outA[1]~664_combout  & (\REG_BANK|banco[20][1]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[1]~664_combout ))))

	.dataa(\REG_BANK|banco[20][1]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[1]~664_combout ),
	.datad(\REG_BANK|banco[28][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~665_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~665 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~665 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~666 (
// Equation(s):
// \REG_BANK|outA[1]~666_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[1]~663_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[1]~665_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[1]~663_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[1]~665_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~666_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~666 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~666 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~667 (
// Equation(s):
// \REG_BANK|outA[1]~667_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][1]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][1]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~667_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~667 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~668 (
// Equation(s):
// \REG_BANK|outA[1]~668_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[1]~667_combout  & ((\REG_BANK|banco[31][1]~q ))) # (!\REG_BANK|outA[1]~667_combout  & (\REG_BANK|banco[27][1]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[1]~667_combout ))))

	.dataa(\REG_BANK|banco[27][1]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[1]~667_combout ),
	.datad(\REG_BANK|banco[31][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~668_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~668 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~668 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~669 (
// Equation(s):
// \REG_BANK|outA[1]~669_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[1]~666_combout  & ((\REG_BANK|outA[1]~668_combout ))) # (!\REG_BANK|outA[1]~666_combout  & (\REG_BANK|outA[1]~661_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[1]~666_combout ))))

	.dataa(\REG_BANK|outA[1]~661_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[1]~666_combout ),
	.datad(\REG_BANK|outA[1]~668_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~669_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~669 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~669 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~670 (
// Equation(s):
// \REG_BANK|outA[1]~670_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][1]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][1]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~670_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~670 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~671 (
// Equation(s):
// \REG_BANK|outA[1]~671_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[1]~670_combout  & ((\REG_BANK|banco[11][1]~q ))) # (!\REG_BANK|outA[1]~670_combout  & (\REG_BANK|banco[9][1]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[1]~670_combout ))))

	.dataa(\REG_BANK|banco[9][1]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[1]~670_combout ),
	.datad(\REG_BANK|banco[11][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~671_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~671 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~671 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~672 (
// Equation(s):
// \REG_BANK|outA[1]~672_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][1]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][1]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~672_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~672 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~672 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~673 (
// Equation(s):
// \REG_BANK|outA[1]~673_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[1]~672_combout  & ((\REG_BANK|banco[7][1]~q ))) # (!\REG_BANK|outA[1]~672_combout  & (\REG_BANK|banco[6][1]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[1]~672_combout ))))

	.dataa(\REG_BANK|banco[6][1]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[1]~672_combout ),
	.datad(\REG_BANK|banco[7][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~673_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~673 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~673 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~674 (
// Equation(s):
// \REG_BANK|outA[1]~674_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][1]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][1]~q ),
	.datac(\REG_BANK|banco[1][1]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~674_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~674 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[1]~674 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~675 (
// Equation(s):
// \REG_BANK|outA[1]~675_combout  = (\REG_BANK|outA[1]~674_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][1]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[1]~674_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][1]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~675_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~675 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[1]~675 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~676 (
// Equation(s):
// \REG_BANK|outA[1]~676_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[1]~673_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[1]~675_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[1]~673_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[1]~675_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~676_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~676 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~676 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~677 (
// Equation(s):
// \REG_BANK|outA[1]~677_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][1]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][1]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~677_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~677 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[1]~677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~678 (
// Equation(s):
// \REG_BANK|outA[1]~678_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[1]~677_combout  & ((\REG_BANK|banco[15][1]~q ))) # (!\REG_BANK|outA[1]~677_combout  & (\REG_BANK|banco[14][1]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[1]~677_combout ))))

	.dataa(\REG_BANK|banco[14][1]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[1]~677_combout ),
	.datad(\REG_BANK|banco[15][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~678_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~678 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~678 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~679 (
// Equation(s):
// \REG_BANK|outA[1]~679_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[1]~676_combout  & ((\REG_BANK|outA[1]~678_combout ))) # (!\REG_BANK|outA[1]~676_combout  & (\REG_BANK|outA[1]~671_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[1]~676_combout ))))

	.dataa(\REG_BANK|outA[1]~671_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[1]~676_combout ),
	.datad(\REG_BANK|outA[1]~678_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~679_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~679 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[1]~679 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~680 (
// Equation(s):
// \REG_BANK|outA[1]~680_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[1]~669_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[1]~679_combout )))))

	.dataa(\REG_BANK|outA[1]~669_combout ),
	.datab(\REG_BANK|outA[1]~679_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~680_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~680 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[1]~680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[1]~681 (
// Equation(s):
// \REG_BANK|outA[1]~681_combout  = (\REG_BANK|outA[1]~680_combout ) # ((\IFU|pc [1] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[1]~680_combout ),
	.datab(\IFU|pc [1]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[1]~681_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[1]~681 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[1]~681 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[1] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[1]~681_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[1] .is_wysiwyg = "true";
defparam \LATCH_busA|out[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~25 (
// Equation(s):
// \ALU|ShiftLeft1~25_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [0])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [1])))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busA|out [1]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~25 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~27 (
// Equation(s):
// \ALU|ShiftLeft1~27_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~25_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~26_combout )))

	.dataa(\ALU|ShiftLeft1~25_combout ),
	.datab(\ALU|ShiftLeft1~26_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~27 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~30 (
// Equation(s):
// \ALU|ShiftLeft1~30_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~28_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~29_combout )))

	.dataa(\ALU|ShiftLeft1~28_combout ),
	.datab(\ALU|ShiftLeft1~29_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~30 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~31 (
// Equation(s):
// \ALU|ShiftLeft1~31_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~27_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~30_combout )))

	.dataa(\ALU|ShiftLeft1~27_combout ),
	.datab(\ALU|ShiftLeft1~30_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~31 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~116 (
// Equation(s):
// \ALU|out[23]~116_combout  = (\ALU|ShiftLeft1~31_combout  & ((\ALU|out[21]~115_combout ) # ((\ALU|out[29]~76_combout  & \ALU|out[7]~114_combout )))) # (!\ALU|ShiftLeft1~31_combout  & (\ALU|out[29]~76_combout  & (\ALU|out[7]~114_combout )))

	.dataa(\ALU|ShiftLeft1~31_combout ),
	.datab(\ALU|out[29]~76_combout ),
	.datac(\ALU|out[7]~114_combout ),
	.datad(\ALU|out[21]~115_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~116_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~116 .lut_mask = 16'hEAC0;
defparam \ALU|out[23]~116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[23] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [23]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[23] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~117 (
// Equation(s):
// \ALU|out[23]~117_combout  = (\LATCH_aluIn|imm_ [23] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [23] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [23]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [23]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~117_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~117 .lut_mask = 16'hA888;
defparam \ALU|out[23]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~45 (
// Equation(s):
// \ALU|ShiftLeft1~45_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~43_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~44_combout )))

	.dataa(\ALU|ShiftLeft1~43_combout ),
	.datab(\ALU|ShiftLeft1~44_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~45 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~46 (
// Equation(s):
// \ALU|ShiftLeft1~46_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [20])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [21])))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~46 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~47 (
// Equation(s):
// \ALU|ShiftLeft1~47_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [22])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [23])))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~47 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~48 (
// Equation(s):
// \ALU|ShiftLeft1~48_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~46_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~47_combout )))

	.dataa(\ALU|ShiftLeft1~46_combout ),
	.datab(\ALU|ShiftLeft1~47_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~48 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~12 (
// Equation(s):
// \ALU|Selector32~12_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~45_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~48_combout )))

	.dataa(\ALU|ShiftLeft1~45_combout ),
	.datab(\ALU|ShiftLeft1~48_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector32~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~12 .lut_mask = 16'hAACC;
defparam \ALU|Selector32~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~118 (
// Equation(s):
// \ALU|out[23]~118_combout  = (\ALU|out[23]~116_combout ) # ((\ALU|out[23]~117_combout ) # ((\ALU|Selector32~12_combout  & !\ALU|out[17]~46_combout )))

	.dataa(\ALU|out[23]~116_combout ),
	.datab(\ALU|out[23]~117_combout ),
	.datac(\ALU|Selector32~12_combout ),
	.datad(\ALU|out[17]~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~118_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~118 .lut_mask = 16'hEEFE;
defparam \ALU|out[23]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~46 (
// Equation(s):
// \ALU|Add2~46_combout  = (\LATCH_busA|out [23] & ((\LATCH_aluIn|imm_ [23] & (\ALU|Add2~45  & VCC)) # (!\LATCH_aluIn|imm_ [23] & (!\ALU|Add2~45 )))) # (!\LATCH_busA|out [23] & ((\LATCH_aluIn|imm_ [23] & (!\ALU|Add2~45 )) # (!\LATCH_aluIn|imm_ [23] & 
// ((\ALU|Add2~45 ) # (GND)))))
// \ALU|Add2~47  = CARRY((\LATCH_busA|out [23] & (!\LATCH_aluIn|imm_ [23] & !\ALU|Add2~45 )) # (!\LATCH_busA|out [23] & ((!\ALU|Add2~45 ) # (!\LATCH_aluIn|imm_ [23]))))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_aluIn|imm_ [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~45 ),
	.combout(\ALU|Add2~46_combout ),
	.cout(\ALU|Add2~47 ));
// synopsys translate_off
defparam \ALU|Add2~46 .lut_mask = 16'h9617;
defparam \ALU|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~119 (
// Equation(s):
// \ALU|out[23]~119_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight3~22_combout ) # ((\ALU|Add2~46_combout  & !\ALU|out[17]~57_combout )))) # (!\ALU|Equal2~1_combout  & (((\ALU|Add2~46_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|ShiftRight3~22_combout ),
	.datac(\ALU|Add2~46_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~119_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~119 .lut_mask = 16'h88F8;
defparam \ALU|out[23]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~120 (
// Equation(s):
// \ALU|out[23]~120_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|Equal0~4_combout  & (\ALU|out[23]~41_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|out[23]~41_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[23]~120_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~120 .lut_mask = 16'h0080;
defparam \ALU|out[23]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~121 (
// Equation(s):
// \ALU|out[23]~121_combout  = (\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [3] & \ALU|Equal2~1_combout ))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[23]~121_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~121 .lut_mask = 16'h8080;
defparam \ALU|out[23]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~122 (
// Equation(s):
// \ALU|out[23]~122_combout  = (\ALU|out[23]~121_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [23] $ (\LATCH_aluIn|imm_ [23]))))

	.dataa(\ALU|out[23]~121_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [23]),
	.datad(\LATCH_aluIn|imm_ [23]),
	.cin(gnd),
	.combout(\ALU|out[23]~122_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~122 .lut_mask = 16'hAEEA;
defparam \ALU|out[23]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~123 (
// Equation(s):
// \ALU|out[23]~123_combout  = (\ALU|out[23]~120_combout ) # ((\ALU|out[23]~122_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [23])))

	.dataa(\ALU|out[23]~120_combout ),
	.datab(\ALU|out[23]~122_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [23]),
	.cin(gnd),
	.combout(\ALU|out[23]~123_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~123 .lut_mask = 16'hFEEE;
defparam \ALU|out[23]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~124 (
// Equation(s):
// \ALU|out[23]~124_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[23]~118_combout ) # ((\ALU|out[23]~119_combout ) # (\ALU|out[23]~123_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|out[23]~118_combout ),
	.datac(\ALU|out[23]~119_combout ),
	.datad(\ALU|out[23]~123_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~124_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~124 .lut_mask = 16'hAAA8;
defparam \ALU|out[23]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~126 (
// Equation(s):
// \ALU|out[23]~126_combout  = (\ALU|ShiftLeft0~44_combout  & ((\ALU|out[21]~97_combout ) # ((\ALU|out[22]~87_combout  & \ALU|out[7]~125_combout )))) # (!\ALU|ShiftLeft0~44_combout  & (\ALU|out[22]~87_combout  & (\ALU|out[7]~125_combout )))

	.dataa(\ALU|ShiftLeft0~44_combout ),
	.datab(\ALU|out[22]~87_combout ),
	.datac(\ALU|out[7]~125_combout ),
	.datad(\ALU|out[21]~97_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~126_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~126 .lut_mask = 16'hEAC0;
defparam \ALU|out[23]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~51 (
// Equation(s):
// \ALU|ShiftLeft0~51_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~49_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~50_combout )))

	.dataa(\ALU|ShiftLeft0~49_combout ),
	.datab(\ALU|ShiftLeft0~50_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~51 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~128 (
// Equation(s):
// \ALU|out[23]~128_combout  = (\ALU|out[14]~127_combout  & ((\LATCH_busB|out [3] & (\ALU|ShiftLeft0~33_combout )) # (!\LATCH_busB|out [3] & ((\ALU|ShiftLeft0~51_combout )))))

	.dataa(\ALU|out[14]~127_combout ),
	.datab(\ALU|ShiftLeft0~33_combout ),
	.datac(\ALU|ShiftLeft0~51_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[23]~128_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~128 .lut_mask = 16'h88A0;
defparam \ALU|out[23]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~53 (
// Equation(s):
// \ALU|ShiftLeft0~53_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [22])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [23])))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~53 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~54 (
// Equation(s):
// \ALU|ShiftLeft0~54_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~52_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~53_combout )))

	.dataa(\ALU|ShiftLeft0~52_combout ),
	.datab(\ALU|ShiftLeft0~53_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~54 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~129 (
// Equation(s):
// \ALU|out[23]~129_combout  = (\ALU|out[14]~127_combout  & ((\LATCH_busB|out [3] & (\ALU|ShiftLeft0~36_combout )) # (!\LATCH_busB|out [3] & ((\ALU|ShiftLeft0~54_combout )))))

	.dataa(\ALU|out[14]~127_combout ),
	.datab(\ALU|ShiftLeft0~36_combout ),
	.datac(\ALU|ShiftLeft0~54_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[23]~129_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~129 .lut_mask = 16'h88A0;
defparam \ALU|out[23]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~130 (
// Equation(s):
// \ALU|out[23]~130_combout  = (\ALU|out[23]~126_combout ) # ((\LATCH_busB|out [2] & (\ALU|out[23]~128_combout )) # (!\LATCH_busB|out [2] & ((\ALU|out[23]~129_combout ))))

	.dataa(\ALU|out[23]~126_combout ),
	.datab(\ALU|out[23]~128_combout ),
	.datac(\ALU|out[23]~129_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[23]~130_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~130 .lut_mask = 16'hEEFA;
defparam \ALU|out[23]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~131 (
// Equation(s):
// \ALU|out[23]~131_combout  = (\LATCH_busA|out [23] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [23]))))

	.dataa(\LATCH_busA|out [23]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|out[23]~131_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~131 .lut_mask = 16'hA888;
defparam \ALU|out[23]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~132 (
// Equation(s):
// \ALU|out[23]~132_combout  = (\ALU|out[23]~131_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [23] $ (\LATCH_busB|out [23]))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\LATCH_busA|out [23]),
	.datac(\LATCH_busB|out [23]),
	.datad(\ALU|out[23]~131_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~132_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~132 .lut_mask = 16'hFF28;
defparam \ALU|out[23]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~133 (
// Equation(s):
// \ALU|out[23]~133_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [23]) # ((\ALU|Equal2~1_combout  & \ALU|out[7]~609_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal2~1_combout  & (\ALU|out[7]~609_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[7]~609_combout ),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|out[23]~133_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~133 .lut_mask = 16'hEAC0;
defparam \ALU|out[23]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~46 (
// Equation(s):
// \ALU|Add1~46_combout  = (\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & (!\ALU|Add1~45 )) # (!\LATCH_busA|out [23] & ((\ALU|Add1~45 ) # (GND))))) # (!\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & (\ALU|Add1~45  & VCC)) # (!\LATCH_busA|out [23] & 
// (!\ALU|Add1~45 ))))
// \ALU|Add1~47  = CARRY((\LATCH_busB|out [23] & ((!\ALU|Add1~45 ) # (!\LATCH_busA|out [23]))) # (!\LATCH_busB|out [23] & (!\LATCH_busA|out [23] & !\ALU|Add1~45 )))

	.dataa(\LATCH_busB|out [23]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~45 ),
	.combout(\ALU|Add1~46_combout ),
	.cout(\ALU|Add1~47 ));
// synopsys translate_off
defparam \ALU|Add1~46 .lut_mask = 16'h692B;
defparam \ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~134 (
// Equation(s):
// \ALU|out[23]~134_combout  = (\ALU|out[23]~133_combout ) # ((\ALU|Selector32~0_combout  & ((\ALU|Add1~46_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|out[23]~133_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add1~46_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[23]~134_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~134 .lut_mask = 16'hEAEE;
defparam \ALU|out[23]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~135 (
// Equation(s):
// \ALU|out[23]~135_combout  = (\ALU|out[17]~60_combout  & ((\ALU|out[23]~130_combout ) # ((\ALU|out[23]~132_combout ) # (\ALU|out[23]~134_combout ))))

	.dataa(\ALU|out[23]~130_combout ),
	.datab(\ALU|out[17]~60_combout ),
	.datac(\ALU|out[23]~132_combout ),
	.datad(\ALU|out[23]~134_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~135_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~135 .lut_mask = 16'hCCC8;
defparam \ALU|out[23]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~46 (
// Equation(s):
// \ALU|Add0~46_combout  = (\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & (\ALU|Add0~45  & VCC)) # (!\LATCH_busA|out [23] & (!\ALU|Add0~45 )))) # (!\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & (!\ALU|Add0~45 )) # (!\LATCH_busA|out [23] & ((\ALU|Add0~45 
// ) # (GND)))))
// \ALU|Add0~47  = CARRY((\LATCH_busB|out [23] & (!\LATCH_busA|out [23] & !\ALU|Add0~45 )) # (!\LATCH_busB|out [23] & ((!\ALU|Add0~45 ) # (!\LATCH_busA|out [23]))))

	.dataa(\LATCH_busB|out [23]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~45 ),
	.combout(\ALU|Add0~46_combout ),
	.cout(\ALU|Add0~47 ));
// synopsys translate_off
defparam \ALU|Add0~46 .lut_mask = 16'h9617;
defparam \ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~136 (
// Equation(s):
// \ALU|out[23]~136_combout  = (\ALU|out[23]~133_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [23] $ (\LATCH_busB|out [23]))))

	.dataa(\ALU|out[23]~133_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [23]),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|out[23]~136_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~136 .lut_mask = 16'hAEEA;
defparam \ALU|out[23]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~137 (
// Equation(s):
// \ALU|out[23]~137_combout  = (\ALU|out[23]~130_combout ) # ((\ALU|out[23]~131_combout ) # (\ALU|out[23]~136_combout ))

	.dataa(\ALU|out[23]~130_combout ),
	.datab(\ALU|out[23]~131_combout ),
	.datac(\ALU|out[23]~136_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[23]~137_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~137 .lut_mask = 16'hFEFE;
defparam \ALU|out[23]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~138 (
// Equation(s):
// \ALU|out[23]~138_combout  = (\ALU|Add0~46_combout ) # ((\LATCH_aluIn|aluCtrl_ [8]) # (\ALU|out[23]~137_combout ))

	.dataa(\ALU|Add0~46_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|out[23]~137_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[23]~138_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~138 .lut_mask = 16'hFEFE;
defparam \ALU|out[23]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[23]~139 (
// Equation(s):
// \ALU|out[23]~139_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[23]~124_combout ) # ((\ALU|out[23]~135_combout  & \ALU|out[23]~138_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[23]~124_combout ),
	.datac(\ALU|out[23]~135_combout ),
	.datad(\ALU|out[23]~138_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~139_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~139 .lut_mask = 16'hFEEE;
defparam \ALU|out[23]~139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[23] (
	.clk(\clk~input_o ),
	.d(\ALU|out[23]~139_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[23] .is_wysiwyg = "true";
defparam \LATCH_busC|out[23] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][23] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~0 (
// Equation(s):
// \REG_BANK|Mux40~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][23]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][23]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~1 (
// Equation(s):
// \REG_BANK|Mux40~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux40~0_combout  & ((\REG_BANK|banco[29][23]~q ))) # (!\REG_BANK|Mux40~0_combout  & (\REG_BANK|banco[25][23]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux40~0_combout ))))

	.dataa(\REG_BANK|banco[25][23]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux40~0_combout ),
	.datad(\REG_BANK|banco[29][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~2 (
// Equation(s):
// \REG_BANK|Mux40~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][23]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][23]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~3 (
// Equation(s):
// \REG_BANK|Mux40~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux40~2_combout  & ((\REG_BANK|banco[30][23]~q ))) # (!\REG_BANK|Mux40~2_combout  & (\REG_BANK|banco[22][23]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux40~2_combout ))))

	.dataa(\REG_BANK|banco[22][23]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux40~2_combout ),
	.datad(\REG_BANK|banco[30][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~4 (
// Equation(s):
// \REG_BANK|Mux40~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][23]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][23]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~5 (
// Equation(s):
// \REG_BANK|Mux40~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux40~4_combout  & ((\REG_BANK|banco[28][23]~q ))) # (!\REG_BANK|Mux40~4_combout  & (\REG_BANK|banco[20][23]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux40~4_combout ))))

	.dataa(\REG_BANK|banco[20][23]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux40~4_combout ),
	.datad(\REG_BANK|banco[28][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~6 (
// Equation(s):
// \REG_BANK|Mux40~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux40~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux40~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux40~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux40~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~7 (
// Equation(s):
// \REG_BANK|Mux40~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][23]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][23]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~8 (
// Equation(s):
// \REG_BANK|Mux40~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux40~7_combout  & ((\REG_BANK|banco[31][23]~q ))) # (!\REG_BANK|Mux40~7_combout  & (\REG_BANK|banco[27][23]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux40~7_combout ))))

	.dataa(\REG_BANK|banco[27][23]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux40~7_combout ),
	.datad(\REG_BANK|banco[31][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~9 (
// Equation(s):
// \REG_BANK|Mux40~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux40~6_combout  & ((\REG_BANK|Mux40~8_combout ))) # (!\REG_BANK|Mux40~6_combout  & (\REG_BANK|Mux40~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux40~6_combout ))))

	.dataa(\REG_BANK|Mux40~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux40~6_combout ),
	.datad(\REG_BANK|Mux40~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~10 (
// Equation(s):
// \REG_BANK|Mux40~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][23]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][23]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~11 (
// Equation(s):
// \REG_BANK|Mux40~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux40~10_combout  & ((\REG_BANK|banco[11][23]~q ))) # (!\REG_BANK|Mux40~10_combout  & (\REG_BANK|banco[9][23]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux40~10_combout ))))

	.dataa(\REG_BANK|banco[9][23]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux40~10_combout ),
	.datad(\REG_BANK|banco[11][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~12 (
// Equation(s):
// \REG_BANK|Mux40~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][23]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][23]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~13 (
// Equation(s):
// \REG_BANK|Mux40~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux40~12_combout  & ((\REG_BANK|banco[7][23]~q ))) # (!\REG_BANK|Mux40~12_combout  & (\REG_BANK|banco[6][23]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux40~12_combout ))))

	.dataa(\REG_BANK|banco[6][23]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux40~12_combout ),
	.datad(\REG_BANK|banco[7][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~14 (
// Equation(s):
// \REG_BANK|Mux40~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][23]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][23]~q ),
	.datac(\REG_BANK|banco[1][23]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~15 (
// Equation(s):
// \REG_BANK|Mux40~15_combout  = (\REG_BANK|Mux40~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][23]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux40~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][23]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~16 (
// Equation(s):
// \REG_BANK|Mux40~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux40~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux40~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux40~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux40~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~17 (
// Equation(s):
// \REG_BANK|Mux40~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][23]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][23]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~18 (
// Equation(s):
// \REG_BANK|Mux40~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux40~17_combout  & ((\REG_BANK|banco[15][23]~q ))) # (!\REG_BANK|Mux40~17_combout  & (\REG_BANK|banco[14][23]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux40~17_combout ))))

	.dataa(\REG_BANK|banco[14][23]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux40~17_combout ),
	.datad(\REG_BANK|banco[15][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~19 (
// Equation(s):
// \REG_BANK|Mux40~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux40~16_combout  & ((\REG_BANK|Mux40~18_combout ))) # (!\REG_BANK|Mux40~16_combout  & (\REG_BANK|Mux40~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux40~16_combout ))))

	.dataa(\REG_BANK|Mux40~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux40~16_combout ),
	.datad(\REG_BANK|Mux40~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux40~20 (
// Equation(s):
// \REG_BANK|Mux40~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux40~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux40~19_combout )))

	.dataa(\REG_BANK|Mux40~9_combout ),
	.datab(\REG_BANK|Mux40~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[23] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux40~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[23] .is_wysiwyg = "true";
defparam \LATCH_busB|out[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~48 (
// Equation(s):
// \ALU|Add1~48_combout  = ((\LATCH_busB|out [24] $ (\LATCH_busA|out [24] $ (\ALU|Add1~47 )))) # (GND)
// \ALU|Add1~49  = CARRY((\LATCH_busB|out [24] & (\LATCH_busA|out [24] & !\ALU|Add1~47 )) # (!\LATCH_busB|out [24] & ((\LATCH_busA|out [24]) # (!\ALU|Add1~47 ))))

	.dataa(\LATCH_busB|out [24]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~47 ),
	.combout(\ALU|Add1~48_combout ),
	.cout(\ALU|Add1~49 ));
// synopsys translate_off
defparam \ALU|Add1~48 .lut_mask = 16'h964D;
defparam \ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~262 (
// Equation(s):
// \ALU|out[24]~262_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busB|out [24] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busB|out [24]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[24]~262_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~262 .lut_mask = 16'h0080;
defparam \ALU|out[24]~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~263 (
// Equation(s):
// \ALU|out~263_combout  = \LATCH_busA|out [24] $ (\LATCH_busB|out [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [24]),
	.datad(\LATCH_busB|out [24]),
	.cin(gnd),
	.combout(\ALU|out~263_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~263 .lut_mask = 16'h0FF0;
defparam \ALU|out~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~264 (
// Equation(s):
// \ALU|out[24]~264_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~263_combout ) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight1~27_combout )))) # (!\ALU|Equal3~0_combout  & (\ALU|Equal2~1_combout  & (\ALU|ShiftRight1~27_combout )))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight1~27_combout ),
	.datad(\ALU|out~263_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~264_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~264 .lut_mask = 16'hEAC0;
defparam \ALU|out[24]~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~265 (
// Equation(s):
// \ALU|out[24]~265_combout  = (\LATCH_busA|out [24] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [24]))))

	.dataa(\LATCH_busA|out [24]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [24]),
	.cin(gnd),
	.combout(\ALU|out[24]~265_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~265 .lut_mask = 16'hA888;
defparam \ALU|out[24]~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~266 (
// Equation(s):
// \ALU|out[24]~266_combout  = (\ALU|Equal0~0_combout  & (\ALU|Equal0~3_combout  & (\ALU|Equal2~0_combout  & !\LATCH_busB|out [3])))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[24]~266_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~266 .lut_mask = 16'h0080;
defparam \ALU|out[24]~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~267 (
// Equation(s):
// \ALU|out[24]~267_combout  = (\LATCH_busB|out [4]) # ((\LATCH_busB|out [2] & !\LATCH_busB|out [3]))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busB|out [2]),
	.datac(gnd),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[24]~267_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~267 .lut_mask = 16'hAAEE;
defparam \ALU|out[24]~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~27 (
// Equation(s):
// \ALU|ShiftLeft0~27_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [23])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [24])))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~27 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~76 (
// Equation(s):
// \ALU|ShiftLeft0~76_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~24_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~27_combout )))

	.dataa(\ALU|ShiftLeft0~24_combout ),
	.datab(\ALU|ShiftLeft0~27_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~76 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~269 (
// Equation(s):
// \ALU|out[24]~269_combout  = (\ALU|out[24]~267_combout  & (((\ALU|out[24]~268_combout )))) # (!\ALU|out[24]~267_combout  & ((\ALU|out[24]~268_combout  & (\ALU|ShiftLeft0~75_combout )) # (!\ALU|out[24]~268_combout  & ((\ALU|ShiftLeft0~76_combout )))))

	.dataa(\ALU|out[24]~267_combout ),
	.datab(\ALU|ShiftLeft0~75_combout ),
	.datac(\ALU|out[24]~268_combout ),
	.datad(\ALU|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~269_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~269 .lut_mask = 16'hE5E0;
defparam \ALU|out[24]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~270 (
// Equation(s):
// \ALU|out[24]~270_combout  = (\ALU|out[24]~267_combout  & ((\ALU|out[24]~269_combout  & ((\ALU|ShiftLeft0~79_combout ))) # (!\ALU|out[24]~269_combout  & (\ALU|ShiftLeft0~63_combout )))) # (!\ALU|out[24]~267_combout  & (((\ALU|out[24]~269_combout ))))

	.dataa(\ALU|ShiftLeft0~63_combout ),
	.datab(\ALU|out[24]~267_combout ),
	.datac(\ALU|out[24]~269_combout ),
	.datad(\ALU|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~270_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~270 .lut_mask = 16'hF838;
defparam \ALU|out[24]~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~271 (
// Equation(s):
// \ALU|out[25]~271_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & !\ALU|out[24]~268_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|out[24]~268_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~271_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~271 .lut_mask = 16'h0080;
defparam \ALU|out[25]~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~272 (
// Equation(s):
// \ALU|out[24]~272_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[24]~270_combout ) # ((\ALU|ShiftRight0~11_combout  & \ALU|out[25]~271_combout )))) # (!\ALU|Equal0~4_combout  & (((\ALU|ShiftRight0~11_combout  & \ALU|out[25]~271_combout ))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[24]~270_combout ),
	.datac(\ALU|ShiftRight0~11_combout ),
	.datad(\ALU|out[25]~271_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~272_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~272 .lut_mask = 16'hF888;
defparam \ALU|out[24]~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~273 (
// Equation(s):
// \ALU|out[24]~273_combout  = (\ALU|out[24]~265_combout ) # ((\ALU|out[24]~272_combout ) # ((\ALU|ShiftRight0~11_combout  & \ALU|out[24]~266_combout )))

	.dataa(\ALU|out[24]~265_combout ),
	.datab(\ALU|ShiftRight0~11_combout ),
	.datac(\ALU|out[24]~266_combout ),
	.datad(\ALU|out[24]~272_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~273_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~273 .lut_mask = 16'hFFEA;
defparam \ALU|out[24]~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~274 (
// Equation(s):
// \ALU|out[24]~274_combout  = (\ALU|out[24]~262_combout ) # ((\ALU|out[24]~264_combout ) # (\ALU|out[24]~273_combout ))

	.dataa(\ALU|out[24]~262_combout ),
	.datab(\ALU|out[24]~264_combout ),
	.datac(\ALU|out[24]~273_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[24]~274_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~274 .lut_mask = 16'hFEFE;
defparam \ALU|out[24]~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~48 (
// Equation(s):
// \ALU|Add0~48_combout  = ((\LATCH_busB|out [24] $ (\LATCH_busA|out [24] $ (!\ALU|Add0~47 )))) # (GND)
// \ALU|Add0~49  = CARRY((\LATCH_busB|out [24] & ((\LATCH_busA|out [24]) # (!\ALU|Add0~47 ))) # (!\LATCH_busB|out [24] & (\LATCH_busA|out [24] & !\ALU|Add0~47 )))

	.dataa(\LATCH_busB|out [24]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~47 ),
	.combout(\ALU|Add0~48_combout ),
	.cout(\ALU|Add0~49 ));
// synopsys translate_off
defparam \ALU|Add0~48 .lut_mask = 16'h698E;
defparam \ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~275 (
// Equation(s):
// \ALU|out[24]~275_combout  = (\ALU|out[24]~262_combout ) # ((\ALU|Selector32~0_combout  & ((\ALU|Add0~48_combout ) # (\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|out[24]~262_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add0~48_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[24]~275_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~275 .lut_mask = 16'hEEEA;
defparam \ALU|out[24]~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~276 (
// Equation(s):
// \ALU|out[24]~276_combout  = (\ALU|out[24]~264_combout ) # ((\ALU|out[24]~275_combout ) # ((\ALU|ShiftRight0~11_combout  & \ALU|out[24]~266_combout )))

	.dataa(\ALU|ShiftRight0~11_combout ),
	.datab(\ALU|out[24]~266_combout ),
	.datac(\ALU|out[24]~264_combout ),
	.datad(\ALU|out[24]~275_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~276_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~276 .lut_mask = 16'hFFF8;
defparam \ALU|out[24]~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~277 (
// Equation(s):
// \ALU|out[24]~277_combout  = (\ALU|out[17]~60_combout  & ((\ALU|out[24]~265_combout ) # ((\ALU|out[24]~272_combout ) # (\ALU|out[24]~276_combout ))))

	.dataa(\ALU|out[24]~265_combout ),
	.datab(\ALU|out[24]~272_combout ),
	.datac(\ALU|out[17]~60_combout ),
	.datad(\ALU|out[24]~276_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~277_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~277 .lut_mask = 16'hF0E0;
defparam \ALU|out[24]~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~278 (
// Equation(s):
// \ALU|out[24]~278_combout  = (\ALU|out[24]~277_combout  & ((\ALU|Add1~48_combout ) # ((\ALU|out[24]~274_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Add1~48_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|out[24]~274_combout ),
	.datad(\ALU|out[24]~277_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~278_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~278 .lut_mask = 16'hFB00;
defparam \ALU|out[24]~278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[24] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [24]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[24] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~48 (
// Equation(s):
// \ALU|Add2~48_combout  = ((\LATCH_busA|out [24] $ (\LATCH_aluIn|imm_ [24] $ (!\ALU|Add2~47 )))) # (GND)
// \ALU|Add2~49  = CARRY((\LATCH_busA|out [24] & ((\LATCH_aluIn|imm_ [24]) # (!\ALU|Add2~47 ))) # (!\LATCH_busA|out [24] & (\LATCH_aluIn|imm_ [24] & !\ALU|Add2~47 )))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_aluIn|imm_ [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~47 ),
	.combout(\ALU|Add2~48_combout ),
	.cout(\ALU|Add2~49 ));
// synopsys translate_off
defparam \ALU|Add2~48 .lut_mask = 16'h698E;
defparam \ALU|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~614 (
// Equation(s):
// \ALU|out[24]~614_combout  = (!\LATCH_aluIn|imm_ [3] & ((\ALU|Equal2~1_combout ) # ((!\LATCH_aluIn|imm_ [4] & \ALU|Equal1~1_combout ))))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~614_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~614 .lut_mask = 16'h3130;
defparam \ALU|out[24]~614 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~280 (
// Equation(s):
// \ALU|out[24]~280_combout  = (\LATCH_aluIn|imm_ [4]) # ((\LATCH_aluIn|imm_ [2] & !\LATCH_aluIn|imm_ [3]))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[24]~280_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~280 .lut_mask = 16'hAAEE;
defparam \ALU|out[24]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~9 (
// Equation(s):
// \ALU|ShiftLeft1~9_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [23])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [24])))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~9 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~72 (
// Equation(s):
// \ALU|ShiftLeft1~72_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~7_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~9_combout )))

	.dataa(\ALU|ShiftLeft1~7_combout ),
	.datab(\ALU|ShiftLeft1~9_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~72 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~281 (
// Equation(s):
// \ALU|out[24]~281_combout  = (\ALU|out[24]~280_combout  & (((\ALU|out[24]~279_combout )))) # (!\ALU|out[24]~280_combout  & ((\ALU|out[24]~279_combout  & (\ALU|ShiftLeft1~71_combout )) # (!\ALU|out[24]~279_combout  & ((\ALU|ShiftLeft1~72_combout )))))

	.dataa(\ALU|out[24]~280_combout ),
	.datab(\ALU|ShiftLeft1~71_combout ),
	.datac(\ALU|out[24]~279_combout ),
	.datad(\ALU|ShiftLeft1~72_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~281_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~281 .lut_mask = 16'hE5E0;
defparam \ALU|out[24]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~282 (
// Equation(s):
// \ALU|out[24]~282_combout  = (\ALU|out[24]~280_combout  & ((\ALU|out[24]~281_combout  & ((\ALU|ShiftLeft1~74_combout ))) # (!\ALU|out[24]~281_combout  & (\ALU|ShiftLeft1~57_combout )))) # (!\ALU|out[24]~280_combout  & (((\ALU|out[24]~281_combout ))))

	.dataa(\ALU|ShiftLeft1~57_combout ),
	.datab(\ALU|out[24]~280_combout ),
	.datac(\ALU|out[24]~281_combout ),
	.datad(\ALU|ShiftLeft1~74_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~282_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~282 .lut_mask = 16'hF838;
defparam \ALU|out[24]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~283 (
// Equation(s):
// \ALU|out[24]~283_combout  = (\ALU|Equal0~4_combout  & \ALU|out[24]~282_combout )

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[24]~282_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[24]~283_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~283 .lut_mask = 16'h8888;
defparam \ALU|out[24]~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~284 (
// Equation(s):
// \ALU|out[24]~284_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & ((\LATCH_busA|out [24]) # (!\LATCH_aluIn|aluCtrl_ [0]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [24]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[24]~284_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~284 .lut_mask = 16'h8088;
defparam \ALU|out[24]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~285 (
// Equation(s):
// \ALU|out[24]~285_combout  = (\LATCH_aluIn|imm_ [24] & ((\ALU|out[24]~284_combout ) # ((\ALU|Equal3~0_combout  & !\LATCH_busA|out [24])))) # (!\LATCH_aluIn|imm_ [24] & (((\ALU|Equal3~0_combout  & \LATCH_busA|out [24]))))

	.dataa(\LATCH_aluIn|imm_ [24]),
	.datab(\ALU|out[24]~284_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\LATCH_busA|out [24]),
	.cin(gnd),
	.combout(\ALU|out[24]~285_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~285 .lut_mask = 16'hD8A8;
defparam \ALU|out[24]~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~286 (
// Equation(s):
// \ALU|out[24]~286_combout  = (\ALU|out[24]~283_combout ) # ((\ALU|out[24]~285_combout ) # ((\ALU|ShiftRight2~12_combout  & \ALU|out[24]~614_combout )))

	.dataa(\ALU|ShiftRight2~12_combout ),
	.datab(\ALU|out[24]~614_combout ),
	.datac(\ALU|out[24]~283_combout ),
	.datad(\ALU|out[24]~285_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~286_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~286 .lut_mask = 16'hFFF8;
defparam \ALU|out[24]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~287 (
// Equation(s):
// \ALU|out[24]~287_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busA|out [24] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [24]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[24]~287_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~287 .lut_mask = 16'h0080;
defparam \ALU|out[24]~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~615 (
// Equation(s):
// \ALU|out[24]~615_combout  = (\ALU|out[24]~287_combout ) # ((\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [3] & \ALU|Equal2~1_combout )))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|out[24]~287_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~615_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~615 .lut_mask = 16'hFF80;
defparam \ALU|out[24]~615 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~288 (
// Equation(s):
// \ALU|out[24]~288_combout  = (\ALU|out[24]~286_combout ) # ((\ALU|out[24]~615_combout ) # ((\ALU|Add2~48_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|Add2~48_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|out[24]~286_combout ),
	.datad(\ALU|out[24]~615_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~288_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~288 .lut_mask = 16'hFFF2;
defparam \ALU|out[24]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[24]~289 (
// Equation(s):
// \ALU|out[24]~289_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[24]~278_combout ) # ((\ALU|out[17]~44_combout  & \ALU|out[24]~288_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[24]~278_combout ),
	.datac(\ALU|out[17]~44_combout ),
	.datad(\ALU|out[24]~288_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~289_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~289 .lut_mask = 16'hFEEE;
defparam \ALU|out[24]~289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[24] (
	.clk(\clk~input_o ),
	.d(\ALU|out[24]~289_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[24] .is_wysiwyg = "true";
defparam \LATCH_busC|out[24] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][24] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~154 (
// Equation(s):
// \REG_BANK|outA[24]~154_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][24]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][24]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~154 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~155 (
// Equation(s):
// \REG_BANK|outA[24]~155_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[24]~154_combout  & ((\REG_BANK|banco[29][24]~q ))) # (!\REG_BANK|outA[24]~154_combout  & (\REG_BANK|banco[21][24]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[24]~154_combout ))))

	.dataa(\REG_BANK|banco[21][24]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[24]~154_combout ),
	.datad(\REG_BANK|banco[29][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~155 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~156 (
// Equation(s):
// \REG_BANK|outA[24]~156_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][24]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][24]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~156 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~157 (
// Equation(s):
// \REG_BANK|outA[24]~157_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[24]~156_combout  & ((\REG_BANK|banco[30][24]~q ))) # (!\REG_BANK|outA[24]~156_combout  & (\REG_BANK|banco[26][24]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[24]~156_combout ))))

	.dataa(\REG_BANK|banco[26][24]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[24]~156_combout ),
	.datad(\REG_BANK|banco[30][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~157 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~158 (
// Equation(s):
// \REG_BANK|outA[24]~158_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][24]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][24]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~158 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~159 (
// Equation(s):
// \REG_BANK|outA[24]~159_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[24]~158_combout  & ((\REG_BANK|banco[28][24]~q ))) # (!\REG_BANK|outA[24]~158_combout  & (\REG_BANK|banco[24][24]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[24]~158_combout ))))

	.dataa(\REG_BANK|banco[24][24]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[24]~158_combout ),
	.datad(\REG_BANK|banco[28][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~159 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~160 (
// Equation(s):
// \REG_BANK|outA[24]~160_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[24]~157_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[24]~159_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[24]~157_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[24]~159_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~160 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~161 (
// Equation(s):
// \REG_BANK|outA[24]~161_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][24]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][24]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~161 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~162 (
// Equation(s):
// \REG_BANK|outA[24]~162_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[24]~161_combout  & ((\REG_BANK|banco[31][24]~q ))) # (!\REG_BANK|outA[24]~161_combout  & (\REG_BANK|banco[23][24]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[24]~161_combout ))))

	.dataa(\REG_BANK|banco[23][24]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[24]~161_combout ),
	.datad(\REG_BANK|banco[31][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~162 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~163 (
// Equation(s):
// \REG_BANK|outA[24]~163_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[24]~160_combout  & ((\REG_BANK|outA[24]~162_combout ))) # (!\REG_BANK|outA[24]~160_combout  & (\REG_BANK|outA[24]~155_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[24]~160_combout ))))

	.dataa(\REG_BANK|outA[24]~155_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[24]~160_combout ),
	.datad(\REG_BANK|outA[24]~162_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~163 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~164 (
// Equation(s):
// \REG_BANK|outA[24]~164_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][24]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][24]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~164 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~165 (
// Equation(s):
// \REG_BANK|outA[24]~165_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[24]~164_combout  & ((\REG_BANK|banco[7][24]~q ))) # (!\REG_BANK|outA[24]~164_combout  & (\REG_BANK|banco[6][24]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[24]~164_combout 
// ))))

	.dataa(\REG_BANK|banco[6][24]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[24]~164_combout ),
	.datad(\REG_BANK|banco[7][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~165 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~166 (
// Equation(s):
// \REG_BANK|outA[24]~166_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][24]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][24]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~166 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~167 (
// Equation(s):
// \REG_BANK|outA[24]~167_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[24]~166_combout  & ((\REG_BANK|banco[11][24]~q ))) # (!\REG_BANK|outA[24]~166_combout  & (\REG_BANK|banco[9][24]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[24]~166_combout 
// ))))

	.dataa(\REG_BANK|banco[9][24]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[24]~166_combout ),
	.datad(\REG_BANK|banco[11][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~167 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~168 (
// Equation(s):
// \REG_BANK|outA[24]~168_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][24]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][24]~q ),
	.datac(\REG_BANK|banco[1][24]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~168 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~169 (
// Equation(s):
// \REG_BANK|outA[24]~169_combout  = (\REG_BANK|outA[24]~168_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][24]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[24]~168_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][24]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~169 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~170 (
// Equation(s):
// \REG_BANK|outA[24]~170_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[24]~167_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[24]~169_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[24]~167_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[24]~169_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~170 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~171 (
// Equation(s):
// \REG_BANK|outA[24]~171_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][24]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][24]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~171 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~172 (
// Equation(s):
// \REG_BANK|outA[24]~172_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[24]~171_combout  & ((\REG_BANK|banco[15][24]~q ))) # (!\REG_BANK|outA[24]~171_combout  & (\REG_BANK|banco[14][24]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[24]~171_combout ))))

	.dataa(\REG_BANK|banco[14][24]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[24]~171_combout ),
	.datad(\REG_BANK|banco[15][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~172 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~173 (
// Equation(s):
// \REG_BANK|outA[24]~173_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[24]~170_combout  & ((\REG_BANK|outA[24]~172_combout ))) # (!\REG_BANK|outA[24]~170_combout  & (\REG_BANK|outA[24]~165_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[24]~170_combout ))))

	.dataa(\REG_BANK|outA[24]~165_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[24]~170_combout ),
	.datad(\REG_BANK|outA[24]~172_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~173 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~174 (
// Equation(s):
// \REG_BANK|outA[24]~174_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[24]~163_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[24]~173_combout )))))

	.dataa(\REG_BANK|outA[24]~163_combout ),
	.datab(\REG_BANK|outA[24]~173_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~174 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[24]~175 (
// Equation(s):
// \REG_BANK|outA[24]~175_combout  = (\REG_BANK|outA[24]~174_combout ) # ((\IFU|pc [24] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[24]~174_combout ),
	.datab(\IFU|pc [24]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[24]~175 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[24] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[24]~175_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[24] .is_wysiwyg = "true";
defparam \LATCH_busA|out[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~7 (
// Equation(s):
// \ALU|ShiftRight2~7_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [24])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [23])))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~7 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~14 (
// Equation(s):
// \ALU|ShiftRight3~14_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~13_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight2~7_combout )))

	.dataa(\ALU|ShiftRight3~13_combout ),
	.datab(\ALU|ShiftRight2~7_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~14 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~367 (
// Equation(s):
// \ALU|out[11]~367_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~14_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~16_combout )))

	.dataa(\ALU|ShiftRight3~14_combout ),
	.datab(\ALU|ShiftRight3~16_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[11]~367_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~367 .lut_mask = 16'hAACC;
defparam \ALU|out[11]~367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~34 (
// Equation(s):
// \ALU|ShiftRight2~34_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~50_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~51_combout )))

	.dataa(\ALU|ShiftRight3~50_combout ),
	.datab(\ALU|ShiftRight3~51_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~34 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~368 (
// Equation(s):
// \ALU|out[11]~368_combout  = (\ALU|Selector47~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[11]~367_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~34_combout )))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|out[11]~367_combout ),
	.datac(\ALU|ShiftRight2~34_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[11]~368_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~368 .lut_mask = 16'h88A0;
defparam \ALU|out[11]~368 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~369 (
// Equation(s):
// \ALU|out[11]~369_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal1~1_combout  & (\ALU|ShiftRight2~6_combout  & !\LATCH_aluIn|imm_ [3])))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|ShiftRight2~6_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[11]~369_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~369 .lut_mask = 16'h0080;
defparam \ALU|out[11]~369 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~75 (
// Equation(s):
// \ALU|ShiftLeft1~75_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~30_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~34_combout )))))

	.dataa(\ALU|ShiftLeft1~30_combout ),
	.datab(\ALU|ShiftLeft1~34_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~75 .lut_mask = 16'h00AC;
defparam \ALU|ShiftLeft1~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~76 (
// Equation(s):
// \ALU|ShiftLeft1~76_combout  = (\ALU|ShiftLeft1~75_combout ) # ((\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~27_combout  & !\LATCH_aluIn|imm_ [2])))

	.dataa(\ALU|ShiftLeft1~75_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~27_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~76 .lut_mask = 16'hAAEA;
defparam \ALU|ShiftLeft1~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~370 (
// Equation(s):
// \ALU|out[11]~370_combout  = (\ALU|out[11]~368_combout ) # ((\ALU|out[11]~369_combout ) # ((\ALU|out[9]~183_combout  & \ALU|ShiftLeft1~76_combout )))

	.dataa(\ALU|out[11]~368_combout ),
	.datab(\ALU|out[11]~369_combout ),
	.datac(\ALU|out[9]~183_combout ),
	.datad(\ALU|ShiftLeft1~76_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~370_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~370 .lut_mask = 16'hFEEE;
defparam \ALU|out[11]~370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~371 (
// Equation(s):
// \ALU|out[11]~371_combout  = (\LATCH_aluIn|imm_ [11] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [11] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [11]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~371_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~371 .lut_mask = 16'hA888;
defparam \ALU|out[11]~371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~372 (
// Equation(s):
// \ALU|out~372_combout  = \LATCH_busA|out [11] $ (\LATCH_aluIn|imm_ [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [11]),
	.datad(\LATCH_aluIn|imm_ [11]),
	.cin(gnd),
	.combout(\ALU|out~372_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~372 .lut_mask = 16'h0FF0;
defparam \ALU|out~372 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~373 (
// Equation(s):
// \ALU|out[11]~373_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~372_combout ) # ((\ALU|Add2~22_combout  & !\ALU|out[17]~57_combout )))) # (!\ALU|Equal3~0_combout  & (((\ALU|Add2~22_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|out~372_combout ),
	.datac(\ALU|Add2~22_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~373_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~373 .lut_mask = 16'h88F8;
defparam \ALU|out[11]~373 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~374 (
// Equation(s):
// \ALU|out[11]~374_combout  = (\ALU|out[11]~371_combout ) # ((\ALU|out[11]~373_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [11])))

	.dataa(\ALU|out[11]~371_combout ),
	.datab(\ALU|out[11]~373_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [11]),
	.cin(gnd),
	.combout(\ALU|out[11]~374_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~374 .lut_mask = 16'hFEEE;
defparam \ALU|out[11]~374 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~616 (
// Equation(s):
// \ALU|out[11]~616_combout  = (\LATCH_aluIn|imm_ [3] & (((\LATCH_busA|out [31])))) # (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & ((\LATCH_busA|out [31]))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~12_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~12_combout ),
	.datad(\LATCH_busA|out [31]),
	.cin(gnd),
	.combout(\ALU|out[11]~616_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~616 .lut_mask = 16'hFE10;
defparam \ALU|out[11]~616 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~375 (
// Equation(s):
// \ALU|out[11]~375_combout  = (\ALU|out[11]~370_combout ) # ((\ALU|out[11]~374_combout ) # ((\ALU|out[9]~181_combout  & \ALU|out[11]~616_combout )))

	.dataa(\ALU|out[11]~370_combout ),
	.datab(\ALU|out[11]~374_combout ),
	.datac(\ALU|out[9]~181_combout ),
	.datad(\ALU|out[11]~616_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~375_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~375 .lut_mask = 16'hFEEE;
defparam \ALU|out[11]~375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~376 (
// Equation(s):
// \ALU|out[11]~376_combout  = (\ALU|out[9]~190_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftRight1~18_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~20_combout )))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|ShiftRight1~18_combout ),
	.datac(\ALU|ShiftRight1~20_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[11]~376_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~376 .lut_mask = 16'h88A0;
defparam \ALU|out[11]~376 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~5 (
// Equation(s):
// \ALU|ShiftRight0~5_combout  = (\LATCH_busB|out [2] & (\LATCH_busA|out [31] & (\ALU|ShiftLeft0~30_combout ))) # (!\LATCH_busB|out [2] & (((\ALU|ShiftRight1~16_combout ))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|ShiftLeft0~30_combout ),
	.datac(\ALU|ShiftRight1~16_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~5 .lut_mask = 16'h88F0;
defparam \ALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~377 (
// Equation(s):
// \ALU|out[11]~377_combout  = (\ALU|Equal1~1_combout  & (\LATCH_busB|out [4] & (\ALU|ShiftRight0~5_combout  & !\LATCH_busB|out [3])))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\LATCH_busB|out [4]),
	.datac(\ALU|ShiftRight0~5_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[11]~377_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~377 .lut_mask = 16'h0080;
defparam \ALU|out[11]~377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~80 (
// Equation(s):
// \ALU|ShiftLeft0~80_combout  = (\ALU|ShiftLeft0~43_combout  & ((\ALU|out[24]~65_combout ) # ((\ALU|ShiftLeft0~33_combout  & \ALU|ShiftLeft0~56_combout )))) # (!\ALU|ShiftLeft0~43_combout  & (\ALU|ShiftLeft0~33_combout  & (\ALU|ShiftLeft0~56_combout )))

	.dataa(\ALU|ShiftLeft0~43_combout ),
	.datab(\ALU|ShiftLeft0~33_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|out[24]~65_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~80 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~87 (
// Equation(s):
// \ALU|ShiftLeft0~87_combout  = (\ALU|ShiftLeft0~80_combout ) # ((\LATCH_busB|out [3] & (!\LATCH_busB|out [2] & \ALU|ShiftLeft0~40_combout )))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftLeft0~80_combout ),
	.datad(\ALU|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~87 .lut_mask = 16'hF2F0;
defparam \ALU|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~378 (
// Equation(s):
// \ALU|out[11]~378_combout  = (\ALU|out[11]~377_combout ) # ((\ALU|out[14]~127_combout  & \ALU|ShiftLeft0~87_combout ))

	.dataa(\ALU|out[11]~377_combout ),
	.datab(\ALU|out[14]~127_combout ),
	.datac(\ALU|ShiftLeft0~87_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[11]~378_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~378 .lut_mask = 16'hEAEA;
defparam \ALU|out[11]~378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~33 (
// Equation(s):
// \ALU|ShiftRight0~33_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight1~52_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~53_combout )))

	.dataa(\ALU|ShiftRight1~52_combout ),
	.datab(\ALU|ShiftRight1~53_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~33 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~379 (
// Equation(s):
// \ALU|out[11]~379_combout  = (\ALU|out[11]~376_combout ) # ((\ALU|out[11]~378_combout ) # ((\ALU|ShiftRight0~33_combout  & !\ALU|out[9]~191_combout )))

	.dataa(\ALU|out[11]~376_combout ),
	.datab(\ALU|out[11]~378_combout ),
	.datac(\ALU|ShiftRight0~33_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~379_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~379 .lut_mask = 16'hEEFE;
defparam \ALU|out[11]~379 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~380 (
// Equation(s):
// \ALU|out[11]~380_combout  = (\LATCH_busA|out [11] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [11]))))

	.dataa(\LATCH_busA|out [11]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|out[11]~380_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~380 .lut_mask = 16'hA888;
defparam \ALU|out[11]~380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~381 (
// Equation(s):
// \ALU|out[11]~381_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~22_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~22_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~22_combout ),
	.datac(\ALU|Add0~22_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[11]~381_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~381 .lut_mask = 16'h88A0;
defparam \ALU|out[11]~381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~382 (
// Equation(s):
// \ALU|out[11]~382_combout  = (\ALU|out[11]~381_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [11] $ (\LATCH_busB|out [11]))))

	.dataa(\ALU|out[11]~381_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [11]),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|out[11]~382_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~382 .lut_mask = 16'hAEEA;
defparam \ALU|out[11]~382 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~383 (
// Equation(s):
// \ALU|out[11]~383_combout  = (\ALU|out[11]~380_combout ) # ((\ALU|out[11]~382_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [11])))

	.dataa(\ALU|out[11]~380_combout ),
	.datab(\ALU|out[11]~382_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|out[11]~383_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~383 .lut_mask = 16'hFEEE;
defparam \ALU|out[11]~383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~617 (
// Equation(s):
// \ALU|out[11]~617_combout  = (\LATCH_busB|out [3] & (((\LATCH_busA|out [31])))) # (!\LATCH_busB|out [3] & ((\LATCH_busB|out [2] & ((\LATCH_busA|out [31]))) # (!\LATCH_busB|out [2] & (\ALU|ShiftRight1~16_combout ))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftRight1~16_combout ),
	.datad(\LATCH_busA|out [31]),
	.cin(gnd),
	.combout(\ALU|out[11]~617_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~617 .lut_mask = 16'hFE10;
defparam \ALU|out[11]~617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~384 (
// Equation(s):
// \ALU|out[11]~384_combout  = (\ALU|out[11]~379_combout ) # ((\ALU|out[11]~383_combout ) # ((\ALU|out[9]~197_combout  & \ALU|out[11]~617_combout )))

	.dataa(\ALU|out[11]~379_combout ),
	.datab(\ALU|out[11]~383_combout ),
	.datac(\ALU|out[9]~197_combout ),
	.datad(\ALU|out[11]~617_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~384_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~384 .lut_mask = 16'hFEEE;
defparam \ALU|out[11]~384 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[11]~385 (
// Equation(s):
// \ALU|out[11]~385_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|out[11]~375_combout )) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[11]~384_combout )))

	.dataa(\ALU|out[11]~375_combout ),
	.datab(\ALU|out[11]~384_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[11]~385_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~385 .lut_mask = 16'hAACC;
defparam \ALU|out[11]~385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[11] (
	.clk(\clk~input_o ),
	.d(\ALU|out[11]~385_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[11] .is_wysiwyg = "true";
defparam \LATCH_busC|out[11] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][11] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~440 (
// Equation(s):
// \REG_BANK|outA[11]~440_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][11]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][11]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~440 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~441 (
// Equation(s):
// \REG_BANK|outA[11]~441_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[11]~440_combout  & ((\REG_BANK|banco[29][11]~q ))) # (!\REG_BANK|outA[11]~440_combout  & (\REG_BANK|banco[25][11]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[11]~440_combout ))))

	.dataa(\REG_BANK|banco[25][11]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[11]~440_combout ),
	.datad(\REG_BANK|banco[29][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~441 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~442 (
// Equation(s):
// \REG_BANK|outA[11]~442_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][11]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][11]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~442 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~443 (
// Equation(s):
// \REG_BANK|outA[11]~443_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[11]~442_combout  & ((\REG_BANK|banco[30][11]~q ))) # (!\REG_BANK|outA[11]~442_combout  & (\REG_BANK|banco[22][11]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[11]~442_combout ))))

	.dataa(\REG_BANK|banco[22][11]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[11]~442_combout ),
	.datad(\REG_BANK|banco[30][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~443 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~444 (
// Equation(s):
// \REG_BANK|outA[11]~444_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][11]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][11]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~444 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~445 (
// Equation(s):
// \REG_BANK|outA[11]~445_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[11]~444_combout  & ((\REG_BANK|banco[28][11]~q ))) # (!\REG_BANK|outA[11]~444_combout  & (\REG_BANK|banco[20][11]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[11]~444_combout ))))

	.dataa(\REG_BANK|banco[20][11]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[11]~444_combout ),
	.datad(\REG_BANK|banco[28][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~445 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~446 (
// Equation(s):
// \REG_BANK|outA[11]~446_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[11]~443_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[11]~445_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[11]~443_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[11]~445_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~446 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~447 (
// Equation(s):
// \REG_BANK|outA[11]~447_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][11]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][11]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~447 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~448 (
// Equation(s):
// \REG_BANK|outA[11]~448_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[11]~447_combout  & ((\REG_BANK|banco[31][11]~q ))) # (!\REG_BANK|outA[11]~447_combout  & (\REG_BANK|banco[27][11]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[11]~447_combout ))))

	.dataa(\REG_BANK|banco[27][11]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[11]~447_combout ),
	.datad(\REG_BANK|banco[31][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~448 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~449 (
// Equation(s):
// \REG_BANK|outA[11]~449_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[11]~446_combout  & ((\REG_BANK|outA[11]~448_combout ))) # (!\REG_BANK|outA[11]~446_combout  & (\REG_BANK|outA[11]~441_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[11]~446_combout ))))

	.dataa(\REG_BANK|outA[11]~441_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[11]~446_combout ),
	.datad(\REG_BANK|outA[11]~448_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~449 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~450 (
// Equation(s):
// \REG_BANK|outA[11]~450_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][11]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][11]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~450_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~450 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~451 (
// Equation(s):
// \REG_BANK|outA[11]~451_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[11]~450_combout  & ((\REG_BANK|banco[11][11]~q ))) # (!\REG_BANK|outA[11]~450_combout  & (\REG_BANK|banco[9][11]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[11]~450_combout 
// ))))

	.dataa(\REG_BANK|banco[9][11]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[11]~450_combout ),
	.datad(\REG_BANK|banco[11][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~451_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~451 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~451 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~452 (
// Equation(s):
// \REG_BANK|outA[11]~452_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][11]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][11]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~452_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~452 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~452 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~453 (
// Equation(s):
// \REG_BANK|outA[11]~453_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[11]~452_combout  & ((\REG_BANK|banco[7][11]~q ))) # (!\REG_BANK|outA[11]~452_combout  & (\REG_BANK|banco[6][11]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[11]~452_combout 
// ))))

	.dataa(\REG_BANK|banco[6][11]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[11]~452_combout ),
	.datad(\REG_BANK|banco[7][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~453_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~453 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~454 (
// Equation(s):
// \REG_BANK|outA[11]~454_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][11]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][11]~q ),
	.datac(\REG_BANK|banco[1][11]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~454_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~454 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[11]~454 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~455 (
// Equation(s):
// \REG_BANK|outA[11]~455_combout  = (\REG_BANK|outA[11]~454_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][11]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[11]~454_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][11]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~455_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~455 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[11]~455 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~456 (
// Equation(s):
// \REG_BANK|outA[11]~456_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[11]~453_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[11]~455_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[11]~453_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[11]~455_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~456_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~456 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~457 (
// Equation(s):
// \REG_BANK|outA[11]~457_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][11]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][11]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~457_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~457 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[11]~457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~458 (
// Equation(s):
// \REG_BANK|outA[11]~458_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[11]~457_combout  & ((\REG_BANK|banco[15][11]~q ))) # (!\REG_BANK|outA[11]~457_combout  & (\REG_BANK|banco[14][11]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[11]~457_combout ))))

	.dataa(\REG_BANK|banco[14][11]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[11]~457_combout ),
	.datad(\REG_BANK|banco[15][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~458_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~458 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~458 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~459 (
// Equation(s):
// \REG_BANK|outA[11]~459_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[11]~456_combout  & ((\REG_BANK|outA[11]~458_combout ))) # (!\REG_BANK|outA[11]~456_combout  & (\REG_BANK|outA[11]~451_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[11]~456_combout ))))

	.dataa(\REG_BANK|outA[11]~451_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[11]~456_combout ),
	.datad(\REG_BANK|outA[11]~458_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~459_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~459 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[11]~459 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~460 (
// Equation(s):
// \REG_BANK|outA[11]~460_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[11]~449_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[11]~459_combout )))))

	.dataa(\REG_BANK|outA[11]~449_combout ),
	.datab(\REG_BANK|outA[11]~459_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~460_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~460 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[11]~460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[11]~461 (
// Equation(s):
// \REG_BANK|outA[11]~461_combout  = (\REG_BANK|outA[11]~460_combout ) # ((\IFU|pc [11] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[11]~460_combout ),
	.datab(\IFU|pc [11]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[11]~461_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[11]~461 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[11]~461 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[11] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[11]~461_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[11] .is_wysiwyg = "true";
defparam \LATCH_busA|out[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~21 (
// Equation(s):
// \ALU|ShiftLeft1~21_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [11])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [12])))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~21 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~23 (
// Equation(s):
// \ALU|ShiftLeft1~23_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~21_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~22_combout )))

	.dataa(\ALU|ShiftLeft1~21_combout ),
	.datab(\ALU|ShiftLeft1~22_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~23 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~49 (
// Equation(s):
// \ALU|ShiftLeft1~49_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~23_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~5_combout )))

	.dataa(\ALU|ShiftLeft1~23_combout ),
	.datab(\ALU|ShiftLeft1~5_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~49 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~47 (
// Equation(s):
// \ALU|out[18]~47_combout  = (\ALU|ShiftRight2~3_combout  & ((\ALU|out[18]~45_combout ) # ((\ALU|ShiftLeft1~49_combout  & !\ALU|out[17]~46_combout )))) # (!\ALU|ShiftRight2~3_combout  & (((\ALU|ShiftLeft1~49_combout  & !\ALU|out[17]~46_combout ))))

	.dataa(\ALU|ShiftRight2~3_combout ),
	.datab(\ALU|out[18]~45_combout ),
	.datac(\ALU|ShiftLeft1~49_combout ),
	.datad(\ALU|out[17]~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~47 .lut_mask = 16'h88F8;
defparam \ALU|out[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~48 (
// Equation(s):
// \ALU|out[18]~48_combout  = (\LATCH_aluIn|imm_ [18] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [18] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [18]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [18]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~48 .lut_mask = 16'hA888;
defparam \ALU|out[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~50 (
// Equation(s):
// \ALU|out[18]~50_combout  = (\ALU|out[18]~47_combout ) # ((\ALU|out[18]~48_combout ) # ((\ALU|out[17]~49_combout  & \ALU|ShiftRight3~7_combout )))

	.dataa(\ALU|out[18]~47_combout ),
	.datab(\ALU|out[18]~48_combout ),
	.datac(\ALU|out[17]~49_combout ),
	.datad(\ALU|ShiftRight3~7_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~50 .lut_mask = 16'hFEEE;
defparam \ALU|out[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~52 (
// Equation(s):
// \ALU|out[18]~52_combout  = (\ALU|out[17]~51_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~16_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~20_combout )))))

	.dataa(\ALU|out[17]~51_combout ),
	.datab(\ALU|ShiftLeft1~16_combout ),
	.datac(\ALU|ShiftLeft1~20_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~52 .lut_mask = 16'h88A0;
defparam \ALU|out[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~53 (
// Equation(s):
// \ALU|out[18]~53_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~4_combout  & (\ALU|ShiftLeft1~2_combout  & \ALU|ShiftLeft1~13_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~53 .lut_mask = 16'h8000;
defparam \ALU|out[18]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~54 (
// Equation(s):
// \ALU|out[18]~54_combout  = (\ALU|out[18]~52_combout ) # ((\ALU|out[18]~53_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [18])))

	.dataa(\ALU|out[18]~52_combout ),
	.datab(\ALU|out[18]~53_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [18]),
	.cin(gnd),
	.combout(\ALU|out[18]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~54 .lut_mask = 16'hFEEE;
defparam \ALU|out[18]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~55 (
// Equation(s):
// \ALU|out[18]~55_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|Equal2~1_combout  & \ALU|ShiftRight3~9_combout ))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~55 .lut_mask = 16'h8080;
defparam \ALU|out[18]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~56 (
// Equation(s):
// \ALU|out[18]~56_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [18] $ (\LATCH_aluIn|imm_ [18]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [18]),
	.datad(\LATCH_aluIn|imm_ [18]),
	.cin(gnd),
	.combout(\ALU|out[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~56 .lut_mask = 16'h0880;
defparam \ALU|out[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~58 (
// Equation(s):
// \ALU|out[18]~58_combout  = (\ALU|out[18]~55_combout ) # ((\ALU|out[18]~56_combout ) # ((\ALU|Add2~36_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[18]~55_combout ),
	.datab(\ALU|out[18]~56_combout ),
	.datac(\ALU|Add2~36_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~58 .lut_mask = 16'hEEFE;
defparam \ALU|out[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~59 (
// Equation(s):
// \ALU|out[18]~59_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[18]~50_combout ) # ((\ALU|out[18]~54_combout ) # (\ALU|out[18]~58_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|out[18]~50_combout ),
	.datac(\ALU|out[18]~54_combout ),
	.datad(\ALU|out[18]~58_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~59 .lut_mask = 16'hAAA8;
defparam \ALU|out[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~55 (
// Equation(s):
// \ALU|ShiftLeft0~55_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~11_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~22_combout )))

	.dataa(\ALU|ShiftLeft0~11_combout ),
	.datab(\ALU|ShiftLeft0~22_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~55 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~62 (
// Equation(s):
// \ALU|out[18]~62_combout  = (\ALU|Selector15~0_combout  & ((\ALU|ShiftLeft0~55_combout ) # ((\ALU|out[17]~61_combout  & \ALU|ShiftRight0~2_combout )))) # (!\ALU|Selector15~0_combout  & (\ALU|out[17]~61_combout  & (\ALU|ShiftRight0~2_combout )))

	.dataa(\ALU|Selector15~0_combout ),
	.datab(\ALU|out[17]~61_combout ),
	.datac(\ALU|ShiftRight0~2_combout ),
	.datad(\ALU|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~62 .lut_mask = 16'hEAC0;
defparam \ALU|out[18]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~63 (
// Equation(s):
// \ALU|out[18]~63_combout  = (\LATCH_busA|out [18] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [18]))))

	.dataa(\LATCH_busA|out [18]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [18]),
	.cin(gnd),
	.combout(\ALU|out[18]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~63 .lut_mask = 16'hA888;
defparam \ALU|out[18]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~66 (
// Equation(s):
// \ALU|out[18]~66_combout  = (\ALU|out[18]~62_combout ) # ((\ALU|out[18]~63_combout ) # ((\ALU|out[17]~64_combout  & \ALU|ShiftRight1~11_combout )))

	.dataa(\ALU|out[18]~62_combout ),
	.datab(\ALU|out[18]~63_combout ),
	.datac(\ALU|out[17]~64_combout ),
	.datad(\ALU|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~66 .lut_mask = 16'hFEEE;
defparam \ALU|out[18]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~68 (
// Equation(s):
// \ALU|out[18]~68_combout  = (\ALU|out[17]~67_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftLeft0~17_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~8_combout )))))

	.dataa(\ALU|out[17]~67_combout ),
	.datab(\ALU|ShiftLeft0~17_combout ),
	.datac(\ALU|ShiftLeft0~8_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~68 .lut_mask = 16'h88A0;
defparam \ALU|out[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~69 (
// Equation(s):
// \ALU|out[18]~69_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [18]) # ((\ALU|out[17]~36_combout  & \ALU|out[18]~608_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|out[17]~36_combout  & (\ALU|out[18]~608_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[17]~36_combout ),
	.datac(\ALU|out[18]~608_combout ),
	.datad(\LATCH_busB|out [18]),
	.cin(gnd),
	.combout(\ALU|out[18]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~69 .lut_mask = 16'hEAC0;
defparam \ALU|out[18]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~70 (
// Equation(s):
// \ALU|out[18]~70_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~36_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~36_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~36_combout ),
	.datac(\ALU|Add0~36_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~70 .lut_mask = 16'h88A0;
defparam \ALU|out[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~71 (
// Equation(s):
// \ALU|out[18]~71_combout  = (\ALU|out[18]~70_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [18] $ (\LATCH_busB|out [18]))))

	.dataa(\ALU|out[18]~70_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [18]),
	.datad(\LATCH_busB|out [18]),
	.cin(gnd),
	.combout(\ALU|out[18]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~71 .lut_mask = 16'hAEEA;
defparam \ALU|out[18]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~72 (
// Equation(s):
// \ALU|out[18]~72_combout  = (\ALU|out[18]~71_combout ) # ((\ALU|Equal2~1_combout  & (\LATCH_busB|out [3] & \ALU|ShiftRight1~13_combout )))

	.dataa(\ALU|out[18]~71_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\ALU|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~72 .lut_mask = 16'hEAAA;
defparam \ALU|out[18]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~73 (
// Equation(s):
// \ALU|out[18]~73_combout  = (\ALU|out[18]~66_combout ) # ((\ALU|out[18]~68_combout ) # ((\ALU|out[18]~69_combout ) # (\ALU|out[18]~72_combout )))

	.dataa(\ALU|out[18]~66_combout ),
	.datab(\ALU|out[18]~68_combout ),
	.datac(\ALU|out[18]~69_combout ),
	.datad(\ALU|out[18]~72_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~73 .lut_mask = 16'hFFFE;
defparam \ALU|out[18]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[18]~74 (
// Equation(s):
// \ALU|out[18]~74_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[18]~59_combout ) # ((\ALU|out[17]~60_combout  & \ALU|out[18]~73_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[18]~59_combout ),
	.datac(\ALU|out[17]~60_combout ),
	.datad(\ALU|out[18]~73_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~74 .lut_mask = 16'hFEEE;
defparam \ALU|out[18]~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[18] (
	.clk(\clk~input_o ),
	.d(\ALU|out[18]~74_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[18] .is_wysiwyg = "true";
defparam \LATCH_busC|out[18] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][18] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~286 (
// Equation(s):
// \REG_BANK|outA[18]~286_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][18]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][18]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~286 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~287 (
// Equation(s):
// \REG_BANK|outA[18]~287_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[18]~286_combout  & ((\REG_BANK|banco[29][18]~q ))) # (!\REG_BANK|outA[18]~286_combout  & (\REG_BANK|banco[21][18]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[18]~286_combout ))))

	.dataa(\REG_BANK|banco[21][18]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[18]~286_combout ),
	.datad(\REG_BANK|banco[29][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~287 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~288 (
// Equation(s):
// \REG_BANK|outA[18]~288_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][18]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][18]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~288 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~289 (
// Equation(s):
// \REG_BANK|outA[18]~289_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[18]~288_combout  & ((\REG_BANK|banco[30][18]~q ))) # (!\REG_BANK|outA[18]~288_combout  & (\REG_BANK|banco[26][18]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[18]~288_combout ))))

	.dataa(\REG_BANK|banco[26][18]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[18]~288_combout ),
	.datad(\REG_BANK|banco[30][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~289 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~290 (
// Equation(s):
// \REG_BANK|outA[18]~290_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][18]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][18]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~290 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~291 (
// Equation(s):
// \REG_BANK|outA[18]~291_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[18]~290_combout  & ((\REG_BANK|banco[28][18]~q ))) # (!\REG_BANK|outA[18]~290_combout  & (\REG_BANK|banco[24][18]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[18]~290_combout ))))

	.dataa(\REG_BANK|banco[24][18]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[18]~290_combout ),
	.datad(\REG_BANK|banco[28][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~291 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~292 (
// Equation(s):
// \REG_BANK|outA[18]~292_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[18]~289_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[18]~291_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[18]~289_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[18]~291_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~292 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~293 (
// Equation(s):
// \REG_BANK|outA[18]~293_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][18]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][18]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~293 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~294 (
// Equation(s):
// \REG_BANK|outA[18]~294_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[18]~293_combout  & ((\REG_BANK|banco[31][18]~q ))) # (!\REG_BANK|outA[18]~293_combout  & (\REG_BANK|banco[23][18]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[18]~293_combout ))))

	.dataa(\REG_BANK|banco[23][18]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[18]~293_combout ),
	.datad(\REG_BANK|banco[31][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~294_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~294 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~295 (
// Equation(s):
// \REG_BANK|outA[18]~295_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[18]~292_combout  & ((\REG_BANK|outA[18]~294_combout ))) # (!\REG_BANK|outA[18]~292_combout  & (\REG_BANK|outA[18]~287_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[18]~292_combout ))))

	.dataa(\REG_BANK|outA[18]~287_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[18]~292_combout ),
	.datad(\REG_BANK|outA[18]~294_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~295 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~296 (
// Equation(s):
// \REG_BANK|outA[18]~296_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][18]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][18]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~296 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~297 (
// Equation(s):
// \REG_BANK|outA[18]~297_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[18]~296_combout  & ((\REG_BANK|banco[7][18]~q ))) # (!\REG_BANK|outA[18]~296_combout  & (\REG_BANK|banco[6][18]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[18]~296_combout 
// ))))

	.dataa(\REG_BANK|banco[6][18]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[18]~296_combout ),
	.datad(\REG_BANK|banco[7][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~297 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~298 (
// Equation(s):
// \REG_BANK|outA[18]~298_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][18]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][18]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~298 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~299 (
// Equation(s):
// \REG_BANK|outA[18]~299_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[18]~298_combout  & ((\REG_BANK|banco[11][18]~q ))) # (!\REG_BANK|outA[18]~298_combout  & (\REG_BANK|banco[9][18]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[18]~298_combout 
// ))))

	.dataa(\REG_BANK|banco[9][18]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[18]~298_combout ),
	.datad(\REG_BANK|banco[11][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~299 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~300 (
// Equation(s):
// \REG_BANK|outA[18]~300_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][18]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][18]~q ),
	.datac(\REG_BANK|banco[1][18]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~300 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~301 (
// Equation(s):
// \REG_BANK|outA[18]~301_combout  = (\REG_BANK|outA[18]~300_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][18]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[18]~300_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][18]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~301 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~302 (
// Equation(s):
// \REG_BANK|outA[18]~302_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[18]~299_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[18]~301_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[18]~299_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[18]~301_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~302 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~303 (
// Equation(s):
// \REG_BANK|outA[18]~303_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][18]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][18]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~303_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~303 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[18]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~304 (
// Equation(s):
// \REG_BANK|outA[18]~304_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[18]~303_combout  & ((\REG_BANK|banco[15][18]~q ))) # (!\REG_BANK|outA[18]~303_combout  & (\REG_BANK|banco[14][18]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[18]~303_combout ))))

	.dataa(\REG_BANK|banco[14][18]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[18]~303_combout ),
	.datad(\REG_BANK|banco[15][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~304_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~304 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~305 (
// Equation(s):
// \REG_BANK|outA[18]~305_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[18]~302_combout  & ((\REG_BANK|outA[18]~304_combout ))) # (!\REG_BANK|outA[18]~302_combout  & (\REG_BANK|outA[18]~297_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[18]~302_combout ))))

	.dataa(\REG_BANK|outA[18]~297_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[18]~302_combout ),
	.datad(\REG_BANK|outA[18]~304_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~305_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~305 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[18]~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~306 (
// Equation(s):
// \REG_BANK|outA[18]~306_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[18]~295_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[18]~305_combout )))))

	.dataa(\REG_BANK|outA[18]~295_combout ),
	.datab(\REG_BANK|outA[18]~305_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~306_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~306 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[18]~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[18]~307 (
// Equation(s):
// \REG_BANK|outA[18]~307_combout  = (\REG_BANK|outA[18]~306_combout ) # ((\IFU|pc [18] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[18]~306_combout ),
	.datab(\IFU|pc [18]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[18]~307_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[18]~307 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[18]~307 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[18] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[18]~307_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[18] .is_wysiwyg = "true";
defparam \LATCH_busA|out[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~44 (
// Equation(s):
// \ALU|ShiftLeft1~44_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [18])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [19])))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~44 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~67 (
// Equation(s):
// \ALU|ShiftLeft1~67_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~44_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~46_combout )))

	.dataa(\ALU|ShiftLeft1~44_combout ),
	.datab(\ALU|ShiftLeft1~46_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~67 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~40 (
// Equation(s):
// \ALU|ShiftLeft1~40_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [24])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [25])))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_busA|out [25]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~40 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~82 (
// Equation(s):
// \ALU|ShiftLeft1~82_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~47_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~40_combout )))

	.dataa(\ALU|ShiftLeft1~47_combout ),
	.datab(\ALU|ShiftLeft1~40_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~82 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~528 (
// Equation(s):
// \ALU|out[25]~528_combout  = (\ALU|out[24]~280_combout  & (((\ALU|out[24]~279_combout )))) # (!\ALU|out[24]~280_combout  & ((\ALU|out[24]~279_combout  & (\ALU|ShiftLeft1~63_combout )) # (!\ALU|out[24]~279_combout  & ((\ALU|ShiftLeft1~82_combout )))))

	.dataa(\ALU|out[24]~280_combout ),
	.datab(\ALU|ShiftLeft1~63_combout ),
	.datac(\ALU|out[24]~279_combout ),
	.datad(\ALU|ShiftLeft1~82_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~528_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~528 .lut_mask = 16'hE5E0;
defparam \ALU|out[25]~528 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~529 (
// Equation(s):
// \ALU|out[25]~529_combout  = (\ALU|out[24]~280_combout  & ((\ALU|out[25]~528_combout  & ((\ALU|ShiftLeft1~78_combout ))) # (!\ALU|out[25]~528_combout  & (\ALU|ShiftLeft1~67_combout )))) # (!\ALU|out[24]~280_combout  & (((\ALU|out[25]~528_combout ))))

	.dataa(\ALU|ShiftLeft1~67_combout ),
	.datab(\ALU|out[24]~280_combout ),
	.datac(\ALU|out[25]~528_combout ),
	.datad(\ALU|ShiftLeft1~78_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~529_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~529 .lut_mask = 16'hF838;
defparam \ALU|out[25]~529 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~530 (
// Equation(s):
// \ALU|out[25]~530_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~5_combout  & (\ALU|out[25]~529_combout  & !\LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\ALU|out[25]~529_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|out[25]~530_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~530 .lut_mask = 16'h0080;
defparam \ALU|out[25]~530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~50 (
// Equation(s):
// \ALU|Add2~50_combout  = (\LATCH_busA|out [25] & ((\LATCH_aluIn|imm_ [25] & (\ALU|Add2~49  & VCC)) # (!\LATCH_aluIn|imm_ [25] & (!\ALU|Add2~49 )))) # (!\LATCH_busA|out [25] & ((\LATCH_aluIn|imm_ [25] & (!\ALU|Add2~49 )) # (!\LATCH_aluIn|imm_ [25] & 
// ((\ALU|Add2~49 ) # (GND)))))
// \ALU|Add2~51  = CARRY((\LATCH_busA|out [25] & (!\LATCH_aluIn|imm_ [25] & !\ALU|Add2~49 )) # (!\LATCH_busA|out [25] & ((!\ALU|Add2~49 ) # (!\LATCH_aluIn|imm_ [25]))))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_aluIn|imm_ [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~49 ),
	.combout(\ALU|Add2~50_combout ),
	.cout(\ALU|Add2~51 ));
// synopsys translate_off
defparam \ALU|Add2~50 .lut_mask = 16'h9617;
defparam \ALU|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~531 (
// Equation(s):
// \ALU|out[25]~531_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight3~29_combout )))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\ALU|ShiftRight3~29_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[25]~531_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~531 .lut_mask = 16'h88A0;
defparam \ALU|out[25]~531 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~532 (
// Equation(s):
// \ALU|out[25]~532_combout  = (\LATCH_busA|out [25] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal3~0_combout  & !\LATCH_aluIn|imm_ [25])))) # (!\LATCH_busA|out [25] & (\ALU|Equal3~0_combout  & (\LATCH_aluIn|imm_ [25])))

	.dataa(\LATCH_busA|out [25]),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_aluIn|imm_ [25]),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~532_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~532 .lut_mask = 16'hEA48;
defparam \ALU|out[25]~532 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~533 (
// Equation(s):
// \ALU|out[25]~533_combout  = (\ALU|out[25]~531_combout ) # ((\ALU|out[25]~532_combout ) # ((\ALU|Add2~50_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|Add2~50_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|out[25]~531_combout ),
	.datad(\ALU|out[25]~532_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~533_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~533 .lut_mask = 16'hFFF2;
defparam \ALU|out[25]~533 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~534 (
// Equation(s):
// \ALU|out[25]~534_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[25]~527_combout ) # ((\ALU|out[25]~530_combout ) # (\ALU|out[25]~533_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|out[25]~527_combout ),
	.datac(\ALU|out[25]~530_combout ),
	.datad(\ALU|out[25]~533_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~534_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~534 .lut_mask = 16'hAAA8;
defparam \ALU|out[25]~534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~0 (
// Equation(s):
// \REG_BANK|Mux38~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][25]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][25]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~1 (
// Equation(s):
// \REG_BANK|Mux38~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux38~0_combout  & ((\REG_BANK|banco[29][25]~q ))) # (!\REG_BANK|Mux38~0_combout  & (\REG_BANK|banco[25][25]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux38~0_combout ))))

	.dataa(\REG_BANK|banco[25][25]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux38~0_combout ),
	.datad(\REG_BANK|banco[29][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~2 (
// Equation(s):
// \REG_BANK|Mux38~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][25]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][25]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~3 (
// Equation(s):
// \REG_BANK|Mux38~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux38~2_combout  & ((\REG_BANK|banco[30][25]~q ))) # (!\REG_BANK|Mux38~2_combout  & (\REG_BANK|banco[22][25]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux38~2_combout ))))

	.dataa(\REG_BANK|banco[22][25]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux38~2_combout ),
	.datad(\REG_BANK|banco[30][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~4 (
// Equation(s):
// \REG_BANK|Mux38~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][25]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][25]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~5 (
// Equation(s):
// \REG_BANK|Mux38~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux38~4_combout  & ((\REG_BANK|banco[28][25]~q ))) # (!\REG_BANK|Mux38~4_combout  & (\REG_BANK|banco[20][25]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux38~4_combout ))))

	.dataa(\REG_BANK|banco[20][25]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux38~4_combout ),
	.datad(\REG_BANK|banco[28][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~6 (
// Equation(s):
// \REG_BANK|Mux38~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux38~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux38~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux38~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux38~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~7 (
// Equation(s):
// \REG_BANK|Mux38~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][25]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][25]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~8 (
// Equation(s):
// \REG_BANK|Mux38~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux38~7_combout  & ((\REG_BANK|banco[31][25]~q ))) # (!\REG_BANK|Mux38~7_combout  & (\REG_BANK|banco[27][25]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux38~7_combout ))))

	.dataa(\REG_BANK|banco[27][25]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux38~7_combout ),
	.datad(\REG_BANK|banco[31][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~9 (
// Equation(s):
// \REG_BANK|Mux38~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux38~6_combout  & ((\REG_BANK|Mux38~8_combout ))) # (!\REG_BANK|Mux38~6_combout  & (\REG_BANK|Mux38~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux38~6_combout ))))

	.dataa(\REG_BANK|Mux38~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux38~6_combout ),
	.datad(\REG_BANK|Mux38~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~10 (
// Equation(s):
// \REG_BANK|Mux38~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][25]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][25]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~11 (
// Equation(s):
// \REG_BANK|Mux38~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux38~10_combout  & ((\REG_BANK|banco[11][25]~q ))) # (!\REG_BANK|Mux38~10_combout  & (\REG_BANK|banco[9][25]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux38~10_combout ))))

	.dataa(\REG_BANK|banco[9][25]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux38~10_combout ),
	.datad(\REG_BANK|banco[11][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~12 (
// Equation(s):
// \REG_BANK|Mux38~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][25]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][25]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~13 (
// Equation(s):
// \REG_BANK|Mux38~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux38~12_combout  & ((\REG_BANK|banco[7][25]~q ))) # (!\REG_BANK|Mux38~12_combout  & (\REG_BANK|banco[6][25]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux38~12_combout ))))

	.dataa(\REG_BANK|banco[6][25]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux38~12_combout ),
	.datad(\REG_BANK|banco[7][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~14 (
// Equation(s):
// \REG_BANK|Mux38~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][25]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][25]~q ),
	.datac(\REG_BANK|banco[1][25]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~15 (
// Equation(s):
// \REG_BANK|Mux38~15_combout  = (\REG_BANK|Mux38~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][25]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux38~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][25]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~16 (
// Equation(s):
// \REG_BANK|Mux38~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux38~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux38~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux38~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux38~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~17 (
// Equation(s):
// \REG_BANK|Mux38~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][25]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][25]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~18 (
// Equation(s):
// \REG_BANK|Mux38~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux38~17_combout  & ((\REG_BANK|banco[15][25]~q ))) # (!\REG_BANK|Mux38~17_combout  & (\REG_BANK|banco[14][25]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux38~17_combout ))))

	.dataa(\REG_BANK|banco[14][25]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux38~17_combout ),
	.datad(\REG_BANK|banco[15][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~19 (
// Equation(s):
// \REG_BANK|Mux38~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux38~16_combout  & ((\REG_BANK|Mux38~18_combout ))) # (!\REG_BANK|Mux38~16_combout  & (\REG_BANK|Mux38~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux38~16_combout ))))

	.dataa(\REG_BANK|Mux38~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux38~16_combout ),
	.datad(\REG_BANK|Mux38~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux38~20 (
// Equation(s):
// \REG_BANK|Mux38~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux38~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux38~19_combout )))

	.dataa(\REG_BANK|Mux38~9_combout ),
	.datab(\REG_BANK|Mux38~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[25] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux38~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[25] .is_wysiwyg = "true";
defparam \LATCH_busB|out[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~535 (
// Equation(s):
// \ALU|out[25]~535_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busB|out [25] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busB|out [25]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[25]~535_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~535 .lut_mask = 16'h0080;
defparam \ALU|out[25]~535 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~536 (
// Equation(s):
// \ALU|out[25]~536_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [25] $ (\LATCH_busB|out [25]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [25]),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|out[25]~536_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~536 .lut_mask = 16'h0880;
defparam \ALU|out[25]~536 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~46 (
// Equation(s):
// \ALU|ShiftLeft0~46_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [24])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [25])))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_busA|out [25]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~46 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~86 (
// Equation(s):
// \ALU|ShiftLeft0~86_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~53_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~46_combout )))

	.dataa(\ALU|ShiftLeft0~53_combout ),
	.datab(\ALU|ShiftLeft0~46_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~86 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~537 (
// Equation(s):
// \ALU|out[25]~537_combout  = (\ALU|out[24]~267_combout  & (((\ALU|out[24]~268_combout )))) # (!\ALU|out[24]~267_combout  & ((\ALU|out[24]~268_combout  & (\ALU|ShiftLeft0~69_combout )) # (!\ALU|out[24]~268_combout  & ((\ALU|ShiftLeft0~86_combout )))))

	.dataa(\ALU|out[24]~267_combout ),
	.datab(\ALU|ShiftLeft0~69_combout ),
	.datac(\ALU|out[24]~268_combout ),
	.datad(\ALU|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~537_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~537 .lut_mask = 16'hE5E0;
defparam \ALU|out[25]~537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~538 (
// Equation(s):
// \ALU|out[25]~538_combout  = (\ALU|out[24]~267_combout  & ((\ALU|out[25]~537_combout  & ((\ALU|ShiftLeft0~82_combout ))) # (!\ALU|out[25]~537_combout  & (\ALU|ShiftLeft0~73_combout )))) # (!\ALU|out[24]~267_combout  & (((\ALU|out[25]~537_combout ))))

	.dataa(\ALU|ShiftLeft0~73_combout ),
	.datab(\ALU|out[24]~267_combout ),
	.datac(\ALU|out[25]~537_combout ),
	.datad(\ALU|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~538_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~538 .lut_mask = 16'hF838;
defparam \ALU|out[25]~538 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~620 (
// Equation(s):
// \ALU|out[25]~620_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_busB|out [3] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [3] & ((\ALU|ShiftRight1~35_combout )))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~620_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~620 .lut_mask = 16'hB080;
defparam \ALU|out[25]~620 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~539 (
// Equation(s):
// \ALU|out[25]~539_combout  = (\LATCH_busA|out [25] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [25]))))

	.dataa(\LATCH_busA|out [25]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|out[25]~539_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~539 .lut_mask = 16'hA888;
defparam \ALU|out[25]~539 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~540 (
// Equation(s):
// \ALU|out[25]~540_combout  = (\ALU|out[25]~539_combout ) # ((\ALU|Equal1~1_combout  & (\ALU|ShiftRight0~26_combout  & !\ALU|out[24]~268_combout )))

	.dataa(\ALU|out[25]~539_combout ),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|ShiftRight0~26_combout ),
	.datad(\ALU|out[24]~268_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~540_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~540 .lut_mask = 16'hAAEA;
defparam \ALU|out[25]~540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~50 (
// Equation(s):
// \ALU|Add1~50_combout  = (\LATCH_busB|out [25] & ((\LATCH_busA|out [25] & (!\ALU|Add1~49 )) # (!\LATCH_busA|out [25] & ((\ALU|Add1~49 ) # (GND))))) # (!\LATCH_busB|out [25] & ((\LATCH_busA|out [25] & (\ALU|Add1~49  & VCC)) # (!\LATCH_busA|out [25] & 
// (!\ALU|Add1~49 ))))
// \ALU|Add1~51  = CARRY((\LATCH_busB|out [25] & ((!\ALU|Add1~49 ) # (!\LATCH_busA|out [25]))) # (!\LATCH_busB|out [25] & (!\LATCH_busA|out [25] & !\ALU|Add1~49 )))

	.dataa(\LATCH_busB|out [25]),
	.datab(\LATCH_busA|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~49 ),
	.combout(\ALU|Add1~50_combout ),
	.cout(\ALU|Add1~51 ));
// synopsys translate_off
defparam \ALU|Add1~50 .lut_mask = 16'h692B;
defparam \ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~541 (
// Equation(s):
// \ALU|out[25]~541_combout  = (\ALU|out[25]~540_combout ) # ((\ALU|Selector32~0_combout  & ((\ALU|Add1~50_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|out[25]~540_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add1~50_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[25]~541_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~541 .lut_mask = 16'hEAEE;
defparam \ALU|out[25]~541 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~542 (
// Equation(s):
// \ALU|out[25]~542_combout  = (\ALU|out[25]~620_combout ) # ((\ALU|out[25]~541_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[25]~538_combout )))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[25]~538_combout ),
	.datac(\ALU|out[25]~620_combout ),
	.datad(\ALU|out[25]~541_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~542_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~542 .lut_mask = 16'hFFF8;
defparam \ALU|out[25]~542 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~543 (
// Equation(s):
// \ALU|out[25]~543_combout  = (\ALU|out[17]~60_combout  & ((\ALU|out[25]~535_combout ) # ((\ALU|out[25]~536_combout ) # (\ALU|out[25]~542_combout ))))

	.dataa(\ALU|out[25]~535_combout ),
	.datab(\ALU|out[25]~536_combout ),
	.datac(\ALU|out[17]~60_combout ),
	.datad(\ALU|out[25]~542_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~543_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~543 .lut_mask = 16'hF0E0;
defparam \ALU|out[25]~543 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~50 (
// Equation(s):
// \ALU|Add0~50_combout  = (\LATCH_busB|out [25] & ((\LATCH_busA|out [25] & (\ALU|Add0~49  & VCC)) # (!\LATCH_busA|out [25] & (!\ALU|Add0~49 )))) # (!\LATCH_busB|out [25] & ((\LATCH_busA|out [25] & (!\ALU|Add0~49 )) # (!\LATCH_busA|out [25] & ((\ALU|Add0~49 
// ) # (GND)))))
// \ALU|Add0~51  = CARRY((\LATCH_busB|out [25] & (!\LATCH_busA|out [25] & !\ALU|Add0~49 )) # (!\LATCH_busB|out [25] & ((!\ALU|Add0~49 ) # (!\LATCH_busA|out [25]))))

	.dataa(\LATCH_busB|out [25]),
	.datab(\LATCH_busA|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~49 ),
	.combout(\ALU|Add0~50_combout ),
	.cout(\ALU|Add0~51 ));
// synopsys translate_off
defparam \ALU|Add0~50 .lut_mask = 16'h9617;
defparam \ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~544 (
// Equation(s):
// \ALU|out[25]~544_combout  = (\ALU|out[25]~535_combout ) # ((\ALU|out[25]~536_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[25]~538_combout )))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[25]~538_combout ),
	.datac(\ALU|out[25]~535_combout ),
	.datad(\ALU|out[25]~536_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~544_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~544 .lut_mask = 16'hFFF8;
defparam \ALU|out[25]~544 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~545 (
// Equation(s):
// \ALU|out[25]~545_combout  = (\ALU|out[25]~540_combout ) # ((\ALU|out[25]~620_combout ) # (\ALU|out[25]~544_combout ))

	.dataa(\ALU|out[25]~540_combout ),
	.datab(\ALU|out[25]~620_combout ),
	.datac(\ALU|out[25]~544_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[25]~545_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~545 .lut_mask = 16'hFEFE;
defparam \ALU|out[25]~545 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~546 (
// Equation(s):
// \ALU|out[25]~546_combout  = (\ALU|Add0~50_combout ) # ((\LATCH_aluIn|aluCtrl_ [8]) # (\ALU|out[25]~545_combout ))

	.dataa(\ALU|Add0~50_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|out[25]~545_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[25]~546_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~546 .lut_mask = 16'hFEFE;
defparam \ALU|out[25]~546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[25]~547 (
// Equation(s):
// \ALU|out[25]~547_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[25]~534_combout ) # ((\ALU|out[25]~543_combout  & \ALU|out[25]~546_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[25]~534_combout ),
	.datac(\ALU|out[25]~543_combout ),
	.datad(\ALU|out[25]~546_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~547_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~547 .lut_mask = 16'hFEEE;
defparam \ALU|out[25]~547 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[25] (
	.clk(\clk~input_o ),
	.d(\ALU|out[25]~547_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[25] .is_wysiwyg = "true";
defparam \LATCH_busC|out[25] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][25] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~132 (
// Equation(s):
// \REG_BANK|outA[25]~132_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][25]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][25]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~132 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~133 (
// Equation(s):
// \REG_BANK|outA[25]~133_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[25]~132_combout  & ((\REG_BANK|banco[29][25]~q ))) # (!\REG_BANK|outA[25]~132_combout  & (\REG_BANK|banco[25][25]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[25]~132_combout ))))

	.dataa(\REG_BANK|banco[25][25]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[25]~132_combout ),
	.datad(\REG_BANK|banco[29][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~133 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~134 (
// Equation(s):
// \REG_BANK|outA[25]~134_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][25]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][25]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~134 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~135 (
// Equation(s):
// \REG_BANK|outA[25]~135_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[25]~134_combout  & ((\REG_BANK|banco[30][25]~q ))) # (!\REG_BANK|outA[25]~134_combout  & (\REG_BANK|banco[22][25]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[25]~134_combout ))))

	.dataa(\REG_BANK|banco[22][25]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[25]~134_combout ),
	.datad(\REG_BANK|banco[30][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~135 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~136 (
// Equation(s):
// \REG_BANK|outA[25]~136_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][25]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][25]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~136 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~137 (
// Equation(s):
// \REG_BANK|outA[25]~137_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[25]~136_combout  & ((\REG_BANK|banco[28][25]~q ))) # (!\REG_BANK|outA[25]~136_combout  & (\REG_BANK|banco[20][25]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[25]~136_combout ))))

	.dataa(\REG_BANK|banco[20][25]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[25]~136_combout ),
	.datad(\REG_BANK|banco[28][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~137 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~138 (
// Equation(s):
// \REG_BANK|outA[25]~138_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[25]~135_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[25]~137_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[25]~135_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[25]~137_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~138 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~139 (
// Equation(s):
// \REG_BANK|outA[25]~139_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][25]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][25]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~139 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~140 (
// Equation(s):
// \REG_BANK|outA[25]~140_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[25]~139_combout  & ((\REG_BANK|banco[31][25]~q ))) # (!\REG_BANK|outA[25]~139_combout  & (\REG_BANK|banco[27][25]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[25]~139_combout ))))

	.dataa(\REG_BANK|banco[27][25]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[25]~139_combout ),
	.datad(\REG_BANK|banco[31][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~140 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~141 (
// Equation(s):
// \REG_BANK|outA[25]~141_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[25]~138_combout  & ((\REG_BANK|outA[25]~140_combout ))) # (!\REG_BANK|outA[25]~138_combout  & (\REG_BANK|outA[25]~133_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[25]~138_combout ))))

	.dataa(\REG_BANK|outA[25]~133_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[25]~138_combout ),
	.datad(\REG_BANK|outA[25]~140_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~141 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~142 (
// Equation(s):
// \REG_BANK|outA[25]~142_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][25]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][25]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~142 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~143 (
// Equation(s):
// \REG_BANK|outA[25]~143_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[25]~142_combout  & ((\REG_BANK|banco[11][25]~q ))) # (!\REG_BANK|outA[25]~142_combout  & (\REG_BANK|banco[9][25]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[25]~142_combout 
// ))))

	.dataa(\REG_BANK|banco[9][25]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[25]~142_combout ),
	.datad(\REG_BANK|banco[11][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~143 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~144 (
// Equation(s):
// \REG_BANK|outA[25]~144_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][25]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][25]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~144 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~145 (
// Equation(s):
// \REG_BANK|outA[25]~145_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[25]~144_combout  & ((\REG_BANK|banco[7][25]~q ))) # (!\REG_BANK|outA[25]~144_combout  & (\REG_BANK|banco[6][25]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[25]~144_combout 
// ))))

	.dataa(\REG_BANK|banco[6][25]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[25]~144_combout ),
	.datad(\REG_BANK|banco[7][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~145 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~146 (
// Equation(s):
// \REG_BANK|outA[25]~146_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][25]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][25]~q ),
	.datac(\REG_BANK|banco[1][25]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~146 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~147 (
// Equation(s):
// \REG_BANK|outA[25]~147_combout  = (\REG_BANK|outA[25]~146_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][25]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[25]~146_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][25]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~147 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~148 (
// Equation(s):
// \REG_BANK|outA[25]~148_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[25]~145_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[25]~147_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[25]~145_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[25]~147_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~148 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~149 (
// Equation(s):
// \REG_BANK|outA[25]~149_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][25]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][25]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~149 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~150 (
// Equation(s):
// \REG_BANK|outA[25]~150_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[25]~149_combout  & ((\REG_BANK|banco[15][25]~q ))) # (!\REG_BANK|outA[25]~149_combout  & (\REG_BANK|banco[14][25]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[25]~149_combout ))))

	.dataa(\REG_BANK|banco[14][25]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[25]~149_combout ),
	.datad(\REG_BANK|banco[15][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~150 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~151 (
// Equation(s):
// \REG_BANK|outA[25]~151_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[25]~148_combout  & ((\REG_BANK|outA[25]~150_combout ))) # (!\REG_BANK|outA[25]~148_combout  & (\REG_BANK|outA[25]~143_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[25]~148_combout ))))

	.dataa(\REG_BANK|outA[25]~143_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[25]~148_combout ),
	.datad(\REG_BANK|outA[25]~150_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~151 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~152 (
// Equation(s):
// \REG_BANK|outA[25]~152_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[25]~141_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[25]~151_combout )))))

	.dataa(\REG_BANK|outA[25]~141_combout ),
	.datab(\REG_BANK|outA[25]~151_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~152 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[25]~153 (
// Equation(s):
// \REG_BANK|outA[25]~153_combout  = (\REG_BANK|outA[25]~152_combout ) # ((\IFU|pc [25] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[25]~152_combout ),
	.datab(\IFU|pc [25]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[25]~153 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[25] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[25]~153_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[25] .is_wysiwyg = "true";
defparam \LATCH_busA|out[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~52 (
// Equation(s):
// \ALU|Add2~52_combout  = ((\LATCH_busA|out [26] $ (\LATCH_aluIn|imm_ [26] $ (!\ALU|Add2~51 )))) # (GND)
// \ALU|Add2~53  = CARRY((\LATCH_busA|out [26] & ((\LATCH_aluIn|imm_ [26]) # (!\ALU|Add2~51 ))) # (!\LATCH_busA|out [26] & (\LATCH_aluIn|imm_ [26] & !\ALU|Add2~51 )))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_aluIn|imm_ [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~51 ),
	.combout(\ALU|Add2~52_combout ),
	.cout(\ALU|Add2~53 ));
// synopsys translate_off
defparam \ALU|Add2~52 .lut_mask = 16'h698E;
defparam \ALU|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~54 (
// Equation(s):
// \ALU|Add2~54_combout  = (\LATCH_busA|out [27] & ((\LATCH_aluIn|imm_ [27] & (\ALU|Add2~53  & VCC)) # (!\LATCH_aluIn|imm_ [27] & (!\ALU|Add2~53 )))) # (!\LATCH_busA|out [27] & ((\LATCH_aluIn|imm_ [27] & (!\ALU|Add2~53 )) # (!\LATCH_aluIn|imm_ [27] & 
// ((\ALU|Add2~53 ) # (GND)))))
// \ALU|Add2~55  = CARRY((\LATCH_busA|out [27] & (!\LATCH_aluIn|imm_ [27] & !\ALU|Add2~53 )) # (!\LATCH_busA|out [27] & ((!\ALU|Add2~53 ) # (!\LATCH_aluIn|imm_ [27]))))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_aluIn|imm_ [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~53 ),
	.combout(\ALU|Add2~54_combout ),
	.cout(\ALU|Add2~55 ));
// synopsys translate_off
defparam \ALU|Add2~54 .lut_mask = 16'h9617;
defparam \ALU|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~290 (
// Equation(s):
// \ALU|out[27]~290_combout  = (\LATCH_aluIn|imm_ [27] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [27] & \ALU|Equal5~0_combout )))) # (!\LATCH_aluIn|imm_ [27] & (\ALU|Equal4~0_combout  & (\LATCH_busA|out [27])))

	.dataa(\LATCH_aluIn|imm_ [27]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [27]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~290_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~290 .lut_mask = 16'hE8C8;
defparam \ALU|out[27]~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~291 (
// Equation(s):
// \ALU|out[27]~291_combout  = (\ALU|out[27]~290_combout ) # ((\ALU|Equal1~1_combout  & (\ALU|ShiftRight2~6_combout  & !\ALU|out[24]~279_combout )))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\ALU|ShiftRight2~6_combout ),
	.datac(\ALU|out[24]~279_combout ),
	.datad(\ALU|out[27]~290_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~291_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~291 .lut_mask = 16'hFF08;
defparam \ALU|out[27]~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~292 (
// Equation(s):
// \ALU|out~292_combout  = \LATCH_busA|out [27] $ (\LATCH_aluIn|imm_ [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [27]),
	.datad(\LATCH_aluIn|imm_ [27]),
	.cin(gnd),
	.combout(\ALU|out~292_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~292 .lut_mask = 16'h0FF0;
defparam \ALU|out~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~51 (
// Equation(s):
// \ALU|ShiftLeft1~51_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~37_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~45_combout )))

	.dataa(\ALU|ShiftLeft1~37_combout ),
	.datab(\ALU|ShiftLeft1~45_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~51 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~42 (
// Equation(s):
// \ALU|ShiftLeft1~42_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~40_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~41_combout )))

	.dataa(\ALU|ShiftLeft1~40_combout ),
	.datab(\ALU|ShiftLeft1~41_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~42 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~293 (
// Equation(s):
// \ALU|out[27]~293_combout  = (\ALU|out[24]~280_combout  & (((\ALU|out[24]~279_combout )))) # (!\ALU|out[24]~280_combout  & ((\ALU|out[24]~279_combout  & (\ALU|ShiftLeft1~51_combout )) # (!\ALU|out[24]~279_combout  & ((\ALU|ShiftLeft1~42_combout )))))

	.dataa(\ALU|out[24]~280_combout ),
	.datab(\ALU|ShiftLeft1~51_combout ),
	.datac(\ALU|out[24]~279_combout ),
	.datad(\ALU|ShiftLeft1~42_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~293_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~293 .lut_mask = 16'hE5E0;
defparam \ALU|out[27]~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~294 (
// Equation(s):
// \ALU|out[27]~294_combout  = (\ALU|out[24]~280_combout  & ((\ALU|out[27]~293_combout  & ((\ALU|ShiftLeft1~76_combout ))) # (!\ALU|out[27]~293_combout  & (\ALU|ShiftLeft1~48_combout )))) # (!\ALU|out[24]~280_combout  & (((\ALU|out[27]~293_combout ))))

	.dataa(\ALU|ShiftLeft1~48_combout ),
	.datab(\ALU|out[24]~280_combout ),
	.datac(\ALU|out[27]~293_combout ),
	.datad(\ALU|ShiftLeft1~76_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~294_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~294 .lut_mask = 16'hF838;
defparam \ALU|out[27]~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~295 (
// Equation(s):
// \ALU|out[27]~295_combout  = (\ALU|Equal2~1_combout  & ((\ALU|out[11]~616_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[27]~294_combout )))) # (!\ALU|Equal2~1_combout  & (\ALU|Equal0~4_combout  & ((\ALU|out[27]~294_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|out[11]~616_combout ),
	.datad(\ALU|out[27]~294_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~295_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~295 .lut_mask = 16'hECA0;
defparam \ALU|out[27]~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~296 (
// Equation(s):
// \ALU|out[27]~296_combout  = (\ALU|out[27]~291_combout ) # ((\ALU|out[27]~295_combout ) # ((\ALU|Equal3~0_combout  & \ALU|out~292_combout )))

	.dataa(\ALU|out[27]~291_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|out~292_combout ),
	.datad(\ALU|out[27]~295_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~296_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~296 .lut_mask = 16'hFFEA;
defparam \ALU|out[27]~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~297 (
// Equation(s):
// \ALU|out[27]~297_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[27]~296_combout ) # ((\ALU|Add2~54_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|Add2~54_combout ),
	.datac(\ALU|out[17]~57_combout ),
	.datad(\ALU|out[27]~296_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~297_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~297 .lut_mask = 16'hAA08;
defparam \ALU|out[27]~297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~0 (
// Equation(s):
// \REG_BANK|Mux36~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][27]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][27]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~1 (
// Equation(s):
// \REG_BANK|Mux36~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux36~0_combout  & ((\REG_BANK|banco[29][27]~q ))) # (!\REG_BANK|Mux36~0_combout  & (\REG_BANK|banco[25][27]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux36~0_combout ))))

	.dataa(\REG_BANK|banco[25][27]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux36~0_combout ),
	.datad(\REG_BANK|banco[29][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~2 (
// Equation(s):
// \REG_BANK|Mux36~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][27]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][27]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~3 (
// Equation(s):
// \REG_BANK|Mux36~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux36~2_combout  & ((\REG_BANK|banco[30][27]~q ))) # (!\REG_BANK|Mux36~2_combout  & (\REG_BANK|banco[22][27]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux36~2_combout ))))

	.dataa(\REG_BANK|banco[22][27]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux36~2_combout ),
	.datad(\REG_BANK|banco[30][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~4 (
// Equation(s):
// \REG_BANK|Mux36~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][27]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][27]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~5 (
// Equation(s):
// \REG_BANK|Mux36~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux36~4_combout  & ((\REG_BANK|banco[28][27]~q ))) # (!\REG_BANK|Mux36~4_combout  & (\REG_BANK|banco[20][27]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux36~4_combout ))))

	.dataa(\REG_BANK|banco[20][27]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux36~4_combout ),
	.datad(\REG_BANK|banco[28][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~6 (
// Equation(s):
// \REG_BANK|Mux36~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux36~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux36~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux36~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux36~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~7 (
// Equation(s):
// \REG_BANK|Mux36~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][27]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][27]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~8 (
// Equation(s):
// \REG_BANK|Mux36~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux36~7_combout  & ((\REG_BANK|banco[31][27]~q ))) # (!\REG_BANK|Mux36~7_combout  & (\REG_BANK|banco[27][27]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux36~7_combout ))))

	.dataa(\REG_BANK|banco[27][27]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux36~7_combout ),
	.datad(\REG_BANK|banco[31][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~9 (
// Equation(s):
// \REG_BANK|Mux36~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux36~6_combout  & ((\REG_BANK|Mux36~8_combout ))) # (!\REG_BANK|Mux36~6_combout  & (\REG_BANK|Mux36~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux36~6_combout ))))

	.dataa(\REG_BANK|Mux36~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux36~6_combout ),
	.datad(\REG_BANK|Mux36~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~10 (
// Equation(s):
// \REG_BANK|Mux36~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][27]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][27]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~11 (
// Equation(s):
// \REG_BANK|Mux36~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux36~10_combout  & ((\REG_BANK|banco[11][27]~q ))) # (!\REG_BANK|Mux36~10_combout  & (\REG_BANK|banco[9][27]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux36~10_combout ))))

	.dataa(\REG_BANK|banco[9][27]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux36~10_combout ),
	.datad(\REG_BANK|banco[11][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~12 (
// Equation(s):
// \REG_BANK|Mux36~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][27]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][27]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~13 (
// Equation(s):
// \REG_BANK|Mux36~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux36~12_combout  & ((\REG_BANK|banco[7][27]~q ))) # (!\REG_BANK|Mux36~12_combout  & (\REG_BANK|banco[6][27]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux36~12_combout ))))

	.dataa(\REG_BANK|banco[6][27]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux36~12_combout ),
	.datad(\REG_BANK|banco[7][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~14 (
// Equation(s):
// \REG_BANK|Mux36~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][27]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][27]~q ),
	.datac(\REG_BANK|banco[1][27]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~15 (
// Equation(s):
// \REG_BANK|Mux36~15_combout  = (\REG_BANK|Mux36~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][27]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux36~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][27]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~16 (
// Equation(s):
// \REG_BANK|Mux36~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux36~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux36~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux36~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux36~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~17 (
// Equation(s):
// \REG_BANK|Mux36~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][27]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][27]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~18 (
// Equation(s):
// \REG_BANK|Mux36~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux36~17_combout  & ((\REG_BANK|banco[15][27]~q ))) # (!\REG_BANK|Mux36~17_combout  & (\REG_BANK|banco[14][27]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux36~17_combout ))))

	.dataa(\REG_BANK|banco[14][27]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux36~17_combout ),
	.datad(\REG_BANK|banco[15][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~19 (
// Equation(s):
// \REG_BANK|Mux36~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux36~16_combout  & ((\REG_BANK|Mux36~18_combout ))) # (!\REG_BANK|Mux36~16_combout  & (\REG_BANK|Mux36~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux36~16_combout ))))

	.dataa(\REG_BANK|Mux36~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux36~16_combout ),
	.datad(\REG_BANK|Mux36~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux36~20 (
// Equation(s):
// \REG_BANK|Mux36~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux36~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux36~19_combout )))

	.dataa(\REG_BANK|Mux36~9_combout ),
	.datab(\REG_BANK|Mux36~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[27] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux36~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[27] .is_wysiwyg = "true";
defparam \LATCH_busB|out[27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~0 (
// Equation(s):
// \REG_BANK|Mux37~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][26]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][26]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~1 (
// Equation(s):
// \REG_BANK|Mux37~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux37~0_combout  & ((\REG_BANK|banco[29][26]~q ))) # (!\REG_BANK|Mux37~0_combout  & (\REG_BANK|banco[21][26]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux37~0_combout ))))

	.dataa(\REG_BANK|banco[21][26]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux37~0_combout ),
	.datad(\REG_BANK|banco[29][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~2 (
// Equation(s):
// \REG_BANK|Mux37~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][26]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][26]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~3 (
// Equation(s):
// \REG_BANK|Mux37~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux37~2_combout  & ((\REG_BANK|banco[30][26]~q ))) # (!\REG_BANK|Mux37~2_combout  & (\REG_BANK|banco[26][26]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux37~2_combout ))))

	.dataa(\REG_BANK|banco[26][26]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux37~2_combout ),
	.datad(\REG_BANK|banco[30][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~4 (
// Equation(s):
// \REG_BANK|Mux37~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][26]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][26]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~5 (
// Equation(s):
// \REG_BANK|Mux37~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux37~4_combout  & ((\REG_BANK|banco[28][26]~q ))) # (!\REG_BANK|Mux37~4_combout  & (\REG_BANK|banco[24][26]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux37~4_combout ))))

	.dataa(\REG_BANK|banco[24][26]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux37~4_combout ),
	.datad(\REG_BANK|banco[28][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~6 (
// Equation(s):
// \REG_BANK|Mux37~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux37~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux37~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux37~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux37~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~7 (
// Equation(s):
// \REG_BANK|Mux37~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][26]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][26]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~8 (
// Equation(s):
// \REG_BANK|Mux37~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux37~7_combout  & ((\REG_BANK|banco[31][26]~q ))) # (!\REG_BANK|Mux37~7_combout  & (\REG_BANK|banco[23][26]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux37~7_combout ))))

	.dataa(\REG_BANK|banco[23][26]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux37~7_combout ),
	.datad(\REG_BANK|banco[31][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~9 (
// Equation(s):
// \REG_BANK|Mux37~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux37~6_combout  & ((\REG_BANK|Mux37~8_combout ))) # (!\REG_BANK|Mux37~6_combout  & (\REG_BANK|Mux37~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux37~6_combout ))))

	.dataa(\REG_BANK|Mux37~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux37~6_combout ),
	.datad(\REG_BANK|Mux37~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~10 (
// Equation(s):
// \REG_BANK|Mux37~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][26]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][26]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~11 (
// Equation(s):
// \REG_BANK|Mux37~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux37~10_combout  & ((\REG_BANK|banco[7][26]~q ))) # (!\REG_BANK|Mux37~10_combout  & (\REG_BANK|banco[6][26]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux37~10_combout ))))

	.dataa(\REG_BANK|banco[6][26]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux37~10_combout ),
	.datad(\REG_BANK|banco[7][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~12 (
// Equation(s):
// \REG_BANK|Mux37~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][26]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][26]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~13 (
// Equation(s):
// \REG_BANK|Mux37~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux37~12_combout  & ((\REG_BANK|banco[11][26]~q ))) # (!\REG_BANK|Mux37~12_combout  & (\REG_BANK|banco[9][26]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux37~12_combout ))))

	.dataa(\REG_BANK|banco[9][26]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux37~12_combout ),
	.datad(\REG_BANK|banco[11][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~14 (
// Equation(s):
// \REG_BANK|Mux37~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][26]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][26]~q ),
	.datac(\REG_BANK|banco[1][26]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~15 (
// Equation(s):
// \REG_BANK|Mux37~15_combout  = (\REG_BANK|Mux37~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][26]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux37~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][26]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~16 (
// Equation(s):
// \REG_BANK|Mux37~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux37~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux37~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux37~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux37~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~17 (
// Equation(s):
// \REG_BANK|Mux37~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][26]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][26]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~18 (
// Equation(s):
// \REG_BANK|Mux37~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux37~17_combout  & ((\REG_BANK|banco[15][26]~q ))) # (!\REG_BANK|Mux37~17_combout  & (\REG_BANK|banco[14][26]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux37~17_combout ))))

	.dataa(\REG_BANK|banco[14][26]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux37~17_combout ),
	.datad(\REG_BANK|banco[15][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~19 (
// Equation(s):
// \REG_BANK|Mux37~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux37~16_combout  & ((\REG_BANK|Mux37~18_combout ))) # (!\REG_BANK|Mux37~16_combout  & (\REG_BANK|Mux37~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux37~16_combout ))))

	.dataa(\REG_BANK|Mux37~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux37~16_combout ),
	.datad(\REG_BANK|Mux37~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux37~20 (
// Equation(s):
// \REG_BANK|Mux37~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux37~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux37~19_combout )))

	.dataa(\REG_BANK|Mux37~9_combout ),
	.datab(\REG_BANK|Mux37~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[26] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux37~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[26] .is_wysiwyg = "true";
defparam \LATCH_busB|out[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~52 (
// Equation(s):
// \ALU|Add0~52_combout  = ((\LATCH_busB|out [26] $ (\LATCH_busA|out [26] $ (!\ALU|Add0~51 )))) # (GND)
// \ALU|Add0~53  = CARRY((\LATCH_busB|out [26] & ((\LATCH_busA|out [26]) # (!\ALU|Add0~51 ))) # (!\LATCH_busB|out [26] & (\LATCH_busA|out [26] & !\ALU|Add0~51 )))

	.dataa(\LATCH_busB|out [26]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~51 ),
	.combout(\ALU|Add0~52_combout ),
	.cout(\ALU|Add0~53 ));
// synopsys translate_off
defparam \ALU|Add0~52 .lut_mask = 16'h698E;
defparam \ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~54 (
// Equation(s):
// \ALU|Add0~54_combout  = (\LATCH_busB|out [27] & ((\LATCH_busA|out [27] & (\ALU|Add0~53  & VCC)) # (!\LATCH_busA|out [27] & (!\ALU|Add0~53 )))) # (!\LATCH_busB|out [27] & ((\LATCH_busA|out [27] & (!\ALU|Add0~53 )) # (!\LATCH_busA|out [27] & ((\ALU|Add0~53 
// ) # (GND)))))
// \ALU|Add0~55  = CARRY((\LATCH_busB|out [27] & (!\LATCH_busA|out [27] & !\ALU|Add0~53 )) # (!\LATCH_busB|out [27] & ((!\ALU|Add0~53 ) # (!\LATCH_busA|out [27]))))

	.dataa(\LATCH_busB|out [27]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~53 ),
	.combout(\ALU|Add0~54_combout ),
	.cout(\ALU|Add0~55 ));
// synopsys translate_off
defparam \ALU|Add0~54 .lut_mask = 16'h9617;
defparam \ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~298 (
// Equation(s):
// \ALU|out[27]~298_combout  = (\LATCH_busA|out [27] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [27]))))

	.dataa(\LATCH_busA|out [27]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [27]),
	.cin(gnd),
	.combout(\ALU|out[27]~298_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~298 .lut_mask = 16'hA888;
defparam \ALU|out[27]~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~299 (
// Equation(s):
// \ALU|out[27]~299_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [27]) # ((\ALU|ShiftRight0~5_combout  & \ALU|out[25]~271_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|ShiftRight0~5_combout  & (\ALU|out[25]~271_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|ShiftRight0~5_combout ),
	.datac(\ALU|out[25]~271_combout ),
	.datad(\LATCH_busB|out [27]),
	.cin(gnd),
	.combout(\ALU|out[27]~299_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~299 .lut_mask = 16'hEAC0;
defparam \ALU|out[27]~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~300 (
// Equation(s):
// \ALU|out[27]~300_combout  = (\ALU|Equal3~0_combout  & (\LATCH_busA|out [27] $ (\LATCH_busB|out [27])))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\LATCH_busA|out [27]),
	.datac(\LATCH_busB|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[27]~300_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~300 .lut_mask = 16'h2828;
defparam \ALU|out[27]~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~57 (
// Equation(s):
// \ALU|ShiftLeft0~57_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftLeft0~36_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~51_combout )))

	.dataa(\ALU|ShiftLeft0~36_combout ),
	.datab(\ALU|ShiftLeft0~51_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~57 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~47 (
// Equation(s):
// \ALU|ShiftLeft0~47_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [26])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [27])))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~47 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~48 (
// Equation(s):
// \ALU|ShiftLeft0~48_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~46_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~47_combout )))

	.dataa(\ALU|ShiftLeft0~46_combout ),
	.datab(\ALU|ShiftLeft0~47_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~48 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~301 (
// Equation(s):
// \ALU|out[27]~301_combout  = (\ALU|out[24]~267_combout  & (((\ALU|out[24]~268_combout )))) # (!\ALU|out[24]~267_combout  & ((\ALU|out[24]~268_combout  & (\ALU|ShiftLeft0~57_combout )) # (!\ALU|out[24]~268_combout  & ((\ALU|ShiftLeft0~48_combout )))))

	.dataa(\ALU|out[24]~267_combout ),
	.datab(\ALU|ShiftLeft0~57_combout ),
	.datac(\ALU|out[24]~268_combout ),
	.datad(\ALU|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~301_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~301 .lut_mask = 16'hE5E0;
defparam \ALU|out[27]~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~302 (
// Equation(s):
// \ALU|out[27]~302_combout  = (\ALU|out[24]~267_combout  & ((\ALU|out[27]~301_combout  & ((\ALU|ShiftLeft0~87_combout ))) # (!\ALU|out[27]~301_combout  & (\ALU|ShiftLeft0~54_combout )))) # (!\ALU|out[24]~267_combout  & (((\ALU|out[27]~301_combout ))))

	.dataa(\ALU|ShiftLeft0~54_combout ),
	.datab(\ALU|out[24]~267_combout ),
	.datac(\ALU|out[27]~301_combout ),
	.datad(\ALU|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~302_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~302 .lut_mask = 16'hF838;
defparam \ALU|out[27]~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~303 (
// Equation(s):
// \ALU|out[27]~303_combout  = (\ALU|Equal2~1_combout  & ((\ALU|out[11]~617_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[27]~302_combout )))) # (!\ALU|Equal2~1_combout  & (\ALU|Equal0~4_combout  & (\ALU|out[27]~302_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|out[27]~302_combout ),
	.datad(\ALU|out[11]~617_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~303_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~303 .lut_mask = 16'hEAC0;
defparam \ALU|out[27]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~304 (
// Equation(s):
// \ALU|out[27]~304_combout  = (\ALU|out[27]~298_combout ) # ((\ALU|out[27]~299_combout ) # ((\ALU|out[27]~300_combout ) # (\ALU|out[27]~303_combout )))

	.dataa(\ALU|out[27]~298_combout ),
	.datab(\ALU|out[27]~299_combout ),
	.datac(\ALU|out[27]~300_combout ),
	.datad(\ALU|out[27]~303_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~304_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~304 .lut_mask = 16'hFFFE;
defparam \ALU|out[27]~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~52 (
// Equation(s):
// \ALU|Add1~52_combout  = ((\LATCH_busB|out [26] $ (\LATCH_busA|out [26] $ (\ALU|Add1~51 )))) # (GND)
// \ALU|Add1~53  = CARRY((\LATCH_busB|out [26] & (\LATCH_busA|out [26] & !\ALU|Add1~51 )) # (!\LATCH_busB|out [26] & ((\LATCH_busA|out [26]) # (!\ALU|Add1~51 ))))

	.dataa(\LATCH_busB|out [26]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~51 ),
	.combout(\ALU|Add1~52_combout ),
	.cout(\ALU|Add1~53 ));
// synopsys translate_off
defparam \ALU|Add1~52 .lut_mask = 16'h964D;
defparam \ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~54 (
// Equation(s):
// \ALU|Add1~54_combout  = (\LATCH_busB|out [27] & ((\LATCH_busA|out [27] & (!\ALU|Add1~53 )) # (!\LATCH_busA|out [27] & ((\ALU|Add1~53 ) # (GND))))) # (!\LATCH_busB|out [27] & ((\LATCH_busA|out [27] & (\ALU|Add1~53  & VCC)) # (!\LATCH_busA|out [27] & 
// (!\ALU|Add1~53 ))))
// \ALU|Add1~55  = CARRY((\LATCH_busB|out [27] & ((!\ALU|Add1~53 ) # (!\LATCH_busA|out [27]))) # (!\LATCH_busB|out [27] & (!\LATCH_busA|out [27] & !\ALU|Add1~53 )))

	.dataa(\LATCH_busB|out [27]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~53 ),
	.combout(\ALU|Add1~54_combout ),
	.cout(\ALU|Add1~55 ));
// synopsys translate_off
defparam \ALU|Add1~54 .lut_mask = 16'h692B;
defparam \ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~305 (
// Equation(s):
// \ALU|out[27]~305_combout  = (\ALU|Selector32~0_combout  & ((\ALU|Add1~54_combout ) # (!\LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~54_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[27]~305_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~305 .lut_mask = 16'h8A8A;
defparam \ALU|out[27]~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~306 (
// Equation(s):
// \ALU|out[27]~306_combout  = (\ALU|out[27]~304_combout ) # ((\ALU|out[27]~305_combout  & ((\ALU|Add0~54_combout ) # (\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Add0~54_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|out[27]~304_combout ),
	.datad(\ALU|out[27]~305_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~306_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~306 .lut_mask = 16'hFEF0;
defparam \ALU|out[27]~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[27]~307 (
// Equation(s):
// \ALU|out[27]~307_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[27]~297_combout ) # ((\ALU|out[17]~60_combout  & \ALU|out[27]~306_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[27]~297_combout ),
	.datac(\ALU|out[17]~60_combout ),
	.datad(\ALU|out[27]~306_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~307_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~307 .lut_mask = 16'hFEEE;
defparam \ALU|out[27]~307 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[27] (
	.clk(\clk~input_o ),
	.d(\ALU|out[27]~307_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[27] .is_wysiwyg = "true";
defparam \LATCH_busC|out[27] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][27] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~88 (
// Equation(s):
// \REG_BANK|outA[27]~88_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][27]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][27]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~88 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~89 (
// Equation(s):
// \REG_BANK|outA[27]~89_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[27]~88_combout  & ((\REG_BANK|banco[29][27]~q ))) # (!\REG_BANK|outA[27]~88_combout  & (\REG_BANK|banco[25][27]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[27]~88_combout 
// ))))

	.dataa(\REG_BANK|banco[25][27]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[27]~88_combout ),
	.datad(\REG_BANK|banco[29][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~89 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~90 (
// Equation(s):
// \REG_BANK|outA[27]~90_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][27]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][27]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~90 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~91 (
// Equation(s):
// \REG_BANK|outA[27]~91_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[27]~90_combout  & ((\REG_BANK|banco[30][27]~q ))) # (!\REG_BANK|outA[27]~90_combout  & (\REG_BANK|banco[22][27]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[27]~90_combout 
// ))))

	.dataa(\REG_BANK|banco[22][27]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[27]~90_combout ),
	.datad(\REG_BANK|banco[30][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~91 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~92 (
// Equation(s):
// \REG_BANK|outA[27]~92_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][27]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][27]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~92 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~93 (
// Equation(s):
// \REG_BANK|outA[27]~93_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[27]~92_combout  & ((\REG_BANK|banco[28][27]~q ))) # (!\REG_BANK|outA[27]~92_combout  & (\REG_BANK|banco[20][27]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[27]~92_combout 
// ))))

	.dataa(\REG_BANK|banco[20][27]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[27]~92_combout ),
	.datad(\REG_BANK|banco[28][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~93 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~94 (
// Equation(s):
// \REG_BANK|outA[27]~94_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[27]~91_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[27]~93_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[27]~91_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[27]~93_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~94 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~95 (
// Equation(s):
// \REG_BANK|outA[27]~95_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][27]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][27]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~95 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~96 (
// Equation(s):
// \REG_BANK|outA[27]~96_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[27]~95_combout  & ((\REG_BANK|banco[31][27]~q ))) # (!\REG_BANK|outA[27]~95_combout  & (\REG_BANK|banco[27][27]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[27]~95_combout 
// ))))

	.dataa(\REG_BANK|banco[27][27]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[27]~95_combout ),
	.datad(\REG_BANK|banco[31][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~96 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~97 (
// Equation(s):
// \REG_BANK|outA[27]~97_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[27]~94_combout  & ((\REG_BANK|outA[27]~96_combout ))) # (!\REG_BANK|outA[27]~94_combout  & (\REG_BANK|outA[27]~89_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[27]~94_combout ))))

	.dataa(\REG_BANK|outA[27]~89_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[27]~94_combout ),
	.datad(\REG_BANK|outA[27]~96_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~97 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~98 (
// Equation(s):
// \REG_BANK|outA[27]~98_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][27]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][27]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~98 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~99 (
// Equation(s):
// \REG_BANK|outA[27]~99_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[27]~98_combout  & ((\REG_BANK|banco[11][27]~q ))) # (!\REG_BANK|outA[27]~98_combout  & (\REG_BANK|banco[9][27]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[27]~98_combout 
// ))))

	.dataa(\REG_BANK|banco[9][27]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[27]~98_combout ),
	.datad(\REG_BANK|banco[11][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~99 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~100 (
// Equation(s):
// \REG_BANK|outA[27]~100_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][27]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][27]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~100 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~101 (
// Equation(s):
// \REG_BANK|outA[27]~101_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[27]~100_combout  & ((\REG_BANK|banco[7][27]~q ))) # (!\REG_BANK|outA[27]~100_combout  & (\REG_BANK|banco[6][27]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[27]~100_combout 
// ))))

	.dataa(\REG_BANK|banco[6][27]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[27]~100_combout ),
	.datad(\REG_BANK|banco[7][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~101 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~102 (
// Equation(s):
// \REG_BANK|outA[27]~102_combout  = (\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0] & \REG_BANK|banco[1][27]~q ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[1][27]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~102 .lut_mask = 16'h6262;
defparam \REG_BANK|outA[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~103 (
// Equation(s):
// \REG_BANK|outA[27]~103_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[27]~102_combout  & (\REG_BANK|banco[2][27]~q )) # (!\REG_BANK|outA[27]~102_combout  & ((\REG_BANK|banco[3][27]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[27]~102_combout 
// ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][27]~q ),
	.datac(\REG_BANK|banco[3][27]~q ),
	.datad(\REG_BANK|outA[27]~102_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~103 .lut_mask = 16'hDDA0;
defparam \REG_BANK|outA[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~104 (
// Equation(s):
// \REG_BANK|outA[27]~104_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[27]~101_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[27]~103_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[27]~101_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[27]~103_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~104 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~105 (
// Equation(s):
// \REG_BANK|outA[27]~105_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][27]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][27]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~105 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~106 (
// Equation(s):
// \REG_BANK|outA[27]~106_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[27]~105_combout  & ((\REG_BANK|banco[15][27]~q ))) # (!\REG_BANK|outA[27]~105_combout  & (\REG_BANK|banco[14][27]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[27]~105_combout ))))

	.dataa(\REG_BANK|banco[14][27]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[27]~105_combout ),
	.datad(\REG_BANK|banco[15][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~106 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~107 (
// Equation(s):
// \REG_BANK|outA[27]~107_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[27]~104_combout  & ((\REG_BANK|outA[27]~106_combout ))) # (!\REG_BANK|outA[27]~104_combout  & (\REG_BANK|outA[27]~99_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[27]~104_combout ))))

	.dataa(\REG_BANK|outA[27]~99_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[27]~104_combout ),
	.datad(\REG_BANK|outA[27]~106_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~107 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~108 (
// Equation(s):
// \REG_BANK|outA[27]~108_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[27]~97_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[27]~107_combout )))))

	.dataa(\REG_BANK|outA[27]~97_combout ),
	.datab(\REG_BANK|outA[27]~107_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~108 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[27]~109 (
// Equation(s):
// \REG_BANK|outA[27]~109_combout  = (\REG_BANK|outA[27]~108_combout ) # ((\IFU|pc [27] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[27]~108_combout ),
	.datab(\IFU|pc [27]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[27]~109 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[27] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[27]~109_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[27] .is_wysiwyg = "true";
defparam \LATCH_busA|out[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~56 (
// Equation(s):
// \ALU|Add2~56_combout  = ((\LATCH_busA|out [28] $ (\LATCH_aluIn|imm_ [28] $ (!\ALU|Add2~55 )))) # (GND)
// \ALU|Add2~57  = CARRY((\LATCH_busA|out [28] & ((\LATCH_aluIn|imm_ [28]) # (!\ALU|Add2~55 ))) # (!\LATCH_busA|out [28] & (\LATCH_aluIn|imm_ [28] & !\ALU|Add2~55 )))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_aluIn|imm_ [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~55 ),
	.combout(\ALU|Add2~56_combout ),
	.cout(\ALU|Add2~57 ));
// synopsys translate_off
defparam \ALU|Add2~56 .lut_mask = 16'h698E;
defparam \ALU|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~621 (
// Equation(s):
// \ALU|out[28]~621_combout  = (\LATCH_busA|out [31] & (\ALU|Equal2~1_combout  & ((\LATCH_aluIn|imm_ [3]) # (\LATCH_aluIn|imm_ [2]))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\LATCH_busA|out [31]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~621_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~621 .lut_mask = 16'hE000;
defparam \ALU|out[28]~621 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~548 (
// Equation(s):
// \ALU|out[28]~548_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [28] $ (\LATCH_aluIn|imm_ [28]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [28]),
	.datad(\LATCH_aluIn|imm_ [28]),
	.cin(gnd),
	.combout(\ALU|out[28]~548_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~548 .lut_mask = 16'h0880;
defparam \ALU|out[28]~548 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~549 (
// Equation(s):
// \ALU|out[28]~549_combout  = (\LATCH_aluIn|imm_ [28] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [28] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [28]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [28]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~549_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~549 .lut_mask = 16'hA888;
defparam \ALU|out[28]~549 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~550 (
// Equation(s):
// \ALU|out[28]~550_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busA|out [28] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [28]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[28]~550_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~550 .lut_mask = 16'h0080;
defparam \ALU|out[28]~550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~10 (
// Equation(s):
// \ALU|ShiftLeft1~10_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [25])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [26])))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~10 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~83 (
// Equation(s):
// \ALU|ShiftLeft1~83_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [27])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [28])))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busA|out [28]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~83 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~551 (
// Equation(s):
// \ALU|out[28]~551_combout  = (\ALU|out[28]~250_combout  & (((!\ALU|ShiftLeft1~2_combout )))) # (!\ALU|out[28]~250_combout  & ((\ALU|ShiftLeft1~2_combout  & ((\ALU|ShiftLeft1~83_combout ))) # (!\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftLeft1~72_combout ))))

	.dataa(\ALU|out[28]~250_combout ),
	.datab(\ALU|ShiftLeft1~72_combout ),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|ShiftLeft1~83_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~551_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~551 .lut_mask = 16'h5E0E;
defparam \ALU|out[28]~551 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~552 (
// Equation(s):
// \ALU|out[28]~552_combout  = (\ALU|out[28]~250_combout  & ((\ALU|out[28]~551_combout  & ((\ALU|ShiftLeft1~58_combout ))) # (!\ALU|out[28]~551_combout  & (\ALU|ShiftLeft1~10_combout )))) # (!\ALU|out[28]~250_combout  & (((\ALU|out[28]~551_combout ))))

	.dataa(\ALU|ShiftLeft1~10_combout ),
	.datab(\ALU|out[28]~250_combout ),
	.datac(\ALU|out[28]~551_combout ),
	.datad(\ALU|ShiftLeft1~58_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~552_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~552 .lut_mask = 16'hF838;
defparam \ALU|out[28]~552 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~553 (
// Equation(s):
// \ALU|out[28]~553_combout  = (\ALU|out[17]~40_combout  & ((\ALU|ShiftLeft1~81_combout ) # ((\ALU|out[17]~49_combout  & \ALU|out[28]~448_combout )))) # (!\ALU|out[17]~40_combout  & (\ALU|out[17]~49_combout  & (\ALU|out[28]~448_combout )))

	.dataa(\ALU|out[17]~40_combout ),
	.datab(\ALU|out[17]~49_combout ),
	.datac(\ALU|out[28]~448_combout ),
	.datad(\ALU|ShiftLeft1~81_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~553_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~553 .lut_mask = 16'hEAC0;
defparam \ALU|out[28]~553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~554 (
// Equation(s):
// \ALU|out[28]~554_combout  = (\ALU|out[28]~550_combout ) # ((\ALU|out[28]~553_combout ) # ((\ALU|out[9]~183_combout  & \ALU|out[28]~552_combout )))

	.dataa(\ALU|out[28]~550_combout ),
	.datab(\ALU|out[9]~183_combout ),
	.datac(\ALU|out[28]~552_combout ),
	.datad(\ALU|out[28]~553_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~554_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~554 .lut_mask = 16'hFFEA;
defparam \ALU|out[28]~554 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~555 (
// Equation(s):
// \ALU|out[28]~555_combout  = (\ALU|out[28]~621_combout ) # ((\ALU|out[28]~548_combout ) # ((\ALU|out[28]~549_combout ) # (\ALU|out[28]~554_combout )))

	.dataa(\ALU|out[28]~621_combout ),
	.datab(\ALU|out[28]~548_combout ),
	.datac(\ALU|out[28]~549_combout ),
	.datad(\ALU|out[28]~554_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~555_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~555 .lut_mask = 16'hFFFE;
defparam \ALU|out[28]~555 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~556 (
// Equation(s):
// \ALU|out[28]~556_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[28]~555_combout ) # ((\ALU|Add2~56_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|Add2~56_combout ),
	.datac(\ALU|out[17]~57_combout ),
	.datad(\ALU|out[28]~555_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~556_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~556 .lut_mask = 16'hAA08;
defparam \ALU|out[28]~556 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[25][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~0 (
// Equation(s):
// \REG_BANK|Mux35~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][28]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][28]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~1 (
// Equation(s):
// \REG_BANK|Mux35~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux35~0_combout  & ((\REG_BANK|banco[29][28]~q ))) # (!\REG_BANK|Mux35~0_combout  & (\REG_BANK|banco[21][28]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux35~0_combout ))))

	.dataa(\REG_BANK|banco[21][28]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux35~0_combout ),
	.datad(\REG_BANK|banco[29][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[26][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[22][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~2 (
// Equation(s):
// \REG_BANK|Mux35~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][28]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][28]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~3 (
// Equation(s):
// \REG_BANK|Mux35~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux35~2_combout  & ((\REG_BANK|banco[30][28]~q ))) # (!\REG_BANK|Mux35~2_combout  & (\REG_BANK|banco[26][28]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux35~2_combout ))))

	.dataa(\REG_BANK|banco[26][28]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux35~2_combout ),
	.datad(\REG_BANK|banco[30][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[24][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[20][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~4 (
// Equation(s):
// \REG_BANK|Mux35~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][28]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][28]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~5 (
// Equation(s):
// \REG_BANK|Mux35~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux35~4_combout  & ((\REG_BANK|banco[28][28]~q ))) # (!\REG_BANK|Mux35~4_combout  & (\REG_BANK|banco[24][28]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux35~4_combout ))))

	.dataa(\REG_BANK|banco[24][28]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux35~4_combout ),
	.datad(\REG_BANK|banco[28][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~6 (
// Equation(s):
// \REG_BANK|Mux35~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux35~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux35~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux35~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux35~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[23][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[27][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~7 (
// Equation(s):
// \REG_BANK|Mux35~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][28]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][28]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~8 (
// Equation(s):
// \REG_BANK|Mux35~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux35~7_combout  & ((\REG_BANK|banco[31][28]~q ))) # (!\REG_BANK|Mux35~7_combout  & (\REG_BANK|banco[23][28]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux35~7_combout ))))

	.dataa(\REG_BANK|banco[23][28]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux35~7_combout ),
	.datad(\REG_BANK|banco[31][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~9 (
// Equation(s):
// \REG_BANK|Mux35~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux35~6_combout  & ((\REG_BANK|Mux35~8_combout ))) # (!\REG_BANK|Mux35~6_combout  & (\REG_BANK|Mux35~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux35~6_combout ))))

	.dataa(\REG_BANK|Mux35~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux35~6_combout ),
	.datad(\REG_BANK|Mux35~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~10 (
// Equation(s):
// \REG_BANK|Mux35~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][28]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][28]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~11 (
// Equation(s):
// \REG_BANK|Mux35~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux35~10_combout  & ((\REG_BANK|banco[7][28]~q ))) # (!\REG_BANK|Mux35~10_combout  & (\REG_BANK|banco[6][28]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux35~10_combout ))))

	.dataa(\REG_BANK|banco[6][28]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux35~10_combout ),
	.datad(\REG_BANK|banco[7][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~12 (
// Equation(s):
// \REG_BANK|Mux35~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][28]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][28]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~13 (
// Equation(s):
// \REG_BANK|Mux35~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux35~12_combout  & ((\REG_BANK|banco[11][28]~q ))) # (!\REG_BANK|Mux35~12_combout  & (\REG_BANK|banco[9][28]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux35~12_combout ))))

	.dataa(\REG_BANK|banco[9][28]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux35~12_combout ),
	.datad(\REG_BANK|banco[11][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~14 (
// Equation(s):
// \REG_BANK|Mux35~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][28]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][28]~q ),
	.datac(\REG_BANK|banco[1][28]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~15 (
// Equation(s):
// \REG_BANK|Mux35~15_combout  = (\REG_BANK|Mux35~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][28]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux35~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][28]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~16 (
// Equation(s):
// \REG_BANK|Mux35~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux35~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux35~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux35~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux35~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~17 (
// Equation(s):
// \REG_BANK|Mux35~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][28]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][28]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][28]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~18 (
// Equation(s):
// \REG_BANK|Mux35~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux35~17_combout  & ((\REG_BANK|banco[15][28]~q ))) # (!\REG_BANK|Mux35~17_combout  & (\REG_BANK|banco[14][28]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux35~17_combout ))))

	.dataa(\REG_BANK|banco[14][28]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux35~17_combout ),
	.datad(\REG_BANK|banco[15][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~19 (
// Equation(s):
// \REG_BANK|Mux35~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux35~16_combout  & ((\REG_BANK|Mux35~18_combout ))) # (!\REG_BANK|Mux35~16_combout  & (\REG_BANK|Mux35~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux35~16_combout ))))

	.dataa(\REG_BANK|Mux35~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux35~16_combout ),
	.datad(\REG_BANK|Mux35~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux35~20 (
// Equation(s):
// \REG_BANK|Mux35~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux35~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux35~19_combout )))

	.dataa(\REG_BANK|Mux35~9_combout ),
	.datab(\REG_BANK|Mux35~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[28] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux35~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[28] .is_wysiwyg = "true";
defparam \LATCH_busB|out[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~56 (
// Equation(s):
// \ALU|Add1~56_combout  = ((\LATCH_busB|out [28] $ (\LATCH_busA|out [28] $ (\ALU|Add1~55 )))) # (GND)
// \ALU|Add1~57  = CARRY((\LATCH_busB|out [28] & (\LATCH_busA|out [28] & !\ALU|Add1~55 )) # (!\LATCH_busB|out [28] & ((\LATCH_busA|out [28]) # (!\ALU|Add1~55 ))))

	.dataa(\LATCH_busB|out [28]),
	.datab(\LATCH_busA|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~55 ),
	.combout(\ALU|Add1~56_combout ),
	.cout(\ALU|Add1~57 ));
// synopsys translate_off
defparam \ALU|Add1~56 .lut_mask = 16'h964D;
defparam \ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~56 (
// Equation(s):
// \ALU|Add0~56_combout  = ((\LATCH_busB|out [28] $ (\LATCH_busA|out [28] $ (!\ALU|Add0~55 )))) # (GND)
// \ALU|Add0~57  = CARRY((\LATCH_busB|out [28] & ((\LATCH_busA|out [28]) # (!\ALU|Add0~55 ))) # (!\LATCH_busB|out [28] & (\LATCH_busA|out [28] & !\ALU|Add0~55 )))

	.dataa(\LATCH_busB|out [28]),
	.datab(\LATCH_busA|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~55 ),
	.combout(\ALU|Add0~56_combout ),
	.cout(\ALU|Add0~57 ));
// synopsys translate_off
defparam \ALU|Add0~56 .lut_mask = 16'h698E;
defparam \ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~557 (
// Equation(s):
// \ALU|out[28]~557_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [28] $ (\LATCH_busB|out [28]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [28]),
	.datad(\LATCH_busB|out [28]),
	.cin(gnd),
	.combout(\ALU|out[28]~557_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~557 .lut_mask = 16'h0880;
defparam \ALU|out[28]~557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~28 (
// Equation(s):
// \ALU|ShiftLeft0~28_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [25])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [26])))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~28 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~26 (
// Equation(s):
// \ALU|ShiftLeft0~26_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [27])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [28])))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busA|out [28]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~26 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~558 (
// Equation(s):
// \ALU|out[28]~558_combout  = (\ALU|out[28]~238_combout  & (((!\ALU|ShiftLeft0~56_combout )))) # (!\ALU|out[28]~238_combout  & ((\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftLeft0~26_combout ))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftLeft0~76_combout 
// ))))

	.dataa(\ALU|out[28]~238_combout ),
	.datab(\ALU|ShiftLeft0~76_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~558_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~558 .lut_mask = 16'h5E0E;
defparam \ALU|out[28]~558 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~559 (
// Equation(s):
// \ALU|out[28]~559_combout  = (\ALU|out[28]~238_combout  & ((\ALU|out[28]~558_combout  & ((\ALU|ShiftLeft0~64_combout ))) # (!\ALU|out[28]~558_combout  & (\ALU|ShiftLeft0~28_combout )))) # (!\ALU|out[28]~238_combout  & (((\ALU|out[28]~558_combout ))))

	.dataa(\ALU|ShiftLeft0~28_combout ),
	.datab(\ALU|out[28]~238_combout ),
	.datac(\ALU|out[28]~558_combout ),
	.datad(\ALU|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~559_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~559 .lut_mask = 16'hF838;
defparam \ALU|out[28]~559 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~560 (
// Equation(s):
// \ALU|out[28]~560_combout  = (\ALU|Selector1~7_combout  & (((\ALU|out[14]~127_combout  & \ALU|out[28]~559_combout )) # (!\ALU|ShiftLeft0~56_combout ))) # (!\ALU|Selector1~7_combout  & (((\ALU|out[14]~127_combout  & \ALU|out[28]~559_combout ))))

	.dataa(\ALU|Selector1~7_combout ),
	.datab(\ALU|ShiftLeft0~56_combout ),
	.datac(\ALU|out[14]~127_combout ),
	.datad(\ALU|out[28]~559_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~560_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~560 .lut_mask = 16'hF222;
defparam \ALU|out[28]~560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~561 (
// Equation(s):
// \ALU|out[28]~561_combout  = (\ALU|out[28]~557_combout ) # ((\ALU|out[28]~560_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [28])))

	.dataa(\ALU|out[28]~557_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busB|out [28]),
	.datad(\ALU|out[28]~560_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~561_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~561 .lut_mask = 16'hFFEA;
defparam \ALU|out[28]~561 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~562 (
// Equation(s):
// \ALU|out[28]~562_combout  = (\ALU|out[28]~561_combout ) # ((\ALU|Selector32~0_combout  & (\ALU|Add0~56_combout  & !\LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add0~56_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|out[28]~561_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~562_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~562 .lut_mask = 16'hFF08;
defparam \ALU|out[28]~562 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~622 (
// Equation(s):
// \ALU|out[28]~622_combout  = (!\LATCH_aluIn|aluCtrl_ [0] & (!\LATCH_aluIn|aluCtrl_ [1] & (!\LATCH_aluIn|aluCtrl_ [2] & \LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[28]~622_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~622 .lut_mask = 16'h0100;
defparam \ALU|out[28]~622 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~563 (
// Equation(s):
// \ALU|out[28]~563_combout  = (\ALU|out[17]~36_combout  & ((\ALU|ShiftLeft0~85_combout ) # ((\ALU|out[17]~64_combout  & \ALU|out[28]~460_combout )))) # (!\ALU|out[17]~36_combout  & (\ALU|out[17]~64_combout  & (\ALU|out[28]~460_combout )))

	.dataa(\ALU|out[17]~36_combout ),
	.datab(\ALU|out[17]~64_combout ),
	.datac(\ALU|out[28]~460_combout ),
	.datad(\ALU|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~563_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~563 .lut_mask = 16'hEAC0;
defparam \ALU|out[28]~563 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~564 (
// Equation(s):
// \ALU|out[28]~564_combout  = (\LATCH_busA|out [28] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [28]))))

	.dataa(\LATCH_busA|out [28]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [28]),
	.cin(gnd),
	.combout(\ALU|out[28]~564_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~564 .lut_mask = 16'hA888;
defparam \ALU|out[28]~564 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~565 (
// Equation(s):
// \ALU|out[28]~565_combout  = (\ALU|out[28]~563_combout ) # (\ALU|out[28]~564_combout )

	.dataa(\ALU|out[28]~563_combout ),
	.datab(\ALU|out[28]~564_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[28]~565_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~565 .lut_mask = 16'hEEEE;
defparam \ALU|out[28]~565 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~566 (
// Equation(s):
// \ALU|out[28]~566_combout  = (\ALU|out[28]~562_combout ) # ((\ALU|out[28]~565_combout ) # ((\ALU|Add1~56_combout  & \ALU|out[28]~622_combout )))

	.dataa(\ALU|Add1~56_combout ),
	.datab(\ALU|out[28]~562_combout ),
	.datac(\ALU|out[28]~622_combout ),
	.datad(\ALU|out[28]~565_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~566_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~566 .lut_mask = 16'hFFEC;
defparam \ALU|out[28]~566 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[28]~567 (
// Equation(s):
// \ALU|out[28]~567_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[28]~556_combout ) # ((\ALU|out[17]~60_combout  & \ALU|out[28]~566_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[28]~556_combout ),
	.datac(\ALU|out[17]~60_combout ),
	.datad(\ALU|out[28]~566_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~567_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~567 .lut_mask = 16'hFEEE;
defparam \ALU|out[28]~567 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[28] (
	.clk(\clk~input_o ),
	.d(\ALU|out[28]~567_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[28] .is_wysiwyg = "true";
defparam \LATCH_busC|out[28] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][28] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~66 (
// Equation(s):
// \REG_BANK|outA[28]~66_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][28]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][28]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~66 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~67 (
// Equation(s):
// \REG_BANK|outA[28]~67_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[28]~66_combout  & ((\REG_BANK|banco[29][28]~q ))) # (!\REG_BANK|outA[28]~66_combout  & (\REG_BANK|banco[21][28]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[28]~66_combout 
// ))))

	.dataa(\REG_BANK|banco[21][28]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[28]~66_combout ),
	.datad(\REG_BANK|banco[29][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~67 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~68 (
// Equation(s):
// \REG_BANK|outA[28]~68_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][28]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][28]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~68 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~69 (
// Equation(s):
// \REG_BANK|outA[28]~69_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[28]~68_combout  & ((\REG_BANK|banco[30][28]~q ))) # (!\REG_BANK|outA[28]~68_combout  & (\REG_BANK|banco[26][28]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[28]~68_combout 
// ))))

	.dataa(\REG_BANK|banco[26][28]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[28]~68_combout ),
	.datad(\REG_BANK|banco[30][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~69 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~70 (
// Equation(s):
// \REG_BANK|outA[28]~70_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][28]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][28]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~70 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~71 (
// Equation(s):
// \REG_BANK|outA[28]~71_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[28]~70_combout  & ((\REG_BANK|banco[28][28]~q ))) # (!\REG_BANK|outA[28]~70_combout  & (\REG_BANK|banco[24][28]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[28]~70_combout 
// ))))

	.dataa(\REG_BANK|banco[24][28]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[28]~70_combout ),
	.datad(\REG_BANK|banco[28][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~71 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~72 (
// Equation(s):
// \REG_BANK|outA[28]~72_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[28]~69_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[28]~71_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[28]~69_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[28]~71_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~72 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~73 (
// Equation(s):
// \REG_BANK|outA[28]~73_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][28]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][28]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~73 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~74 (
// Equation(s):
// \REG_BANK|outA[28]~74_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[28]~73_combout  & ((\REG_BANK|banco[31][28]~q ))) # (!\REG_BANK|outA[28]~73_combout  & (\REG_BANK|banco[23][28]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[28]~73_combout 
// ))))

	.dataa(\REG_BANK|banco[23][28]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[28]~73_combout ),
	.datad(\REG_BANK|banco[31][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~74 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~75 (
// Equation(s):
// \REG_BANK|outA[28]~75_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[28]~72_combout  & ((\REG_BANK|outA[28]~74_combout ))) # (!\REG_BANK|outA[28]~72_combout  & (\REG_BANK|outA[28]~67_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[28]~72_combout ))))

	.dataa(\REG_BANK|outA[28]~67_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[28]~72_combout ),
	.datad(\REG_BANK|outA[28]~74_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~75 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~76 (
// Equation(s):
// \REG_BANK|outA[28]~76_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][28]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][28]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~76 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~77 (
// Equation(s):
// \REG_BANK|outA[28]~77_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[28]~76_combout  & ((\REG_BANK|banco[7][28]~q ))) # (!\REG_BANK|outA[28]~76_combout  & (\REG_BANK|banco[6][28]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[28]~76_combout ))))

	.dataa(\REG_BANK|banco[6][28]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[28]~76_combout ),
	.datad(\REG_BANK|banco[7][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~77 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~78 (
// Equation(s):
// \REG_BANK|outA[28]~78_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][28]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][28]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~78 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~79 (
// Equation(s):
// \REG_BANK|outA[28]~79_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[28]~78_combout  & ((\REG_BANK|banco[11][28]~q ))) # (!\REG_BANK|outA[28]~78_combout  & (\REG_BANK|banco[9][28]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[28]~78_combout 
// ))))

	.dataa(\REG_BANK|banco[9][28]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[28]~78_combout ),
	.datad(\REG_BANK|banco[11][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~79 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~80 (
// Equation(s):
// \REG_BANK|outA[28]~80_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][28]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][28]~q ),
	.datac(\REG_BANK|banco[1][28]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~80 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~81 (
// Equation(s):
// \REG_BANK|outA[28]~81_combout  = (\REG_BANK|outA[28]~80_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][28]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[28]~80_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][28]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~81 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~82 (
// Equation(s):
// \REG_BANK|outA[28]~82_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[28]~79_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[28]~81_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[28]~79_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[28]~81_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~82 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~83 (
// Equation(s):
// \REG_BANK|outA[28]~83_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][28]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][28]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~83 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~84 (
// Equation(s):
// \REG_BANK|outA[28]~84_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[28]~83_combout  & ((\REG_BANK|banco[15][28]~q ))) # (!\REG_BANK|outA[28]~83_combout  & (\REG_BANK|banco[14][28]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[28]~83_combout 
// ))))

	.dataa(\REG_BANK|banco[14][28]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[28]~83_combout ),
	.datad(\REG_BANK|banco[15][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~84 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~85 (
// Equation(s):
// \REG_BANK|outA[28]~85_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[28]~82_combout  & ((\REG_BANK|outA[28]~84_combout ))) # (!\REG_BANK|outA[28]~82_combout  & (\REG_BANK|outA[28]~77_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[28]~82_combout ))))

	.dataa(\REG_BANK|outA[28]~77_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[28]~82_combout ),
	.datad(\REG_BANK|outA[28]~84_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~85 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~86 (
// Equation(s):
// \REG_BANK|outA[28]~86_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[28]~75_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[28]~85_combout )))))

	.dataa(\REG_BANK|outA[28]~75_combout ),
	.datab(\REG_BANK|outA[28]~85_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~86 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[28]~87 (
// Equation(s):
// \REG_BANK|outA[28]~87_combout  = (\REG_BANK|outA[28]~86_combout ) # ((\IFU|pc [28] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[28]~86_combout ),
	.datab(\IFU|pc [28]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[28]~87 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[28] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[28]~87_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[28] .is_wysiwyg = "true";
defparam \LATCH_busA|out[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~11 (
// Equation(s):
// \ALU|ShiftRight3~11_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [28])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [27])))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~11 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~12 (
// Equation(s):
// \ALU|ShiftRight3~12_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~10_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~11_combout )))

	.dataa(\ALU|ShiftRight3~10_combout ),
	.datab(\ALU|ShiftRight3~11_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~12 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~6 (
// Equation(s):
// \ALU|ShiftRight2~6_combout  = (\LATCH_aluIn|imm_ [2] & (\LATCH_busA|out [31] & (\ALU|ShiftLeft1~50_combout ))) # (!\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftRight3~12_combout ))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|ShiftLeft1~50_combout ),
	.datac(\ALU|ShiftRight3~12_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~6 .lut_mask = 16'h88F0;
defparam \ALU|ShiftRight2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~75 (
// Equation(s):
// \ALU|out[19]~75_combout  = (\ALU|out[18]~45_combout  & ((\ALU|ShiftRight2~6_combout ) # ((\ALU|ShiftLeft1~51_combout  & !\ALU|out[17]~46_combout )))) # (!\ALU|out[18]~45_combout  & (((\ALU|ShiftLeft1~51_combout  & !\ALU|out[17]~46_combout ))))

	.dataa(\ALU|out[18]~45_combout ),
	.datab(\ALU|ShiftRight2~6_combout ),
	.datac(\ALU|ShiftLeft1~51_combout ),
	.datad(\ALU|out[17]~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~75 .lut_mask = 16'h88F8;
defparam \ALU|out[19]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~17 (
// Equation(s):
// \ALU|ShiftRight3~17_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~14_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~16_combout )))))

	.dataa(\ALU|ShiftRight3~14_combout ),
	.datab(\ALU|ShiftRight3~16_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~17 .lut_mask = 16'h00AC;
defparam \ALU|ShiftRight3~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~77 (
// Equation(s):
// \ALU|out[19]~77_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & ((\LATCH_busA|out [19]) # (!\LATCH_aluIn|aluCtrl_ [0]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [19]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[19]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~77 .lut_mask = 16'h8088;
defparam \ALU|out[19]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~78 (
// Equation(s):
// \ALU|out[19]~78_combout  = (\LATCH_aluIn|imm_ [19] & ((\ALU|out[19]~77_combout ) # ((\ALU|out[29]~76_combout  & \ALU|ShiftRight3~17_combout )))) # (!\LATCH_aluIn|imm_ [19] & (\ALU|out[29]~76_combout  & (\ALU|ShiftRight3~17_combout )))

	.dataa(\LATCH_aluIn|imm_ [19]),
	.datab(\ALU|out[29]~76_combout ),
	.datac(\ALU|ShiftRight3~17_combout ),
	.datad(\ALU|out[19]~77_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~78 .lut_mask = 16'hEAC0;
defparam \ALU|out[19]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~79 (
// Equation(s):
// \ALU|out[19]~79_combout  = (\ALU|out[17]~51_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~30_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~34_combout )))))

	.dataa(\ALU|out[17]~51_combout ),
	.datab(\ALU|ShiftLeft1~30_combout ),
	.datac(\ALU|ShiftLeft1~34_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[19]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~79 .lut_mask = 16'h88A0;
defparam \ALU|out[19]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~80 (
// Equation(s):
// \ALU|out[19]~80_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~4_combout  & (\ALU|ShiftLeft1~27_combout  & \ALU|ShiftLeft1~2_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|ShiftLeft1~27_combout ),
	.datad(\ALU|ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~80 .lut_mask = 16'h8000;
defparam \ALU|out[19]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~19 (
// Equation(s):
// \ALU|ShiftRight3~19_combout  = (\ALU|ShiftRight3~17_combout ) # ((\ALU|ShiftRight3~18_combout ) # ((\ALU|ShiftRight3~12_combout  & \ALU|ShiftLeft1~52_combout )))

	.dataa(\ALU|ShiftRight3~17_combout ),
	.datab(\ALU|ShiftRight3~18_combout ),
	.datac(\ALU|ShiftRight3~12_combout ),
	.datad(\ALU|ShiftLeft1~52_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~19 .lut_mask = 16'hFEEE;
defparam \ALU|ShiftRight3~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~81 (
// Equation(s):
// \ALU|out[19]~81_combout  = (\LATCH_busA|out [19] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_aluIn|imm_ [19] & \ALU|Equal3~0_combout )))) # (!\LATCH_busA|out [19] & (\LATCH_aluIn|imm_ [19] & (\ALU|Equal3~0_combout )))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_aluIn|imm_ [19]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~81 .lut_mask = 16'hEA60;
defparam \ALU|out[19]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~82 (
// Equation(s):
// \ALU|out[19]~82_combout  = (\ALU|out[19]~80_combout ) # ((\ALU|out[19]~81_combout ) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight3~19_combout )))

	.dataa(\ALU|out[19]~80_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight3~19_combout ),
	.datad(\ALU|out[19]~81_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~82 .lut_mask = 16'hFFEA;
defparam \ALU|out[19]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~83 (
// Equation(s):
// \ALU|out[19]~83_combout  = (\ALU|out[19]~79_combout ) # ((\ALU|out[19]~82_combout ) # ((\ALU|Add2~38_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[19]~79_combout ),
	.datab(\ALU|Add2~38_combout ),
	.datac(\ALU|out[17]~57_combout ),
	.datad(\ALU|out[19]~82_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~83 .lut_mask = 16'hFFAE;
defparam \ALU|out[19]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~84 (
// Equation(s):
// \ALU|out[19]~84_combout  = (\ALU|out[17]~44_combout  & ((\ALU|out[19]~75_combout ) # ((\ALU|out[19]~78_combout ) # (\ALU|out[19]~83_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|out[19]~75_combout ),
	.datac(\ALU|out[19]~78_combout ),
	.datad(\ALU|out[19]~83_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~84 .lut_mask = 16'hAAA8;
defparam \ALU|out[19]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~85 (
// Equation(s):
// \ALU|out[19]~85_combout  = (\ALU|Selector15~0_combout  & ((\ALU|ShiftLeft0~57_combout ) # ((\ALU|out[17]~61_combout  & \ALU|ShiftRight0~5_combout )))) # (!\ALU|Selector15~0_combout  & (\ALU|out[17]~61_combout  & (\ALU|ShiftRight0~5_combout )))

	.dataa(\ALU|Selector15~0_combout ),
	.datab(\ALU|out[17]~61_combout ),
	.datac(\ALU|ShiftRight0~5_combout ),
	.datad(\ALU|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~85 .lut_mask = 16'hEAC0;
defparam \ALU|out[19]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~86 (
// Equation(s):
// \ALU|out[19]~86_combout  = (\LATCH_busA|out [19] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [19]))))

	.dataa(\LATCH_busA|out [19]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [19]),
	.cin(gnd),
	.combout(\ALU|out[19]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~86 .lut_mask = 16'hA888;
defparam \ALU|out[19]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~21 (
// Equation(s):
// \ALU|ShiftRight1~21_combout  = (\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight1~20_combout ) # ((\ALU|out[24]~65_combout  & \ALU|ShiftRight1~18_combout )))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|out[24]~65_combout  & (\ALU|ShiftRight1~18_combout )))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|out[24]~65_combout ),
	.datac(\ALU|ShiftRight1~18_combout ),
	.datad(\ALU|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~21 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~88 (
// Equation(s):
// \ALU|out[19]~88_combout  = (\ALU|out[19]~85_combout ) # ((\ALU|out[19]~86_combout ) # ((\ALU|out[22]~87_combout  & \ALU|ShiftRight1~21_combout )))

	.dataa(\ALU|out[19]~85_combout ),
	.datab(\ALU|out[19]~86_combout ),
	.datac(\ALU|out[22]~87_combout ),
	.datad(\ALU|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~88 .lut_mask = 16'hFEEE;
defparam \ALU|out[19]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~89 (
// Equation(s):
// \ALU|out[19]~89_combout  = (\ALU|out[17]~67_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftLeft0~43_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~33_combout )))))

	.dataa(\ALU|out[17]~67_combout ),
	.datab(\ALU|ShiftLeft0~43_combout ),
	.datac(\ALU|ShiftLeft0~33_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[19]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~89 .lut_mask = 16'h88A0;
defparam \ALU|out[19]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~90 (
// Equation(s):
// \ALU|out[19]~90_combout  = (\ALU|ShiftLeft0~56_combout  & ((\LATCH_busB|out [1] & (\ALU|ShiftLeft0~38_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~39_combout )))))

	.dataa(\ALU|ShiftLeft0~56_combout ),
	.datab(\ALU|ShiftLeft0~38_combout ),
	.datac(\ALU|ShiftLeft0~39_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|out[19]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~90 .lut_mask = 16'h88A0;
defparam \ALU|out[19]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~23 (
// Equation(s):
// \ALU|ShiftRight1~23_combout  = (\ALU|ShiftRight1~21_combout ) # ((\ALU|ShiftRight1~22_combout ) # ((\ALU|ShiftRight1~16_combout  & \ALU|ShiftLeft0~58_combout )))

	.dataa(\ALU|ShiftRight1~21_combout ),
	.datab(\ALU|ShiftRight1~22_combout ),
	.datac(\ALU|ShiftRight1~16_combout ),
	.datad(\ALU|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~23 .lut_mask = 16'hFEEE;
defparam \ALU|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~91 (
// Equation(s):
// \ALU|out[19]~91_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight1~23_combout ) # ((\ALU|out[17]~36_combout  & \ALU|out[19]~90_combout )))) # (!\ALU|Equal2~1_combout  & (\ALU|out[17]~36_combout  & (\ALU|out[19]~90_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|out[17]~36_combout ),
	.datac(\ALU|out[19]~90_combout ),
	.datad(\ALU|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~91 .lut_mask = 16'hEAC0;
defparam \ALU|out[19]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~92 (
// Equation(s):
// \ALU|out[19]~92_combout  = (\LATCH_busB|out [19] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal3~0_combout  & !\LATCH_busA|out [19])))) # (!\LATCH_busB|out [19] & (((\ALU|Equal3~0_combout  & \LATCH_busA|out [19]))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [19]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\LATCH_busA|out [19]),
	.cin(gnd),
	.combout(\ALU|out[19]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~92 .lut_mask = 16'hB8C8;
defparam \ALU|out[19]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~93 (
// Equation(s):
// \ALU|out[19]~93_combout  = (\ALU|Selector32~0_combout  & ((\ALU|Add0~38_combout ) # (\LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add0~38_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[19]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~93 .lut_mask = 16'hA8A8;
defparam \ALU|out[19]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~94 (
// Equation(s):
// \ALU|out[19]~94_combout  = (\ALU|out[19]~92_combout ) # ((\ALU|out[19]~93_combout  & ((\ALU|Add1~38_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Add1~38_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|out[19]~92_combout ),
	.datad(\ALU|out[19]~93_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~94 .lut_mask = 16'hFBF0;
defparam \ALU|out[19]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~95 (
// Equation(s):
// \ALU|out[19]~95_combout  = (\ALU|out[19]~88_combout ) # ((\ALU|out[19]~89_combout ) # ((\ALU|out[19]~91_combout ) # (\ALU|out[19]~94_combout )))

	.dataa(\ALU|out[19]~88_combout ),
	.datab(\ALU|out[19]~89_combout ),
	.datac(\ALU|out[19]~91_combout ),
	.datad(\ALU|out[19]~94_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~95 .lut_mask = 16'hFFFE;
defparam \ALU|out[19]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[19]~96 (
// Equation(s):
// \ALU|out[19]~96_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[19]~84_combout ) # ((\ALU|out[17]~60_combout  & \ALU|out[19]~95_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[19]~84_combout ),
	.datac(\ALU|out[17]~60_combout ),
	.datad(\ALU|out[19]~95_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~96_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~96 .lut_mask = 16'hFEEE;
defparam \ALU|out[19]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[19] (
	.clk(\clk~input_o ),
	.d(\ALU|out[19]~96_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[19] .is_wysiwyg = "true";
defparam \LATCH_busC|out[19] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][19] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~264 (
// Equation(s):
// \REG_BANK|outA[19]~264_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][19]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][19]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~264 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~265 (
// Equation(s):
// \REG_BANK|outA[19]~265_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[19]~264_combout  & ((\REG_BANK|banco[29][19]~q ))) # (!\REG_BANK|outA[19]~264_combout  & (\REG_BANK|banco[25][19]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[19]~264_combout ))))

	.dataa(\REG_BANK|banco[25][19]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[19]~264_combout ),
	.datad(\REG_BANK|banco[29][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~265 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~266 (
// Equation(s):
// \REG_BANK|outA[19]~266_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][19]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][19]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~266 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~267 (
// Equation(s):
// \REG_BANK|outA[19]~267_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[19]~266_combout  & ((\REG_BANK|banco[30][19]~q ))) # (!\REG_BANK|outA[19]~266_combout  & (\REG_BANK|banco[22][19]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[19]~266_combout ))))

	.dataa(\REG_BANK|banco[22][19]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[19]~266_combout ),
	.datad(\REG_BANK|banco[30][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~267 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~268 (
// Equation(s):
// \REG_BANK|outA[19]~268_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][19]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][19]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~268 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~269 (
// Equation(s):
// \REG_BANK|outA[19]~269_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[19]~268_combout  & ((\REG_BANK|banco[28][19]~q ))) # (!\REG_BANK|outA[19]~268_combout  & (\REG_BANK|banco[20][19]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[19]~268_combout ))))

	.dataa(\REG_BANK|banco[20][19]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[19]~268_combout ),
	.datad(\REG_BANK|banco[28][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~269 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~270 (
// Equation(s):
// \REG_BANK|outA[19]~270_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[19]~267_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[19]~269_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[19]~267_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[19]~269_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~270 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~271 (
// Equation(s):
// \REG_BANK|outA[19]~271_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][19]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][19]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~271 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~272 (
// Equation(s):
// \REG_BANK|outA[19]~272_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[19]~271_combout  & ((\REG_BANK|banco[31][19]~q ))) # (!\REG_BANK|outA[19]~271_combout  & (\REG_BANK|banco[27][19]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[19]~271_combout ))))

	.dataa(\REG_BANK|banco[27][19]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[19]~271_combout ),
	.datad(\REG_BANK|banco[31][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~272 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~273 (
// Equation(s):
// \REG_BANK|outA[19]~273_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[19]~270_combout  & ((\REG_BANK|outA[19]~272_combout ))) # (!\REG_BANK|outA[19]~270_combout  & (\REG_BANK|outA[19]~265_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[19]~270_combout ))))

	.dataa(\REG_BANK|outA[19]~265_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[19]~270_combout ),
	.datad(\REG_BANK|outA[19]~272_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~273_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~273 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~274 (
// Equation(s):
// \REG_BANK|outA[19]~274_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][19]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][19]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~274 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~275 (
// Equation(s):
// \REG_BANK|outA[19]~275_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[19]~274_combout  & ((\REG_BANK|banco[11][19]~q ))) # (!\REG_BANK|outA[19]~274_combout  & (\REG_BANK|banco[9][19]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[19]~274_combout 
// ))))

	.dataa(\REG_BANK|banco[9][19]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[19]~274_combout ),
	.datad(\REG_BANK|banco[11][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~275 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~276 (
// Equation(s):
// \REG_BANK|outA[19]~276_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][19]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][19]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~276 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~277 (
// Equation(s):
// \REG_BANK|outA[19]~277_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[19]~276_combout  & ((\REG_BANK|banco[7][19]~q ))) # (!\REG_BANK|outA[19]~276_combout  & (\REG_BANK|banco[6][19]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[19]~276_combout 
// ))))

	.dataa(\REG_BANK|banco[6][19]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[19]~276_combout ),
	.datad(\REG_BANK|banco[7][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~277 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~278 (
// Equation(s):
// \REG_BANK|outA[19]~278_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][19]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][19]~q ),
	.datac(\REG_BANK|banco[1][19]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~278 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~279 (
// Equation(s):
// \REG_BANK|outA[19]~279_combout  = (\REG_BANK|outA[19]~278_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][19]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[19]~278_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][19]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~279 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~280 (
// Equation(s):
// \REG_BANK|outA[19]~280_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[19]~277_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[19]~279_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[19]~277_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[19]~279_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~280 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~281 (
// Equation(s):
// \REG_BANK|outA[19]~281_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][19]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][19]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~281 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~282 (
// Equation(s):
// \REG_BANK|outA[19]~282_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[19]~281_combout  & ((\REG_BANK|banco[15][19]~q ))) # (!\REG_BANK|outA[19]~281_combout  & (\REG_BANK|banco[14][19]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[19]~281_combout ))))

	.dataa(\REG_BANK|banco[14][19]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[19]~281_combout ),
	.datad(\REG_BANK|banco[15][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~282_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~282 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~283 (
// Equation(s):
// \REG_BANK|outA[19]~283_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[19]~280_combout  & ((\REG_BANK|outA[19]~282_combout ))) # (!\REG_BANK|outA[19]~280_combout  & (\REG_BANK|outA[19]~275_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[19]~280_combout ))))

	.dataa(\REG_BANK|outA[19]~275_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[19]~280_combout ),
	.datad(\REG_BANK|outA[19]~282_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~283_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~283 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[19]~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~284 (
// Equation(s):
// \REG_BANK|outA[19]~284_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[19]~273_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[19]~283_combout )))))

	.dataa(\REG_BANK|outA[19]~273_combout ),
	.datab(\REG_BANK|outA[19]~283_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~284_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~284 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[19]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[19]~285 (
// Equation(s):
// \REG_BANK|outA[19]~285_combout  = (\REG_BANK|outA[19]~284_combout ) # ((\IFU|pc [19] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[19]~284_combout ),
	.datab(\IFU|pc [19]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[19]~285_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[19]~285 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[19]~285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[19] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[19]~285_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[19] .is_wysiwyg = "true";
defparam \LATCH_busA|out[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight3~5 (
// Equation(s):
// \ALU|ShiftRight3~5_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [19])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [18])))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_busA|out [18]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~5 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~13 (
// Equation(s):
// \ALU|ShiftRight2~13_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight3~5_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~23_combout )))

	.dataa(\ALU|ShiftRight3~5_combout ),
	.datab(\ALU|ShiftRight3~23_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~13 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight2~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~450 (
// Equation(s):
// \ALU|out[4]~450_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~13_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~16_combout )))

	.dataa(\ALU|ShiftRight2~13_combout ),
	.datab(\ALU|ShiftRight2~16_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[4]~450_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~450 .lut_mask = 16'hAACC;
defparam \ALU|out[4]~450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~488 (
// Equation(s):
// \ALU|out[4]~488_combout  = (!\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~20_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~26_combout )))))

	.dataa(\ALU|ShiftRight2~20_combout ),
	.datab(\ALU|ShiftRight3~26_combout ),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[4]~488_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~488 .lut_mask = 16'h00AC;
defparam \ALU|out[4]~488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~489 (
// Equation(s):
// \ALU|out[4]~489_combout  = (\ALU|out[4]~488_combout ) # ((\LATCH_aluIn|imm_ [2] & \ALU|ShiftRight2~18_combout ))

	.dataa(\ALU|out[4]~488_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight2~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[4]~489_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~489 .lut_mask = 16'hEAEA;
defparam \ALU|out[4]~489 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~490 (
// Equation(s):
// \ALU|out[4]~490_combout  = (\ALU|Selector47~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[4]~450_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[4]~489_combout )))))

	.dataa(\ALU|Selector47~1_combout ),
	.datab(\ALU|out[4]~450_combout ),
	.datac(\ALU|out[4]~489_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[4]~490_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~490 .lut_mask = 16'h88A0;
defparam \ALU|out[4]~490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~491 (
// Equation(s):
// \ALU|out[4]~491_combout  = (\LATCH_aluIn|imm_ [4] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [4] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~491_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~491 .lut_mask = 16'hA888;
defparam \ALU|out[4]~491 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~492 (
// Equation(s):
// \ALU|out[4]~492_combout  = (\ALU|out[4]~491_combout ) # ((\ALU|out[9]~181_combout  & ((\ALU|ShiftRight3~18_combout ) # (!\ALU|ShiftRight3~21_combout ))))

	.dataa(\ALU|out[4]~491_combout ),
	.datab(\ALU|out[9]~181_combout ),
	.datac(\ALU|ShiftRight3~18_combout ),
	.datad(\ALU|ShiftRight3~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~492_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~492 .lut_mask = 16'hEAEE;
defparam \ALU|out[4]~492 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~493 (
// Equation(s):
// \ALU|out[4]~493_combout  = (\ALU|Add2~8_combout  & (((\ALU|ShiftLeft1~55_combout  & \ALU|out[4]~420_combout )) # (!\ALU|out[17]~57_combout ))) # (!\ALU|Add2~8_combout  & (((\ALU|ShiftLeft1~55_combout  & \ALU|out[4]~420_combout ))))

	.dataa(\ALU|Add2~8_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|ShiftLeft1~55_combout ),
	.datad(\ALU|out[4]~420_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~493_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~493 .lut_mask = 16'hF222;
defparam \ALU|out[4]~493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~494 (
// Equation(s):
// \ALU|out[4]~494_combout  = (\LATCH_busA|out [4] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_aluIn|imm_ [4] & \ALU|Equal3~0_combout )))) # (!\LATCH_busA|out [4] & (\LATCH_aluIn|imm_ [4] & (\ALU|Equal3~0_combout )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~494_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~494 .lut_mask = 16'hEA60;
defparam \ALU|out[4]~494 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~495 (
// Equation(s):
// \ALU|out[4]~495_combout  = (\ALU|out[4]~493_combout ) # ((\ALU|out[4]~494_combout ) # ((\ALU|out[9]~175_combout  & !\ALU|ShiftRight3~21_combout )))

	.dataa(\ALU|out[9]~175_combout ),
	.datab(\ALU|ShiftRight3~21_combout ),
	.datac(\ALU|out[4]~493_combout ),
	.datad(\ALU|out[4]~494_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~495_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~495 .lut_mask = 16'hFFF2;
defparam \ALU|out[4]~495 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~496 (
// Equation(s):
// \ALU|out[4]~496_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[4]~490_combout ) # ((\ALU|out[4]~492_combout ) # (\ALU|out[4]~495_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[4]~490_combout ),
	.datac(\ALU|out[4]~492_combout ),
	.datad(\ALU|out[4]~495_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~496_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~496 .lut_mask = 16'hAAA8;
defparam \ALU|out[4]~496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~497 (
// Equation(s):
// \ALU|out[4]~497_combout  = (!\LATCH_busB|out [2] & ((\LATCH_busB|out [1] & (\ALU|ShiftRight0~19_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~31_combout )))))

	.dataa(\ALU|ShiftRight0~19_combout ),
	.datab(\ALU|ShiftRight1~31_combout ),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[4]~497_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~497 .lut_mask = 16'h00AC;
defparam \ALU|out[4]~497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~498 (
// Equation(s):
// \ALU|out[4]~498_combout  = (!\ALU|out[9]~191_combout  & ((\ALU|out[4]~497_combout ) # ((\LATCH_busB|out [2] & \ALU|ShiftRight0~17_combout ))))

	.dataa(\ALU|out[4]~497_combout ),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftRight0~17_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~498_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~498 .lut_mask = 16'h00EA;
defparam \ALU|out[4]~498 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~499 (
// Equation(s):
// \ALU|out[4]~499_combout  = (\LATCH_busA|out [4] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [4]))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[4]~499_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~499 .lut_mask = 16'hA888;
defparam \ALU|out[4]~499 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~500 (
// Equation(s):
// \ALU|out[4]~500_combout  = (\ALU|out[4]~499_combout ) # ((\ALU|ShiftRight1~25_combout  & \ALU|out[9]~197_combout ))

	.dataa(\ALU|out[4]~499_combout ),
	.datab(\ALU|ShiftRight1~25_combout ),
	.datac(\ALU|out[9]~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[4]~500_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~500 .lut_mask = 16'hEAEA;
defparam \ALU|out[4]~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~501 (
// Equation(s):
// \ALU|out[4]~501_combout  = (\ALU|out[4]~498_combout ) # ((\ALU|out[4]~500_combout ) # ((\ALU|out[9]~190_combout  & \ALU|out[4]~462_combout )))

	.dataa(\ALU|out[4]~498_combout ),
	.datab(\ALU|out[4]~500_combout ),
	.datac(\ALU|out[9]~190_combout ),
	.datad(\ALU|out[4]~462_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~501_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~501 .lut_mask = 16'hFEEE;
defparam \ALU|out[4]~501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~502 (
// Equation(s):
// \ALU|out[4]~502_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~8_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~8_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~8_combout ),
	.datac(\ALU|Add0~8_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[4]~502_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~502 .lut_mask = 16'h88A0;
defparam \ALU|out[4]~502 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~503 (
// Equation(s):
// \ALU|out[4]~503_combout  = (\ALU|out[4]~502_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [4] $ (\LATCH_busB|out [4]))))

	.dataa(\ALU|out[4]~502_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [4]),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[4]~503_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~503 .lut_mask = 16'hAEEA;
defparam \ALU|out[4]~503 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~504 (
// Equation(s):
// \ALU|out[4]~504_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [4]) # ((\ALU|ShiftLeft0~61_combout  & \ALU|out[4]~410_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|ShiftLeft0~61_combout  & (\ALU|out[4]~410_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|ShiftLeft0~61_combout ),
	.datac(\ALU|out[4]~410_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[4]~504_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~504 .lut_mask = 16'hEAC0;
defparam \ALU|out[4]~504 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~505 (
// Equation(s):
// \ALU|out[4]~505_combout  = (\ALU|out[4]~503_combout ) # ((\ALU|out[4]~504_combout ) # ((\ALU|out[9]~188_combout  & !\ALU|ShiftRight1~56_combout )))

	.dataa(\ALU|out[4]~503_combout ),
	.datab(\ALU|out[4]~504_combout ),
	.datac(\ALU|out[9]~188_combout ),
	.datad(\ALU|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~505_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~505 .lut_mask = 16'hEEFE;
defparam \ALU|out[4]~505 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[4]~506 (
// Equation(s):
// \ALU|out[4]~506_combout  = (\ALU|out[4]~496_combout ) # ((!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[4]~501_combout ) # (\ALU|out[4]~505_combout ))))

	.dataa(\ALU|out[4]~496_combout ),
	.datab(\ALU|out[4]~501_combout ),
	.datac(\ALU|out[4]~505_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[4]~506_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~506 .lut_mask = 16'hAAFE;
defparam \ALU|out[4]~506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[4] (
	.clk(\clk~input_o ),
	.d(\ALU|out[4]~506_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[4] .is_wysiwyg = "true";
defparam \LATCH_busC|out[4] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][4] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~0 (
// Equation(s):
// \REG_BANK|Mux59~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][4]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][4]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~1 (
// Equation(s):
// \REG_BANK|Mux59~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux59~0_combout  & ((\REG_BANK|banco[29][4]~q ))) # (!\REG_BANK|Mux59~0_combout  & (\REG_BANK|banco[21][4]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux59~0_combout ))))

	.dataa(\REG_BANK|banco[21][4]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux59~0_combout ),
	.datad(\REG_BANK|banco[29][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~2 (
// Equation(s):
// \REG_BANK|Mux59~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][4]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][4]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~3 (
// Equation(s):
// \REG_BANK|Mux59~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux59~2_combout  & ((\REG_BANK|banco[30][4]~q ))) # (!\REG_BANK|Mux59~2_combout  & (\REG_BANK|banco[26][4]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux59~2_combout ))))

	.dataa(\REG_BANK|banco[26][4]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux59~2_combout ),
	.datad(\REG_BANK|banco[30][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~4 (
// Equation(s):
// \REG_BANK|Mux59~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][4]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][4]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~5 (
// Equation(s):
// \REG_BANK|Mux59~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux59~4_combout  & ((\REG_BANK|banco[28][4]~q ))) # (!\REG_BANK|Mux59~4_combout  & (\REG_BANK|banco[24][4]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux59~4_combout ))))

	.dataa(\REG_BANK|banco[24][4]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux59~4_combout ),
	.datad(\REG_BANK|banco[28][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~6 (
// Equation(s):
// \REG_BANK|Mux59~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux59~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux59~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux59~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux59~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~7 (
// Equation(s):
// \REG_BANK|Mux59~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][4]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][4]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~8 (
// Equation(s):
// \REG_BANK|Mux59~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux59~7_combout  & ((\REG_BANK|banco[31][4]~q ))) # (!\REG_BANK|Mux59~7_combout  & (\REG_BANK|banco[23][4]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux59~7_combout ))))

	.dataa(\REG_BANK|banco[23][4]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux59~7_combout ),
	.datad(\REG_BANK|banco[31][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~9 (
// Equation(s):
// \REG_BANK|Mux59~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux59~6_combout  & ((\REG_BANK|Mux59~8_combout ))) # (!\REG_BANK|Mux59~6_combout  & (\REG_BANK|Mux59~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux59~6_combout ))))

	.dataa(\REG_BANK|Mux59~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux59~6_combout ),
	.datad(\REG_BANK|Mux59~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~10 (
// Equation(s):
// \REG_BANK|Mux59~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][4]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][4]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~11 (
// Equation(s):
// \REG_BANK|Mux59~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux59~10_combout  & ((\REG_BANK|banco[7][4]~q ))) # (!\REG_BANK|Mux59~10_combout  & (\REG_BANK|banco[6][4]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux59~10_combout ))))

	.dataa(\REG_BANK|banco[6][4]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux59~10_combout ),
	.datad(\REG_BANK|banco[7][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~12 (
// Equation(s):
// \REG_BANK|Mux59~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][4]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][4]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~13 (
// Equation(s):
// \REG_BANK|Mux59~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux59~12_combout  & ((\REG_BANK|banco[11][4]~q ))) # (!\REG_BANK|Mux59~12_combout  & (\REG_BANK|banco[9][4]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux59~12_combout ))))

	.dataa(\REG_BANK|banco[9][4]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux59~12_combout ),
	.datad(\REG_BANK|banco[11][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~14 (
// Equation(s):
// \REG_BANK|Mux59~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][4]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][4]~q ),
	.datac(\REG_BANK|banco[1][4]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~15 (
// Equation(s):
// \REG_BANK|Mux59~15_combout  = (\REG_BANK|Mux59~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][4]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux59~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][4]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~16 (
// Equation(s):
// \REG_BANK|Mux59~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux59~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux59~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux59~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux59~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~17 (
// Equation(s):
// \REG_BANK|Mux59~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][4]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][4]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~18 (
// Equation(s):
// \REG_BANK|Mux59~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux59~17_combout  & ((\REG_BANK|banco[15][4]~q ))) # (!\REG_BANK|Mux59~17_combout  & (\REG_BANK|banco[14][4]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux59~17_combout ))))

	.dataa(\REG_BANK|banco[14][4]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux59~17_combout ),
	.datad(\REG_BANK|banco[15][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~19 (
// Equation(s):
// \REG_BANK|Mux59~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux59~16_combout  & ((\REG_BANK|Mux59~18_combout ))) # (!\REG_BANK|Mux59~16_combout  & (\REG_BANK|Mux59~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux59~16_combout ))))

	.dataa(\REG_BANK|Mux59~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux59~16_combout ),
	.datad(\REG_BANK|Mux59~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux59~20 (
// Equation(s):
// \REG_BANK|Mux59~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux59~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux59~19_combout )))

	.dataa(\REG_BANK|Mux59~9_combout ),
	.datab(\REG_BANK|Mux59~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[4] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux59~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[4] .is_wysiwyg = "true";
defparam \LATCH_busB|out[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[9]~190 (
// Equation(s):
// \ALU|out[9]~190_combout  = (\LATCH_busB|out [3] & (!\LATCH_busB|out [4] & ((\ALU|Equal1~1_combout ) # (\ALU|Equal2~1_combout ))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[9]~190_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~190 .lut_mask = 16'h00A8;
defparam \ALU|out[9]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~409 (
// Equation(s):
// \ALU|out[6]~409_combout  = (\ALU|out[9]~190_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftRight1~10_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~36_combout )))))

	.dataa(\ALU|out[9]~190_combout ),
	.datab(\ALU|ShiftRight1~10_combout ),
	.datac(\ALU|ShiftRight1~36_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[6]~409_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~409 .lut_mask = 16'h88A0;
defparam \ALU|out[6]~409 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~411 (
// Equation(s):
// \ALU|out[6]~411_combout  = (\ALU|ShiftLeft0~18_combout  & ((\ALU|out[4]~410_combout ) # ((\ALU|out[9]~188_combout  & \ALU|ShiftRight0~30_combout )))) # (!\ALU|ShiftLeft0~18_combout  & (\ALU|out[9]~188_combout  & (\ALU|ShiftRight0~30_combout )))

	.dataa(\ALU|ShiftLeft0~18_combout ),
	.datab(\ALU|out[9]~188_combout ),
	.datac(\ALU|ShiftRight0~30_combout ),
	.datad(\ALU|out[4]~410_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~411_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~411 .lut_mask = 16'hEAC0;
defparam \ALU|out[6]~411 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~412 (
// Equation(s):
// \ALU|out[6]~412_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight1~54_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight1~55_combout )))

	.dataa(\ALU|ShiftRight1~54_combout ),
	.datab(\ALU|ShiftRight1~55_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|out[6]~412_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~412 .lut_mask = 16'hAACC;
defparam \ALU|out[6]~412 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~413 (
// Equation(s):
// \ALU|out[6]~413_combout  = (\ALU|out[6]~409_combout ) # ((\ALU|out[6]~411_combout ) # ((\ALU|out[6]~412_combout  & !\ALU|out[9]~191_combout )))

	.dataa(\ALU|out[6]~409_combout ),
	.datab(\ALU|out[6]~411_combout ),
	.datac(\ALU|out[6]~412_combout ),
	.datad(\ALU|out[9]~191_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~413_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~413 .lut_mask = 16'hEEFE;
defparam \ALU|out[6]~413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~414 (
// Equation(s):
// \ALU|out[6]~414_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~12_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~12_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~12_combout ),
	.datac(\ALU|Add0~12_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[6]~414_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~414 .lut_mask = 16'h88A0;
defparam \ALU|out[6]~414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~415 (
// Equation(s):
// \ALU|out[6]~415_combout  = (\ALU|out[6]~414_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [6] $ (\LATCH_busB|out [6]))))

	.dataa(\ALU|out[6]~414_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [6]),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|out[6]~415_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~415 .lut_mask = 16'hAEEA;
defparam \ALU|out[6]~415 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~416 (
// Equation(s):
// \ALU|out[6]~416_combout  = (\LATCH_busA|out [6] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [6]))))

	.dataa(\LATCH_busA|out [6]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|out[6]~416_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~416 .lut_mask = 16'hA888;
defparam \ALU|out[6]~416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~417 (
// Equation(s):
// \ALU|out[6]~417_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [6]) # ((\ALU|out[9]~197_combout  & \ALU|ShiftRight1~42_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|out[9]~197_combout  & (\ALU|ShiftRight1~42_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[9]~197_combout ),
	.datac(\ALU|ShiftRight1~42_combout ),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|out[6]~417_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~417 .lut_mask = 16'hEAC0;
defparam \ALU|out[6]~417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~418 (
// Equation(s):
// \ALU|out[6]~418_combout  = (\ALU|out[6]~413_combout ) # ((\ALU|out[6]~415_combout ) # ((\ALU|out[6]~416_combout ) # (\ALU|out[6]~417_combout )))

	.dataa(\ALU|out[6]~413_combout ),
	.datab(\ALU|out[6]~415_combout ),
	.datac(\ALU|out[6]~416_combout ),
	.datad(\ALU|out[6]~417_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~418_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~418 .lut_mask = 16'hFFFE;
defparam \ALU|out[6]~418 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~419 (
// Equation(s):
// \ALU|out[6]~419_combout  = (!\ALU|out[9]~186_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~52_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~53_combout )))))

	.dataa(\ALU|ShiftRight3~52_combout ),
	.datab(\ALU|ShiftRight3~53_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|out[9]~186_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~419_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~419 .lut_mask = 16'h00AC;
defparam \ALU|out[6]~419 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~421 (
// Equation(s):
// \ALU|out[6]~421_combout  = (\ALU|ShiftLeft1~17_combout  & ((\ALU|out[4]~420_combout ) # ((\ALU|out[9]~175_combout  & \ALU|ShiftRight2~31_combout )))) # (!\ALU|ShiftLeft1~17_combout  & (\ALU|out[9]~175_combout  & (\ALU|ShiftRight2~31_combout )))

	.dataa(\ALU|ShiftLeft1~17_combout ),
	.datab(\ALU|out[9]~175_combout ),
	.datac(\ALU|ShiftRight2~31_combout ),
	.datad(\ALU|out[4]~420_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~421_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~421 .lut_mask = 16'hEAC0;
defparam \ALU|out[6]~421 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~422 (
// Equation(s):
// \ALU|out[6]~422_combout  = (\ALU|out[6]~419_combout ) # ((\ALU|out[6]~421_combout ) # ((\ALU|out[9]~173_combout  & \ALU|out[14]~185_combout )))

	.dataa(\ALU|out[6]~419_combout ),
	.datab(\ALU|out[6]~421_combout ),
	.datac(\ALU|out[9]~173_combout ),
	.datad(\ALU|out[14]~185_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~422_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~422 .lut_mask = 16'hFEEE;
defparam \ALU|out[6]~422 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~423 (
// Equation(s):
// \ALU|out[6]~423_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [6] $ (\LATCH_aluIn|imm_ [6]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [6]),
	.datad(\LATCH_aluIn|imm_ [6]),
	.cin(gnd),
	.combout(\ALU|out[6]~423_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~423 .lut_mask = 16'h0880;
defparam \ALU|out[6]~423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~424 (
// Equation(s):
// \ALU|out[6]~424_combout  = (\LATCH_aluIn|imm_ [6] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [6] & \ALU|Equal5~0_combout )))) # (!\LATCH_aluIn|imm_ [6] & (\ALU|Equal4~0_combout  & (\LATCH_busA|out [6])))

	.dataa(\LATCH_aluIn|imm_ [6]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [6]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~424_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~424 .lut_mask = 16'hE8C8;
defparam \ALU|out[6]~424 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~425 (
// Equation(s):
// \ALU|out[6]~425_combout  = (\ALU|out[6]~424_combout ) # ((\ALU|out[9]~181_combout  & ((\ALU|ShiftRight3~35_combout ) # (!\ALU|ShiftRight3~36_combout ))))

	.dataa(\ALU|out[9]~181_combout ),
	.datab(\ALU|ShiftRight3~35_combout ),
	.datac(\ALU|ShiftRight3~36_combout ),
	.datad(\ALU|out[6]~424_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~425_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~425 .lut_mask = 16'hFF8A;
defparam \ALU|out[6]~425 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~426 (
// Equation(s):
// \ALU|out[6]~426_combout  = (\ALU|out[6]~423_combout ) # ((\ALU|out[6]~425_combout ) # ((\ALU|Add2~12_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[6]~423_combout ),
	.datab(\ALU|out[6]~425_combout ),
	.datac(\ALU|Add2~12_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~426_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~426 .lut_mask = 16'hEEFE;
defparam \ALU|out[6]~426 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[6]~427 (
// Equation(s):
// \ALU|out[6]~427_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[6]~422_combout ) # (\ALU|out[6]~426_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[6]~418_combout ))

	.dataa(\ALU|out[6]~418_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[6]~422_combout ),
	.datad(\ALU|out[6]~426_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~427_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~427 .lut_mask = 16'hEEE2;
defparam \ALU|out[6]~427 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[6] (
	.clk(\clk~input_o ),
	.d(\ALU|out[6]~427_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[6] .is_wysiwyg = "true";
defparam \LATCH_busC|out[6] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][6] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~550 (
// Equation(s):
// \REG_BANK|outA[6]~550_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][6]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][6]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~550_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~550 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~551 (
// Equation(s):
// \REG_BANK|outA[6]~551_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[6]~550_combout  & ((\REG_BANK|banco[29][6]~q ))) # (!\REG_BANK|outA[6]~550_combout  & (\REG_BANK|banco[21][6]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[6]~550_combout ))))

	.dataa(\REG_BANK|banco[21][6]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[6]~550_combout ),
	.datad(\REG_BANK|banco[29][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~551_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~551 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~551 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~552 (
// Equation(s):
// \REG_BANK|outA[6]~552_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][6]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][6]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~552_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~552 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~552 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~553 (
// Equation(s):
// \REG_BANK|outA[6]~553_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[6]~552_combout  & ((\REG_BANK|banco[30][6]~q ))) # (!\REG_BANK|outA[6]~552_combout  & (\REG_BANK|banco[26][6]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[6]~552_combout ))))

	.dataa(\REG_BANK|banco[26][6]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[6]~552_combout ),
	.datad(\REG_BANK|banco[30][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~553_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~553 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~554 (
// Equation(s):
// \REG_BANK|outA[6]~554_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][6]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][6]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~554_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~554 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~554 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~555 (
// Equation(s):
// \REG_BANK|outA[6]~555_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[6]~554_combout  & ((\REG_BANK|banco[28][6]~q ))) # (!\REG_BANK|outA[6]~554_combout  & (\REG_BANK|banco[24][6]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[6]~554_combout ))))

	.dataa(\REG_BANK|banco[24][6]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[6]~554_combout ),
	.datad(\REG_BANK|banco[28][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~555_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~555 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~555 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~556 (
// Equation(s):
// \REG_BANK|outA[6]~556_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[6]~553_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[6]~555_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[6]~553_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[6]~555_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~556_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~556 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~556 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~557 (
// Equation(s):
// \REG_BANK|outA[6]~557_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][6]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][6]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~557_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~557 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~558 (
// Equation(s):
// \REG_BANK|outA[6]~558_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[6]~557_combout  & ((\REG_BANK|banco[31][6]~q ))) # (!\REG_BANK|outA[6]~557_combout  & (\REG_BANK|banco[23][6]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[6]~557_combout ))))

	.dataa(\REG_BANK|banco[23][6]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[6]~557_combout ),
	.datad(\REG_BANK|banco[31][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~558_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~558 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~558 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~559 (
// Equation(s):
// \REG_BANK|outA[6]~559_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[6]~556_combout  & ((\REG_BANK|outA[6]~558_combout ))) # (!\REG_BANK|outA[6]~556_combout  & (\REG_BANK|outA[6]~551_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[6]~556_combout ))))

	.dataa(\REG_BANK|outA[6]~551_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[6]~556_combout ),
	.datad(\REG_BANK|outA[6]~558_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~559_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~559 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~559 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~560 (
// Equation(s):
// \REG_BANK|outA[6]~560_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][6]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][6]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~560_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~560 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~561 (
// Equation(s):
// \REG_BANK|outA[6]~561_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[6]~560_combout  & ((\REG_BANK|banco[7][6]~q ))) # (!\REG_BANK|outA[6]~560_combout  & (\REG_BANK|banco[6][6]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[6]~560_combout ))))

	.dataa(\REG_BANK|banco[6][6]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[6]~560_combout ),
	.datad(\REG_BANK|banco[7][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~561_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~561 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~561 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~562 (
// Equation(s):
// \REG_BANK|outA[6]~562_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][6]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][6]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~562_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~562 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~562 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~563 (
// Equation(s):
// \REG_BANK|outA[6]~563_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[6]~562_combout  & ((\REG_BANK|banco[11][6]~q ))) # (!\REG_BANK|outA[6]~562_combout  & (\REG_BANK|banco[9][6]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[6]~562_combout ))))

	.dataa(\REG_BANK|banco[9][6]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[6]~562_combout ),
	.datad(\REG_BANK|banco[11][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~563_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~563 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~563 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~564 (
// Equation(s):
// \REG_BANK|outA[6]~564_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][6]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][6]~q ),
	.datac(\REG_BANK|banco[1][6]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~564_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~564 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[6]~564 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~565 (
// Equation(s):
// \REG_BANK|outA[6]~565_combout  = (\REG_BANK|outA[6]~564_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][6]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[6]~564_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][6]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~565_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~565 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[6]~565 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~566 (
// Equation(s):
// \REG_BANK|outA[6]~566_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[6]~563_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[6]~565_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[6]~563_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[6]~565_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~566_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~566 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~566 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~567 (
// Equation(s):
// \REG_BANK|outA[6]~567_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][6]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][6]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~567_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~567 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[6]~567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~568 (
// Equation(s):
// \REG_BANK|outA[6]~568_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[6]~567_combout  & ((\REG_BANK|banco[15][6]~q ))) # (!\REG_BANK|outA[6]~567_combout  & (\REG_BANK|banco[14][6]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[6]~567_combout ))))

	.dataa(\REG_BANK|banco[14][6]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[6]~567_combout ),
	.datad(\REG_BANK|banco[15][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~568_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~568 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~568 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~569 (
// Equation(s):
// \REG_BANK|outA[6]~569_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[6]~566_combout  & ((\REG_BANK|outA[6]~568_combout ))) # (!\REG_BANK|outA[6]~566_combout  & (\REG_BANK|outA[6]~561_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[6]~566_combout ))))

	.dataa(\REG_BANK|outA[6]~561_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[6]~566_combout ),
	.datad(\REG_BANK|outA[6]~568_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~569_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~569 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[6]~569 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~570 (
// Equation(s):
// \REG_BANK|outA[6]~570_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[6]~559_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[6]~569_combout )))))

	.dataa(\REG_BANK|outA[6]~559_combout ),
	.datab(\REG_BANK|outA[6]~569_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~570_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~570 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[6]~570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[6]~571 (
// Equation(s):
// \REG_BANK|outA[6]~571_combout  = (\REG_BANK|outA[6]~570_combout ) # ((\IFU|pc [6] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[6]~570_combout ),
	.datab(\IFU|pc [6]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[6]~571_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[6]~571 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[6]~571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[6] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[6]~571_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[6] .is_wysiwyg = "true";
defparam \LATCH_busA|out[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~47 (
// Equation(s):
// \ALU|ShiftRight1~47_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [6])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [5])))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~47 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~239 (
// Equation(s):
// \ALU|out[3]~239_combout  = (\ALU|out[28]~238_combout  & (((!\ALU|ShiftLeft0~56_combout )))) # (!\ALU|out[28]~238_combout  & ((\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftRight1~50_combout ))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftRight1~51_combout 
// ))))

	.dataa(\ALU|out[28]~238_combout ),
	.datab(\ALU|ShiftRight1~51_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~239_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~239 .lut_mask = 16'h5E0E;
defparam \ALU|out[3]~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~240 (
// Equation(s):
// \ALU|out[3]~240_combout  = (\ALU|out[28]~238_combout  & ((\ALU|out[3]~239_combout  & ((\ALU|ShiftRight0~33_combout ))) # (!\ALU|out[3]~239_combout  & (\ALU|ShiftRight1~47_combout )))) # (!\ALU|out[28]~238_combout  & (((\ALU|out[3]~239_combout ))))

	.dataa(\ALU|ShiftRight1~47_combout ),
	.datab(\ALU|out[28]~238_combout ),
	.datac(\ALU|out[3]~239_combout ),
	.datad(\ALU|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~240_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~240 .lut_mask = 16'hF838;
defparam \ALU|out[3]~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~241 (
// Equation(s):
// \ALU|out[3]~241_combout  = (\ALU|Selector47~0_combout  & (\ALU|out[3]~240_combout  & !\LATCH_busB|out [4]))

	.dataa(\ALU|Selector47~0_combout ),
	.datab(\ALU|out[3]~240_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[3]~241_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~241 .lut_mask = 16'h0088;
defparam \ALU|out[3]~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~242 (
// Equation(s):
// \ALU|out[3]~242_combout  = (((\LATCH_aluIn|aluCtrl_ [0] & !\LATCH_busA|out [3])) # (!\ALU|Equal1~0_combout )) # (!\LATCH_aluIn|aluCtrl_ [1])

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_busA|out [3]),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\ALU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~242_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~242 .lut_mask = 16'h2FFF;
defparam \ALU|out[3]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~243 (
// Equation(s):
// \ALU|out[3]~243_combout  = (\LATCH_busB|out [3] & (((\ALU|ShiftRight0~5_combout  & \ALU|out[9]~188_combout )) # (!\ALU|out[3]~242_combout )))

	.dataa(\LATCH_busB|out [3]),
	.datab(\ALU|ShiftRight0~5_combout ),
	.datac(\ALU|out[9]~188_combout ),
	.datad(\ALU|out[3]~242_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~243_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~243 .lut_mask = 16'h80AA;
defparam \ALU|out[3]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~244 (
// Equation(s):
// \ALU|out[3]~244_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_busA|out [3] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[3]~244_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~244 .lut_mask = 16'h0080;
defparam \ALU|out[3]~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~245 (
// Equation(s):
// \ALU|out[3]~245_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~6_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~6_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~6_combout ),
	.datac(\ALU|Add0~6_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[3]~245_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~245 .lut_mask = 16'h88A0;
defparam \ALU|out[3]~245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~246 (
// Equation(s):
// \ALU|out[3]~246_combout  = (\ALU|out[3]~245_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [3] $ (\LATCH_busB|out [3]))))

	.dataa(\ALU|out[3]~245_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|out[3]~246_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~246 .lut_mask = 16'hAEEA;
defparam \ALU|out[3]~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~247 (
// Equation(s):
// \ALU|out[3]~247_combout  = (\ALU|out[3]~244_combout ) # ((\ALU|out[3]~246_combout ) # ((\ALU|out[14]~127_combout  & \ALU|out[19]~90_combout )))

	.dataa(\ALU|out[3]~244_combout ),
	.datab(\ALU|out[3]~246_combout ),
	.datac(\ALU|out[14]~127_combout ),
	.datad(\ALU|out[19]~90_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~247_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~247 .lut_mask = 16'hFEEE;
defparam \ALU|out[3]~247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~248 (
// Equation(s):
// \ALU|out[3]~248_combout  = (\ALU|out[3]~243_combout ) # ((\ALU|out[3]~247_combout ) # ((\ALU|ShiftRight1~23_combout  & \ALU|out[9]~197_combout )))

	.dataa(\ALU|out[3]~243_combout ),
	.datab(\ALU|out[3]~247_combout ),
	.datac(\ALU|ShiftRight1~23_combout ),
	.datad(\ALU|out[9]~197_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~248_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~248 .lut_mask = 16'hFEEE;
defparam \ALU|out[3]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~249 (
// Equation(s):
// \ALU|out[3]~249_combout  = (\ALU|out[3]~241_combout ) # ((\ALU|out[3]~248_combout ) # ((\ALU|ShiftRight1~21_combout  & \ALU|out[9]~188_combout )))

	.dataa(\ALU|out[3]~241_combout ),
	.datab(\ALU|out[3]~248_combout ),
	.datac(\ALU|ShiftRight1~21_combout ),
	.datad(\ALU|out[9]~188_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~249_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~249 .lut_mask = 16'hFEEE;
defparam \ALU|out[3]~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~251 (
// Equation(s):
// \ALU|out[3]~251_combout  = (\ALU|out[28]~250_combout  & (((!\ALU|ShiftLeft1~2_combout )))) # (!\ALU|out[28]~250_combout  & ((\ALU|ShiftLeft1~2_combout  & ((\ALU|ShiftRight3~44_combout ))) # (!\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftRight3~49_combout ))))

	.dataa(\ALU|out[28]~250_combout ),
	.datab(\ALU|ShiftRight3~49_combout ),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|ShiftRight3~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~251_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~251 .lut_mask = 16'h5E0E;
defparam \ALU|out[3]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~252 (
// Equation(s):
// \ALU|out[3]~252_combout  = (\ALU|out[28]~250_combout  & ((\ALU|out[3]~251_combout  & ((\ALU|ShiftRight2~34_combout ))) # (!\ALU|out[3]~251_combout  & (\ALU|ShiftRight3~41_combout )))) # (!\ALU|out[28]~250_combout  & (((\ALU|out[3]~251_combout ))))

	.dataa(\ALU|ShiftRight3~41_combout ),
	.datab(\ALU|out[28]~250_combout ),
	.datac(\ALU|out[3]~251_combout ),
	.datad(\ALU|ShiftRight2~34_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~252_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~252 .lut_mask = 16'hF838;
defparam \ALU|out[3]~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~253 (
// Equation(s):
// \ALU|out[3]~253_combout  = (\ALU|ShiftRight3~17_combout  & ((\ALU|out[9]~175_combout ) # ((\ALU|Selector47~1_combout  & \ALU|out[3]~252_combout )))) # (!\ALU|ShiftRight3~17_combout  & (\ALU|Selector47~1_combout  & (\ALU|out[3]~252_combout )))

	.dataa(\ALU|ShiftRight3~17_combout ),
	.datab(\ALU|Selector47~1_combout ),
	.datac(\ALU|out[3]~252_combout ),
	.datad(\ALU|out[9]~175_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~253_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~253 .lut_mask = 16'hEAC0;
defparam \ALU|out[3]~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~254 (
// Equation(s):
// \ALU|out[3]~254_combout  = (\LATCH_aluIn|imm_ [3] & (((\ALU|ShiftRight2~6_combout  & \ALU|out[9]~175_combout )) # (!\ALU|out[3]~242_combout )))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight2~6_combout ),
	.datac(\ALU|out[9]~175_combout ),
	.datad(\ALU|out[3]~242_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~254_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~254 .lut_mask = 16'h80AA;
defparam \ALU|out[3]~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~255 (
// Equation(s):
// \ALU|out[3]~255_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [3] $ (\LATCH_aluIn|imm_ [3]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[3]~255_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~255 .lut_mask = 16'h0880;
defparam \ALU|out[3]~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~256 (
// Equation(s):
// \ALU|out[3]~256_combout  = (\ALU|out[3]~244_combout ) # ((\ALU|out[3]~255_combout ) # ((\ALU|Add2~6_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|out[3]~244_combout ),
	.datab(\ALU|out[3]~255_combout ),
	.datac(\ALU|Add2~6_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~256_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~256 .lut_mask = 16'hEEFE;
defparam \ALU|out[3]~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~257 (
// Equation(s):
// \ALU|out[3]~257_combout  = (\ALU|out[3]~256_combout ) # ((\ALU|ShiftLeft1~27_combout  & (\ALU|ShiftLeft1~2_combout  & \ALU|out[9]~183_combout )))

	.dataa(\ALU|out[3]~256_combout ),
	.datab(\ALU|ShiftLeft1~27_combout ),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|out[9]~183_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~257_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~257 .lut_mask = 16'hEAAA;
defparam \ALU|out[3]~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~258 (
// Equation(s):
// \ALU|out[3]~258_combout  = (\ALU|out[3]~254_combout ) # ((\ALU|out[3]~257_combout ) # ((\ALU|ShiftRight3~19_combout  & \ALU|out[9]~181_combout )))

	.dataa(\ALU|out[3]~254_combout ),
	.datab(\ALU|out[3]~257_combout ),
	.datac(\ALU|ShiftRight3~19_combout ),
	.datad(\ALU|out[9]~181_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~258_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~258 .lut_mask = 16'hFEEE;
defparam \ALU|out[3]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[3]~259 (
// Equation(s):
// \ALU|out[3]~259_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[3]~253_combout ) # (\ALU|out[3]~258_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[3]~249_combout ))

	.dataa(\ALU|out[3]~249_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[3]~253_combout ),
	.datad(\ALU|out[3]~258_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~259_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~259 .lut_mask = 16'hEEE2;
defparam \ALU|out[3]~259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[3] (
	.clk(\clk~input_o ),
	.d(\ALU|out[3]~259_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[3] .is_wysiwyg = "true";
defparam \LATCH_busC|out[3] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][3] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~0 (
// Equation(s):
// \REG_BANK|Mux60~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][3]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][3]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~1 (
// Equation(s):
// \REG_BANK|Mux60~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux60~0_combout  & ((\REG_BANK|banco[29][3]~q ))) # (!\REG_BANK|Mux60~0_combout  & (\REG_BANK|banco[25][3]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux60~0_combout ))))

	.dataa(\REG_BANK|banco[25][3]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux60~0_combout ),
	.datad(\REG_BANK|banco[29][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~2 (
// Equation(s):
// \REG_BANK|Mux60~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][3]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][3]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~3 (
// Equation(s):
// \REG_BANK|Mux60~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux60~2_combout  & ((\REG_BANK|banco[30][3]~q ))) # (!\REG_BANK|Mux60~2_combout  & (\REG_BANK|banco[22][3]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux60~2_combout ))))

	.dataa(\REG_BANK|banco[22][3]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux60~2_combout ),
	.datad(\REG_BANK|banco[30][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~4 (
// Equation(s):
// \REG_BANK|Mux60~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][3]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][3]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~5 (
// Equation(s):
// \REG_BANK|Mux60~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux60~4_combout  & ((\REG_BANK|banco[28][3]~q ))) # (!\REG_BANK|Mux60~4_combout  & (\REG_BANK|banco[20][3]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux60~4_combout ))))

	.dataa(\REG_BANK|banco[20][3]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux60~4_combout ),
	.datad(\REG_BANK|banco[28][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~6 (
// Equation(s):
// \REG_BANK|Mux60~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux60~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux60~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux60~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux60~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~7 (
// Equation(s):
// \REG_BANK|Mux60~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][3]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][3]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~8 (
// Equation(s):
// \REG_BANK|Mux60~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux60~7_combout  & ((\REG_BANK|banco[31][3]~q ))) # (!\REG_BANK|Mux60~7_combout  & (\REG_BANK|banco[27][3]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux60~7_combout ))))

	.dataa(\REG_BANK|banco[27][3]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux60~7_combout ),
	.datad(\REG_BANK|banco[31][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~9 (
// Equation(s):
// \REG_BANK|Mux60~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux60~6_combout  & ((\REG_BANK|Mux60~8_combout ))) # (!\REG_BANK|Mux60~6_combout  & (\REG_BANK|Mux60~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux60~6_combout ))))

	.dataa(\REG_BANK|Mux60~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux60~6_combout ),
	.datad(\REG_BANK|Mux60~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~10 (
// Equation(s):
// \REG_BANK|Mux60~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][3]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][3]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~11 (
// Equation(s):
// \REG_BANK|Mux60~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux60~10_combout  & ((\REG_BANK|banco[11][3]~q ))) # (!\REG_BANK|Mux60~10_combout  & (\REG_BANK|banco[9][3]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux60~10_combout ))))

	.dataa(\REG_BANK|banco[9][3]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux60~10_combout ),
	.datad(\REG_BANK|banco[11][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~12 (
// Equation(s):
// \REG_BANK|Mux60~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][3]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][3]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~13 (
// Equation(s):
// \REG_BANK|Mux60~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux60~12_combout  & ((\REG_BANK|banco[7][3]~q ))) # (!\REG_BANK|Mux60~12_combout  & (\REG_BANK|banco[6][3]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux60~12_combout ))))

	.dataa(\REG_BANK|banco[6][3]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux60~12_combout ),
	.datad(\REG_BANK|banco[7][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~14 (
// Equation(s):
// \REG_BANK|Mux60~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][3]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][3]~q ),
	.datac(\REG_BANK|banco[1][3]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~15 (
// Equation(s):
// \REG_BANK|Mux60~15_combout  = (\REG_BANK|Mux60~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][3]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux60~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][3]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~16 (
// Equation(s):
// \REG_BANK|Mux60~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux60~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux60~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux60~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux60~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~17 (
// Equation(s):
// \REG_BANK|Mux60~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][3]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][3]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~18 (
// Equation(s):
// \REG_BANK|Mux60~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux60~17_combout  & ((\REG_BANK|banco[15][3]~q ))) # (!\REG_BANK|Mux60~17_combout  & (\REG_BANK|banco[14][3]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux60~17_combout ))))

	.dataa(\REG_BANK|banco[14][3]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux60~17_combout ),
	.datad(\REG_BANK|banco[15][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~19 (
// Equation(s):
// \REG_BANK|Mux60~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux60~16_combout  & ((\REG_BANK|Mux60~18_combout ))) # (!\REG_BANK|Mux60~16_combout  & (\REG_BANK|Mux60~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux60~16_combout ))))

	.dataa(\REG_BANK|Mux60~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux60~16_combout ),
	.datad(\REG_BANK|Mux60~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux60~20 (
// Equation(s):
// \REG_BANK|Mux60~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux60~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux60~19_combout )))

	.dataa(\REG_BANK|Mux60~9_combout ),
	.datab(\REG_BANK|Mux60~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[3] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux60~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[3] .is_wysiwyg = "true";
defparam \LATCH_busB|out[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~623 (
// Equation(s):
// \ALU|out[26]~623_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_busB|out [3] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [3] & ((\ALU|ShiftRight1~13_combout )))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~623_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~623 .lut_mask = 16'hB080;
defparam \ALU|out[26]~623 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~568 (
// Equation(s):
// \ALU|out[26]~568_combout  = (\LATCH_busB|out [26] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal3~0_combout  & !\LATCH_busA|out [26])))) # (!\LATCH_busB|out [26] & (((\ALU|Equal3~0_combout  & \LATCH_busA|out [26]))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [26]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\LATCH_busA|out [26]),
	.cin(gnd),
	.combout(\ALU|out[26]~568_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~568 .lut_mask = 16'hB8C8;
defparam \ALU|out[26]~568 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~29 (
// Equation(s):
// \ALU|ShiftLeft0~29_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftLeft0~27_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftLeft0~28_combout )))

	.dataa(\ALU|ShiftLeft0~27_combout ),
	.datab(\ALU|ShiftLeft0~28_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~29 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~569 (
// Equation(s):
// \ALU|out[26]~569_combout  = (\ALU|out[24]~267_combout  & (((\ALU|out[24]~268_combout )))) # (!\ALU|out[24]~267_combout  & ((\ALU|out[24]~268_combout  & (\ALU|ShiftLeft0~55_combout )) # (!\ALU|out[24]~268_combout  & ((\ALU|ShiftLeft0~29_combout )))))

	.dataa(\ALU|out[24]~267_combout ),
	.datab(\ALU|ShiftLeft0~55_combout ),
	.datac(\ALU|out[24]~268_combout ),
	.datad(\ALU|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~569_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~569 .lut_mask = 16'hE5E0;
defparam \ALU|out[26]~569 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~570 (
// Equation(s):
// \ALU|out[26]~570_combout  = (\ALU|out[24]~267_combout  & ((\ALU|out[26]~569_combout  & ((\ALU|ShiftLeft0~89_combout ))) # (!\ALU|out[26]~569_combout  & (\ALU|ShiftLeft0~25_combout )))) # (!\ALU|out[24]~267_combout  & (((\ALU|out[26]~569_combout ))))

	.dataa(\ALU|ShiftLeft0~25_combout ),
	.datab(\ALU|out[24]~267_combout ),
	.datac(\ALU|out[26]~569_combout ),
	.datad(\ALU|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~570_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~570 .lut_mask = 16'hF838;
defparam \ALU|out[26]~570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~571 (
// Equation(s):
// \ALU|out[26]~571_combout  = (\ALU|out[26]~623_combout ) # ((\ALU|out[26]~568_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[26]~570_combout )))

	.dataa(\ALU|out[26]~623_combout ),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|out[26]~568_combout ),
	.datad(\ALU|out[26]~570_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~571_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~571 .lut_mask = 16'hFEFA;
defparam \ALU|out[26]~571 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~572 (
// Equation(s):
// \ALU|out[26]~572_combout  = (\LATCH_busA|out [26] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [26]))))

	.dataa(\LATCH_busA|out [26]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [26]),
	.cin(gnd),
	.combout(\ALU|out[26]~572_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~572 .lut_mask = 16'hA888;
defparam \ALU|out[26]~572 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~573 (
// Equation(s):
// \ALU|out[26]~573_combout  = (\ALU|out[26]~572_combout ) # ((\ALU|Equal1~1_combout  & (\ALU|ShiftRight0~2_combout  & !\ALU|out[24]~268_combout )))

	.dataa(\ALU|out[26]~572_combout ),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|ShiftRight0~2_combout ),
	.datad(\ALU|out[24]~268_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~573_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~573 .lut_mask = 16'hAAEA;
defparam \ALU|out[26]~573 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~574 (
// Equation(s):
// \ALU|out[26]~574_combout  = (\ALU|out[17]~60_combout  & ((\ALU|out[26]~573_combout ) # ((\ALU|Selector32~0_combout ) # (\ALU|out[26]~571_combout ))))

	.dataa(\ALU|out[17]~60_combout ),
	.datab(\ALU|out[26]~573_combout ),
	.datac(\ALU|Selector32~0_combout ),
	.datad(\ALU|out[26]~571_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~574_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~574 .lut_mask = 16'hAAA8;
defparam \ALU|out[26]~574 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~575 (
// Equation(s):
// \ALU|out[26]~575_combout  = (\LATCH_aluIn|imm_ [26] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [26] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [26]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [26]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~575_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~575 .lut_mask = 16'hA888;
defparam \ALU|out[26]~575 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~576 (
// Equation(s):
// \ALU|out[26]~576_combout  = (\ALU|out[26]~575_combout ) # ((\ALU|Equal1~1_combout  & (\ALU|ShiftRight2~3_combout  & !\ALU|out[24]~279_combout )))

	.dataa(\ALU|out[26]~575_combout ),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|ShiftRight2~3_combout ),
	.datad(\ALU|out[24]~279_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~576_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~576 .lut_mask = 16'hAAEA;
defparam \ALU|out[26]~576 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~624 (
// Equation(s):
// \ALU|out[26]~624_combout  = (\LATCH_aluIn|imm_ [4] & (((\ALU|ShiftLeft1~84_combout )))) # (!\LATCH_aluIn|imm_ [4] & ((\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftLeft1~84_combout ))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~8_combout ))))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~8_combout ),
	.datad(\ALU|ShiftLeft1~84_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~624_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~624 .lut_mask = 16'hFE10;
defparam \ALU|out[26]~624 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~11 (
// Equation(s):
// \ALU|ShiftLeft1~11_combout  = (\LATCH_aluIn|imm_ [1] & (\ALU|ShiftLeft1~9_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~10_combout )))

	.dataa(\ALU|ShiftLeft1~9_combout ),
	.datab(\ALU|ShiftLeft1~10_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~11 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~625 (
// Equation(s):
// \ALU|out[26]~625_combout  = (\LATCH_aluIn|imm_ [4] & (((\ALU|ShiftLeft1~49_combout )))) # (!\LATCH_aluIn|imm_ [4] & ((\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~49_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftLeft1~11_combout )))))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~49_combout ),
	.datad(\ALU|ShiftLeft1~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~625_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~625 .lut_mask = 16'hF1E0;
defparam \ALU|out[26]~625 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~577 (
// Equation(s):
// \ALU|out[26]~577_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[24]~280_combout  & (\ALU|out[26]~624_combout )) # (!\ALU|out[24]~280_combout  & ((\ALU|out[26]~625_combout )))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[24]~280_combout ),
	.datac(\ALU|out[26]~624_combout ),
	.datad(\ALU|out[26]~625_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~577_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~577 .lut_mask = 16'hA280;
defparam \ALU|out[26]~577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~578 (
// Equation(s):
// \ALU|out[26]~578_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\LATCH_busA|out [31])) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight3~9_combout )))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_busA|out [31]),
	.datac(\ALU|ShiftRight3~9_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[26]~578_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~578 .lut_mask = 16'h88A0;
defparam \ALU|out[26]~578 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~579 (
// Equation(s):
// \ALU|out[26]~579_combout  = (\LATCH_busA|out [26] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_aluIn|imm_ [26] & \ALU|Equal3~0_combout )))) # (!\LATCH_busA|out [26] & (\LATCH_aluIn|imm_ [26] & (\ALU|Equal3~0_combout )))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_aluIn|imm_ [26]),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~579_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~579 .lut_mask = 16'hEA60;
defparam \ALU|out[26]~579 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~580 (
// Equation(s):
// \ALU|out[26]~580_combout  = (\ALU|out[26]~578_combout ) # (\ALU|out[26]~579_combout )

	.dataa(\ALU|out[26]~578_combout ),
	.datab(\ALU|out[26]~579_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[26]~580_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~580 .lut_mask = 16'hEEEE;
defparam \ALU|out[26]~580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~581 (
// Equation(s):
// \ALU|out[26]~581_combout  = (\ALU|out[26]~577_combout ) # ((\ALU|out[26]~580_combout ) # ((\ALU|Add2~52_combout  & !\ALU|out[17]~57_combout )))

	.dataa(\ALU|Add2~52_combout ),
	.datab(\ALU|out[17]~57_combout ),
	.datac(\ALU|out[26]~577_combout ),
	.datad(\ALU|out[26]~580_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~581_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~581 .lut_mask = 16'hFFF2;
defparam \ALU|out[26]~581 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~582 (
// Equation(s):
// \ALU|out[26]~582_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[17]~44_combout  & ((\ALU|out[26]~576_combout ) # (\ALU|out[26]~581_combout ))))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[17]~44_combout ),
	.datac(\ALU|out[26]~576_combout ),
	.datad(\ALU|out[26]~581_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~582_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~582 .lut_mask = 16'hEEEA;
defparam \ALU|out[26]~582 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~583 (
// Equation(s):
// \ALU|out[26]~583_combout  = (\ALU|out[26]~573_combout ) # ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~52_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~52_combout )))

	.dataa(\ALU|Add0~52_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~52_combout ),
	.datad(\ALU|out[26]~573_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~583_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~583 .lut_mask = 16'hFFE2;
defparam \ALU|out[26]~583 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[26]~584 (
// Equation(s):
// \ALU|out[26]~584_combout  = (\ALU|out[26]~582_combout ) # ((\ALU|out[26]~574_combout  & ((\ALU|out[26]~571_combout ) # (\ALU|out[26]~583_combout ))))

	.dataa(\ALU|out[26]~571_combout ),
	.datab(\ALU|out[26]~574_combout ),
	.datac(\ALU|out[26]~582_combout ),
	.datad(\ALU|out[26]~583_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~584_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~584 .lut_mask = 16'hFCF8;
defparam \ALU|out[26]~584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[26] (
	.clk(\clk~input_o ),
	.d(\ALU|out[26]~584_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[26] .is_wysiwyg = "true";
defparam \LATCH_busC|out[26] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][26] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~110 (
// Equation(s):
// \REG_BANK|outA[26]~110_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[25][26]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[17][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[25][26]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[17][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~110 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~111 (
// Equation(s):
// \REG_BANK|outA[26]~111_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[26]~110_combout  & ((\REG_BANK|banco[29][26]~q ))) # (!\REG_BANK|outA[26]~110_combout  & (\REG_BANK|banco[21][26]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[26]~110_combout ))))

	.dataa(\REG_BANK|banco[21][26]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[26]~110_combout ),
	.datad(\REG_BANK|banco[29][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~111 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~112 (
// Equation(s):
// \REG_BANK|outA[26]~112_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][26]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[22][26]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[18][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~112 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~113 (
// Equation(s):
// \REG_BANK|outA[26]~113_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[26]~112_combout  & ((\REG_BANK|banco[30][26]~q ))) # (!\REG_BANK|outA[26]~112_combout  & (\REG_BANK|banco[26][26]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[26]~112_combout ))))

	.dataa(\REG_BANK|banco[26][26]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[26]~112_combout ),
	.datad(\REG_BANK|banco[30][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~113 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~114 (
// Equation(s):
// \REG_BANK|outA[26]~114_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][26]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[20][26]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[16][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~114 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~115 (
// Equation(s):
// \REG_BANK|outA[26]~115_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[26]~114_combout  & ((\REG_BANK|banco[28][26]~q ))) # (!\REG_BANK|outA[26]~114_combout  & (\REG_BANK|banco[24][26]~q )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[26]~114_combout ))))

	.dataa(\REG_BANK|banco[24][26]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[26]~114_combout ),
	.datad(\REG_BANK|banco[28][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~115 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~116 (
// Equation(s):
// \REG_BANK|outA[26]~116_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[26]~113_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[26]~115_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[26]~113_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[26]~115_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~116 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~117 (
// Equation(s):
// \REG_BANK|outA[26]~117_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][26]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][26]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[19][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~117 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~118 (
// Equation(s):
// \REG_BANK|outA[26]~118_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[26]~117_combout  & ((\REG_BANK|banco[31][26]~q ))) # (!\REG_BANK|outA[26]~117_combout  & (\REG_BANK|banco[23][26]~q )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[26]~117_combout ))))

	.dataa(\REG_BANK|banco[23][26]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[26]~117_combout ),
	.datad(\REG_BANK|banco[31][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~118 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~119 (
// Equation(s):
// \REG_BANK|outA[26]~119_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[26]~116_combout  & ((\REG_BANK|outA[26]~118_combout ))) # (!\REG_BANK|outA[26]~116_combout  & (\REG_BANK|outA[26]~111_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[26]~116_combout ))))

	.dataa(\REG_BANK|outA[26]~111_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[26]~116_combout ),
	.datad(\REG_BANK|outA[26]~118_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~119 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~120 (
// Equation(s):
// \REG_BANK|outA[26]~120_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][26]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][26]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~120 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~121 (
// Equation(s):
// \REG_BANK|outA[26]~121_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[26]~120_combout  & ((\REG_BANK|banco[7][26]~q ))) # (!\REG_BANK|outA[26]~120_combout  & (\REG_BANK|banco[6][26]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[26]~120_combout 
// ))))

	.dataa(\REG_BANK|banco[6][26]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[26]~120_combout ),
	.datad(\REG_BANK|banco[7][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~121 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~122 (
// Equation(s):
// \REG_BANK|outA[26]~122_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][26]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][26]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~122 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~123 (
// Equation(s):
// \REG_BANK|outA[26]~123_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[26]~122_combout  & ((\REG_BANK|banco[11][26]~q ))) # (!\REG_BANK|outA[26]~122_combout  & (\REG_BANK|banco[9][26]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[26]~122_combout 
// ))))

	.dataa(\REG_BANK|banco[9][26]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[26]~122_combout ),
	.datad(\REG_BANK|banco[11][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~123 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~124 (
// Equation(s):
// \REG_BANK|outA[26]~124_combout  = (\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0] & \REG_BANK|banco[1][26]~q ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[1][26]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~124 .lut_mask = 16'h6262;
defparam \REG_BANK|outA[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~125 (
// Equation(s):
// \REG_BANK|outA[26]~125_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[26]~124_combout  & (\REG_BANK|banco[2][26]~q )) # (!\REG_BANK|outA[26]~124_combout  & ((\REG_BANK|banco[3][26]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[26]~124_combout 
// ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][26]~q ),
	.datac(\REG_BANK|banco[3][26]~q ),
	.datad(\REG_BANK|outA[26]~124_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~125 .lut_mask = 16'hDDA0;
defparam \REG_BANK|outA[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~126 (
// Equation(s):
// \REG_BANK|outA[26]~126_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|outA[26]~123_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[26]~125_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|outA[26]~123_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|outA[26]~125_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~126 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~127 (
// Equation(s):
// \REG_BANK|outA[26]~127_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][26]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][26]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~127 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~128 (
// Equation(s):
// \REG_BANK|outA[26]~128_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[26]~127_combout  & ((\REG_BANK|banco[15][26]~q ))) # (!\REG_BANK|outA[26]~127_combout  & (\REG_BANK|banco[14][26]~q )))) # (!\LATCH_DEC|selA_ [1] & 
// (((\REG_BANK|outA[26]~127_combout ))))

	.dataa(\REG_BANK|banco[14][26]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[26]~127_combout ),
	.datad(\REG_BANK|banco[15][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~128 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~129 (
// Equation(s):
// \REG_BANK|outA[26]~129_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[26]~126_combout  & ((\REG_BANK|outA[26]~128_combout ))) # (!\REG_BANK|outA[26]~126_combout  & (\REG_BANK|outA[26]~121_combout )))) # (!\LATCH_DEC|selA_ [2] & 
// (((\REG_BANK|outA[26]~126_combout ))))

	.dataa(\REG_BANK|outA[26]~121_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[26]~126_combout ),
	.datad(\REG_BANK|outA[26]~128_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~129 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~130 (
// Equation(s):
// \REG_BANK|outA[26]~130_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[26]~119_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[26]~129_combout )))))

	.dataa(\REG_BANK|outA[26]~119_combout ),
	.datab(\REG_BANK|outA[26]~129_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~130 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[26]~131 (
// Equation(s):
// \REG_BANK|outA[26]~131_combout  = (\REG_BANK|outA[26]~130_combout ) # ((\IFU|pc [26] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[26]~130_combout ),
	.datab(\IFU|pc [26]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[26]~131 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[26] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[26]~131_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[26] .is_wysiwyg = "true";
defparam \LATCH_busA|out[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~41 (
// Equation(s):
// \ALU|ShiftLeft1~41_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [26])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [27])))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~41 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft1~39 (
// Equation(s):
// \ALU|ShiftLeft1~39_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [28])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [29])))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~39 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~585 (
// Equation(s):
// \ALU|out[29]~585_combout  = (\ALU|out[28]~250_combout  & (((!\ALU|ShiftLeft1~2_combout )))) # (!\ALU|out[28]~250_combout  & ((\ALU|ShiftLeft1~2_combout  & ((\ALU|ShiftLeft1~39_combout ))) # (!\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftLeft1~82_combout ))))

	.dataa(\ALU|out[28]~250_combout ),
	.datab(\ALU|ShiftLeft1~82_combout ),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|ShiftLeft1~39_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~585_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~585 .lut_mask = 16'h5E0E;
defparam \ALU|out[29]~585 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~586 (
// Equation(s):
// \ALU|out[29]~586_combout  = (\ALU|out[28]~250_combout  & ((\ALU|out[29]~585_combout  & ((\ALU|ShiftLeft1~68_combout ))) # (!\ALU|out[29]~585_combout  & (\ALU|ShiftLeft1~41_combout )))) # (!\ALU|out[28]~250_combout  & (((\ALU|out[29]~585_combout ))))

	.dataa(\ALU|ShiftLeft1~41_combout ),
	.datab(\ALU|out[28]~250_combout ),
	.datac(\ALU|out[29]~585_combout ),
	.datad(\ALU|ShiftLeft1~68_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~586_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~586 .lut_mask = 16'hF838;
defparam \ALU|out[29]~586 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~587 (
// Equation(s):
// \ALU|out[29]~587_combout  = (\ALU|out[17]~40_combout  & ((\ALU|ShiftLeft1~80_combout ) # ((\ALU|out[9]~183_combout  & \ALU|out[29]~586_combout )))) # (!\ALU|out[17]~40_combout  & (\ALU|out[9]~183_combout  & (\ALU|out[29]~586_combout )))

	.dataa(\ALU|out[17]~40_combout ),
	.datab(\ALU|out[9]~183_combout ),
	.datac(\ALU|out[29]~586_combout ),
	.datad(\ALU|ShiftLeft1~80_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~587_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~587 .lut_mask = 16'hEAC0;
defparam \ALU|out[29]~587 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[29] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [29]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[29] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~588 (
// Equation(s):
// \ALU|out[29]~588_combout  = (\LATCH_aluIn|imm_ [29] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [29] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [29]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [29]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~588_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~588 .lut_mask = 16'hA888;
defparam \ALU|out[29]~588 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~589 (
// Equation(s):
// \ALU|out[29]~589_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busA|out [29]) # ((\ALU|out[29]~76_combout  & \ALU|out[13]~619_combout )))) # (!\ALU|Equal4~0_combout  & (\ALU|out[29]~76_combout  & (\ALU|out[13]~619_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[29]~76_combout ),
	.datac(\ALU|out[13]~619_combout ),
	.datad(\LATCH_busA|out [29]),
	.cin(gnd),
	.combout(\ALU|out[29]~589_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~589 .lut_mask = 16'hEAC0;
defparam \ALU|out[29]~589 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~590 (
// Equation(s):
// \ALU|out[29]~590_combout  = (\ALU|Equal2~1_combout  & \ALU|out[13]~406_combout )

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|out[13]~406_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[29]~590_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~590 .lut_mask = 16'h8888;
defparam \ALU|out[29]~590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out~591 (
// Equation(s):
// \ALU|out~591_combout  = \LATCH_busA|out [29] $ (\LATCH_aluIn|imm_ [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [29]),
	.datad(\LATCH_aluIn|imm_ [29]),
	.cin(gnd),
	.combout(\ALU|out~591_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~591 .lut_mask = 16'h0FF0;
defparam \ALU|out~591 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~58 (
// Equation(s):
// \ALU|Add2~58_combout  = (\LATCH_busA|out [29] & ((\LATCH_aluIn|imm_ [29] & (\ALU|Add2~57  & VCC)) # (!\LATCH_aluIn|imm_ [29] & (!\ALU|Add2~57 )))) # (!\LATCH_busA|out [29] & ((\LATCH_aluIn|imm_ [29] & (!\ALU|Add2~57 )) # (!\LATCH_aluIn|imm_ [29] & 
// ((\ALU|Add2~57 ) # (GND)))))
// \ALU|Add2~59  = CARRY((\LATCH_busA|out [29] & (!\LATCH_aluIn|imm_ [29] & !\ALU|Add2~57 )) # (!\LATCH_busA|out [29] & ((!\ALU|Add2~57 ) # (!\LATCH_aluIn|imm_ [29]))))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_aluIn|imm_ [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~57 ),
	.combout(\ALU|Add2~58_combout ),
	.cout(\ALU|Add2~59 ));
// synopsys translate_off
defparam \ALU|Add2~58 .lut_mask = 16'h9617;
defparam \ALU|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~592 (
// Equation(s):
// \ALU|out[29]~592_combout  = (\ALU|Equal3~0_combout  & ((\ALU|out~591_combout ) # ((\ALU|Add2~58_combout  & !\ALU|out[17]~57_combout )))) # (!\ALU|Equal3~0_combout  & (((\ALU|Add2~58_combout  & !\ALU|out[17]~57_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|out~591_combout ),
	.datac(\ALU|Add2~58_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~592_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~592 .lut_mask = 16'h88F8;
defparam \ALU|out[29]~592 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~593 (
// Equation(s):
// \ALU|out[29]~593_combout  = (\ALU|out[29]~588_combout ) # ((\ALU|out[29]~589_combout ) # ((\ALU|out[29]~590_combout ) # (\ALU|out[29]~592_combout )))

	.dataa(\ALU|out[29]~588_combout ),
	.datab(\ALU|out[29]~589_combout ),
	.datac(\ALU|out[29]~590_combout ),
	.datad(\ALU|out[29]~592_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~593_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~593 .lut_mask = 16'hFFFE;
defparam \ALU|out[29]~593 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[21][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[17][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~0 (
// Equation(s):
// \REG_BANK|Mux34~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][29]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[21][29]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[17][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[29][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~1 (
// Equation(s):
// \REG_BANK|Mux34~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux34~0_combout  & ((\REG_BANK|banco[29][29]~q ))) # (!\REG_BANK|Mux34~0_combout  & (\REG_BANK|banco[25][29]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux34~0_combout ))))

	.dataa(\REG_BANK|banco[25][29]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux34~0_combout ),
	.datad(\REG_BANK|banco[29][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[22][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[26][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[18][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~2 (
// Equation(s):
// \REG_BANK|Mux34~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][29]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[26][29]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[18][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[30][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~3 (
// Equation(s):
// \REG_BANK|Mux34~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux34~2_combout  & ((\REG_BANK|banco[30][29]~q ))) # (!\REG_BANK|Mux34~2_combout  & (\REG_BANK|banco[22][29]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux34~2_combout ))))

	.dataa(\REG_BANK|banco[22][29]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux34~2_combout ),
	.datad(\REG_BANK|banco[30][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[20][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[24][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[16][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~4 (
// Equation(s):
// \REG_BANK|Mux34~4_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[24][29]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[16][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[24][29]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[16][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[28][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~5 (
// Equation(s):
// \REG_BANK|Mux34~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux34~4_combout  & ((\REG_BANK|banco[28][29]~q ))) # (!\REG_BANK|Mux34~4_combout  & (\REG_BANK|banco[20][29]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux34~4_combout ))))

	.dataa(\REG_BANK|banco[20][29]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux34~4_combout ),
	.datad(\REG_BANK|banco[28][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~6 (
// Equation(s):
// \REG_BANK|Mux34~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux34~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux34~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux34~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux34~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[27][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[23][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[19][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~7 (
// Equation(s):
// \REG_BANK|Mux34~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][29]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][29]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[31][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~8 (
// Equation(s):
// \REG_BANK|Mux34~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux34~7_combout  & ((\REG_BANK|banco[31][29]~q ))) # (!\REG_BANK|Mux34~7_combout  & (\REG_BANK|banco[27][29]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux34~7_combout ))))

	.dataa(\REG_BANK|banco[27][29]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux34~7_combout ),
	.datad(\REG_BANK|banco[31][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~9 (
// Equation(s):
// \REG_BANK|Mux34~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux34~6_combout  & ((\REG_BANK|Mux34~8_combout ))) # (!\REG_BANK|Mux34~6_combout  & (\REG_BANK|Mux34~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux34~6_combout ))))

	.dataa(\REG_BANK|Mux34~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux34~6_combout ),
	.datad(\REG_BANK|Mux34~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[9][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[10][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[8][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~10 (
// Equation(s):
// \REG_BANK|Mux34~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][29]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][29]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[11][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~11 (
// Equation(s):
// \REG_BANK|Mux34~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux34~10_combout  & ((\REG_BANK|banco[11][29]~q ))) # (!\REG_BANK|Mux34~10_combout  & (\REG_BANK|banco[9][29]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux34~10_combout ))))

	.dataa(\REG_BANK|banco[9][29]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux34~10_combout ),
	.datad(\REG_BANK|banco[11][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[6][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[5][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[4][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~12 (
// Equation(s):
// \REG_BANK|Mux34~12_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][29]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][29]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[7][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~13 (
// Equation(s):
// \REG_BANK|Mux34~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux34~12_combout  & ((\REG_BANK|banco[7][29]~q ))) # (!\REG_BANK|Mux34~12_combout  & (\REG_BANK|banco[6][29]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux34~12_combout ))))

	.dataa(\REG_BANK|banco[6][29]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux34~12_combout ),
	.datad(\REG_BANK|banco[7][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[3][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[1][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~14 (
// Equation(s):
// \REG_BANK|Mux34~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][29]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][29]~q ),
	.datac(\REG_BANK|banco[1][29]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[2][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~15 (
// Equation(s):
// \REG_BANK|Mux34~15_combout  = (\REG_BANK|Mux34~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][29]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux34~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][29]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~16 (
// Equation(s):
// \REG_BANK|Mux34~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux34~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux34~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux34~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux34~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[14][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[13][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[12][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~17 (
// Equation(s):
// \REG_BANK|Mux34~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][29]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][29]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \REG_BANK|banco[15][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~18 (
// Equation(s):
// \REG_BANK|Mux34~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux34~17_combout  & ((\REG_BANK|banco[15][29]~q ))) # (!\REG_BANK|Mux34~17_combout  & (\REG_BANK|banco[14][29]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux34~17_combout ))))

	.dataa(\REG_BANK|banco[14][29]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux34~17_combout ),
	.datad(\REG_BANK|banco[15][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~19 (
// Equation(s):
// \REG_BANK|Mux34~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux34~16_combout  & ((\REG_BANK|Mux34~18_combout ))) # (!\REG_BANK|Mux34~16_combout  & (\REG_BANK|Mux34~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux34~16_combout ))))

	.dataa(\REG_BANK|Mux34~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux34~16_combout ),
	.datad(\REG_BANK|Mux34~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux34~20 (
// Equation(s):
// \REG_BANK|Mux34~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux34~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux34~19_combout )))

	.dataa(\REG_BANK|Mux34~9_combout ),
	.datab(\REG_BANK|Mux34~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[29] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux34~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[29] .is_wysiwyg = "true";
defparam \LATCH_busB|out[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~58 (
// Equation(s):
// \ALU|Add1~58_combout  = (\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & (!\ALU|Add1~57 )) # (!\LATCH_busA|out [29] & ((\ALU|Add1~57 ) # (GND))))) # (!\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & (\ALU|Add1~57  & VCC)) # (!\LATCH_busA|out [29] & 
// (!\ALU|Add1~57 ))))
// \ALU|Add1~59  = CARRY((\LATCH_busB|out [29] & ((!\ALU|Add1~57 ) # (!\LATCH_busA|out [29]))) # (!\LATCH_busB|out [29] & (!\LATCH_busA|out [29] & !\ALU|Add1~57 )))

	.dataa(\LATCH_busB|out [29]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~57 ),
	.combout(\ALU|Add1~58_combout ),
	.cout(\ALU|Add1~59 ));
// synopsys translate_off
defparam \ALU|Add1~58 .lut_mask = 16'h692B;
defparam \ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~58 (
// Equation(s):
// \ALU|Add0~58_combout  = (\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & (\ALU|Add0~57  & VCC)) # (!\LATCH_busA|out [29] & (!\ALU|Add0~57 )))) # (!\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & (!\ALU|Add0~57 )) # (!\LATCH_busA|out [29] & ((\ALU|Add0~57 
// ) # (GND)))))
// \ALU|Add0~59  = CARRY((\LATCH_busB|out [29] & (!\LATCH_busA|out [29] & !\ALU|Add0~57 )) # (!\LATCH_busB|out [29] & ((!\ALU|Add0~57 ) # (!\LATCH_busA|out [29]))))

	.dataa(\LATCH_busB|out [29]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~57 ),
	.combout(\ALU|Add0~58_combout ),
	.cout(\ALU|Add0~59 ));
// synopsys translate_off
defparam \ALU|Add0~58 .lut_mask = 16'h9617;
defparam \ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~594 (
// Equation(s):
// \ALU|out[29]~594_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~58_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~58_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~58_combout ),
	.datac(\ALU|Add0~58_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[29]~594_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~594 .lut_mask = 16'h88A0;
defparam \ALU|out[29]~594 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~595 (
// Equation(s):
// \ALU|out[29]~595_combout  = (\LATCH_busA|out [29] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [29]))))

	.dataa(\LATCH_busA|out [29]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|out[29]~595_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~595 .lut_mask = 16'hA888;
defparam \ALU|out[29]~595 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftLeft0~45 (
// Equation(s):
// \ALU|ShiftLeft0~45_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [28])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [29])))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~45 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~596 (
// Equation(s):
// \ALU|out[29]~596_combout  = (\ALU|out[28]~238_combout  & (((!\ALU|ShiftLeft0~56_combout )))) # (!\ALU|out[28]~238_combout  & ((\ALU|ShiftLeft0~56_combout  & ((\ALU|ShiftLeft0~45_combout ))) # (!\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftLeft0~86_combout 
// ))))

	.dataa(\ALU|out[28]~238_combout ),
	.datab(\ALU|ShiftLeft0~86_combout ),
	.datac(\ALU|ShiftLeft0~56_combout ),
	.datad(\ALU|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~596_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~596 .lut_mask = 16'h5E0E;
defparam \ALU|out[29]~596 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~597 (
// Equation(s):
// \ALU|out[29]~597_combout  = (\ALU|out[28]~238_combout  & ((\ALU|out[29]~596_combout  & ((\ALU|ShiftLeft0~74_combout ))) # (!\ALU|out[29]~596_combout  & (\ALU|ShiftLeft0~47_combout )))) # (!\ALU|out[28]~238_combout  & (((\ALU|out[29]~596_combout ))))

	.dataa(\ALU|ShiftLeft0~47_combout ),
	.datab(\ALU|out[28]~238_combout ),
	.datac(\ALU|out[29]~596_combout ),
	.datad(\ALU|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~597_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~597 .lut_mask = 16'hF838;
defparam \ALU|out[29]~597 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~598 (
// Equation(s):
// \ALU|out[29]~598_combout  = (\ALU|out[17]~36_combout  & ((\ALU|ShiftLeft0~84_combout ) # ((\ALU|out[14]~127_combout  & \ALU|out[29]~597_combout )))) # (!\ALU|out[17]~36_combout  & (\ALU|out[14]~127_combout  & (\ALU|out[29]~597_combout )))

	.dataa(\ALU|out[17]~36_combout ),
	.datab(\ALU|out[14]~127_combout ),
	.datac(\ALU|out[29]~597_combout ),
	.datad(\ALU|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~598_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~598 .lut_mask = 16'hEAC0;
defparam \ALU|out[29]~598 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~599 (
// Equation(s):
// \ALU|out[29]~599_combout  = (\ALU|Equal1~1_combout  & (\ALU|ShiftLeft0~56_combout  & (\ALU|ShiftRight0~24_combout  & !\LATCH_busB|out [4])))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\ALU|ShiftLeft0~56_combout ),
	.datac(\ALU|ShiftRight0~24_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|out[29]~599_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~599 .lut_mask = 16'h0080;
defparam \ALU|out[29]~599 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~600 (
// Equation(s):
// \ALU|out[29]~600_combout  = (\ALU|out[29]~599_combout ) # ((\ALU|Equal3~0_combout  & (\LATCH_busA|out [29] $ (\LATCH_busB|out [29]))))

	.dataa(\ALU|out[29]~599_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [29]),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|out[29]~600_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~600 .lut_mask = 16'hAEEA;
defparam \ALU|out[29]~600 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~601 (
// Equation(s):
// \ALU|out[29]~601_combout  = (\ALU|out[29]~598_combout ) # ((\ALU|out[29]~600_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [29])))

	.dataa(\ALU|out[29]~598_combout ),
	.datab(\ALU|out[29]~600_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|out[29]~601_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~601 .lut_mask = 16'hFEEE;
defparam \ALU|out[29]~601 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~602 (
// Equation(s):
// \ALU|out[29]~602_combout  = (\ALU|out[29]~595_combout ) # ((\ALU|out[29]~601_combout ) # ((\ALU|Equal2~1_combout  & \ALU|out[29]~396_combout )))

	.dataa(\ALU|out[29]~595_combout ),
	.datab(\ALU|out[29]~601_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|out[29]~396_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~602_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~602 .lut_mask = 16'hFEEE;
defparam \ALU|out[29]~602 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~603 (
// Equation(s):
// \ALU|out[29]~603_combout  = (\ALU|out[17]~43_combout ) # ((\ALU|out[17]~60_combout  & ((\ALU|out[29]~594_combout ) # (\ALU|out[29]~602_combout ))))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[17]~60_combout ),
	.datac(\ALU|out[29]~594_combout ),
	.datad(\ALU|out[29]~602_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~603_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~603 .lut_mask = 16'hEEEA;
defparam \ALU|out[29]~603 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[29]~604 (
// Equation(s):
// \ALU|out[29]~604_combout  = (\ALU|out[29]~603_combout ) # ((\ALU|out[17]~44_combout  & ((\ALU|out[29]~587_combout ) # (\ALU|out[29]~593_combout ))))

	.dataa(\ALU|out[17]~44_combout ),
	.datab(\ALU|out[29]~587_combout ),
	.datac(\ALU|out[29]~593_combout ),
	.datad(\ALU|out[29]~603_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~604_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~604 .lut_mask = 16'hFFA8;
defparam \ALU|out[29]~604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[29] (
	.clk(\clk~input_o ),
	.d(\ALU|out[29]~604_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[29] .is_wysiwyg = "true";
defparam \LATCH_busC|out[29] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][29] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~44 (
// Equation(s):
// \REG_BANK|outA[29]~44_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][29]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][29]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~44 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~45 (
// Equation(s):
// \REG_BANK|outA[29]~45_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[29]~44_combout  & ((\REG_BANK|banco[29][29]~q ))) # (!\REG_BANK|outA[29]~44_combout  & (\REG_BANK|banco[25][29]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[29]~44_combout 
// ))))

	.dataa(\REG_BANK|banco[25][29]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[29]~44_combout ),
	.datad(\REG_BANK|banco[29][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~45 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~46 (
// Equation(s):
// \REG_BANK|outA[29]~46_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][29]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][29]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~46 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~47 (
// Equation(s):
// \REG_BANK|outA[29]~47_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[29]~46_combout  & ((\REG_BANK|banco[30][29]~q ))) # (!\REG_BANK|outA[29]~46_combout  & (\REG_BANK|banco[22][29]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[29]~46_combout 
// ))))

	.dataa(\REG_BANK|banco[22][29]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[29]~46_combout ),
	.datad(\REG_BANK|banco[30][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~47 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~48 (
// Equation(s):
// \REG_BANK|outA[29]~48_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][29]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][29]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~48 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~49 (
// Equation(s):
// \REG_BANK|outA[29]~49_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[29]~48_combout  & ((\REG_BANK|banco[28][29]~q ))) # (!\REG_BANK|outA[29]~48_combout  & (\REG_BANK|banco[20][29]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[29]~48_combout 
// ))))

	.dataa(\REG_BANK|banco[20][29]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[29]~48_combout ),
	.datad(\REG_BANK|banco[28][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~49 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~50 (
// Equation(s):
// \REG_BANK|outA[29]~50_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[29]~47_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[29]~49_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[29]~47_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[29]~49_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~50 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~51 (
// Equation(s):
// \REG_BANK|outA[29]~51_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][29]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][29]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~51 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~52 (
// Equation(s):
// \REG_BANK|outA[29]~52_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[29]~51_combout  & ((\REG_BANK|banco[31][29]~q ))) # (!\REG_BANK|outA[29]~51_combout  & (\REG_BANK|banco[27][29]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[29]~51_combout 
// ))))

	.dataa(\REG_BANK|banco[27][29]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[29]~51_combout ),
	.datad(\REG_BANK|banco[31][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~52 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~53 (
// Equation(s):
// \REG_BANK|outA[29]~53_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[29]~50_combout  & ((\REG_BANK|outA[29]~52_combout ))) # (!\REG_BANK|outA[29]~50_combout  & (\REG_BANK|outA[29]~45_combout )))) # (!\LATCH_DEC|selA_ [0] & 
// (((\REG_BANK|outA[29]~50_combout ))))

	.dataa(\REG_BANK|outA[29]~45_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[29]~50_combout ),
	.datad(\REG_BANK|outA[29]~52_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~53 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~54 (
// Equation(s):
// \REG_BANK|outA[29]~54_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][29]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][29]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~54 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~55 (
// Equation(s):
// \REG_BANK|outA[29]~55_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[29]~54_combout  & ((\REG_BANK|banco[11][29]~q ))) # (!\REG_BANK|outA[29]~54_combout  & (\REG_BANK|banco[9][29]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[29]~54_combout 
// ))))

	.dataa(\REG_BANK|banco[9][29]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[29]~54_combout ),
	.datad(\REG_BANK|banco[11][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~55 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~56 (
// Equation(s):
// \REG_BANK|outA[29]~56_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][29]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][29]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~56 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~57 (
// Equation(s):
// \REG_BANK|outA[29]~57_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[29]~56_combout  & ((\REG_BANK|banco[7][29]~q ))) # (!\REG_BANK|outA[29]~56_combout  & (\REG_BANK|banco[6][29]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[29]~56_combout ))))

	.dataa(\REG_BANK|banco[6][29]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[29]~56_combout ),
	.datad(\REG_BANK|banco[7][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~57 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~58 (
// Equation(s):
// \REG_BANK|outA[29]~58_combout  = (\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][29]~q  & !\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][29]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~58 .lut_mask = 16'h5858;
defparam \REG_BANK|outA[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~59 (
// Equation(s):
// \REG_BANK|outA[29]~59_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[29]~58_combout  & ((\REG_BANK|banco[1][29]~q ))) # (!\REG_BANK|outA[29]~58_combout  & (\REG_BANK|banco[3][29]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[29]~58_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][29]~q ),
	.datac(\REG_BANK|banco[1][29]~q ),
	.datad(\REG_BANK|outA[29]~58_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~59 .lut_mask = 16'hF588;
defparam \REG_BANK|outA[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~60 (
// Equation(s):
// \REG_BANK|outA[29]~60_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[29]~57_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[29]~59_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[29]~57_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[29]~59_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~60 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~61 (
// Equation(s):
// \REG_BANK|outA[29]~61_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][29]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][29]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~61 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~62 (
// Equation(s):
// \REG_BANK|outA[29]~62_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[29]~61_combout  & ((\REG_BANK|banco[15][29]~q ))) # (!\REG_BANK|outA[29]~61_combout  & (\REG_BANK|banco[14][29]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[29]~61_combout 
// ))))

	.dataa(\REG_BANK|banco[14][29]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[29]~61_combout ),
	.datad(\REG_BANK|banco[15][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~62 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~63 (
// Equation(s):
// \REG_BANK|outA[29]~63_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[29]~60_combout  & ((\REG_BANK|outA[29]~62_combout ))) # (!\REG_BANK|outA[29]~60_combout  & (\REG_BANK|outA[29]~55_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[29]~60_combout ))))

	.dataa(\REG_BANK|outA[29]~55_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[29]~60_combout ),
	.datad(\REG_BANK|outA[29]~62_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~63 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~64 (
// Equation(s):
// \REG_BANK|outA[29]~64_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[29]~53_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[29]~63_combout )))))

	.dataa(\REG_BANK|outA[29]~53_combout ),
	.datab(\REG_BANK|outA[29]~63_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~64 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[29]~65 (
// Equation(s):
// \REG_BANK|outA[29]~65_combout  = (\REG_BANK|outA[29]~64_combout ) # ((\IFU|pc [29] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[29]~64_combout ),
	.datab(\IFU|pc [29]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[29]~65 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[29] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[29]~65_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[29] .is_wysiwyg = "true";
defparam \LATCH_busA|out[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~60 (
// Equation(s):
// \ALU|Add2~60_combout  = ((\LATCH_busA|out [30] $ (\LATCH_aluIn|imm_ [30] $ (!\ALU|Add2~59 )))) # (GND)
// \ALU|Add2~61  = CARRY((\LATCH_busA|out [30] & ((\LATCH_aluIn|imm_ [30]) # (!\ALU|Add2~59 ))) # (!\LATCH_busA|out [30] & (\LATCH_aluIn|imm_ [30] & !\ALU|Add2~59 )))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_aluIn|imm_ [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~59 ),
	.combout(\ALU|Add2~60_combout ),
	.cout(\ALU|Add2~61 ));
// synopsys translate_off
defparam \ALU|Add2~60 .lut_mask = 16'h698E;
defparam \ALU|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~2 (
// Equation(s):
// \ALU|Selector33~2_combout  = (\ALU|Equal1~1_combout  & (\ALU|ShiftLeft1~2_combout  & (\ALU|ShiftRight3~0_combout  & !\LATCH_aluIn|imm_ [1])))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\ALU|ShiftLeft1~2_combout ),
	.datac(\ALU|ShiftRight3~0_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~2 .lut_mask = 16'h0080;
defparam \ALU|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~1 (
// Equation(s):
// \ALU|ShiftRight2~1_combout  = (\LATCH_aluIn|imm_ [4]) # ((\LATCH_aluIn|imm_ [3]) # (\ALU|ShiftRight2~0_combout ))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~1 .lut_mask = 16'hFEFE;
defparam \ALU|ShiftRight2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~3 (
// Equation(s):
// \ALU|Selector33~3_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & ((\LATCH_aluIn|imm_ [30]) # (!\LATCH_aluIn|aluCtrl_ [0]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_aluIn|imm_ [30]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~3 .lut_mask = 16'h8088;
defparam \ALU|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~4 (
// Equation(s):
// \ALU|Selector33~4_combout  = (\ALU|ShiftRight2~1_combout  & ((\ALU|Selector1~7_combout ) # ((\LATCH_busA|out [30] & \ALU|Selector33~3_combout )))) # (!\ALU|ShiftRight2~1_combout  & (((\LATCH_busA|out [30] & \ALU|Selector33~3_combout ))))

	.dataa(\ALU|ShiftRight2~1_combout ),
	.datab(\ALU|Selector1~7_combout ),
	.datac(\LATCH_busA|out [30]),
	.datad(\ALU|Selector33~3_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~4 .lut_mask = 16'hF888;
defparam \ALU|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~5 (
// Equation(s):
// \ALU|Selector33~5_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [27])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [28])))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busA|out [27]),
	.datac(\LATCH_busA|out [28]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~5 .lut_mask = 16'h88A0;
defparam \ALU|Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~6 (
// Equation(s):
// \ALU|Selector33~6_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [29])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [30])))))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_busA|out [30]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|Selector33~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~6 .lut_mask = 16'h00AC;
defparam \ALU|Selector33~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~7 (
// Equation(s):
// \ALU|Selector33~7_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~11_combout )) # (!\LATCH_aluIn|imm_ [2] & (((\ALU|Selector33~5_combout ) # (\ALU|Selector33~6_combout ))))

	.dataa(\ALU|ShiftLeft1~11_combout ),
	.datab(\ALU|Selector33~5_combout ),
	.datac(\ALU|Selector33~6_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector33~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~7 .lut_mask = 16'hAAFC;
defparam \ALU|Selector33~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~8 (
// Equation(s):
// \ALU|Selector33~8_combout  = (\ALU|Equal0~4_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[22]~38_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|Selector33~7_combout )))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[22]~38_combout ),
	.datac(\ALU|Selector33~7_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|Selector33~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~8 .lut_mask = 16'h88A0;
defparam \ALU|Selector33~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~9 (
// Equation(s):
// \ALU|Selector33~9_combout  = (\ALU|Selector33~8_combout  & (((\ALU|Equal4~0_combout  & \LATCH_aluIn|imm_ [30])) # (!\LATCH_aluIn|imm_ [4]))) # (!\ALU|Selector33~8_combout  & (((\ALU|Equal4~0_combout  & \LATCH_aluIn|imm_ [30]))))

	.dataa(\ALU|Selector33~8_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_aluIn|imm_ [30]),
	.cin(gnd),
	.combout(\ALU|Selector33~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~9 .lut_mask = 16'hF222;
defparam \ALU|Selector33~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~10 (
// Equation(s):
// \ALU|Selector33~10_combout  = (\ALU|Selector33~4_combout ) # ((\ALU|Selector33~9_combout ) # ((\ALU|Selector33~2_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|Selector33~2_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Selector33~4_combout ),
	.datad(\ALU|Selector33~9_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~10 .lut_mask = 16'hFFF2;
defparam \ALU|Selector33~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~14 (
// Equation(s):
// \ALU|Selector33~14_combout  = (!\LATCH_aluIn|aluCtrl_ [0] & (!\LATCH_aluIn|aluCtrl_ [1] & (\LATCH_busA|out [30] $ (\LATCH_aluIn|imm_ [30]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_busA|out [30]),
	.datad(\LATCH_aluIn|imm_ [30]),
	.cin(gnd),
	.combout(\ALU|Selector33~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~14 .lut_mask = 16'h0110;
defparam \ALU|Selector33~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~11 (
// Equation(s):
// \ALU|Selector33~11_combout  = (\ALU|Equal1~0_combout  & ((\ALU|Selector33~14_combout ) # ((\ALU|ShiftLeft1~24_combout  & \ALU|out[17]~40_combout )))) # (!\ALU|Equal1~0_combout  & (\ALU|ShiftLeft1~24_combout  & (\ALU|out[17]~40_combout )))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|ShiftLeft1~24_combout ),
	.datac(\ALU|out[17]~40_combout ),
	.datad(\ALU|Selector33~14_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~11 .lut_mask = 16'hEAC0;
defparam \ALU|Selector33~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~12 (
// Equation(s):
// \ALU|Selector33~12_combout  = (\ALU|Selector33~11_combout ) # ((\ALU|Equal2~1_combout  & (!\ALU|ShiftRight2~1_combout  & \LATCH_busA|out [30])))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|ShiftRight2~1_combout ),
	.datac(\LATCH_busA|out [30]),
	.datad(\ALU|Selector33~11_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~12 .lut_mask = 16'hFF20;
defparam \ALU|Selector33~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector33~13 (
// Equation(s):
// \ALU|Selector33~13_combout  = (\ALU|Selector33~10_combout ) # ((\ALU|Selector33~12_combout ) # ((\ALU|Add2~60_combout  & \ALU|Selector32~0_combout )))

	.dataa(\ALU|Add2~60_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Selector33~10_combout ),
	.datad(\ALU|Selector33~12_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~13 .lut_mask = 16'hFFF8;
defparam \ALU|Selector33~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~15 (
// Equation(s):
// \ALU|Selector1~15_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (!\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & \ALU|out[14]~37_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\ALU|Equal1~0_combout ),
	.datad(\ALU|out[14]~37_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~15 .lut_mask = 16'h2000;
defparam \ALU|Selector1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~2 (
// Equation(s):
// \ALU|Selector1~2_combout  = (\ALU|Equal0~4_combout  & ((\LATCH_busB|out [2] & (\ALU|ShiftLeft0~22_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~25_combout )))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|ShiftLeft0~22_combout ),
	.datac(\ALU|ShiftLeft0~25_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~2 .lut_mask = 16'h88A0;
defparam \ALU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~3 (
// Equation(s):
// \ALU|Selector1~3_combout  = (!\LATCH_busB|out [1] & ((\LATCH_busB|out [0] & (\LATCH_busA|out [29])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [30])))))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_busA|out [30]),
	.datac(\LATCH_busB|out [0]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~3 .lut_mask = 16'h00AC;
defparam \ALU|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~4 (
// Equation(s):
// \ALU|Selector1~4_combout  = (!\LATCH_busB|out [2] & ((\ALU|Selector1~3_combout ) # ((\LATCH_busB|out [1] & \ALU|ShiftLeft0~26_combout ))))

	.dataa(\ALU|Selector1~3_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\ALU|ShiftLeft0~26_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~4 .lut_mask = 16'h00EA;
defparam \ALU|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~5 (
// Equation(s):
// \ALU|Selector1~5_combout  = (\ALU|Equal0~4_combout  & ((\ALU|Selector1~4_combout ) # ((\LATCH_busB|out [2] & \ALU|ShiftLeft0~29_combout ))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|Selector1~4_combout ),
	.datac(\LATCH_busB|out [2]),
	.datad(\ALU|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~5 .lut_mask = 16'hA888;
defparam \ALU|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~6 (
// Equation(s):
// \ALU|Selector1~6_combout  = (\ALU|Selector1~15_combout ) # ((\LATCH_busB|out [3] & (\ALU|Selector1~2_combout )) # (!\LATCH_busB|out [3] & ((\ALU|Selector1~5_combout ))))

	.dataa(\ALU|Selector1~15_combout ),
	.datab(\ALU|Selector1~2_combout ),
	.datac(\ALU|Selector1~5_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~6 .lut_mask = 16'hEEFA;
defparam \ALU|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~0 (
// Equation(s):
// \ALU|ShiftRight0~0_combout  = (\LATCH_busB|out [4]) # ((\LATCH_busB|out [3]) # ((\LATCH_busB|out [2]) # (!\ALU|ShiftLeft0~30_combout )))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busB|out [3]),
	.datac(\LATCH_busB|out [2]),
	.datad(\ALU|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~0 .lut_mask = 16'hFEFF;
defparam \ALU|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~8 (
// Equation(s):
// \ALU|Selector1~8_combout  = (\ALU|Selector1~6_combout  & (((\ALU|ShiftRight0~0_combout  & \ALU|Selector1~7_combout )) # (!\LATCH_busB|out [4]))) # (!\ALU|Selector1~6_combout  & (((\ALU|ShiftRight0~0_combout  & \ALU|Selector1~7_combout ))))

	.dataa(\ALU|Selector1~6_combout ),
	.datab(\LATCH_busB|out [4]),
	.datac(\ALU|ShiftRight0~0_combout ),
	.datad(\ALU|Selector1~7_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~8 .lut_mask = 16'hF222;
defparam \ALU|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~9 (
// Equation(s):
// \ALU|Selector1~9_combout  = (\LATCH_busB|out [30] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal3~0_combout  & !\LATCH_busA|out [30])))) # (!\LATCH_busB|out [30] & (\ALU|Equal3~0_combout  & (\LATCH_busA|out [30])))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\LATCH_busA|out [30]),
	.datac(\LATCH_busB|out [30]),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~9 .lut_mask = 16'hF828;
defparam \ALU|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~10 (
// Equation(s):
// \ALU|Selector1~10_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & ((\LATCH_busB|out [30]) # (!\LATCH_aluIn|aluCtrl_ [0]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_busB|out [30]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~10 .lut_mask = 16'h8088;
defparam \ALU|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~11 (
// Equation(s):
// \ALU|Selector1~11_combout  = (\LATCH_busA|out [30] & ((\ALU|Selector1~10_combout ) # ((\ALU|Equal2~1_combout  & !\ALU|ShiftRight0~0_combout ))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\ALU|Selector1~10_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~11 .lut_mask = 16'h88A8;
defparam \ALU|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~60 (
// Equation(s):
// \ALU|Add0~60_combout  = ((\LATCH_busB|out [30] $ (\LATCH_busA|out [30] $ (!\ALU|Add0~59 )))) # (GND)
// \ALU|Add0~61  = CARRY((\LATCH_busB|out [30] & ((\LATCH_busA|out [30]) # (!\ALU|Add0~59 ))) # (!\LATCH_busB|out [30] & (\LATCH_busA|out [30] & !\ALU|Add0~59 )))

	.dataa(\LATCH_busB|out [30]),
	.datab(\LATCH_busA|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~59 ),
	.combout(\ALU|Add0~60_combout ),
	.cout(\ALU|Add0~61 ));
// synopsys translate_off
defparam \ALU|Add0~60 .lut_mask = 16'h698E;
defparam \ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~60 (
// Equation(s):
// \ALU|Add1~60_combout  = ((\LATCH_busB|out [30] $ (\LATCH_busA|out [30] $ (\ALU|Add1~59 )))) # (GND)
// \ALU|Add1~61  = CARRY((\LATCH_busB|out [30] & (\LATCH_busA|out [30] & !\ALU|Add1~59 )) # (!\LATCH_busB|out [30] & ((\LATCH_busA|out [30]) # (!\ALU|Add1~59 ))))

	.dataa(\LATCH_busB|out [30]),
	.datab(\LATCH_busA|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~59 ),
	.combout(\ALU|Add1~60_combout ),
	.cout(\ALU|Add1~61 ));
// synopsys translate_off
defparam \ALU|Add1~60 .lut_mask = 16'h964D;
defparam \ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~12 (
// Equation(s):
// \ALU|Selector1~12_combout  = (\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~60_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~60_combout ))

	.dataa(\ALU|Add0~60_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~12 .lut_mask = 16'hE2E2;
defparam \ALU|Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~13 (
// Equation(s):
// \ALU|Selector1~13_combout  = (\ALU|Selector1~9_combout ) # ((\ALU|Selector1~11_combout ) # ((\ALU|Selector32~0_combout  & \ALU|Selector1~12_combout )))

	.dataa(\ALU|Selector1~9_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Selector1~11_combout ),
	.datad(\ALU|Selector1~12_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~13 .lut_mask = 16'hFEFA;
defparam \ALU|Selector1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector1~14 (
// Equation(s):
// \ALU|Selector1~14_combout  = (\ALU|Selector1~8_combout ) # ((\ALU|Selector1~13_combout ) # ((\ALU|ShiftLeft0~19_combout  & \ALU|out[17]~36_combout )))

	.dataa(\ALU|ShiftLeft0~19_combout ),
	.datab(\ALU|out[17]~36_combout ),
	.datac(\ALU|Selector1~8_combout ),
	.datad(\ALU|Selector1~13_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~14 .lut_mask = 16'hFFF8;
defparam \ALU|Selector1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[30]~605 (
// Equation(s):
// \ALU|out[30]~605_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|Selector33~13_combout )) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|Selector1~14_combout )))

	.dataa(\ALU|Selector33~13_combout ),
	.datab(\ALU|Selector1~14_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[30]~605_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[30]~605 .lut_mask = 16'hAACC;
defparam \ALU|out[30]~605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[30] (
	.clk(\clk~input_o ),
	.d(\ALU|out[30]~605_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[30] .is_wysiwyg = "true";
defparam \LATCH_busC|out[30] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[21][30] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~0 (
// Equation(s):
// \REG_BANK|Mux33~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][30]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[25][30]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~1 (
// Equation(s):
// \REG_BANK|Mux33~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux33~0_combout  & ((\REG_BANK|banco[29][30]~q ))) # (!\REG_BANK|Mux33~0_combout  & (\REG_BANK|banco[21][30]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux33~0_combout ))))

	.dataa(\REG_BANK|banco[21][30]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux33~0_combout ),
	.datad(\REG_BANK|banco[29][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~2 (
// Equation(s):
// \REG_BANK|Mux33~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[22][30]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[18][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[22][30]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~3 (
// Equation(s):
// \REG_BANK|Mux33~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux33~2_combout  & ((\REG_BANK|banco[30][30]~q ))) # (!\REG_BANK|Mux33~2_combout  & (\REG_BANK|banco[26][30]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux33~2_combout ))))

	.dataa(\REG_BANK|banco[26][30]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux33~2_combout ),
	.datad(\REG_BANK|banco[30][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~3 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~4 (
// Equation(s):
// \REG_BANK|Mux33~4_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[20][30]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[16][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[20][30]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[16][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~5 (
// Equation(s):
// \REG_BANK|Mux33~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux33~4_combout  & ((\REG_BANK|banco[28][30]~q ))) # (!\REG_BANK|Mux33~4_combout  & (\REG_BANK|banco[24][30]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux33~4_combout ))))

	.dataa(\REG_BANK|banco[24][30]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux33~4_combout ),
	.datad(\REG_BANK|banco[28][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~5 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~6 (
// Equation(s):
// \REG_BANK|Mux33~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux33~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux33~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux33~3_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux33~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~7 (
// Equation(s):
// \REG_BANK|Mux33~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][30]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][30]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[19][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~8 (
// Equation(s):
// \REG_BANK|Mux33~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux33~7_combout  & ((\REG_BANK|banco[31][30]~q ))) # (!\REG_BANK|Mux33~7_combout  & (\REG_BANK|banco[23][30]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux33~7_combout ))))

	.dataa(\REG_BANK|banco[23][30]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux33~7_combout ),
	.datad(\REG_BANK|banco[31][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~9 (
// Equation(s):
// \REG_BANK|Mux33~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux33~6_combout  & ((\REG_BANK|Mux33~8_combout ))) # (!\REG_BANK|Mux33~6_combout  & (\REG_BANK|Mux33~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux33~6_combout ))))

	.dataa(\REG_BANK|Mux33~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux33~6_combout ),
	.datad(\REG_BANK|Mux33~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~10 (
// Equation(s):
// \REG_BANK|Mux33~10_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][30]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[5][30]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[4][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~11 (
// Equation(s):
// \REG_BANK|Mux33~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux33~10_combout  & ((\REG_BANK|banco[7][30]~q ))) # (!\REG_BANK|Mux33~10_combout  & (\REG_BANK|banco[6][30]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux33~10_combout ))))

	.dataa(\REG_BANK|banco[6][30]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux33~10_combout ),
	.datad(\REG_BANK|banco[7][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~12 (
// Equation(s):
// \REG_BANK|Mux33~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][30]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][30]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~13 (
// Equation(s):
// \REG_BANK|Mux33~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux33~12_combout  & ((\REG_BANK|banco[11][30]~q ))) # (!\REG_BANK|Mux33~12_combout  & (\REG_BANK|banco[9][30]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux33~12_combout ))))

	.dataa(\REG_BANK|banco[9][30]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux33~12_combout ),
	.datad(\REG_BANK|banco[11][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~13 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~14 (
// Equation(s):
// \REG_BANK|Mux33~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][30]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[3][30]~q ),
	.datac(\REG_BANK|banco[1][30]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~15 (
// Equation(s):
// \REG_BANK|Mux33~15_combout  = (\REG_BANK|Mux33~14_combout ) # ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[2][30]~q  & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|Mux33~14_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][30]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~16 (
// Equation(s):
// \REG_BANK|Mux33~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux33~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux33~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux33~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux33~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~17 (
// Equation(s):
// \REG_BANK|Mux33~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][30]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][30]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[12][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~18 (
// Equation(s):
// \REG_BANK|Mux33~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux33~17_combout  & ((\REG_BANK|banco[15][30]~q ))) # (!\REG_BANK|Mux33~17_combout  & (\REG_BANK|banco[14][30]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux33~17_combout ))))

	.dataa(\REG_BANK|banco[14][30]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux33~17_combout ),
	.datad(\REG_BANK|banco[15][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~19 (
// Equation(s):
// \REG_BANK|Mux33~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux33~16_combout  & ((\REG_BANK|Mux33~18_combout ))) # (!\REG_BANK|Mux33~16_combout  & (\REG_BANK|Mux33~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux33~16_combout ))))

	.dataa(\REG_BANK|Mux33~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux33~16_combout ),
	.datad(\REG_BANK|Mux33~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|Mux33~20 (
// Equation(s):
// \REG_BANK|Mux33~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux33~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux33~19_combout )))

	.dataa(\REG_BANK|Mux33~9_combout ),
	.datab(\REG_BANK|Mux33~19_combout ),
	.datac(gnd),
	.datad(\LATCH_DEC|selB_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~20 .lut_mask = 16'hAACC;
defparam \REG_BANK|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busB|out[30] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|Mux33~20_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[30] .is_wysiwyg = "true";
defparam \LATCH_busB|out[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add1~62 (
// Equation(s):
// \ALU|Add1~62_combout  = \LATCH_busB|out [31] $ (\LATCH_busA|out [31] $ (!\ALU|Add1~61 ))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busA|out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|Add1~61 ),
	.combout(\ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add1~62 .lut_mask = 16'h6969;
defparam \ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~0 (
// Equation(s):
// \ALU|Selector0~0_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Equal2~1_combout ) # ((\ALU|Equal1~1_combout  & !\ALU|ShiftRight0~0_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Equal1~1_combout ),
	.datad(\ALU|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~0 .lut_mask = 16'hEEFE;
defparam \ALU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~1 (
// Equation(s):
// \ALU|Selector0~1_combout  = (\LATCH_busA|out [31] & ((\ALU|Selector0~0_combout ) # ((!\LATCH_busB|out [31] & \ALU|Equal3~0_combout )))) # (!\LATCH_busA|out [31] & (\LATCH_busB|out [31] & (\ALU|Equal3~0_combout )))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\LATCH_busA|out [31]),
	.datad(\ALU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~1 .lut_mask = 16'hF848;
defparam \ALU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~2 (
// Equation(s):
// \ALU|Selector0~2_combout  = (\LATCH_busB|out [31] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [31] & \ALU|Equal5~0_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [31]),
	.datac(\LATCH_busA|out [31]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~2 .lut_mask = 16'hC888;
defparam \ALU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~3 (
// Equation(s):
// \ALU|Selector0~3_combout  = (\LATCH_busB|out [4] & ((\ALU|ShiftLeft0~37_combout ) # ((\LATCH_busB|out [3] & \ALU|ShiftLeft0~44_combout ))))

	.dataa(\LATCH_busB|out [4]),
	.datab(\ALU|ShiftLeft0~37_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\ALU|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~3 .lut_mask = 16'hA888;
defparam \ALU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~4 (
// Equation(s):
// \ALU|Selector0~4_combout  = (!\LATCH_busB|out [1] & ((\LATCH_busB|out [0] & (\LATCH_busA|out [30])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [31])))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_busB|out [0]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~4 .lut_mask = 16'h00AC;
defparam \ALU|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~5 (
// Equation(s):
// \ALU|Selector0~5_combout  = (!\LATCH_busB|out [2] & ((\ALU|Selector0~4_combout ) # ((\LATCH_busB|out [1] & \ALU|ShiftLeft0~45_combout ))))

	.dataa(\ALU|Selector0~4_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\ALU|ShiftLeft0~45_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~5 .lut_mask = 16'h00EA;
defparam \ALU|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~6 (
// Equation(s):
// \ALU|Selector0~6_combout  = (!\LATCH_busB|out [3] & ((\ALU|Selector0~5_combout ) # ((\LATCH_busB|out [2] & \ALU|ShiftLeft0~48_combout ))))

	.dataa(\ALU|Selector0~5_combout ),
	.datab(\LATCH_busB|out [2]),
	.datac(\ALU|ShiftLeft0~48_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~6 .lut_mask = 16'h00EA;
defparam \ALU|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~7 (
// Equation(s):
// \ALU|Selector0~7_combout  = (\LATCH_busB|out [3] & ((\LATCH_busB|out [2] & (\ALU|ShiftLeft0~51_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftLeft0~54_combout )))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\ALU|ShiftLeft0~51_combout ),
	.datac(\ALU|ShiftLeft0~54_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~7 .lut_mask = 16'h88A0;
defparam \ALU|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~8 (
// Equation(s):
// \ALU|Selector0~8_combout  = (\ALU|Selector0~3_combout ) # ((!\LATCH_busB|out [4] & ((\ALU|Selector0~6_combout ) # (\ALU|Selector0~7_combout ))))

	.dataa(\ALU|Selector0~3_combout ),
	.datab(\ALU|Selector0~6_combout ),
	.datac(\ALU|Selector0~7_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~8 .lut_mask = 16'hAAFE;
defparam \ALU|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~9 (
// Equation(s):
// \ALU|Selector0~9_combout  = (\ALU|Selector0~1_combout ) # ((\ALU|Selector0~2_combout ) # ((\ALU|Equal0~4_combout  & \ALU|Selector0~8_combout )))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|Selector0~1_combout ),
	.datac(\ALU|Selector0~2_combout ),
	.datad(\ALU|Selector0~8_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~9 .lut_mask = 16'hFEFC;
defparam \ALU|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add0~62 (
// Equation(s):
// \ALU|Add0~62_combout  = \LATCH_busB|out [31] $ (\LATCH_busA|out [31] $ (\ALU|Add0~61 ))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busA|out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|Add0~61 ),
	.combout(\ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~62 .lut_mask = 16'h9696;
defparam \ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~10 (
// Equation(s):
// \ALU|Selector0~10_combout  = (\ALU|Selector32~0_combout  & ((\ALU|Add0~62_combout ) # (\LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add0~62_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~10 .lut_mask = 16'hA8A8;
defparam \ALU|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector0~11 (
// Equation(s):
// \ALU|Selector0~11_combout  = (\ALU|Selector0~9_combout ) # ((\ALU|Selector0~10_combout  & ((\ALU|Add1~62_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Add1~62_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Selector0~9_combout ),
	.datad(\ALU|Selector0~10_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~11 .lut_mask = 16'hFBF0;
defparam \ALU|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr0~0 (
// Equation(s):
// \DECODER|WideOr0~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [3] & (\ROM|altsyncram_component|auto_generated|q_a [2] & \DECODER|WideOr11~2_combout ))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(\DECODER|WideOr11~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr0~0 .lut_mask = 16'h8080;
defparam \DECODER|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr1~0 (
// Equation(s):
// \DECODER|WideOr1~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [4] $ (((!\ROM|altsyncram_component|auto_generated|q_a [6] & \ROM|altsyncram_component|auto_generated|q_a [2]))))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [5] & ((\ROM|altsyncram_component|auto_generated|q_a [6]) # ((\ROM|altsyncram_component|auto_generated|q_a [2] & !\ROM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr1~0 .lut_mask = 16'hCE74;
defparam \DECODER|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|imm[31]~0 (
// Equation(s):
// \DECODER|imm[31]~0_combout  = (\DECODER|Selector0~2_combout  & ((\DECODER|WideOr0~0_combout ) # ((!\ROM|altsyncram_component|auto_generated|q_a [3] & !\DECODER|WideOr1~0_combout ))))

	.dataa(\DECODER|Selector0~2_combout ),
	.datab(\DECODER|WideOr0~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\DECODER|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\DECODER|imm[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[31]~0 .lut_mask = 16'h888A;
defparam \DECODER|imm[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_DEC|imm_[31] (
	.clk(\clk~input_o ),
	.d(\DECODER|imm[31]~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\HALTCtrl|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[31] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[31] .power_up = "low";
// synopsys translate_on

dffeas \LATCH_aluIn|imm_[31] (
	.clk(\clk~input_o ),
	.d(\LATCH_DEC|imm_ [31]),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[31] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~1 (
// Equation(s):
// \ALU|Selector32~1_combout  = (\LATCH_aluIn|imm_ [31] & (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|imm_ [31]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\ALU|Equal1~0_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~1 .lut_mask = 16'h0080;
defparam \ALU|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~2 (
// Equation(s):
// \ALU|Selector32~2_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [31] $ (\LATCH_busA|out [31]))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_aluIn|imm_ [31]),
	.datad(\LATCH_busA|out [31]),
	.cin(gnd),
	.combout(\ALU|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~2 .lut_mask = 16'h0880;
defparam \ALU|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Add2~62 (
// Equation(s):
// \ALU|Add2~62_combout  = \LATCH_busA|out [31] $ (\LATCH_aluIn|imm_ [31] $ (\ALU|Add2~61 ))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_aluIn|imm_ [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|Add2~61 ),
	.combout(\ALU|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add2~62 .lut_mask = 16'h9696;
defparam \ALU|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~3 (
// Equation(s):
// \ALU|Selector32~3_combout  = (\ALU|Selector32~1_combout ) # ((\ALU|Selector32~2_combout ) # ((\ALU|Add2~62_combout  & \ALU|Selector32~0_combout )))

	.dataa(\ALU|Selector32~1_combout ),
	.datab(\ALU|Selector32~2_combout ),
	.datac(\ALU|Add2~62_combout ),
	.datad(\ALU|Selector32~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~3 .lut_mask = 16'hFEEE;
defparam \ALU|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~4 (
// Equation(s):
// \ALU|Selector32~4_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Equal2~1_combout ) # ((\ALU|Equal1~1_combout  & !\ALU|ShiftRight2~1_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Equal1~1_combout ),
	.datad(\ALU|ShiftRight2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~4 .lut_mask = 16'hEEFE;
defparam \ALU|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~5 (
// Equation(s):
// \ALU|Selector32~5_combout  = (\LATCH_busA|out [31] & ((\ALU|Selector32~4_combout ) # ((\LATCH_aluIn|imm_ [31] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|Selector32~4_combout ),
	.datac(\LATCH_aluIn|imm_ [31]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~5 .lut_mask = 16'hA888;
defparam \ALU|Selector32~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~6 (
// Equation(s):
// \ALU|Selector32~6_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [30])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [31])))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busA|out [31]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|Selector32~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~6 .lut_mask = 16'h00AC;
defparam \ALU|Selector32~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~7 (
// Equation(s):
// \ALU|Selector32~7_combout  = (!\LATCH_aluIn|imm_ [2] & ((\ALU|Selector32~6_combout ) # ((\LATCH_aluIn|imm_ [1] & \ALU|ShiftLeft1~39_combout ))))

	.dataa(\ALU|Selector32~6_combout ),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\ALU|ShiftLeft1~39_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector32~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~7 .lut_mask = 16'h00EA;
defparam \ALU|Selector32~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~8 (
// Equation(s):
// \ALU|Selector32~8_combout  = (!\LATCH_aluIn|imm_ [3] & ((\ALU|Selector32~7_combout ) # ((\LATCH_aluIn|imm_ [2] & \ALU|ShiftLeft1~42_combout ))))

	.dataa(\ALU|Selector32~7_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftLeft1~42_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|Selector32~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~8 .lut_mask = 16'h00EA;
defparam \ALU|Selector32~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~9 (
// Equation(s):
// \ALU|Selector32~9_combout  = (\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~45_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~48_combout )))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftLeft1~45_combout ),
	.datac(\ALU|ShiftLeft1~48_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|Selector32~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~9 .lut_mask = 16'h88A0;
defparam \ALU|Selector32~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~10 (
// Equation(s):
// \ALU|Selector32~10_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|ShiftLeft1~38_combout )) # (!\LATCH_aluIn|imm_ [4] & (((\ALU|Selector32~8_combout ) # (\ALU|Selector32~9_combout ))))

	.dataa(\ALU|ShiftLeft1~38_combout ),
	.datab(\ALU|Selector32~8_combout ),
	.datac(\ALU|Selector32~9_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|Selector32~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~10 .lut_mask = 16'hAAFC;
defparam \ALU|Selector32~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector32~11 (
// Equation(s):
// \ALU|Selector32~11_combout  = (\ALU|Selector32~5_combout ) # ((\ALU|Equal0~4_combout  & \ALU|Selector32~10_combout ))

	.dataa(\ALU|Selector32~5_combout ),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|Selector32~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Selector32~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~11 .lut_mask = 16'hEAEA;
defparam \ALU|Selector32~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|N~0 (
// Equation(s):
// \ALU|N~0_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|Selector32~3_combout ) # (\ALU|Selector32~11_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|Selector0~11_combout ))

	.dataa(\ALU|Selector0~11_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|Selector32~3_combout ),
	.datad(\ALU|Selector32~11_combout ),
	.cin(gnd),
	.combout(\ALU|N~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|N~0 .lut_mask = 16'hEEE2;
defparam \ALU|N~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[31] (
	.clk(\clk~input_o ),
	.d(\ALU|N~0_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[31] .is_wysiwyg = "true";
defparam \LATCH_busC|out[31] .power_up = "low";
// synopsys translate_on

dffeas \REG_BANK|banco[25][31] (
	.clk(!\clk~input_o ),
	.d(\LATCH_busC|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~0 (
// Equation(s):
// \REG_BANK|outA[31]~0_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][31]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][31]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~1 (
// Equation(s):
// \REG_BANK|outA[31]~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[31]~0_combout  & ((\REG_BANK|banco[29][31]~q ))) # (!\REG_BANK|outA[31]~0_combout  & (\REG_BANK|banco[25][31]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[31]~0_combout ))))

	.dataa(\REG_BANK|banco[25][31]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[31]~0_combout ),
	.datad(\REG_BANK|banco[29][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~1 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~2 (
// Equation(s):
// \REG_BANK|outA[31]~2_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][31]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[26][31]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[18][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~2 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~3 (
// Equation(s):
// \REG_BANK|outA[31]~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[31]~2_combout  & ((\REG_BANK|banco[30][31]~q ))) # (!\REG_BANK|outA[31]~2_combout  & (\REG_BANK|banco[22][31]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[31]~2_combout ))))

	.dataa(\REG_BANK|banco[22][31]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[31]~2_combout ),
	.datad(\REG_BANK|banco[30][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~3 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~4 (
// Equation(s):
// \REG_BANK|outA[31]~4_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][31]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[24][31]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[16][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~4 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~5 (
// Equation(s):
// \REG_BANK|outA[31]~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[31]~4_combout  & ((\REG_BANK|banco[28][31]~q ))) # (!\REG_BANK|outA[31]~4_combout  & (\REG_BANK|banco[20][31]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|outA[31]~4_combout ))))

	.dataa(\REG_BANK|banco[20][31]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|outA[31]~4_combout ),
	.datad(\REG_BANK|banco[28][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~5 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~6 (
// Equation(s):
// \REG_BANK|outA[31]~6_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|outA[31]~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[31]~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|outA[31]~3_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|outA[31]~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~7 (
// Equation(s):
// \REG_BANK|outA[31]~7_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][31]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][31]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[19][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~8 (
// Equation(s):
// \REG_BANK|outA[31]~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[31]~7_combout  & ((\REG_BANK|banco[31][31]~q ))) # (!\REG_BANK|outA[31]~7_combout  & (\REG_BANK|banco[27][31]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|outA[31]~7_combout ))))

	.dataa(\REG_BANK|banco[27][31]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[31]~7_combout ),
	.datad(\REG_BANK|banco[31][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~8 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~9 (
// Equation(s):
// \REG_BANK|outA[31]~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[31]~6_combout  & ((\REG_BANK|outA[31]~8_combout ))) # (!\REG_BANK|outA[31]~6_combout  & (\REG_BANK|outA[31]~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[31]~6_combout 
// ))))

	.dataa(\REG_BANK|outA[31]~1_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[31]~6_combout ),
	.datad(\REG_BANK|outA[31]~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~9 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~10 (
// Equation(s):
// \REG_BANK|outA[31]~10_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][31]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][31]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~11 (
// Equation(s):
// \REG_BANK|outA[31]~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|outA[31]~10_combout  & ((\REG_BANK|banco[11][31]~q ))) # (!\REG_BANK|outA[31]~10_combout  & (\REG_BANK|banco[9][31]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|outA[31]~10_combout 
// ))))

	.dataa(\REG_BANK|banco[9][31]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|outA[31]~10_combout ),
	.datad(\REG_BANK|banco[11][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~11 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~12 (
// Equation(s):
// \REG_BANK|outA[31]~12_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][31]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][31]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~13 (
// Equation(s):
// \REG_BANK|outA[31]~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[31]~12_combout  & ((\REG_BANK|banco[7][31]~q ))) # (!\REG_BANK|outA[31]~12_combout  & (\REG_BANK|banco[6][31]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[31]~12_combout ))))

	.dataa(\REG_BANK|banco[6][31]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[31]~12_combout ),
	.datad(\REG_BANK|banco[7][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~13 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~14 (
// Equation(s):
// \REG_BANK|outA[31]~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][31]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][31]~q ),
	.datac(\REG_BANK|banco[1][31]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~14 .lut_mask = 16'h88A0;
defparam \REG_BANK|outA[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~15 (
// Equation(s):
// \REG_BANK|outA[31]~15_combout  = (\REG_BANK|outA[31]~14_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][31]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|outA[31]~14_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][31]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|outA[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~16 (
// Equation(s):
// \REG_BANK|outA[31]~16_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|outA[31]~13_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|outA[31]~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|outA[31]~13_combout ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|outA[31]~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~17 (
// Equation(s):
// \REG_BANK|outA[31]~17_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][31]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[13][31]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[12][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~17 .lut_mask = 16'hE5E0;
defparam \REG_BANK|outA[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~18 (
// Equation(s):
// \REG_BANK|outA[31]~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|outA[31]~17_combout  & ((\REG_BANK|banco[15][31]~q ))) # (!\REG_BANK|outA[31]~17_combout  & (\REG_BANK|banco[14][31]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|outA[31]~17_combout 
// ))))

	.dataa(\REG_BANK|banco[14][31]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|outA[31]~17_combout ),
	.datad(\REG_BANK|banco[15][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~18 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~19 (
// Equation(s):
// \REG_BANK|outA[31]~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|outA[31]~16_combout  & ((\REG_BANK|outA[31]~18_combout ))) # (!\REG_BANK|outA[31]~16_combout  & (\REG_BANK|outA[31]~11_combout )))) # (!\LATCH_DEC|selA_ [3] & 
// (((\REG_BANK|outA[31]~16_combout ))))

	.dataa(\REG_BANK|outA[31]~11_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|outA[31]~16_combout ),
	.datad(\REG_BANK|outA[31]~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~19 .lut_mask = 16'hF838;
defparam \REG_BANK|outA[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~20 (
// Equation(s):
// \REG_BANK|outA[31]~20_combout  = (!\LATCH_DEC|selA_ [5] & ((\LATCH_DEC|selA_ [4] & (\REG_BANK|outA[31]~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|outA[31]~19_combout )))))

	.dataa(\REG_BANK|outA[31]~9_combout ),
	.datab(\REG_BANK|outA[31]~19_combout ),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\LATCH_DEC|selA_ [5]),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~20 .lut_mask = 16'h00AC;
defparam \REG_BANK|outA[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Add0~62 (
// Equation(s):
// \JMP|Add0~62_combout  = \IFU|pc [31] $ (\LATCH_DEC|imm_ [31] $ (\JMP|Add0~61 ))

	.dataa(\IFU|pc [31]),
	.datab(\LATCH_DEC|imm_ [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\JMP|Add0~61 ),
	.combout(\JMP|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|Add0~62 .lut_mask = 16'h9696;
defparam \JMP|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1[31]~87 (
// Equation(s):
// \JMP|pc1[31]~87_combout  = \JMP|Add0~62_combout  $ (\JMP|pc1[30]~86 )

	.dataa(\JMP|Add0~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\JMP|pc1[30]~86 ),
	.combout(\JMP|pc1[31]~87_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc1[31]~87 .lut_mask = 16'h5A5A;
defparam \JMP|pc1[31]~87 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \JMP|pc1[31] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1[31]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\JMP|pc1[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[31] .is_wysiwyg = "true";
defparam \JMP|pc1[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~10 (
// Equation(s):
// \JMP|pc2~10_combout  = (\JMP|pc1 [31] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~10_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~10 .lut_mask = 16'h00AA;
defparam \JMP|pc2~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[31] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[31] .is_wysiwyg = "true";
defparam \JMP|pc2[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~0 (
// Equation(s):
// \IFU|Add0~0_combout  = (\JMP|global_reset~q  & (\JMP|pc2 [31])) # (!\JMP|global_reset~q  & ((\IFU|pc [31])))

	.dataa(\JMP|pc2 [31]),
	.datab(\IFU|pc [31]),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\IFU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~0 .lut_mask = 16'hAACC;
defparam \IFU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \IFU|pc[31]~88 (
// Equation(s):
// \IFU|pc[31]~88_combout  = \IFU|Add0~0_combout  $ (\IFU|pc[30]~87 )

	.dataa(\IFU|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\IFU|pc[30]~87 ),
	.combout(\IFU|pc[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|pc[31]~88 .lut_mask = 16'h5A5A;
defparam \IFU|pc[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IFU|pc[31] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[31]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[31] .is_wysiwyg = "true";
defparam \IFU|pc[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \REG_BANK|outA[31]~21 (
// Equation(s):
// \REG_BANK|outA[31]~21_combout  = (\REG_BANK|outA[31]~20_combout ) # ((\IFU|pc [31] & \LATCH_DEC|selA_ [5]))

	.dataa(\REG_BANK|outA[31]~20_combout ),
	.datab(\IFU|pc [31]),
	.datac(\LATCH_DEC|selA_ [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|outA[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|outA[31]~21 .lut_mask = 16'hEAEA;
defparam \REG_BANK|outA[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busA|out[31] (
	.clk(\clk~input_o ),
	.d(\REG_BANK|outA[31]~21_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[31] .is_wysiwyg = "true";
defparam \LATCH_busA|out[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight1~4 (
// Equation(s):
// \ALU|ShiftRight1~4_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [31])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [30])))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busA|out [30]),
	.datac(gnd),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~4 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~10 (
// Equation(s):
// \ALU|ShiftRight0~10_combout  = (\LATCH_busB|out [1] & (\ALU|ShiftRight1~4_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~5_combout )))

	.dataa(\ALU|ShiftRight1~4_combout ),
	.datab(\ALU|ShiftRight1~5_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~10 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~11 (
// Equation(s):
// \ALU|ShiftRight0~11_combout  = (\LATCH_busB|out [2] & (\ALU|ShiftRight0~10_combout )) # (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~8_combout )))

	.dataa(\ALU|ShiftRight0~10_combout ),
	.datab(\ALU|ShiftRight0~8_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~11 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~13 (
// Equation(s):
// \ALU|ShiftRight0~13_combout  = (\LATCH_busB|out [3] & (\ALU|ShiftRight0~11_combout )) # (!\LATCH_busB|out [3] & ((\ALU|out[8]~140_combout )))

	.dataa(\ALU|ShiftRight0~11_combout ),
	.datab(\ALU|out[8]~140_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~13 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~20 (
// Equation(s):
// \ALU|ShiftRight0~20_combout  = (\LATCH_busB|out [2] & ((\LATCH_busB|out [1] & (\ALU|ShiftRight0~19_combout )) # (!\LATCH_busB|out [1] & ((\ALU|ShiftRight1~31_combout )))))

	.dataa(\LATCH_busB|out [2]),
	.datab(\ALU|ShiftRight0~19_combout ),
	.datac(\ALU|ShiftRight1~31_combout ),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~20 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~21 (
// Equation(s):
// \ALU|ShiftRight0~21_combout  = (!\LATCH_busB|out [1] & ((\LATCH_busB|out [0] & (\LATCH_busA|out [1])) # (!\LATCH_busB|out [0] & ((\LATCH_busA|out [0])))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busB|out [0]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~21 .lut_mask = 16'h00AC;
defparam \ALU|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~22 (
// Equation(s):
// \ALU|ShiftRight0~22_combout  = (!\LATCH_busB|out [2] & ((\ALU|ShiftRight0~21_combout ) # ((\LATCH_busB|out [1] & \ALU|ShiftRight1~32_combout ))))

	.dataa(\ALU|ShiftRight0~21_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\ALU|ShiftRight1~32_combout ),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~22 .lut_mask = 16'h00EA;
defparam \ALU|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight0~23 (
// Equation(s):
// \ALU|ShiftRight0~23_combout  = (\LATCH_busB|out [3] & (\ALU|ShiftRight0~18_combout )) # (!\LATCH_busB|out [3] & (((\ALU|ShiftRight0~20_combout ) # (\ALU|ShiftRight0~22_combout ))))

	.dataa(\ALU|ShiftRight0~18_combout ),
	.datab(\ALU|ShiftRight0~20_combout ),
	.datac(\ALU|ShiftRight0~22_combout ),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~23 .lut_mask = 16'hAAFC;
defparam \ALU|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector31~0 (
// Equation(s):
// \ALU|Selector31~0_combout  = (\ALU|Selector47~0_combout  & ((\LATCH_busB|out [4] & (\ALU|ShiftRight0~13_combout )) # (!\LATCH_busB|out [4] & ((\ALU|ShiftRight0~23_combout )))))

	.dataa(\ALU|Selector47~0_combout ),
	.datab(\ALU|ShiftRight0~13_combout ),
	.datac(\ALU|ShiftRight0~23_combout ),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~0 .lut_mask = 16'h88A0;
defparam \ALU|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~1 (
// Equation(s):
// \ALU|LessThan1~1_cout  = CARRY((!\LATCH_busA|out [0] & \LATCH_busB|out [0]))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busB|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan1~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~1 .lut_mask = 16'h0044;
defparam \ALU|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~3 (
// Equation(s):
// \ALU|LessThan1~3_cout  = CARRY((\LATCH_busA|out [1] & ((!\ALU|LessThan1~1_cout ) # (!\LATCH_busB|out [1]))) # (!\LATCH_busA|out [1] & (!\LATCH_busB|out [1] & !\ALU|LessThan1~1_cout )))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~1_cout ),
	.combout(),
	.cout(\ALU|LessThan1~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~3 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~5 (
// Equation(s):
// \ALU|LessThan1~5_cout  = CARRY((\LATCH_busA|out [2] & (\LATCH_busB|out [2] & !\ALU|LessThan1~3_cout )) # (!\LATCH_busA|out [2] & ((\LATCH_busB|out [2]) # (!\ALU|LessThan1~3_cout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busB|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~3_cout ),
	.combout(),
	.cout(\ALU|LessThan1~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~5 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~7 (
// Equation(s):
// \ALU|LessThan1~7_cout  = CARRY((\LATCH_busA|out [3] & ((!\ALU|LessThan1~5_cout ) # (!\LATCH_busB|out [3]))) # (!\LATCH_busA|out [3] & (!\LATCH_busB|out [3] & !\ALU|LessThan1~5_cout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~5_cout ),
	.combout(),
	.cout(\ALU|LessThan1~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~7 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~9 (
// Equation(s):
// \ALU|LessThan1~9_cout  = CARRY((\LATCH_busA|out [4] & (\LATCH_busB|out [4] & !\ALU|LessThan1~7_cout )) # (!\LATCH_busA|out [4] & ((\LATCH_busB|out [4]) # (!\ALU|LessThan1~7_cout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busB|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~7_cout ),
	.combout(),
	.cout(\ALU|LessThan1~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~9 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~11 (
// Equation(s):
// \ALU|LessThan1~11_cout  = CARRY((\LATCH_busA|out [5] & ((!\ALU|LessThan1~9_cout ) # (!\LATCH_busB|out [5]))) # (!\LATCH_busA|out [5] & (!\LATCH_busB|out [5] & !\ALU|LessThan1~9_cout )))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busB|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~9_cout ),
	.combout(),
	.cout(\ALU|LessThan1~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~11 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~13 (
// Equation(s):
// \ALU|LessThan1~13_cout  = CARRY((\LATCH_busA|out [6] & (\LATCH_busB|out [6] & !\ALU|LessThan1~11_cout )) # (!\LATCH_busA|out [6] & ((\LATCH_busB|out [6]) # (!\ALU|LessThan1~11_cout ))))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busB|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~11_cout ),
	.combout(),
	.cout(\ALU|LessThan1~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~15 (
// Equation(s):
// \ALU|LessThan1~15_cout  = CARRY((\LATCH_busA|out [7] & ((!\ALU|LessThan1~13_cout ) # (!\LATCH_busB|out [7]))) # (!\LATCH_busA|out [7] & (!\LATCH_busB|out [7] & !\ALU|LessThan1~13_cout )))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busB|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~13_cout ),
	.combout(),
	.cout(\ALU|LessThan1~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~17 (
// Equation(s):
// \ALU|LessThan1~17_cout  = CARRY((\LATCH_busA|out [8] & (\LATCH_busB|out [8] & !\ALU|LessThan1~15_cout )) # (!\LATCH_busA|out [8] & ((\LATCH_busB|out [8]) # (!\ALU|LessThan1~15_cout ))))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busB|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~15_cout ),
	.combout(),
	.cout(\ALU|LessThan1~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~17 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~19 (
// Equation(s):
// \ALU|LessThan1~19_cout  = CARRY((\LATCH_busA|out [9] & ((!\ALU|LessThan1~17_cout ) # (!\LATCH_busB|out [9]))) # (!\LATCH_busA|out [9] & (!\LATCH_busB|out [9] & !\ALU|LessThan1~17_cout )))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busB|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~17_cout ),
	.combout(),
	.cout(\ALU|LessThan1~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~19 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~21 (
// Equation(s):
// \ALU|LessThan1~21_cout  = CARRY((\LATCH_busA|out [10] & (\LATCH_busB|out [10] & !\ALU|LessThan1~19_cout )) # (!\LATCH_busA|out [10] & ((\LATCH_busB|out [10]) # (!\ALU|LessThan1~19_cout ))))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busB|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~19_cout ),
	.combout(),
	.cout(\ALU|LessThan1~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~21 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~23 (
// Equation(s):
// \ALU|LessThan1~23_cout  = CARRY((\LATCH_busA|out [11] & ((!\ALU|LessThan1~21_cout ) # (!\LATCH_busB|out [11]))) # (!\LATCH_busA|out [11] & (!\LATCH_busB|out [11] & !\ALU|LessThan1~21_cout )))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busB|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~21_cout ),
	.combout(),
	.cout(\ALU|LessThan1~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~23 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~25 (
// Equation(s):
// \ALU|LessThan1~25_cout  = CARRY((\LATCH_busA|out [12] & (\LATCH_busB|out [12] & !\ALU|LessThan1~23_cout )) # (!\LATCH_busA|out [12] & ((\LATCH_busB|out [12]) # (!\ALU|LessThan1~23_cout ))))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_busB|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~23_cout ),
	.combout(),
	.cout(\ALU|LessThan1~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~25 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~27 (
// Equation(s):
// \ALU|LessThan1~27_cout  = CARRY((\LATCH_busA|out [13] & ((!\ALU|LessThan1~25_cout ) # (!\LATCH_busB|out [13]))) # (!\LATCH_busA|out [13] & (!\LATCH_busB|out [13] & !\ALU|LessThan1~25_cout )))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busB|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~25_cout ),
	.combout(),
	.cout(\ALU|LessThan1~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~27 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~29 (
// Equation(s):
// \ALU|LessThan1~29_cout  = CARRY((\LATCH_busA|out [14] & (\LATCH_busB|out [14] & !\ALU|LessThan1~27_cout )) # (!\LATCH_busA|out [14] & ((\LATCH_busB|out [14]) # (!\ALU|LessThan1~27_cout ))))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busB|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~27_cout ),
	.combout(),
	.cout(\ALU|LessThan1~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~29 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~31 (
// Equation(s):
// \ALU|LessThan1~31_cout  = CARRY((\LATCH_busA|out [15] & ((!\ALU|LessThan1~29_cout ) # (!\LATCH_busB|out [15]))) # (!\LATCH_busA|out [15] & (!\LATCH_busB|out [15] & !\ALU|LessThan1~29_cout )))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busB|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~29_cout ),
	.combout(),
	.cout(\ALU|LessThan1~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~31 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~33 (
// Equation(s):
// \ALU|LessThan1~33_cout  = CARRY((\LATCH_busA|out [16] & (\LATCH_busB|out [16] & !\ALU|LessThan1~31_cout )) # (!\LATCH_busA|out [16] & ((\LATCH_busB|out [16]) # (!\ALU|LessThan1~31_cout ))))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busB|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~31_cout ),
	.combout(),
	.cout(\ALU|LessThan1~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~33 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~35 (
// Equation(s):
// \ALU|LessThan1~35_cout  = CARRY((\LATCH_busA|out [17] & ((!\ALU|LessThan1~33_cout ) # (!\LATCH_busB|out [17]))) # (!\LATCH_busA|out [17] & (!\LATCH_busB|out [17] & !\ALU|LessThan1~33_cout )))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_busB|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~33_cout ),
	.combout(),
	.cout(\ALU|LessThan1~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~37 (
// Equation(s):
// \ALU|LessThan1~37_cout  = CARRY((\LATCH_busA|out [18] & (\LATCH_busB|out [18] & !\ALU|LessThan1~35_cout )) # (!\LATCH_busA|out [18] & ((\LATCH_busB|out [18]) # (!\ALU|LessThan1~35_cout ))))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busB|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~35_cout ),
	.combout(),
	.cout(\ALU|LessThan1~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~37 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~39 (
// Equation(s):
// \ALU|LessThan1~39_cout  = CARRY((\LATCH_busA|out [19] & ((!\ALU|LessThan1~37_cout ) # (!\LATCH_busB|out [19]))) # (!\LATCH_busA|out [19] & (!\LATCH_busB|out [19] & !\ALU|LessThan1~37_cout )))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_busB|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~37_cout ),
	.combout(),
	.cout(\ALU|LessThan1~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~39 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~41 (
// Equation(s):
// \ALU|LessThan1~41_cout  = CARRY((\LATCH_busA|out [20] & (\LATCH_busB|out [20] & !\ALU|LessThan1~39_cout )) # (!\LATCH_busA|out [20] & ((\LATCH_busB|out [20]) # (!\ALU|LessThan1~39_cout ))))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busB|out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~39_cout ),
	.combout(),
	.cout(\ALU|LessThan1~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~41 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~43 (
// Equation(s):
// \ALU|LessThan1~43_cout  = CARRY((\LATCH_busA|out [21] & ((!\ALU|LessThan1~41_cout ) # (!\LATCH_busB|out [21]))) # (!\LATCH_busA|out [21] & (!\LATCH_busB|out [21] & !\ALU|LessThan1~41_cout )))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_busB|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~41_cout ),
	.combout(),
	.cout(\ALU|LessThan1~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~43 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~45 (
// Equation(s):
// \ALU|LessThan1~45_cout  = CARRY((\LATCH_busA|out [22] & (\LATCH_busB|out [22] & !\ALU|LessThan1~43_cout )) # (!\LATCH_busA|out [22] & ((\LATCH_busB|out [22]) # (!\ALU|LessThan1~43_cout ))))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busB|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~43_cout ),
	.combout(),
	.cout(\ALU|LessThan1~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~45 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~47 (
// Equation(s):
// \ALU|LessThan1~47_cout  = CARRY((\LATCH_busA|out [23] & ((!\ALU|LessThan1~45_cout ) # (!\LATCH_busB|out [23]))) # (!\LATCH_busA|out [23] & (!\LATCH_busB|out [23] & !\ALU|LessThan1~45_cout )))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_busB|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~45_cout ),
	.combout(),
	.cout(\ALU|LessThan1~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~49 (
// Equation(s):
// \ALU|LessThan1~49_cout  = CARRY((\LATCH_busA|out [24] & (\LATCH_busB|out [24] & !\ALU|LessThan1~47_cout )) # (!\LATCH_busA|out [24] & ((\LATCH_busB|out [24]) # (!\ALU|LessThan1~47_cout ))))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_busB|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~47_cout ),
	.combout(),
	.cout(\ALU|LessThan1~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~49 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~51 (
// Equation(s):
// \ALU|LessThan1~51_cout  = CARRY((\LATCH_busA|out [25] & ((!\ALU|LessThan1~49_cout ) # (!\LATCH_busB|out [25]))) # (!\LATCH_busA|out [25] & (!\LATCH_busB|out [25] & !\ALU|LessThan1~49_cout )))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busB|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~49_cout ),
	.combout(),
	.cout(\ALU|LessThan1~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~53 (
// Equation(s):
// \ALU|LessThan1~53_cout  = CARRY((\LATCH_busA|out [26] & (\LATCH_busB|out [26] & !\ALU|LessThan1~51_cout )) # (!\LATCH_busA|out [26] & ((\LATCH_busB|out [26]) # (!\ALU|LessThan1~51_cout ))))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_busB|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~51_cout ),
	.combout(),
	.cout(\ALU|LessThan1~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~53 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~55 (
// Equation(s):
// \ALU|LessThan1~55_cout  = CARRY((\LATCH_busA|out [27] & ((!\ALU|LessThan1~53_cout ) # (!\LATCH_busB|out [27]))) # (!\LATCH_busA|out [27] & (!\LATCH_busB|out [27] & !\ALU|LessThan1~53_cout )))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busB|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~53_cout ),
	.combout(),
	.cout(\ALU|LessThan1~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~55 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~57 (
// Equation(s):
// \ALU|LessThan1~57_cout  = CARRY((\LATCH_busA|out [28] & (\LATCH_busB|out [28] & !\ALU|LessThan1~55_cout )) # (!\LATCH_busA|out [28] & ((\LATCH_busB|out [28]) # (!\ALU|LessThan1~55_cout ))))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busB|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~55_cout ),
	.combout(),
	.cout(\ALU|LessThan1~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~57 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~59 (
// Equation(s):
// \ALU|LessThan1~59_cout  = CARRY((\LATCH_busA|out [29] & ((!\ALU|LessThan1~57_cout ) # (!\LATCH_busB|out [29]))) # (!\LATCH_busA|out [29] & (!\LATCH_busB|out [29] & !\ALU|LessThan1~57_cout )))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_busB|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~57_cout ),
	.combout(),
	.cout(\ALU|LessThan1~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~59 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~61 (
// Equation(s):
// \ALU|LessThan1~61_cout  = CARRY((\LATCH_busA|out [30] & (\LATCH_busB|out [30] & !\ALU|LessThan1~59_cout )) # (!\LATCH_busA|out [30] & ((\LATCH_busB|out [30]) # (!\ALU|LessThan1~59_cout ))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busB|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~59_cout ),
	.combout(),
	.cout(\ALU|LessThan1~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~61 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan1~62 (
// Equation(s):
// \ALU|LessThan1~62_combout  = (\LATCH_busA|out [31] & (\LATCH_busB|out [31] & \ALU|LessThan1~61_cout )) # (!\LATCH_busA|out [31] & ((\LATCH_busB|out [31]) # (\ALU|LessThan1~61_cout )))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_busB|out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|LessThan1~61_cout ),
	.combout(\ALU|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~62 .lut_mask = 16'hD4D4;
defparam \ALU|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector31~1 (
// Equation(s):
// \ALU|Selector31~1_combout  = (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & (!\LATCH_aluIn|aluCtrl_ [2] & !\ALU|ShiftRight0~0_combout )))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\ALU|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~1 .lut_mask = 16'h0008;
defparam \ALU|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector31~2 (
// Equation(s):
// \ALU|Selector31~2_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Selector31~1_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [0])))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|Selector31~1_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~2 .lut_mask = 16'hFEEE;
defparam \ALU|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~141 (
// Equation(s):
// \ALU|out[0]~141_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [0]) # ((\LATCH_busA|out [0] & \ALU|Selector31~2_combout )))) # (!\ALU|Equal4~0_combout  & (((\LATCH_busA|out [0] & \ALU|Selector31~2_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [0]),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|Selector31~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~141_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~141 .lut_mask = 16'hF888;
defparam \ALU|out[0]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~142 (
// Equation(s):
// \ALU|out[0]~142_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal0~1_combout  & !\LATCH_aluIn|aluCtrl_ [2]))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[0]~142_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~142 .lut_mask = 16'h0808;
defparam \ALU|out[0]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~143 (
// Equation(s):
// \ALU|out[0]~143_combout  = (\ALU|Selector31~1_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [0]))

	.dataa(\ALU|Selector31~1_combout ),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\LATCH_busB|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[0]~143_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~143 .lut_mask = 16'hEAEA;
defparam \ALU|out[0]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~144 (
// Equation(s):
// \ALU|out[0]~144_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busA|out [0]) # ((\LATCH_busB|out [0])))) # (!\ALU|Equal4~0_combout  & (\LATCH_busA|out [0] & ((\ALU|out[0]~143_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busB|out [0]),
	.datad(\ALU|out[0]~143_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~144_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~144 .lut_mask = 16'hECA8;
defparam \ALU|out[0]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~145 (
// Equation(s):
// \ALU|out[0]~145_combout  = (\LATCH_aluIn|imm_en_~q  & (!\LATCH_aluIn|aluCtrl_ [0] & (\ALU|out[0]~142_combout ))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[0]~144_combout ) # ((\LATCH_aluIn|aluCtrl_ [0] & \ALU|out[0]~142_combout ))))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[0]~142_combout ),
	.datad(\ALU|out[0]~144_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~145_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~145 .lut_mask = 16'h7360;
defparam \ALU|out[0]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~146 (
// Equation(s):
// \ALU|out[0]~146_combout  = (\ALU|Selector31~0_combout ) # ((\ALU|LessThan1~62_combout  & ((\ALU|out[0]~145_combout ))) # (!\ALU|LessThan1~62_combout  & (\ALU|out[0]~141_combout )))

	.dataa(\ALU|Selector31~0_combout ),
	.datab(\ALU|LessThan1~62_combout ),
	.datac(\ALU|out[0]~141_combout ),
	.datad(\ALU|out[0]~145_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~146_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~146 .lut_mask = 16'hFEBA;
defparam \ALU|out[0]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector31~3 (
// Equation(s):
// \ALU|Selector31~3_combout  = (\ALU|Add0~0_combout  & ((\ALU|Equal3~0_combout ) # ((\ALU|Selector32~0_combout  & !\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|Selector32~0_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~3 .lut_mask = 16'h88A8;
defparam \ALU|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector31~4 (
// Equation(s):
// \ALU|Selector31~4_combout  = (\ALU|Selector31~3_combout ) # ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Selector32~0_combout  & \ALU|Add1~0_combout )))

	.dataa(\ALU|Selector31~3_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Selector32~0_combout ),
	.datad(\ALU|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~4 .lut_mask = 16'hEAAA;
defparam \ALU|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~1 (
// Equation(s):
// \ALU|LessThan0~1_cout  = CARRY((!\LATCH_busA|out [0] & \LATCH_busB|out [0]))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busB|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~1 .lut_mask = 16'h0044;
defparam \ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~3 (
// Equation(s):
// \ALU|LessThan0~3_cout  = CARRY((\LATCH_busA|out [1] & ((!\ALU|LessThan0~1_cout ) # (!\LATCH_busB|out [1]))) # (!\LATCH_busA|out [1] & (!\LATCH_busB|out [1] & !\ALU|LessThan0~1_cout )))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~5 (
// Equation(s):
// \ALU|LessThan0~5_cout  = CARRY((\LATCH_busA|out [2] & (\LATCH_busB|out [2] & !\ALU|LessThan0~3_cout )) # (!\LATCH_busA|out [2] & ((\LATCH_busB|out [2]) # (!\ALU|LessThan0~3_cout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busB|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~5 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~7 (
// Equation(s):
// \ALU|LessThan0~7_cout  = CARRY((\LATCH_busA|out [3] & ((!\ALU|LessThan0~5_cout ) # (!\LATCH_busB|out [3]))) # (!\LATCH_busA|out [3] & (!\LATCH_busB|out [3] & !\ALU|LessThan0~5_cout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~7 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~9 (
// Equation(s):
// \ALU|LessThan0~9_cout  = CARRY((\LATCH_busA|out [4] & (\LATCH_busB|out [4] & !\ALU|LessThan0~7_cout )) # (!\LATCH_busA|out [4] & ((\LATCH_busB|out [4]) # (!\ALU|LessThan0~7_cout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busB|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~11 (
// Equation(s):
// \ALU|LessThan0~11_cout  = CARRY((\LATCH_busA|out [5] & ((!\ALU|LessThan0~9_cout ) # (!\LATCH_busB|out [5]))) # (!\LATCH_busA|out [5] & (!\LATCH_busB|out [5] & !\ALU|LessThan0~9_cout )))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busB|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~11 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~13 (
// Equation(s):
// \ALU|LessThan0~13_cout  = CARRY((\LATCH_busA|out [6] & (\LATCH_busB|out [6] & !\ALU|LessThan0~11_cout )) # (!\LATCH_busA|out [6] & ((\LATCH_busB|out [6]) # (!\ALU|LessThan0~11_cout ))))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busB|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~15 (
// Equation(s):
// \ALU|LessThan0~15_cout  = CARRY((\LATCH_busA|out [7] & ((!\ALU|LessThan0~13_cout ) # (!\LATCH_busB|out [7]))) # (!\LATCH_busA|out [7] & (!\LATCH_busB|out [7] & !\ALU|LessThan0~13_cout )))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busB|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~17 (
// Equation(s):
// \ALU|LessThan0~17_cout  = CARRY((\LATCH_busA|out [8] & (\LATCH_busB|out [8] & !\ALU|LessThan0~15_cout )) # (!\LATCH_busA|out [8] & ((\LATCH_busB|out [8]) # (!\ALU|LessThan0~15_cout ))))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busB|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~17 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~19 (
// Equation(s):
// \ALU|LessThan0~19_cout  = CARRY((\LATCH_busA|out [9] & ((!\ALU|LessThan0~17_cout ) # (!\LATCH_busB|out [9]))) # (!\LATCH_busA|out [9] & (!\LATCH_busB|out [9] & !\ALU|LessThan0~17_cout )))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busB|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~21 (
// Equation(s):
// \ALU|LessThan0~21_cout  = CARRY((\LATCH_busA|out [10] & (\LATCH_busB|out [10] & !\ALU|LessThan0~19_cout )) # (!\LATCH_busA|out [10] & ((\LATCH_busB|out [10]) # (!\ALU|LessThan0~19_cout ))))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busB|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~23 (
// Equation(s):
// \ALU|LessThan0~23_cout  = CARRY((\LATCH_busA|out [11] & ((!\ALU|LessThan0~21_cout ) # (!\LATCH_busB|out [11]))) # (!\LATCH_busA|out [11] & (!\LATCH_busB|out [11] & !\ALU|LessThan0~21_cout )))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busB|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~25 (
// Equation(s):
// \ALU|LessThan0~25_cout  = CARRY((\LATCH_busA|out [12] & (\LATCH_busB|out [12] & !\ALU|LessThan0~23_cout )) # (!\LATCH_busA|out [12] & ((\LATCH_busB|out [12]) # (!\ALU|LessThan0~23_cout ))))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_busB|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~25 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~27 (
// Equation(s):
// \ALU|LessThan0~27_cout  = CARRY((\LATCH_busA|out [13] & ((!\ALU|LessThan0~25_cout ) # (!\LATCH_busB|out [13]))) # (!\LATCH_busA|out [13] & (!\LATCH_busB|out [13] & !\ALU|LessThan0~25_cout )))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busB|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~27 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~29 (
// Equation(s):
// \ALU|LessThan0~29_cout  = CARRY((\LATCH_busA|out [14] & (\LATCH_busB|out [14] & !\ALU|LessThan0~27_cout )) # (!\LATCH_busA|out [14] & ((\LATCH_busB|out [14]) # (!\ALU|LessThan0~27_cout ))))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busB|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~29 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~31 (
// Equation(s):
// \ALU|LessThan0~31_cout  = CARRY((\LATCH_busA|out [15] & ((!\ALU|LessThan0~29_cout ) # (!\LATCH_busB|out [15]))) # (!\LATCH_busA|out [15] & (!\LATCH_busB|out [15] & !\ALU|LessThan0~29_cout )))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busB|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~31 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~33 (
// Equation(s):
// \ALU|LessThan0~33_cout  = CARRY((\LATCH_busA|out [16] & (\LATCH_busB|out [16] & !\ALU|LessThan0~31_cout )) # (!\LATCH_busA|out [16] & ((\LATCH_busB|out [16]) # (!\ALU|LessThan0~31_cout ))))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busB|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~33 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~35 (
// Equation(s):
// \ALU|LessThan0~35_cout  = CARRY((\LATCH_busA|out [17] & ((!\ALU|LessThan0~33_cout ) # (!\LATCH_busB|out [17]))) # (!\LATCH_busA|out [17] & (!\LATCH_busB|out [17] & !\ALU|LessThan0~33_cout )))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_busB|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~37 (
// Equation(s):
// \ALU|LessThan0~37_cout  = CARRY((\LATCH_busA|out [18] & (\LATCH_busB|out [18] & !\ALU|LessThan0~35_cout )) # (!\LATCH_busA|out [18] & ((\LATCH_busB|out [18]) # (!\ALU|LessThan0~35_cout ))))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busB|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~39 (
// Equation(s):
// \ALU|LessThan0~39_cout  = CARRY((\LATCH_busA|out [19] & ((!\ALU|LessThan0~37_cout ) # (!\LATCH_busB|out [19]))) # (!\LATCH_busA|out [19] & (!\LATCH_busB|out [19] & !\ALU|LessThan0~37_cout )))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_busB|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~39 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~41 (
// Equation(s):
// \ALU|LessThan0~41_cout  = CARRY((\LATCH_busA|out [20] & (\LATCH_busB|out [20] & !\ALU|LessThan0~39_cout )) # (!\LATCH_busA|out [20] & ((\LATCH_busB|out [20]) # (!\ALU|LessThan0~39_cout ))))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busB|out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~43 (
// Equation(s):
// \ALU|LessThan0~43_cout  = CARRY((\LATCH_busA|out [21] & ((!\ALU|LessThan0~41_cout ) # (!\LATCH_busB|out [21]))) # (!\LATCH_busA|out [21] & (!\LATCH_busB|out [21] & !\ALU|LessThan0~41_cout )))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_busB|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~45 (
// Equation(s):
// \ALU|LessThan0~45_cout  = CARRY((\LATCH_busA|out [22] & (\LATCH_busB|out [22] & !\ALU|LessThan0~43_cout )) # (!\LATCH_busA|out [22] & ((\LATCH_busB|out [22]) # (!\ALU|LessThan0~43_cout ))))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busB|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~45 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~47 (
// Equation(s):
// \ALU|LessThan0~47_cout  = CARRY((\LATCH_busA|out [23] & ((!\ALU|LessThan0~45_cout ) # (!\LATCH_busB|out [23]))) # (!\LATCH_busA|out [23] & (!\LATCH_busB|out [23] & !\ALU|LessThan0~45_cout )))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_busB|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~49 (
// Equation(s):
// \ALU|LessThan0~49_cout  = CARRY((\LATCH_busA|out [24] & (\LATCH_busB|out [24] & !\ALU|LessThan0~47_cout )) # (!\LATCH_busA|out [24] & ((\LATCH_busB|out [24]) # (!\ALU|LessThan0~47_cout ))))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_busB|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~49 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~51 (
// Equation(s):
// \ALU|LessThan0~51_cout  = CARRY((\LATCH_busA|out [25] & ((!\ALU|LessThan0~49_cout ) # (!\LATCH_busB|out [25]))) # (!\LATCH_busA|out [25] & (!\LATCH_busB|out [25] & !\ALU|LessThan0~49_cout )))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busB|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~53 (
// Equation(s):
// \ALU|LessThan0~53_cout  = CARRY((\LATCH_busA|out [26] & (\LATCH_busB|out [26] & !\ALU|LessThan0~51_cout )) # (!\LATCH_busA|out [26] & ((\LATCH_busB|out [26]) # (!\ALU|LessThan0~51_cout ))))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_busB|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~55 (
// Equation(s):
// \ALU|LessThan0~55_cout  = CARRY((\LATCH_busA|out [27] & ((!\ALU|LessThan0~53_cout ) # (!\LATCH_busB|out [27]))) # (!\LATCH_busA|out [27] & (!\LATCH_busB|out [27] & !\ALU|LessThan0~53_cout )))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busB|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~57 (
// Equation(s):
// \ALU|LessThan0~57_cout  = CARRY((\LATCH_busA|out [28] & (\LATCH_busB|out [28] & !\ALU|LessThan0~55_cout )) # (!\LATCH_busA|out [28] & ((\LATCH_busB|out [28]) # (!\ALU|LessThan0~55_cout ))))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busB|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~57 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~59 (
// Equation(s):
// \ALU|LessThan0~59_cout  = CARRY((\LATCH_busA|out [29] & ((!\ALU|LessThan0~57_cout ) # (!\LATCH_busB|out [29]))) # (!\LATCH_busA|out [29] & (!\LATCH_busB|out [29] & !\ALU|LessThan0~57_cout )))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_busB|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~61 (
// Equation(s):
// \ALU|LessThan0~61_cout  = CARRY((\LATCH_busA|out [30] & (\LATCH_busB|out [30] & !\ALU|LessThan0~59_cout )) # (!\LATCH_busA|out [30] & ((\LATCH_busB|out [30]) # (!\ALU|LessThan0~59_cout ))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busB|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan0~62 (
// Equation(s):
// \ALU|LessThan0~62_combout  = (\LATCH_busB|out [31] & (\LATCH_busA|out [31] & \ALU|LessThan0~61_cout )) # (!\LATCH_busB|out [31] & ((\LATCH_busA|out [31]) # (\ALU|LessThan0~61_cout )))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busA|out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|LessThan0~61_cout ),
	.combout(\ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan0~62 .lut_mask = 16'hD4D4;
defparam \ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal6~0 (
// Equation(s):
// \ALU|Equal6~0_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal0~1_combout  & (!\LATCH_aluIn|aluCtrl_ [0] & !\LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [0]),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal6~0 .lut_mask = 16'h0008;
defparam \ALU|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~147 (
// Equation(s):
// \ALU|out[0]~147_combout  = (\ALU|Selector31~4_combout ) # ((\ALU|LessThan0~62_combout  & \ALU|Equal6~0_combout ))

	.dataa(\ALU|Selector31~4_combout ),
	.datab(\ALU|LessThan0~62_combout ),
	.datac(\ALU|Equal6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[0]~147_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~147 .lut_mask = 16'hEAEA;
defparam \ALU|out[0]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~21 (
// Equation(s):
// \ALU|ShiftRight2~21_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [1] & (\ALU|ShiftRight2~20_combout )) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~26_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight2~20_combout ),
	.datac(\ALU|ShiftRight3~26_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~21 .lut_mask = 16'h88A0;
defparam \ALU|ShiftRight2~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~22 (
// Equation(s):
// \ALU|ShiftRight2~22_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busA|out [1])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busA|out [0])))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~22 .lut_mask = 16'h00AC;
defparam \ALU|ShiftRight2~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~23 (
// Equation(s):
// \ALU|ShiftRight2~23_combout  = (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~22_combout ) # ((\LATCH_aluIn|imm_ [1] & \ALU|ShiftRight3~27_combout ))))

	.dataa(\ALU|ShiftRight2~22_combout ),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\ALU|ShiftRight3~27_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~23 .lut_mask = 16'h00EA;
defparam \ALU|ShiftRight2~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|ShiftRight2~24 (
// Equation(s):
// \ALU|ShiftRight2~24_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight2~19_combout )) # (!\LATCH_aluIn|imm_ [3] & (((\ALU|ShiftRight2~21_combout ) # (\ALU|ShiftRight2~23_combout ))))

	.dataa(\ALU|ShiftRight2~19_combout ),
	.datab(\ALU|ShiftRight2~21_combout ),
	.datac(\ALU|ShiftRight2~23_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~24 .lut_mask = 16'hAAFC;
defparam \ALU|ShiftRight2~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector63~0 (
// Equation(s):
// \ALU|Selector63~0_combout  = (\ALU|Selector47~0_combout  & ((\LATCH_aluIn|imm_ [4] & (\ALU|ShiftRight2~14_combout )) # (!\LATCH_aluIn|imm_ [4] & ((\ALU|ShiftRight2~24_combout )))))

	.dataa(\ALU|Selector47~0_combout ),
	.datab(\ALU|ShiftRight2~14_combout ),
	.datac(\ALU|ShiftRight2~24_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~0 .lut_mask = 16'h88A0;
defparam \ALU|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector63~1 (
// Equation(s):
// \ALU|Selector63~1_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & ((\LATCH_aluIn|imm_ [0]) # (!\LATCH_aluIn|aluCtrl_ [0]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~1 .lut_mask = 16'h8088;
defparam \ALU|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector63~2 (
// Equation(s):
// \ALU|Selector63~2_combout  = (\LATCH_busA|out [0] & ((\ALU|Selector63~1_combout ) # ((\ALU|Equal0~4_combout  & !\ALU|ShiftRight2~1_combout ))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\ALU|Selector63~1_combout ),
	.datac(\ALU|Equal0~4_combout ),
	.datad(\ALU|ShiftRight2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~2 .lut_mask = 16'h88A8;
defparam \ALU|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal7~0 (
// Equation(s):
// \ALU|Equal7~0_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal0~1_combout  & !\LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\ALU|Equal0~1_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal7~0 .lut_mask = 16'h0080;
defparam \ALU|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~1 (
// Equation(s):
// \ALU|LessThan3~1_cout  = CARRY((!\LATCH_busA|out [0] & \LATCH_aluIn|imm_ [0]))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan3~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~1 .lut_mask = 16'h0044;
defparam \ALU|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~3 (
// Equation(s):
// \ALU|LessThan3~3_cout  = CARRY((\LATCH_busA|out [1] & ((!\ALU|LessThan3~1_cout ) # (!\LATCH_aluIn|imm_ [1]))) # (!\LATCH_busA|out [1] & (!\LATCH_aluIn|imm_ [1] & !\ALU|LessThan3~1_cout )))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~1_cout ),
	.combout(),
	.cout(\ALU|LessThan3~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~3 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~5 (
// Equation(s):
// \ALU|LessThan3~5_cout  = CARRY((\LATCH_busA|out [2] & (\LATCH_aluIn|imm_ [2] & !\ALU|LessThan3~3_cout )) # (!\LATCH_busA|out [2] & ((\LATCH_aluIn|imm_ [2]) # (!\ALU|LessThan3~3_cout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~3_cout ),
	.combout(),
	.cout(\ALU|LessThan3~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~5 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~7 (
// Equation(s):
// \ALU|LessThan3~7_cout  = CARRY((\LATCH_busA|out [3] & ((!\ALU|LessThan3~5_cout ) # (!\LATCH_aluIn|imm_ [3]))) # (!\LATCH_busA|out [3] & (!\LATCH_aluIn|imm_ [3] & !\ALU|LessThan3~5_cout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~5_cout ),
	.combout(),
	.cout(\ALU|LessThan3~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~7 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~9 (
// Equation(s):
// \ALU|LessThan3~9_cout  = CARRY((\LATCH_busA|out [4] & (\LATCH_aluIn|imm_ [4] & !\ALU|LessThan3~7_cout )) # (!\LATCH_busA|out [4] & ((\LATCH_aluIn|imm_ [4]) # (!\ALU|LessThan3~7_cout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~7_cout ),
	.combout(),
	.cout(\ALU|LessThan3~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~9 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~11 (
// Equation(s):
// \ALU|LessThan3~11_cout  = CARRY((\LATCH_busA|out [5] & ((!\ALU|LessThan3~9_cout ) # (!\LATCH_aluIn|imm_ [5]))) # (!\LATCH_busA|out [5] & (!\LATCH_aluIn|imm_ [5] & !\ALU|LessThan3~9_cout )))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_aluIn|imm_ [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~9_cout ),
	.combout(),
	.cout(\ALU|LessThan3~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~11 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~13 (
// Equation(s):
// \ALU|LessThan3~13_cout  = CARRY((\LATCH_busA|out [6] & (\LATCH_aluIn|imm_ [6] & !\ALU|LessThan3~11_cout )) # (!\LATCH_busA|out [6] & ((\LATCH_aluIn|imm_ [6]) # (!\ALU|LessThan3~11_cout ))))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_aluIn|imm_ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~11_cout ),
	.combout(),
	.cout(\ALU|LessThan3~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~15 (
// Equation(s):
// \ALU|LessThan3~15_cout  = CARRY((\LATCH_busA|out [7] & ((!\ALU|LessThan3~13_cout ) # (!\LATCH_aluIn|imm_ [7]))) # (!\LATCH_busA|out [7] & (!\LATCH_aluIn|imm_ [7] & !\ALU|LessThan3~13_cout )))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_aluIn|imm_ [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~13_cout ),
	.combout(),
	.cout(\ALU|LessThan3~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~17 (
// Equation(s):
// \ALU|LessThan3~17_cout  = CARRY((\LATCH_busA|out [8] & (\LATCH_aluIn|imm_ [8] & !\ALU|LessThan3~15_cout )) # (!\LATCH_busA|out [8] & ((\LATCH_aluIn|imm_ [8]) # (!\ALU|LessThan3~15_cout ))))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_aluIn|imm_ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~15_cout ),
	.combout(),
	.cout(\ALU|LessThan3~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~17 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~19 (
// Equation(s):
// \ALU|LessThan3~19_cout  = CARRY((\LATCH_busA|out [9] & ((!\ALU|LessThan3~17_cout ) # (!\LATCH_aluIn|imm_ [9]))) # (!\LATCH_busA|out [9] & (!\LATCH_aluIn|imm_ [9] & !\ALU|LessThan3~17_cout )))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_aluIn|imm_ [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~17_cout ),
	.combout(),
	.cout(\ALU|LessThan3~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~19 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~21 (
// Equation(s):
// \ALU|LessThan3~21_cout  = CARRY((\LATCH_busA|out [10] & (\LATCH_aluIn|imm_ [10] & !\ALU|LessThan3~19_cout )) # (!\LATCH_busA|out [10] & ((\LATCH_aluIn|imm_ [10]) # (!\ALU|LessThan3~19_cout ))))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_aluIn|imm_ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~19_cout ),
	.combout(),
	.cout(\ALU|LessThan3~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~21 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~23 (
// Equation(s):
// \ALU|LessThan3~23_cout  = CARRY((\LATCH_busA|out [11] & ((!\ALU|LessThan3~21_cout ) # (!\LATCH_aluIn|imm_ [11]))) # (!\LATCH_busA|out [11] & (!\LATCH_aluIn|imm_ [11] & !\ALU|LessThan3~21_cout )))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~21_cout ),
	.combout(),
	.cout(\ALU|LessThan3~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~23 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~25 (
// Equation(s):
// \ALU|LessThan3~25_cout  = CARRY((\LATCH_busA|out [12] & (\LATCH_aluIn|imm_ [12] & !\ALU|LessThan3~23_cout )) # (!\LATCH_busA|out [12] & ((\LATCH_aluIn|imm_ [12]) # (!\ALU|LessThan3~23_cout ))))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_aluIn|imm_ [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~23_cout ),
	.combout(),
	.cout(\ALU|LessThan3~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~25 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~27 (
// Equation(s):
// \ALU|LessThan3~27_cout  = CARRY((\LATCH_busA|out [13] & ((!\ALU|LessThan3~25_cout ) # (!\LATCH_aluIn|imm_ [13]))) # (!\LATCH_busA|out [13] & (!\LATCH_aluIn|imm_ [13] & !\ALU|LessThan3~25_cout )))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_aluIn|imm_ [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~25_cout ),
	.combout(),
	.cout(\ALU|LessThan3~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~27 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~29 (
// Equation(s):
// \ALU|LessThan3~29_cout  = CARRY((\LATCH_busA|out [14] & (\LATCH_aluIn|imm_ [14] & !\ALU|LessThan3~27_cout )) # (!\LATCH_busA|out [14] & ((\LATCH_aluIn|imm_ [14]) # (!\ALU|LessThan3~27_cout ))))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_aluIn|imm_ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~27_cout ),
	.combout(),
	.cout(\ALU|LessThan3~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~29 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~31 (
// Equation(s):
// \ALU|LessThan3~31_cout  = CARRY((\LATCH_busA|out [15] & ((!\ALU|LessThan3~29_cout ) # (!\LATCH_aluIn|imm_ [15]))) # (!\LATCH_busA|out [15] & (!\LATCH_aluIn|imm_ [15] & !\ALU|LessThan3~29_cout )))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_aluIn|imm_ [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~29_cout ),
	.combout(),
	.cout(\ALU|LessThan3~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~31 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~33 (
// Equation(s):
// \ALU|LessThan3~33_cout  = CARRY((\LATCH_busA|out [16] & (\LATCH_aluIn|imm_ [16] & !\ALU|LessThan3~31_cout )) # (!\LATCH_busA|out [16] & ((\LATCH_aluIn|imm_ [16]) # (!\ALU|LessThan3~31_cout ))))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_aluIn|imm_ [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~31_cout ),
	.combout(),
	.cout(\ALU|LessThan3~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~33 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~35 (
// Equation(s):
// \ALU|LessThan3~35_cout  = CARRY((\LATCH_busA|out [17] & ((!\ALU|LessThan3~33_cout ) # (!\LATCH_aluIn|imm_ [17]))) # (!\LATCH_busA|out [17] & (!\LATCH_aluIn|imm_ [17] & !\ALU|LessThan3~33_cout )))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_aluIn|imm_ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~33_cout ),
	.combout(),
	.cout(\ALU|LessThan3~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~37 (
// Equation(s):
// \ALU|LessThan3~37_cout  = CARRY((\LATCH_busA|out [18] & (\LATCH_aluIn|imm_ [18] & !\ALU|LessThan3~35_cout )) # (!\LATCH_busA|out [18] & ((\LATCH_aluIn|imm_ [18]) # (!\ALU|LessThan3~35_cout ))))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_aluIn|imm_ [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~35_cout ),
	.combout(),
	.cout(\ALU|LessThan3~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~37 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~39 (
// Equation(s):
// \ALU|LessThan3~39_cout  = CARRY((\LATCH_busA|out [19] & ((!\ALU|LessThan3~37_cout ) # (!\LATCH_aluIn|imm_ [19]))) # (!\LATCH_busA|out [19] & (!\LATCH_aluIn|imm_ [19] & !\ALU|LessThan3~37_cout )))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_aluIn|imm_ [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~37_cout ),
	.combout(),
	.cout(\ALU|LessThan3~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~39 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~41 (
// Equation(s):
// \ALU|LessThan3~41_cout  = CARRY((\LATCH_busA|out [20] & (\LATCH_aluIn|imm_ [20] & !\ALU|LessThan3~39_cout )) # (!\LATCH_busA|out [20] & ((\LATCH_aluIn|imm_ [20]) # (!\ALU|LessThan3~39_cout ))))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_aluIn|imm_ [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~39_cout ),
	.combout(),
	.cout(\ALU|LessThan3~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~41 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~43 (
// Equation(s):
// \ALU|LessThan3~43_cout  = CARRY((\LATCH_busA|out [21] & ((!\ALU|LessThan3~41_cout ) # (!\LATCH_aluIn|imm_ [21]))) # (!\LATCH_busA|out [21] & (!\LATCH_aluIn|imm_ [21] & !\ALU|LessThan3~41_cout )))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_aluIn|imm_ [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~41_cout ),
	.combout(),
	.cout(\ALU|LessThan3~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~43 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~45 (
// Equation(s):
// \ALU|LessThan3~45_cout  = CARRY((\LATCH_busA|out [22] & (\LATCH_aluIn|imm_ [22] & !\ALU|LessThan3~43_cout )) # (!\LATCH_busA|out [22] & ((\LATCH_aluIn|imm_ [22]) # (!\ALU|LessThan3~43_cout ))))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_aluIn|imm_ [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~43_cout ),
	.combout(),
	.cout(\ALU|LessThan3~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~45 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~47 (
// Equation(s):
// \ALU|LessThan3~47_cout  = CARRY((\LATCH_busA|out [23] & ((!\ALU|LessThan3~45_cout ) # (!\LATCH_aluIn|imm_ [23]))) # (!\LATCH_busA|out [23] & (!\LATCH_aluIn|imm_ [23] & !\ALU|LessThan3~45_cout )))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_aluIn|imm_ [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~45_cout ),
	.combout(),
	.cout(\ALU|LessThan3~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~49 (
// Equation(s):
// \ALU|LessThan3~49_cout  = CARRY((\LATCH_busA|out [24] & (\LATCH_aluIn|imm_ [24] & !\ALU|LessThan3~47_cout )) # (!\LATCH_busA|out [24] & ((\LATCH_aluIn|imm_ [24]) # (!\ALU|LessThan3~47_cout ))))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_aluIn|imm_ [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~47_cout ),
	.combout(),
	.cout(\ALU|LessThan3~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~49 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~51 (
// Equation(s):
// \ALU|LessThan3~51_cout  = CARRY((\LATCH_busA|out [25] & ((!\ALU|LessThan3~49_cout ) # (!\LATCH_aluIn|imm_ [25]))) # (!\LATCH_busA|out [25] & (!\LATCH_aluIn|imm_ [25] & !\ALU|LessThan3~49_cout )))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_aluIn|imm_ [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~49_cout ),
	.combout(),
	.cout(\ALU|LessThan3~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~53 (
// Equation(s):
// \ALU|LessThan3~53_cout  = CARRY((\LATCH_busA|out [26] & (\LATCH_aluIn|imm_ [26] & !\ALU|LessThan3~51_cout )) # (!\LATCH_busA|out [26] & ((\LATCH_aluIn|imm_ [26]) # (!\ALU|LessThan3~51_cout ))))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_aluIn|imm_ [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~51_cout ),
	.combout(),
	.cout(\ALU|LessThan3~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~53 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~55 (
// Equation(s):
// \ALU|LessThan3~55_cout  = CARRY((\LATCH_busA|out [27] & ((!\ALU|LessThan3~53_cout ) # (!\LATCH_aluIn|imm_ [27]))) # (!\LATCH_busA|out [27] & (!\LATCH_aluIn|imm_ [27] & !\ALU|LessThan3~53_cout )))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_aluIn|imm_ [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~53_cout ),
	.combout(),
	.cout(\ALU|LessThan3~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~55 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~57 (
// Equation(s):
// \ALU|LessThan3~57_cout  = CARRY((\LATCH_busA|out [28] & (\LATCH_aluIn|imm_ [28] & !\ALU|LessThan3~55_cout )) # (!\LATCH_busA|out [28] & ((\LATCH_aluIn|imm_ [28]) # (!\ALU|LessThan3~55_cout ))))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_aluIn|imm_ [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~55_cout ),
	.combout(),
	.cout(\ALU|LessThan3~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~57 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~59 (
// Equation(s):
// \ALU|LessThan3~59_cout  = CARRY((\LATCH_busA|out [29] & ((!\ALU|LessThan3~57_cout ) # (!\LATCH_aluIn|imm_ [29]))) # (!\LATCH_busA|out [29] & (!\LATCH_aluIn|imm_ [29] & !\ALU|LessThan3~57_cout )))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_aluIn|imm_ [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~57_cout ),
	.combout(),
	.cout(\ALU|LessThan3~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~59 .lut_mask = 16'h002B;
defparam \ALU|LessThan3~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~61 (
// Equation(s):
// \ALU|LessThan3~61_cout  = CARRY((\LATCH_busA|out [30] & (\LATCH_aluIn|imm_ [30] & !\ALU|LessThan3~59_cout )) # (!\LATCH_busA|out [30] & ((\LATCH_aluIn|imm_ [30]) # (!\ALU|LessThan3~59_cout ))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_aluIn|imm_ [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan3~59_cout ),
	.combout(),
	.cout(\ALU|LessThan3~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan3~61 .lut_mask = 16'h004D;
defparam \ALU|LessThan3~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan3~62 (
// Equation(s):
// \ALU|LessThan3~62_combout  = (\LATCH_busA|out [31] & (\LATCH_aluIn|imm_ [31] & \ALU|LessThan3~61_cout )) # (!\LATCH_busA|out [31] & ((\LATCH_aluIn|imm_ [31]) # (\ALU|LessThan3~61_cout )))

	.dataa(\LATCH_busA|out [31]),
	.datab(\LATCH_aluIn|imm_ [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|LessThan3~61_cout ),
	.combout(\ALU|LessThan3~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan3~62 .lut_mask = 16'hD4D4;
defparam \ALU|LessThan3~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector63~3 (
// Equation(s):
// \ALU|Selector63~3_combout  = (\ALU|Selector63~0_combout ) # ((\ALU|Selector63~2_combout ) # ((\ALU|Equal7~0_combout  & \ALU|LessThan3~62_combout )))

	.dataa(\ALU|Selector63~0_combout ),
	.datab(\ALU|Selector63~2_combout ),
	.datac(\ALU|Equal7~0_combout ),
	.datad(\ALU|LessThan3~62_combout ),
	.cin(gnd),
	.combout(\ALU|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~3 .lut_mask = 16'hFEEE;
defparam \ALU|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector63~4 (
// Equation(s):
// \ALU|Selector63~4_combout  = (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal1~0_combout  & (\LATCH_aluIn|imm_ [0] & !\LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector63~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~4 .lut_mask = 16'h0080;
defparam \ALU|Selector63~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Selector63~5 (
// Equation(s):
// \ALU|Selector63~5_combout  = (\ALU|Add2~0_combout  & (((\ALU|Equal1~0_combout  & \ALU|Equal3~1_combout )) # (!\ALU|out[17]~57_combout )))

	.dataa(\ALU|Add2~0_combout ),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[17]~57_combout ),
	.cin(gnd),
	.combout(\ALU|Selector63~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~5 .lut_mask = 16'h80AA;
defparam \ALU|Selector63~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~1 (
// Equation(s):
// \ALU|LessThan2~1_cout  = CARRY((!\LATCH_busA|out [0] & \LATCH_aluIn|imm_ [0]))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan2~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~1 .lut_mask = 16'h0044;
defparam \ALU|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~3 (
// Equation(s):
// \ALU|LessThan2~3_cout  = CARRY((\LATCH_busA|out [1] & ((!\ALU|LessThan2~1_cout ) # (!\LATCH_aluIn|imm_ [1]))) # (!\LATCH_busA|out [1] & (!\LATCH_aluIn|imm_ [1] & !\ALU|LessThan2~1_cout )))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~1_cout ),
	.combout(),
	.cout(\ALU|LessThan2~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~3 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~5 (
// Equation(s):
// \ALU|LessThan2~5_cout  = CARRY((\LATCH_busA|out [2] & (\LATCH_aluIn|imm_ [2] & !\ALU|LessThan2~3_cout )) # (!\LATCH_busA|out [2] & ((\LATCH_aluIn|imm_ [2]) # (!\ALU|LessThan2~3_cout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~3_cout ),
	.combout(),
	.cout(\ALU|LessThan2~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~5 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~7 (
// Equation(s):
// \ALU|LessThan2~7_cout  = CARRY((\LATCH_busA|out [3] & ((!\ALU|LessThan2~5_cout ) # (!\LATCH_aluIn|imm_ [3]))) # (!\LATCH_busA|out [3] & (!\LATCH_aluIn|imm_ [3] & !\ALU|LessThan2~5_cout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~5_cout ),
	.combout(),
	.cout(\ALU|LessThan2~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~7 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~9 (
// Equation(s):
// \ALU|LessThan2~9_cout  = CARRY((\LATCH_busA|out [4] & (\LATCH_aluIn|imm_ [4] & !\ALU|LessThan2~7_cout )) # (!\LATCH_busA|out [4] & ((\LATCH_aluIn|imm_ [4]) # (!\ALU|LessThan2~7_cout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~7_cout ),
	.combout(),
	.cout(\ALU|LessThan2~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~9 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~11 (
// Equation(s):
// \ALU|LessThan2~11_cout  = CARRY((\LATCH_busA|out [5] & ((!\ALU|LessThan2~9_cout ) # (!\LATCH_aluIn|imm_ [5]))) # (!\LATCH_busA|out [5] & (!\LATCH_aluIn|imm_ [5] & !\ALU|LessThan2~9_cout )))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_aluIn|imm_ [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~9_cout ),
	.combout(),
	.cout(\ALU|LessThan2~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~11 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~13 (
// Equation(s):
// \ALU|LessThan2~13_cout  = CARRY((\LATCH_busA|out [6] & (\LATCH_aluIn|imm_ [6] & !\ALU|LessThan2~11_cout )) # (!\LATCH_busA|out [6] & ((\LATCH_aluIn|imm_ [6]) # (!\ALU|LessThan2~11_cout ))))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_aluIn|imm_ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~11_cout ),
	.combout(),
	.cout(\ALU|LessThan2~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~15 (
// Equation(s):
// \ALU|LessThan2~15_cout  = CARRY((\LATCH_busA|out [7] & ((!\ALU|LessThan2~13_cout ) # (!\LATCH_aluIn|imm_ [7]))) # (!\LATCH_busA|out [7] & (!\LATCH_aluIn|imm_ [7] & !\ALU|LessThan2~13_cout )))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_aluIn|imm_ [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~13_cout ),
	.combout(),
	.cout(\ALU|LessThan2~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~17 (
// Equation(s):
// \ALU|LessThan2~17_cout  = CARRY((\LATCH_busA|out [8] & (\LATCH_aluIn|imm_ [8] & !\ALU|LessThan2~15_cout )) # (!\LATCH_busA|out [8] & ((\LATCH_aluIn|imm_ [8]) # (!\ALU|LessThan2~15_cout ))))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_aluIn|imm_ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~15_cout ),
	.combout(),
	.cout(\ALU|LessThan2~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~17 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~19 (
// Equation(s):
// \ALU|LessThan2~19_cout  = CARRY((\LATCH_busA|out [9] & ((!\ALU|LessThan2~17_cout ) # (!\LATCH_aluIn|imm_ [9]))) # (!\LATCH_busA|out [9] & (!\LATCH_aluIn|imm_ [9] & !\ALU|LessThan2~17_cout )))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_aluIn|imm_ [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~17_cout ),
	.combout(),
	.cout(\ALU|LessThan2~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~19 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~21 (
// Equation(s):
// \ALU|LessThan2~21_cout  = CARRY((\LATCH_busA|out [10] & (\LATCH_aluIn|imm_ [10] & !\ALU|LessThan2~19_cout )) # (!\LATCH_busA|out [10] & ((\LATCH_aluIn|imm_ [10]) # (!\ALU|LessThan2~19_cout ))))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_aluIn|imm_ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~19_cout ),
	.combout(),
	.cout(\ALU|LessThan2~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~21 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~23 (
// Equation(s):
// \ALU|LessThan2~23_cout  = CARRY((\LATCH_busA|out [11] & ((!\ALU|LessThan2~21_cout ) # (!\LATCH_aluIn|imm_ [11]))) # (!\LATCH_busA|out [11] & (!\LATCH_aluIn|imm_ [11] & !\ALU|LessThan2~21_cout )))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~21_cout ),
	.combout(),
	.cout(\ALU|LessThan2~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~23 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~25 (
// Equation(s):
// \ALU|LessThan2~25_cout  = CARRY((\LATCH_busA|out [12] & (\LATCH_aluIn|imm_ [12] & !\ALU|LessThan2~23_cout )) # (!\LATCH_busA|out [12] & ((\LATCH_aluIn|imm_ [12]) # (!\ALU|LessThan2~23_cout ))))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_aluIn|imm_ [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~23_cout ),
	.combout(),
	.cout(\ALU|LessThan2~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~25 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~27 (
// Equation(s):
// \ALU|LessThan2~27_cout  = CARRY((\LATCH_busA|out [13] & ((!\ALU|LessThan2~25_cout ) # (!\LATCH_aluIn|imm_ [13]))) # (!\LATCH_busA|out [13] & (!\LATCH_aluIn|imm_ [13] & !\ALU|LessThan2~25_cout )))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_aluIn|imm_ [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~25_cout ),
	.combout(),
	.cout(\ALU|LessThan2~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~27 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~29 (
// Equation(s):
// \ALU|LessThan2~29_cout  = CARRY((\LATCH_busA|out [14] & (\LATCH_aluIn|imm_ [14] & !\ALU|LessThan2~27_cout )) # (!\LATCH_busA|out [14] & ((\LATCH_aluIn|imm_ [14]) # (!\ALU|LessThan2~27_cout ))))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_aluIn|imm_ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~27_cout ),
	.combout(),
	.cout(\ALU|LessThan2~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~29 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~31 (
// Equation(s):
// \ALU|LessThan2~31_cout  = CARRY((\LATCH_busA|out [15] & ((!\ALU|LessThan2~29_cout ) # (!\LATCH_aluIn|imm_ [15]))) # (!\LATCH_busA|out [15] & (!\LATCH_aluIn|imm_ [15] & !\ALU|LessThan2~29_cout )))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_aluIn|imm_ [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~29_cout ),
	.combout(),
	.cout(\ALU|LessThan2~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~31 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~33 (
// Equation(s):
// \ALU|LessThan2~33_cout  = CARRY((\LATCH_busA|out [16] & (\LATCH_aluIn|imm_ [16] & !\ALU|LessThan2~31_cout )) # (!\LATCH_busA|out [16] & ((\LATCH_aluIn|imm_ [16]) # (!\ALU|LessThan2~31_cout ))))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_aluIn|imm_ [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~31_cout ),
	.combout(),
	.cout(\ALU|LessThan2~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~33 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~35 (
// Equation(s):
// \ALU|LessThan2~35_cout  = CARRY((\LATCH_busA|out [17] & ((!\ALU|LessThan2~33_cout ) # (!\LATCH_aluIn|imm_ [17]))) # (!\LATCH_busA|out [17] & (!\LATCH_aluIn|imm_ [17] & !\ALU|LessThan2~33_cout )))

	.dataa(\LATCH_busA|out [17]),
	.datab(\LATCH_aluIn|imm_ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~33_cout ),
	.combout(),
	.cout(\ALU|LessThan2~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~37 (
// Equation(s):
// \ALU|LessThan2~37_cout  = CARRY((\LATCH_busA|out [18] & (\LATCH_aluIn|imm_ [18] & !\ALU|LessThan2~35_cout )) # (!\LATCH_busA|out [18] & ((\LATCH_aluIn|imm_ [18]) # (!\ALU|LessThan2~35_cout ))))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_aluIn|imm_ [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~35_cout ),
	.combout(),
	.cout(\ALU|LessThan2~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~37 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~39 (
// Equation(s):
// \ALU|LessThan2~39_cout  = CARRY((\LATCH_busA|out [19] & ((!\ALU|LessThan2~37_cout ) # (!\LATCH_aluIn|imm_ [19]))) # (!\LATCH_busA|out [19] & (!\LATCH_aluIn|imm_ [19] & !\ALU|LessThan2~37_cout )))

	.dataa(\LATCH_busA|out [19]),
	.datab(\LATCH_aluIn|imm_ [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~37_cout ),
	.combout(),
	.cout(\ALU|LessThan2~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~39 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~41 (
// Equation(s):
// \ALU|LessThan2~41_cout  = CARRY((\LATCH_busA|out [20] & (\LATCH_aluIn|imm_ [20] & !\ALU|LessThan2~39_cout )) # (!\LATCH_busA|out [20] & ((\LATCH_aluIn|imm_ [20]) # (!\ALU|LessThan2~39_cout ))))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_aluIn|imm_ [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~39_cout ),
	.combout(),
	.cout(\ALU|LessThan2~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~41 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~43 (
// Equation(s):
// \ALU|LessThan2~43_cout  = CARRY((\LATCH_busA|out [21] & ((!\ALU|LessThan2~41_cout ) # (!\LATCH_aluIn|imm_ [21]))) # (!\LATCH_busA|out [21] & (!\LATCH_aluIn|imm_ [21] & !\ALU|LessThan2~41_cout )))

	.dataa(\LATCH_busA|out [21]),
	.datab(\LATCH_aluIn|imm_ [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~41_cout ),
	.combout(),
	.cout(\ALU|LessThan2~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~43 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~45 (
// Equation(s):
// \ALU|LessThan2~45_cout  = CARRY((\LATCH_busA|out [22] & (\LATCH_aluIn|imm_ [22] & !\ALU|LessThan2~43_cout )) # (!\LATCH_busA|out [22] & ((\LATCH_aluIn|imm_ [22]) # (!\ALU|LessThan2~43_cout ))))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_aluIn|imm_ [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~43_cout ),
	.combout(),
	.cout(\ALU|LessThan2~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~45 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~47 (
// Equation(s):
// \ALU|LessThan2~47_cout  = CARRY((\LATCH_busA|out [23] & ((!\ALU|LessThan2~45_cout ) # (!\LATCH_aluIn|imm_ [23]))) # (!\LATCH_busA|out [23] & (!\LATCH_aluIn|imm_ [23] & !\ALU|LessThan2~45_cout )))

	.dataa(\LATCH_busA|out [23]),
	.datab(\LATCH_aluIn|imm_ [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~45_cout ),
	.combout(),
	.cout(\ALU|LessThan2~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~49 (
// Equation(s):
// \ALU|LessThan2~49_cout  = CARRY((\LATCH_busA|out [24] & (\LATCH_aluIn|imm_ [24] & !\ALU|LessThan2~47_cout )) # (!\LATCH_busA|out [24] & ((\LATCH_aluIn|imm_ [24]) # (!\ALU|LessThan2~47_cout ))))

	.dataa(\LATCH_busA|out [24]),
	.datab(\LATCH_aluIn|imm_ [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~47_cout ),
	.combout(),
	.cout(\ALU|LessThan2~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~49 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~51 (
// Equation(s):
// \ALU|LessThan2~51_cout  = CARRY((\LATCH_busA|out [25] & ((!\ALU|LessThan2~49_cout ) # (!\LATCH_aluIn|imm_ [25]))) # (!\LATCH_busA|out [25] & (!\LATCH_aluIn|imm_ [25] & !\ALU|LessThan2~49_cout )))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_aluIn|imm_ [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~49_cout ),
	.combout(),
	.cout(\ALU|LessThan2~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~53 (
// Equation(s):
// \ALU|LessThan2~53_cout  = CARRY((\LATCH_busA|out [26] & (\LATCH_aluIn|imm_ [26] & !\ALU|LessThan2~51_cout )) # (!\LATCH_busA|out [26] & ((\LATCH_aluIn|imm_ [26]) # (!\ALU|LessThan2~51_cout ))))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_aluIn|imm_ [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~51_cout ),
	.combout(),
	.cout(\ALU|LessThan2~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~53 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~55 (
// Equation(s):
// \ALU|LessThan2~55_cout  = CARRY((\LATCH_busA|out [27] & ((!\ALU|LessThan2~53_cout ) # (!\LATCH_aluIn|imm_ [27]))) # (!\LATCH_busA|out [27] & (!\LATCH_aluIn|imm_ [27] & !\ALU|LessThan2~53_cout )))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_aluIn|imm_ [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~53_cout ),
	.combout(),
	.cout(\ALU|LessThan2~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~55 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~57 (
// Equation(s):
// \ALU|LessThan2~57_cout  = CARRY((\LATCH_busA|out [28] & (\LATCH_aluIn|imm_ [28] & !\ALU|LessThan2~55_cout )) # (!\LATCH_busA|out [28] & ((\LATCH_aluIn|imm_ [28]) # (!\ALU|LessThan2~55_cout ))))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_aluIn|imm_ [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~55_cout ),
	.combout(),
	.cout(\ALU|LessThan2~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~57 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~59 (
// Equation(s):
// \ALU|LessThan2~59_cout  = CARRY((\LATCH_busA|out [29] & ((!\ALU|LessThan2~57_cout ) # (!\LATCH_aluIn|imm_ [29]))) # (!\LATCH_busA|out [29] & (!\LATCH_aluIn|imm_ [29] & !\ALU|LessThan2~57_cout )))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_aluIn|imm_ [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~57_cout ),
	.combout(),
	.cout(\ALU|LessThan2~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~59 .lut_mask = 16'h002B;
defparam \ALU|LessThan2~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~61 (
// Equation(s):
// \ALU|LessThan2~61_cout  = CARRY((\LATCH_busA|out [30] & (\LATCH_aluIn|imm_ [30] & !\ALU|LessThan2~59_cout )) # (!\LATCH_busA|out [30] & ((\LATCH_aluIn|imm_ [30]) # (!\ALU|LessThan2~59_cout ))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_aluIn|imm_ [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan2~59_cout ),
	.combout(),
	.cout(\ALU|LessThan2~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan2~61 .lut_mask = 16'h004D;
defparam \ALU|LessThan2~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|LessThan2~62 (
// Equation(s):
// \ALU|LessThan2~62_combout  = (\LATCH_aluIn|imm_ [31] & (\LATCH_busA|out [31] & \ALU|LessThan2~61_cout )) # (!\LATCH_aluIn|imm_ [31] & ((\LATCH_busA|out [31]) # (\ALU|LessThan2~61_cout )))

	.dataa(\LATCH_aluIn|imm_ [31]),
	.datab(\LATCH_busA|out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|LessThan2~61_cout ),
	.combout(\ALU|LessThan2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan2~62 .lut_mask = 16'hD4D4;
defparam \ALU|LessThan2~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~149 (
// Equation(s):
// \ALU|out[0]~149_combout  = (\ALU|Selector63~4_combout ) # ((\ALU|Selector63~5_combout ) # ((\ALU|LessThan2~62_combout  & \ALU|Equal6~0_combout )))

	.dataa(\ALU|Selector63~4_combout ),
	.datab(\ALU|Selector63~5_combout ),
	.datac(\ALU|LessThan2~62_combout ),
	.datad(\ALU|Equal6~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~149_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~149 .lut_mask = 16'hFEEE;
defparam \ALU|out[0]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~150 (
// Equation(s):
// \ALU|out[0]~150_combout  = (\ALU|Selector63~3_combout ) # (\ALU|out[0]~149_combout )

	.dataa(\ALU|Selector63~3_combout ),
	.datab(\ALU|out[0]~149_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[0]~150_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~150 .lut_mask = 16'hEEEE;
defparam \ALU|out[0]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|out[0]~151 (
// Equation(s):
// \ALU|out[0]~151_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[0]~150_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[0]~146_combout ) # ((\ALU|out[0]~147_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[0]~146_combout ),
	.datac(\ALU|out[0]~147_combout ),
	.datad(\ALU|out[0]~150_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~151_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~151 .lut_mask = 16'hFE54;
defparam \ALU|out[0]~151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \LATCH_busC|out[0] (
	.clk(\clk~input_o ),
	.d(\ALU|out[0]~151_combout ),
	.asdata(vcc),
	.clrn(!\JMP|global_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[0] .is_wysiwyg = "true";
defparam \LATCH_busC|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|Mux0~0 (
// Equation(s):
// \JMP|Mux0~0_combout  = (\JMP|jmp_type2 [2] & ((\JMP|jmp_type2 [0] $ (\LATCH_busC|out [0])))) # (!\JMP|jmp_type2 [2] & (!\JMP|jmp_type2 [1] & (\JMP|jmp_type2 [0])))

	.dataa(\JMP|jmp_type2 [2]),
	.datab(\JMP|jmp_type2 [1]),
	.datac(\JMP|jmp_type2 [0]),
	.datad(\LATCH_busC|out [0]),
	.cin(gnd),
	.combout(\JMP|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|Mux0~0 .lut_mask = 16'h1AB0;
defparam \JMP|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \JMP|new_jmp1~0 (
// Equation(s):
// \JMP|new_jmp1~0_combout  = (\LATCH_DEC|new_jmp_~q  & !\JMP|global_reset~q )

	.dataa(\LATCH_DEC|new_jmp_~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|new_jmp1~0_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|new_jmp1~0 .lut_mask = 16'h00AA;
defparam \JMP|new_jmp1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|new_jmp1 (
	.clk(\clk~input_o ),
	.d(\JMP|new_jmp1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|new_jmp1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|new_jmp1 .is_wysiwyg = "true";
defparam \JMP|new_jmp1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|new_jmp2~0 (
// Equation(s):
// \JMP|new_jmp2~0_combout  = (\JMP|new_jmp1~q  & !\JMP|global_reset~q )

	.dataa(\JMP|new_jmp1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|new_jmp2~0_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|new_jmp2~0 .lut_mask = 16'h00AA;
defparam \JMP|new_jmp2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|new_jmp2 (
	.clk(\clk~input_o ),
	.d(\JMP|new_jmp2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|new_jmp2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|new_jmp2 .is_wysiwyg = "true";
defparam \JMP|new_jmp2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|ctrlFetch~0 (
// Equation(s):
// \JMP|ctrlFetch~0_combout  = (\JMP|Mux0~0_combout  & (\JMP|new_jmp2~q  & ((\JMP|jmp_type2 [2]) # (!\JMP|jmp_type2 [1]))))

	.dataa(\JMP|Mux0~0_combout ),
	.datab(\JMP|new_jmp2~q ),
	.datac(\JMP|jmp_type2 [2]),
	.datad(\JMP|jmp_type2 [1]),
	.cin(gnd),
	.combout(\JMP|ctrlFetch~0_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|ctrlFetch~0 .lut_mask = 16'h8088;
defparam \JMP|ctrlFetch~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|global_reset (
	.clk(!\clk~input_o ),
	.d(\JMP|ctrlFetch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|global_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|global_reset .is_wysiwyg = "true";
defparam \JMP|global_reset .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \IFU|Add0~29 (
// Equation(s):
// \IFU|Add0~29_combout  = (\JMP|global_reset~q ) # (!\HALTCtrl|halt~q )

	.dataa(\JMP|global_reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\HALTCtrl|halt~q ),
	.cin(gnd),
	.combout(\IFU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|Add0~29 .lut_mask = 16'hAAFF;
defparam \IFU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IFU|pc[2] (
	.clk(\clk~input_o ),
	.d(\IFU|pc[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|pc[2] .is_wysiwyg = "true";
defparam \IFU|pc[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc1~30 (
// Equation(s):
// \JMP|pc1~30_combout  = (\JMP|Add0~4_combout  & !\JMP|pc1[2]~29_combout )

	.dataa(\JMP|Add0~4_combout ),
	.datab(\JMP|pc1[2]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\JMP|pc1~30_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc1~30 .lut_mask = 16'h2222;
defparam \JMP|pc1~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc1[2] (
	.clk(\clk~input_o ),
	.d(\JMP|pc1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc1[2] .is_wysiwyg = "true";
defparam \JMP|pc1[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \JMP|pc2~0 (
// Equation(s):
// \JMP|pc2~0_combout  = (\JMP|pc1 [2] & !\JMP|global_reset~q )

	.dataa(\JMP|pc1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\JMP|global_reset~q ),
	.cin(gnd),
	.combout(\JMP|pc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \JMP|pc2~0 .lut_mask = 16'h00AA;
defparam \JMP|pc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \JMP|pc2[2] (
	.clk(\clk~input_o ),
	.d(\JMP|pc2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JMP|pc2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \JMP|pc2[2] .is_wysiwyg = "true";
defparam \JMP|pc2[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_addr|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \mux_addr|$00000|auto_generated|result_node[0]~0_combout  = (\JMP|ctrlFetch~0_combout  & (\JMP|pc2 [2])) # (!\JMP|ctrlFetch~0_combout  & ((\IFU|pc [2])))

	.dataa(\JMP|pc2 [2]),
	.datab(\IFU|pc [2]),
	.datac(gnd),
	.datad(\JMP|ctrlFetch~0_combout ),
	.cin(gnd),
	.combout(\mux_addr|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_addr|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \mux_addr|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(vcc),
	.ena1(!\HALTCtrl|halt~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\mux_addr|$00000|auto_generated|result_node[9]~9_combout ,\mux_addr|$00000|auto_generated|result_node[8]~8_combout ,\mux_addr|$00000|auto_generated|result_node[7]~7_combout ,\mux_addr|$00000|auto_generated|result_node[6]~6_combout ,
\mux_addr|$00000|auto_generated|result_node[5]~5_combout ,\mux_addr|$00000|auto_generated|result_node[4]~4_combout ,\mux_addr|$00000|auto_generated|result_node[3]~3_combout ,\mux_addr|$00000|auto_generated|result_node[2]~2_combout ,
\mux_addr|$00000|auto_generated|result_node[1]~1_combout ,\mux_addr|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_kn81:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000047E;
// synopsys translate_on

cycloneive_lcell_comb \DECODER|curr_aluCtrl~0 (
// Equation(s):
// \DECODER|curr_aluCtrl~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & \ROM|altsyncram_component|auto_generated|q_a [1])

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|curr_aluCtrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|curr_aluCtrl~0 .lut_mask = 16'h8888;
defparam \DECODER|curr_aluCtrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr0~1 (
// Equation(s):
// \DECODER|WideOr0~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [6] & (\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [2] & !\ROM|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [6] & (((\ROM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DECODER|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr0~1 .lut_mask = 16'h3380;
defparam \DECODER|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DECODER|WideOr0~2 (
// Equation(s):
// \DECODER|WideOr0~2_combout  = (\DECODER|curr_aluCtrl~0_combout  & ((\DECODER|WideOr0~0_combout ) # ((\DECODER|WideOr0~1_combout  & !\ROM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\DECODER|curr_aluCtrl~0_combout ),
	.datab(\DECODER|WideOr0~0_combout ),
	.datac(\DECODER|WideOr0~1_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DECODER|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideOr0~2 .lut_mask = 16'h88A8;
defparam \DECODER|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|prev_rd~0 (
// Equation(s):
// \HALTCtrl|prev_rd~0_combout  = (\DECODER|WideOr0~2_combout  & (\ROM|altsyncram_component|auto_generated|q_a [7] & !\HALTCtrl|always0~7_combout ))

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\HALTCtrl|always0~7_combout ),
	.cin(gnd),
	.combout(\HALTCtrl|prev_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|prev_rd~0 .lut_mask = 16'h0088;
defparam \HALTCtrl|prev_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \HALTCtrl|prev_rd[0] (
	.clk(\clk~input_o ),
	.d(\HALTCtrl|prev_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HALTCtrl|prev_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HALTCtrl|prev_rd[0] .is_wysiwyg = "true";
defparam \HALTCtrl|prev_rd[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|prev_rd~1 (
// Equation(s):
// \HALTCtrl|prev_rd~1_combout  = (\DECODER|WideOr0~2_combout  & (\ROM|altsyncram_component|auto_generated|q_a [8] & !\HALTCtrl|always0~7_combout ))

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\HALTCtrl|always0~7_combout ),
	.cin(gnd),
	.combout(\HALTCtrl|prev_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|prev_rd~1 .lut_mask = 16'h0088;
defparam \HALTCtrl|prev_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \HALTCtrl|prev_rd[1] (
	.clk(\clk~input_o ),
	.d(\HALTCtrl|prev_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HALTCtrl|prev_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HALTCtrl|prev_rd[1] .is_wysiwyg = "true";
defparam \HALTCtrl|prev_rd[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~0 (
// Equation(s):
// \HALTCtrl|always0~0_combout  = (\DECODER|selA[1]~3_combout  & (\HALTCtrl|prev_rd [1] & (\DECODER|selA[0]~4_combout  $ (!\HALTCtrl|prev_rd [0])))) # (!\DECODER|selA[1]~3_combout  & (!\HALTCtrl|prev_rd [1] & (\DECODER|selA[0]~4_combout  $ 
// (!\HALTCtrl|prev_rd [0]))))

	.dataa(\DECODER|selA[1]~3_combout ),
	.datab(\DECODER|selA[0]~4_combout ),
	.datac(\HALTCtrl|prev_rd [0]),
	.datad(\HALTCtrl|prev_rd [1]),
	.cin(gnd),
	.combout(\HALTCtrl|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~0 .lut_mask = 16'h8241;
defparam \HALTCtrl|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|prev_rd~2 (
// Equation(s):
// \HALTCtrl|prev_rd~2_combout  = (\DECODER|WideOr0~2_combout  & (\ROM|altsyncram_component|auto_generated|q_a [9] & !\HALTCtrl|always0~7_combout ))

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\HALTCtrl|always0~7_combout ),
	.cin(gnd),
	.combout(\HALTCtrl|prev_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|prev_rd~2 .lut_mask = 16'h0088;
defparam \HALTCtrl|prev_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \HALTCtrl|prev_rd[2] (
	.clk(\clk~input_o ),
	.d(\HALTCtrl|prev_rd~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HALTCtrl|prev_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HALTCtrl|prev_rd[2] .is_wysiwyg = "true";
defparam \HALTCtrl|prev_rd[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|prev_rd~3 (
// Equation(s):
// \HALTCtrl|prev_rd~3_combout  = (\DECODER|WideOr0~2_combout  & (\ROM|altsyncram_component|auto_generated|q_a [10] & !\HALTCtrl|always0~7_combout ))

	.dataa(\DECODER|WideOr0~2_combout ),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\HALTCtrl|always0~7_combout ),
	.cin(gnd),
	.combout(\HALTCtrl|prev_rd~3_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|prev_rd~3 .lut_mask = 16'h0088;
defparam \HALTCtrl|prev_rd~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \HALTCtrl|prev_rd[3] (
	.clk(\clk~input_o ),
	.d(\HALTCtrl|prev_rd~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HALTCtrl|prev_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HALTCtrl|prev_rd[3] .is_wysiwyg = "true";
defparam \HALTCtrl|prev_rd[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~1 (
// Equation(s):
// \HALTCtrl|always0~1_combout  = (\DECODER|selA[3]~1_combout  & (\HALTCtrl|prev_rd [3] & (\DECODER|selA[2]~2_combout  $ (!\HALTCtrl|prev_rd [2])))) # (!\DECODER|selA[3]~1_combout  & (!\HALTCtrl|prev_rd [3] & (\DECODER|selA[2]~2_combout  $ 
// (!\HALTCtrl|prev_rd [2]))))

	.dataa(\DECODER|selA[3]~1_combout ),
	.datab(\DECODER|selA[2]~2_combout ),
	.datac(\HALTCtrl|prev_rd [2]),
	.datad(\HALTCtrl|prev_rd [3]),
	.cin(gnd),
	.combout(\HALTCtrl|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~1 .lut_mask = 16'h8241;
defparam \HALTCtrl|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|prev_rd~4 (
// Equation(s):
// \HALTCtrl|prev_rd~4_combout  = (\ROM|altsyncram_component|auto_generated|q_a [11] & (\DECODER|WideOr0~2_combout  & !\HALTCtrl|always0~7_combout ))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [11]),
	.datab(\DECODER|WideOr0~2_combout ),
	.datac(gnd),
	.datad(\HALTCtrl|always0~7_combout ),
	.cin(gnd),
	.combout(\HALTCtrl|prev_rd~4_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|prev_rd~4 .lut_mask = 16'h0088;
defparam \HALTCtrl|prev_rd~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \HALTCtrl|prev_rd[4] (
	.clk(\clk~input_o ),
	.d(\HALTCtrl|prev_rd~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HALTCtrl|prev_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HALTCtrl|prev_rd[4] .is_wysiwyg = "true";
defparam \HALTCtrl|prev_rd[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~2 (
// Equation(s):
// \HALTCtrl|always0~2_combout  = (!\DECODER|Decoder0~2_combout  & (\DECODER|selA[4]~0_combout  $ (!\HALTCtrl|prev_rd [4])))

	.dataa(\DECODER|selA[4]~0_combout ),
	.datab(\HALTCtrl|prev_rd [4]),
	.datac(gnd),
	.datad(\DECODER|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\HALTCtrl|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~2 .lut_mask = 16'h0099;
defparam \HALTCtrl|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~3 (
// Equation(s):
// \HALTCtrl|always0~3_combout  = (\HALTCtrl|always0~0_combout  & (\HALTCtrl|always0~1_combout  & \HALTCtrl|always0~2_combout ))

	.dataa(\HALTCtrl|always0~0_combout ),
	.datab(\HALTCtrl|always0~1_combout ),
	.datac(\HALTCtrl|always0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HALTCtrl|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~3 .lut_mask = 16'h8080;
defparam \HALTCtrl|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~4 (
// Equation(s):
// \HALTCtrl|always0~4_combout  = (\DECODER|selB[1]~3_combout  & (\HALTCtrl|prev_rd [1] & (\DECODER|selB[0]~4_combout  $ (!\HALTCtrl|prev_rd [0])))) # (!\DECODER|selB[1]~3_combout  & (!\HALTCtrl|prev_rd [1] & (\DECODER|selB[0]~4_combout  $ 
// (!\HALTCtrl|prev_rd [0]))))

	.dataa(\DECODER|selB[1]~3_combout ),
	.datab(\DECODER|selB[0]~4_combout ),
	.datac(\HALTCtrl|prev_rd [0]),
	.datad(\HALTCtrl|prev_rd [1]),
	.cin(gnd),
	.combout(\HALTCtrl|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~4 .lut_mask = 16'h8241;
defparam \HALTCtrl|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~5 (
// Equation(s):
// \HALTCtrl|always0~5_combout  = (\DECODER|selB[3]~1_combout  & (\HALTCtrl|prev_rd [3] & (\DECODER|selB[2]~2_combout  $ (!\HALTCtrl|prev_rd [2])))) # (!\DECODER|selB[3]~1_combout  & (!\HALTCtrl|prev_rd [3] & (\DECODER|selB[2]~2_combout  $ 
// (!\HALTCtrl|prev_rd [2]))))

	.dataa(\DECODER|selB[3]~1_combout ),
	.datab(\DECODER|selB[2]~2_combout ),
	.datac(\HALTCtrl|prev_rd [2]),
	.datad(\HALTCtrl|prev_rd [3]),
	.cin(gnd),
	.combout(\HALTCtrl|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~5 .lut_mask = 16'h8241;
defparam \HALTCtrl|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~6 (
// Equation(s):
// \HALTCtrl|always0~6_combout  = (\HALTCtrl|always0~4_combout  & (\HALTCtrl|always0~5_combout  & (\DECODER|selB[4]~0_combout  $ (!\HALTCtrl|prev_rd [4]))))

	.dataa(\HALTCtrl|always0~4_combout ),
	.datab(\HALTCtrl|always0~5_combout ),
	.datac(\DECODER|selB[4]~0_combout ),
	.datad(\HALTCtrl|prev_rd [4]),
	.cin(gnd),
	.combout(\HALTCtrl|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~6 .lut_mask = 16'h8008;
defparam \HALTCtrl|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|Equal0~0 (
// Equation(s):
// \HALTCtrl|Equal0~0_combout  = (!\HALTCtrl|prev_rd [1] & (!\HALTCtrl|prev_rd [2] & (!\HALTCtrl|prev_rd [3] & !\HALTCtrl|prev_rd [4])))

	.dataa(\HALTCtrl|prev_rd [1]),
	.datab(\HALTCtrl|prev_rd [2]),
	.datac(\HALTCtrl|prev_rd [3]),
	.datad(\HALTCtrl|prev_rd [4]),
	.cin(gnd),
	.combout(\HALTCtrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|Equal0~0 .lut_mask = 16'h0001;
defparam \HALTCtrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \HALTCtrl|always0~7 (
// Equation(s):
// \HALTCtrl|always0~7_combout  = (\HALTCtrl|prev_rd [0] & ((\HALTCtrl|always0~3_combout ) # ((\HALTCtrl|always0~6_combout )))) # (!\HALTCtrl|prev_rd [0] & (!\HALTCtrl|Equal0~0_combout  & ((\HALTCtrl|always0~3_combout ) # (\HALTCtrl|always0~6_combout ))))

	.dataa(\HALTCtrl|prev_rd [0]),
	.datab(\HALTCtrl|always0~3_combout ),
	.datac(\HALTCtrl|always0~6_combout ),
	.datad(\HALTCtrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\HALTCtrl|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \HALTCtrl|always0~7 .lut_mask = 16'hA8FC;
defparam \HALTCtrl|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \HALTCtrl|halt (
	.clk(\clk~input_o ),
	.d(\HALTCtrl|always0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HALTCtrl|halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HALTCtrl|halt .is_wysiwyg = "true";
defparam \HALTCtrl|halt .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~0 (
// Equation(s):
// \ALU|Equal8~0_combout  = (!\ALU|N~0_combout  & ((\LATCH_aluIn|imm_en_~q  & ((!\ALU|Selector33~13_combout ))) # (!\LATCH_aluIn|imm_en_~q  & (!\ALU|Selector1~14_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|Selector1~14_combout ),
	.datac(\ALU|Selector33~13_combout ),
	.datad(\ALU|N~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~0 .lut_mask = 16'h001B;
defparam \ALU|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~1 (
// Equation(s):
// \ALU|Equal8~1_combout  = (!\ALU|out[18]~74_combout  & (!\ALU|out[19]~96_combout  & (!\ALU|out[20]~113_combout  & !\ALU|out[23]~139_combout )))

	.dataa(\ALU|out[18]~74_combout ),
	.datab(\ALU|out[19]~96_combout ),
	.datac(\ALU|out[20]~113_combout ),
	.datad(\ALU|out[23]~139_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~1 .lut_mask = 16'h0001;
defparam \ALU|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~2 (
// Equation(s):
// \ALU|Equal8~2_combout  = (\ALU|Equal8~0_combout  & (\ALU|Equal8~1_combout  & (!\ALU|out[0]~151_combout  & !\ALU|out[17]~172_combout )))

	.dataa(\ALU|Equal8~0_combout ),
	.datab(\ALU|Equal8~1_combout ),
	.datac(\ALU|out[0]~151_combout ),
	.datad(\ALU|out[17]~172_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~2 .lut_mask = 16'h0008;
defparam \ALU|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~3 (
// Equation(s):
// \ALU|Equal8~3_combout  = (!\ALU|out[17]~43_combout  & (!\ALU|out[14]~199_combout  & (!\ALU|out[21]~627_combout  & !\ALU|out[21]~215_combout )))

	.dataa(\ALU|out[17]~43_combout ),
	.datab(\ALU|out[14]~199_combout ),
	.datac(\ALU|out[21]~627_combout ),
	.datad(\ALU|out[21]~215_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~3 .lut_mask = 16'h0001;
defparam \ALU|Equal8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~4 (
// Equation(s):
// \ALU|Equal8~4_combout  = (!\ALU|out[22]~236_combout  & (!\ALU|out[1]~237_combout  & !\ALU|out[3]~259_combout ))

	.dataa(gnd),
	.datab(\ALU|out[22]~236_combout ),
	.datac(\ALU|out[1]~237_combout ),
	.datad(\ALU|out[3]~259_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~4 .lut_mask = 16'h0003;
defparam \ALU|Equal8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~5 (
// Equation(s):
// \ALU|Equal8~5_combout  = (!\ALU|out[16]~261_combout  & (!\ALU|out[24]~289_combout  & !\ALU|out[27]~307_combout ))

	.dataa(gnd),
	.datab(\ALU|out[16]~261_combout ),
	.datac(\ALU|out[24]~289_combout ),
	.datad(\ALU|out[27]~307_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~5 .lut_mask = 16'h0003;
defparam \ALU|Equal8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~6 (
// Equation(s):
// \ALU|Equal8~6_combout  = (!\ALU|out[15]~319_combout  & (!\ALU|out[9]~330_combout  & ((\LATCH_aluIn|imm_en_~q ) # (!\ALU|out[9]~317_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[9]~317_combout ),
	.datac(\ALU|out[15]~319_combout ),
	.datad(\ALU|out[9]~330_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~6 .lut_mask = 16'h000B;
defparam \ALU|Equal8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~7 (
// Equation(s):
// \ALU|Equal8~7_combout  = (\ALU|Equal8~3_combout  & (\ALU|Equal8~4_combout  & (\ALU|Equal8~5_combout  & \ALU|Equal8~6_combout )))

	.dataa(\ALU|Equal8~3_combout ),
	.datab(\ALU|Equal8~4_combout ),
	.datac(\ALU|Equal8~5_combout ),
	.datad(\ALU|Equal8~6_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~7 .lut_mask = 16'h8000;
defparam \ALU|Equal8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~8 (
// Equation(s):
// \ALU|Equal8~8_combout  = (!\ALU|out[8]~347_combout  & (!\ALU|out[10]~366_combout  & (!\ALU|out[11]~385_combout  & !\ALU|out[13]~408_combout )))

	.dataa(\ALU|out[8]~347_combout ),
	.datab(\ALU|out[10]~366_combout ),
	.datac(\ALU|out[11]~385_combout ),
	.datad(\ALU|out[13]~408_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~8 .lut_mask = 16'h0001;
defparam \ALU|Equal8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~9 (
// Equation(s):
// \ALU|Equal8~9_combout  = (!\ALU|out[6]~427_combout  & !\ALU|out[5]~445_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU|out[6]~427_combout ),
	.datad(\ALU|out[5]~445_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~9 .lut_mask = 16'h000F;
defparam \ALU|Equal8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~10 (
// Equation(s):
// \ALU|Equal8~10_combout  = (\ALU|Equal8~8_combout  & (\ALU|Equal8~9_combout  & (!\ALU|out[12]~469_combout  & !\ALU|out[7]~487_combout )))

	.dataa(\ALU|Equal8~8_combout ),
	.datab(\ALU|Equal8~9_combout ),
	.datac(\ALU|out[12]~469_combout ),
	.datad(\ALU|out[7]~487_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~10 .lut_mask = 16'h0008;
defparam \ALU|Equal8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~11 (
// Equation(s):
// \ALU|Equal8~11_combout  = (!\ALU|out[4]~506_combout  & (!\ALU|out[2]~525_combout  & (!\ALU|out[25]~547_combout  & !\ALU|out[28]~567_combout )))

	.dataa(\ALU|out[4]~506_combout ),
	.datab(\ALU|out[2]~525_combout ),
	.datac(\ALU|out[25]~547_combout ),
	.datad(\ALU|out[28]~567_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~11 .lut_mask = 16'h0001;
defparam \ALU|Equal8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~12 (
// Equation(s):
// \ALU|Equal8~12_combout  = (\ALU|Equal8~11_combout  & (!\ALU|out[26]~584_combout  & !\ALU|out[29]~604_combout ))

	.dataa(\ALU|Equal8~11_combout ),
	.datab(gnd),
	.datac(\ALU|out[26]~584_combout ),
	.datad(\ALU|out[29]~604_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~12 .lut_mask = 16'h000A;
defparam \ALU|Equal8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|Equal8~13 (
// Equation(s):
// \ALU|Equal8~13_combout  = (\ALU|Equal8~2_combout  & (\ALU|Equal8~7_combout  & (\ALU|Equal8~10_combout  & \ALU|Equal8~12_combout )))

	.dataa(\ALU|Equal8~2_combout ),
	.datab(\ALU|Equal8~7_combout ),
	.datac(\ALU|Equal8~10_combout ),
	.datad(\ALU|Equal8~12_combout ),
	.cin(gnd),
	.combout(\ALU|Equal8~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal8~13 .lut_mask = 16'h8000;
defparam \ALU|Equal8~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \enwr~input (
	.i(enwr),
	.ibar(gnd),
	.o(\enwr~input_o ));
// synopsys translate_off
defparam \enwr~input .bus_hold = "false";
defparam \enwr~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \inclock~input (
	.i(inclock),
	.ibar(gnd),
	.o(\inclock~input_o ));
// synopsys translate_off
defparam \inclock~input .bus_hold = "false";
defparam \inclock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \data[31]~input0 (
	.i(data[31]),
	.ibar(gnd),
	.o(\data[31]~input1 ));
// synopsys translate_off
defparam \data[31]~input0 .bus_hold = "false";
defparam \data[31]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[0]~input0 (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input1 ));
// synopsys translate_off
defparam \address[0]~input0 .bus_hold = "false";
defparam \address[0]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[1]~input0 (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input1 ));
// synopsys translate_off
defparam \address[1]~input0 .bus_hold = "false";
defparam \address[1]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[2]~input0 (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input1 ));
// synopsys translate_off
defparam \address[2]~input0 .bus_hold = "false";
defparam \address[2]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[3]~input0 (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input1 ));
// synopsys translate_off
defparam \address[3]~input0 .bus_hold = "false";
defparam \address[3]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[4]~input0 (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input1 ));
// synopsys translate_off
defparam \address[4]~input0 .bus_hold = "false";
defparam \address[4]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[5]~input0 (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input1 ));
// synopsys translate_off
defparam \address[5]~input0 .bus_hold = "false";
defparam \address[5]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[6]~input0 (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input1 ));
// synopsys translate_off
defparam \address[6]~input0 .bus_hold = "false";
defparam \address[6]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \address[7]~input0 (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input1 ));
// synopsys translate_off
defparam \address[7]~input0 .bus_hold = "false";
defparam \address[7]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[31]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[30]~input0 (
	.i(data[30]),
	.ibar(gnd),
	.o(\data[30]~input1 ));
// synopsys translate_off
defparam \data[30]~input0 .bus_hold = "false";
defparam \data[30]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[30]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[29]~input0 (
	.i(data[29]),
	.ibar(gnd),
	.o(\data[29]~input1 ));
// synopsys translate_off
defparam \data[29]~input0 .bus_hold = "false";
defparam \data[29]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[29]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[28]~input0 (
	.i(data[28]),
	.ibar(gnd),
	.o(\data[28]~input1 ));
// synopsys translate_off
defparam \data[28]~input0 .bus_hold = "false";
defparam \data[28]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[28]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[27]~input0 (
	.i(data[27]),
	.ibar(gnd),
	.o(\data[27]~input1 ));
// synopsys translate_off
defparam \data[27]~input0 .bus_hold = "false";
defparam \data[27]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[27]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[26]~input0 (
	.i(data[26]),
	.ibar(gnd),
	.o(\data[26]~input1 ));
// synopsys translate_off
defparam \data[26]~input0 .bus_hold = "false";
defparam \data[26]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[26]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[25]~input0 (
	.i(data[25]),
	.ibar(gnd),
	.o(\data[25]~input1 ));
// synopsys translate_off
defparam \data[25]~input0 .bus_hold = "false";
defparam \data[25]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[25]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[24]~input0 (
	.i(data[24]),
	.ibar(gnd),
	.o(\data[24]~input1 ));
// synopsys translate_off
defparam \data[24]~input0 .bus_hold = "false";
defparam \data[24]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[24]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[23]~input0 (
	.i(data[23]),
	.ibar(gnd),
	.o(\data[23]~input1 ));
// synopsys translate_off
defparam \data[23]~input0 .bus_hold = "false";
defparam \data[23]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[23]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[22]~input0 (
	.i(data[22]),
	.ibar(gnd),
	.o(\data[22]~input1 ));
// synopsys translate_off
defparam \data[22]~input0 .bus_hold = "false";
defparam \data[22]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[22]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[21]~input0 (
	.i(data[21]),
	.ibar(gnd),
	.o(\data[21]~input1 ));
// synopsys translate_off
defparam \data[21]~input0 .bus_hold = "false";
defparam \data[21]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[21]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[20]~input0 (
	.i(data[20]),
	.ibar(gnd),
	.o(\data[20]~input1 ));
// synopsys translate_off
defparam \data[20]~input0 .bus_hold = "false";
defparam \data[20]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[20]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[19]~input0 (
	.i(data[19]),
	.ibar(gnd),
	.o(\data[19]~input1 ));
// synopsys translate_off
defparam \data[19]~input0 .bus_hold = "false";
defparam \data[19]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[19]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[18]~input0 (
	.i(data[18]),
	.ibar(gnd),
	.o(\data[18]~input1 ));
// synopsys translate_off
defparam \data[18]~input0 .bus_hold = "false";
defparam \data[18]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[18]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[17]~input0 (
	.i(data[17]),
	.ibar(gnd),
	.o(\data[17]~input1 ));
// synopsys translate_off
defparam \data[17]~input0 .bus_hold = "false";
defparam \data[17]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[17]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[16]~input0 (
	.i(data[16]),
	.ibar(gnd),
	.o(\data[16]~input1 ));
// synopsys translate_off
defparam \data[16]~input0 .bus_hold = "false";
defparam \data[16]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[16]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[15]~input0 (
	.i(data[15]),
	.ibar(gnd),
	.o(\data[15]~input1 ));
// synopsys translate_off
defparam \data[15]~input0 .bus_hold = "false";
defparam \data[15]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[14]~input0 (
	.i(data[14]),
	.ibar(gnd),
	.o(\data[14]~input1 ));
// synopsys translate_off
defparam \data[14]~input0 .bus_hold = "false";
defparam \data[14]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[13]~input0 (
	.i(data[13]),
	.ibar(gnd),
	.o(\data[13]~input1 ));
// synopsys translate_off
defparam \data[13]~input0 .bus_hold = "false";
defparam \data[13]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[12]~input0 (
	.i(data[12]),
	.ibar(gnd),
	.o(\data[12]~input1 ));
// synopsys translate_off
defparam \data[12]~input0 .bus_hold = "false";
defparam \data[12]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[11]~input0 (
	.i(data[11]),
	.ibar(gnd),
	.o(\data[11]~input1 ));
// synopsys translate_off
defparam \data[11]~input0 .bus_hold = "false";
defparam \data[11]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[10]~input0 (
	.i(data[10]),
	.ibar(gnd),
	.o(\data[10]~input1 ));
// synopsys translate_off
defparam \data[10]~input0 .bus_hold = "false";
defparam \data[10]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[9]~input0 (
	.i(data[9]),
	.ibar(gnd),
	.o(\data[9]~input1 ));
// synopsys translate_off
defparam \data[9]~input0 .bus_hold = "false";
defparam \data[9]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[8]~input0 (
	.i(data[8]),
	.ibar(gnd),
	.o(\data[8]~input1 ));
// synopsys translate_off
defparam \data[8]~input0 .bus_hold = "false";
defparam \data[8]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[7]~input0 (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input1 ));
// synopsys translate_off
defparam \data[7]~input0 .bus_hold = "false";
defparam \data[7]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[6]~input0 (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input1 ));
// synopsys translate_off
defparam \data[6]~input0 .bus_hold = "false";
defparam \data[6]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[5]~input0 (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input1 ));
// synopsys translate_off
defparam \data[5]~input0 .bus_hold = "false";
defparam \data[5]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[4]~input0 (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input1 ));
// synopsys translate_off
defparam \data[4]~input0 .bus_hold = "false";
defparam \data[4]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[3]~input0 (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input1 ));
// synopsys translate_off
defparam \data[3]~input0 .bus_hold = "false";
defparam \data[3]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[2]~input0 (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input1 ));
// synopsys translate_off
defparam \data[2]~input0 .bus_hold = "false";
defparam \data[2]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[1]~input0 (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input1 ));
// synopsys translate_off
defparam \data[1]~input0 .bus_hold = "false";
defparam \data[1]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \data[0]~input0 (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input1 ));
// synopsys translate_off
defparam \data[0]~input0 .bus_hold = "false";
defparam \data[0]~input0 .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~input_o ),
	.clk1(\inclock~input_o ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input1 }),
	.portaaddr({\address[7]~input1 ,\address[6]~input1 ,\address[5]~input1 ,\address[4]~input1 ,\address[3]~input1 ,\address[2]~input1 ,\address[1]~input1 ,\address[0]~input1 }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

assign halt = \halt~output_o ;

assign selOutDec[5] = \selOutDec[5]~output0_o ;

assign selOutDec[4] = \selOutDec[4]~output0_o ;

assign selOutDec[3] = \selOutDec[3]~output0_o ;

assign selOutDec[2] = \selOutDec[2]~output0_o ;

assign selOutDec[1] = \selOutDec[1]~output0_o ;

assign selOutDec[0] = \selOutDec[0]~output0_o ;

assign ctrl_fetch = \ctrl_fetch~output_o ;

assign selADec[5] = \selADec[5]~output0_o ;

assign selADec[4] = \selADec[4]~output0_o ;

assign selADec[3] = \selADec[3]~output0_o ;

assign selADec[2] = \selADec[2]~output0_o ;

assign selADec[1] = \selADec[1]~output0_o ;

assign selADec[0] = \selADec[0]~output0_o ;

assign selBDec[4] = \selBDec[4]~output0_o ;

assign selBDec[3] = \selBDec[3]~output0_o ;

assign selBDec[2] = \selBDec[2]~output0_o ;

assign selBDec[1] = \selBDec[1]~output0_o ;

assign selBDec[0] = \selBDec[0]~output0_o ;

assign busC[31] = \busC[31]~output0_o ;

assign busC[30] = \busC[30]~output0_o ;

assign busC[29] = \busC[29]~output0_o ;

assign busC[28] = \busC[28]~output0_o ;

assign busC[27] = \busC[27]~output0_o ;

assign busC[26] = \busC[26]~output0_o ;

assign busC[25] = \busC[25]~output0_o ;

assign busC[24] = \busC[24]~output0_o ;

assign busC[23] = \busC[23]~output0_o ;

assign busC[22] = \busC[22]~output0_o ;

assign busC[21] = \busC[21]~output0_o ;

assign busC[20] = \busC[20]~output0_o ;

assign busC[19] = \busC[19]~output0_o ;

assign busC[18] = \busC[18]~output0_o ;

assign busC[17] = \busC[17]~output0_o ;

assign busC[16] = \busC[16]~output0_o ;

assign busC[15] = \busC[15]~output0_o ;

assign busC[14] = \busC[14]~output0_o ;

assign busC[13] = \busC[13]~output0_o ;

assign busC[12] = \busC[12]~output0_o ;

assign busC[11] = \busC[11]~output0_o ;

assign busC[10] = \busC[10]~output0_o ;

assign busC[9] = \busC[9]~output0_o ;

assign busC[8] = \busC[8]~output0_o ;

assign busC[7] = \busC[7]~output0_o ;

assign busC[6] = \busC[6]~output0_o ;

assign busC[5] = \busC[5]~output0_o ;

assign busC[4] = \busC[4]~output0_o ;

assign busC[3] = \busC[3]~output0_o ;

assign busC[2] = \busC[2]~output0_o ;

assign busC[1] = \busC[1]~output0_o ;

assign busC[0] = \busC[0]~output0_o ;

assign Alu_imm_en = \Alu_imm_en~output_o ;

assign imm[31] = \imm[31]~output0_o ;

assign imm[30] = \imm[30]~output0_o ;

assign imm[29] = \imm[29]~output0_o ;

assign imm[28] = \imm[28]~output0_o ;

assign imm[27] = \imm[27]~output0_o ;

assign imm[26] = \imm[26]~output0_o ;

assign imm[25] = \imm[25]~output0_o ;

assign imm[24] = \imm[24]~output0_o ;

assign imm[23] = \imm[23]~output0_o ;

assign imm[22] = \imm[22]~output0_o ;

assign imm[21] = \imm[21]~output0_o ;

assign imm[20] = \imm[20]~output0_o ;

assign imm[19] = \imm[19]~output0_o ;

assign imm[18] = \imm[18]~output0_o ;

assign imm[17] = \imm[17]~output0_o ;

assign imm[16] = \imm[16]~output0_o ;

assign imm[15] = \imm[15]~output0_o ;

assign imm[14] = \imm[14]~output0_o ;

assign imm[13] = \imm[13]~output0_o ;

assign imm[12] = \imm[12]~output0_o ;

assign imm[11] = \imm[11]~output0_o ;

assign imm[10] = \imm[10]~output0_o ;

assign imm[9] = \imm[9]~output0_o ;

assign imm[8] = \imm[8]~output0_o ;

assign imm[7] = \imm[7]~output0_o ;

assign imm[6] = \imm[6]~output0_o ;

assign imm[5] = \imm[5]~output0_o ;

assign imm[4] = \imm[4]~output0_o ;

assign imm[3] = \imm[3]~output0_o ;

assign imm[2] = \imm[2]~output0_o ;

assign imm[1] = \imm[1]~output0_o ;

assign imm[0] = \imm[0]~output0_o ;

assign PC[31] = \PC[31]~output0_o ;

assign PC[30] = \PC[30]~output0_o ;

assign PC[29] = \PC[29]~output0_o ;

assign PC[28] = \PC[28]~output0_o ;

assign PC[27] = \PC[27]~output0_o ;

assign PC[26] = \PC[26]~output0_o ;

assign PC[25] = \PC[25]~output0_o ;

assign PC[24] = \PC[24]~output0_o ;

assign PC[23] = \PC[23]~output0_o ;

assign PC[22] = \PC[22]~output0_o ;

assign PC[21] = \PC[21]~output0_o ;

assign PC[20] = \PC[20]~output0_o ;

assign PC[19] = \PC[19]~output0_o ;

assign PC[18] = \PC[18]~output0_o ;

assign PC[17] = \PC[17]~output0_o ;

assign PC[16] = \PC[16]~output0_o ;

assign PC[15] = \PC[15]~output0_o ;

assign PC[14] = \PC[14]~output0_o ;

assign PC[13] = \PC[13]~output0_o ;

assign PC[12] = \PC[12]~output0_o ;

assign PC[11] = \PC[11]~output0_o ;

assign PC[10] = \PC[10]~output0_o ;

assign PC[9] = \PC[9]~output0_o ;

assign PC[8] = \PC[8]~output0_o ;

assign PC[7] = \PC[7]~output0_o ;

assign PC[6] = \PC[6]~output0_o ;

assign PC[5] = \PC[5]~output0_o ;

assign PC[4] = \PC[4]~output0_o ;

assign PC[3] = \PC[3]~output0_o ;

assign PC[2] = \PC[2]~output0_o ;

assign PC[1] = \PC[1]~output0_o ;

assign PC[0] = \PC[0]~output0_o ;

assign selOut[5] = \selOut[5]~output0_o ;

assign selOut[4] = \selOut[4]~output0_o ;

assign selOut[3] = \selOut[3]~output0_o ;

assign selOut[2] = \selOut[2]~output0_o ;

assign selOut[1] = \selOut[1]~output0_o ;

assign selOut[0] = \selOut[0]~output0_o ;

assign selA[5] = \selA[5]~output0_o ;

assign selA[4] = \selA[4]~output0_o ;

assign selA[3] = \selA[3]~output0_o ;

assign selA[2] = \selA[2]~output0_o ;

assign selA[1] = \selA[1]~output0_o ;

assign selA[0] = \selA[0]~output0_o ;

assign selB[4] = \selB[4]~output0_o ;

assign selB[3] = \selB[3]~output0_o ;

assign selB[2] = \selB[2]~output0_o ;

assign selB[1] = \selB[1]~output0_o ;

assign selB[0] = \selB[0]~output0_o ;

assign AluZ = \AluZ~output_o ;

assign Alu_BusA[31] = \Alu_BusA[31]~output0_o ;

assign Alu_BusA[30] = \Alu_BusA[30]~output0_o ;

assign Alu_BusA[29] = \Alu_BusA[29]~output0_o ;

assign Alu_BusA[28] = \Alu_BusA[28]~output0_o ;

assign Alu_BusA[27] = \Alu_BusA[27]~output0_o ;

assign Alu_BusA[26] = \Alu_BusA[26]~output0_o ;

assign Alu_BusA[25] = \Alu_BusA[25]~output0_o ;

assign Alu_BusA[24] = \Alu_BusA[24]~output0_o ;

assign Alu_BusA[23] = \Alu_BusA[23]~output0_o ;

assign Alu_BusA[22] = \Alu_BusA[22]~output0_o ;

assign Alu_BusA[21] = \Alu_BusA[21]~output0_o ;

assign Alu_BusA[20] = \Alu_BusA[20]~output0_o ;

assign Alu_BusA[19] = \Alu_BusA[19]~output0_o ;

assign Alu_BusA[18] = \Alu_BusA[18]~output0_o ;

assign Alu_BusA[17] = \Alu_BusA[17]~output0_o ;

assign Alu_BusA[16] = \Alu_BusA[16]~output0_o ;

assign Alu_BusA[15] = \Alu_BusA[15]~output0_o ;

assign Alu_BusA[14] = \Alu_BusA[14]~output0_o ;

assign Alu_BusA[13] = \Alu_BusA[13]~output0_o ;

assign Alu_BusA[12] = \Alu_BusA[12]~output0_o ;

assign Alu_BusA[11] = \Alu_BusA[11]~output0_o ;

assign Alu_BusA[10] = \Alu_BusA[10]~output0_o ;

assign Alu_BusA[9] = \Alu_BusA[9]~output0_o ;

assign Alu_BusA[8] = \Alu_BusA[8]~output0_o ;

assign Alu_BusA[7] = \Alu_BusA[7]~output0_o ;

assign Alu_BusA[6] = \Alu_BusA[6]~output0_o ;

assign Alu_BusA[5] = \Alu_BusA[5]~output0_o ;

assign Alu_BusA[4] = \Alu_BusA[4]~output0_o ;

assign Alu_BusA[3] = \Alu_BusA[3]~output0_o ;

assign Alu_BusA[2] = \Alu_BusA[2]~output0_o ;

assign Alu_BusA[1] = \Alu_BusA[1]~output0_o ;

assign Alu_BusA[0] = \Alu_BusA[0]~output0_o ;

assign Alu_BusB[31] = \Alu_BusB[31]~output0_o ;

assign Alu_BusB[30] = \Alu_BusB[30]~output0_o ;

assign Alu_BusB[29] = \Alu_BusB[29]~output0_o ;

assign Alu_BusB[28] = \Alu_BusB[28]~output0_o ;

assign Alu_BusB[27] = \Alu_BusB[27]~output0_o ;

assign Alu_BusB[26] = \Alu_BusB[26]~output0_o ;

assign Alu_BusB[25] = \Alu_BusB[25]~output0_o ;

assign Alu_BusB[24] = \Alu_BusB[24]~output0_o ;

assign Alu_BusB[23] = \Alu_BusB[23]~output0_o ;

assign Alu_BusB[22] = \Alu_BusB[22]~output0_o ;

assign Alu_BusB[21] = \Alu_BusB[21]~output0_o ;

assign Alu_BusB[20] = \Alu_BusB[20]~output0_o ;

assign Alu_BusB[19] = \Alu_BusB[19]~output0_o ;

assign Alu_BusB[18] = \Alu_BusB[18]~output0_o ;

assign Alu_BusB[17] = \Alu_BusB[17]~output0_o ;

assign Alu_BusB[16] = \Alu_BusB[16]~output0_o ;

assign Alu_BusB[15] = \Alu_BusB[15]~output0_o ;

assign Alu_BusB[14] = \Alu_BusB[14]~output0_o ;

assign Alu_BusB[13] = \Alu_BusB[13]~output0_o ;

assign Alu_BusB[12] = \Alu_BusB[12]~output0_o ;

assign Alu_BusB[11] = \Alu_BusB[11]~output0_o ;

assign Alu_BusB[10] = \Alu_BusB[10]~output0_o ;

assign Alu_BusB[9] = \Alu_BusB[9]~output0_o ;

assign Alu_BusB[8] = \Alu_BusB[8]~output0_o ;

assign Alu_BusB[7] = \Alu_BusB[7]~output0_o ;

assign Alu_BusB[6] = \Alu_BusB[6]~output0_o ;

assign Alu_BusB[5] = \Alu_BusB[5]~output0_o ;

assign Alu_BusB[4] = \Alu_BusB[4]~output0_o ;

assign Alu_BusB[3] = \Alu_BusB[3]~output0_o ;

assign Alu_BusB[2] = \Alu_BusB[2]~output0_o ;

assign Alu_BusB[1] = \Alu_BusB[1]~output0_o ;

assign Alu_BusB[0] = \Alu_BusB[0]~output0_o ;

assign Alu_BusC[31] = \Alu_BusC[31]~output0_o ;

assign Alu_BusC[30] = \Alu_BusC[30]~output0_o ;

assign Alu_BusC[29] = \Alu_BusC[29]~output0_o ;

assign Alu_BusC[28] = \Alu_BusC[28]~output0_o ;

assign Alu_BusC[27] = \Alu_BusC[27]~output0_o ;

assign Alu_BusC[26] = \Alu_BusC[26]~output0_o ;

assign Alu_BusC[25] = \Alu_BusC[25]~output0_o ;

assign Alu_BusC[24] = \Alu_BusC[24]~output0_o ;

assign Alu_BusC[23] = \Alu_BusC[23]~output0_o ;

assign Alu_BusC[22] = \Alu_BusC[22]~output0_o ;

assign Alu_BusC[21] = \Alu_BusC[21]~output0_o ;

assign Alu_BusC[20] = \Alu_BusC[20]~output0_o ;

assign Alu_BusC[19] = \Alu_BusC[19]~output0_o ;

assign Alu_BusC[18] = \Alu_BusC[18]~output0_o ;

assign Alu_BusC[17] = \Alu_BusC[17]~output0_o ;

assign Alu_BusC[16] = \Alu_BusC[16]~output0_o ;

assign Alu_BusC[15] = \Alu_BusC[15]~output0_o ;

assign Alu_BusC[14] = \Alu_BusC[14]~output0_o ;

assign Alu_BusC[13] = \Alu_BusC[13]~output0_o ;

assign Alu_BusC[12] = \Alu_BusC[12]~output0_o ;

assign Alu_BusC[11] = \Alu_BusC[11]~output0_o ;

assign Alu_BusC[10] = \Alu_BusC[10]~output0_o ;

assign Alu_BusC[9] = \Alu_BusC[9]~output0_o ;

assign Alu_BusC[8] = \Alu_BusC[8]~output0_o ;

assign Alu_BusC[7] = \Alu_BusC[7]~output0_o ;

assign Alu_BusC[6] = \Alu_BusC[6]~output0_o ;

assign Alu_BusC[5] = \Alu_BusC[5]~output0_o ;

assign Alu_BusC[4] = \Alu_BusC[4]~output0_o ;

assign Alu_BusC[3] = \Alu_BusC[3]~output0_o ;

assign Alu_BusC[2] = \Alu_BusC[2]~output0_o ;

assign Alu_BusC[1] = \Alu_BusC[1]~output0_o ;

assign Alu_BusC[0] = \Alu_BusC[0]~output0_o ;

assign Alu_ctrl[9] = \Alu_ctrl[9]~output0_o ;

assign Alu_ctrl[8] = \Alu_ctrl[8]~output0_o ;

assign Alu_ctrl[7] = \Alu_ctrl[7]~output0_o ;

assign Alu_ctrl[6] = \Alu_ctrl[6]~output0_o ;

assign Alu_ctrl[5] = \Alu_ctrl[5]~output0_o ;

assign Alu_ctrl[4] = \Alu_ctrl[4]~output0_o ;

assign Alu_ctrl[3] = \Alu_ctrl[3]~output0_o ;

assign Alu_ctrl[2] = \Alu_ctrl[2]~output0_o ;

assign Alu_ctrl[1] = \Alu_ctrl[1]~output0_o ;

assign Alu_ctrl[0] = \Alu_ctrl[0]~output0_o ;

assign Alu_imm[31] = \Alu_imm[31]~output0_o ;

assign Alu_imm[30] = \Alu_imm[30]~output0_o ;

assign Alu_imm[29] = \Alu_imm[29]~output0_o ;

assign Alu_imm[28] = \Alu_imm[28]~output0_o ;

assign Alu_imm[27] = \Alu_imm[27]~output0_o ;

assign Alu_imm[26] = \Alu_imm[26]~output0_o ;

assign Alu_imm[25] = \Alu_imm[25]~output0_o ;

assign Alu_imm[24] = \Alu_imm[24]~output0_o ;

assign Alu_imm[23] = \Alu_imm[23]~output0_o ;

assign Alu_imm[22] = \Alu_imm[22]~output0_o ;

assign Alu_imm[21] = \Alu_imm[21]~output0_o ;

assign Alu_imm[20] = \Alu_imm[20]~output0_o ;

assign Alu_imm[19] = \Alu_imm[19]~output0_o ;

assign Alu_imm[18] = \Alu_imm[18]~output0_o ;

assign Alu_imm[17] = \Alu_imm[17]~output0_o ;

assign Alu_imm[16] = \Alu_imm[16]~output0_o ;

assign Alu_imm[15] = \Alu_imm[15]~output0_o ;

assign Alu_imm[14] = \Alu_imm[14]~output0_o ;

assign Alu_imm[13] = \Alu_imm[13]~output0_o ;

assign Alu_imm[12] = \Alu_imm[12]~output0_o ;

assign Alu_imm[11] = \Alu_imm[11]~output0_o ;

assign Alu_imm[10] = \Alu_imm[10]~output0_o ;

assign Alu_imm[9] = \Alu_imm[9]~output0_o ;

assign Alu_imm[8] = \Alu_imm[8]~output0_o ;

assign Alu_imm[7] = \Alu_imm[7]~output0_o ;

assign Alu_imm[6] = \Alu_imm[6]~output0_o ;

assign Alu_imm[5] = \Alu_imm[5]~output0_o ;

assign Alu_imm[4] = \Alu_imm[4]~output0_o ;

assign Alu_imm[3] = \Alu_imm[3]~output0_o ;

assign Alu_imm[2] = \Alu_imm[2]~output0_o ;

assign Alu_imm[1] = \Alu_imm[1]~output0_o ;

assign Alu_imm[0] = \Alu_imm[0]~output0_o ;

assign busA[31] = \busA[31]~output0_o ;

assign busA[30] = \busA[30]~output0_o ;

assign busA[29] = \busA[29]~output0_o ;

assign busA[28] = \busA[28]~output0_o ;

assign busA[27] = \busA[27]~output0_o ;

assign busA[26] = \busA[26]~output0_o ;

assign busA[25] = \busA[25]~output0_o ;

assign busA[24] = \busA[24]~output0_o ;

assign busA[23] = \busA[23]~output0_o ;

assign busA[22] = \busA[22]~output0_o ;

assign busA[21] = \busA[21]~output0_o ;

assign busA[20] = \busA[20]~output0_o ;

assign busA[19] = \busA[19]~output0_o ;

assign busA[18] = \busA[18]~output0_o ;

assign busA[17] = \busA[17]~output0_o ;

assign busA[16] = \busA[16]~output0_o ;

assign busA[15] = \busA[15]~output0_o ;

assign busA[14] = \busA[14]~output0_o ;

assign busA[13] = \busA[13]~output0_o ;

assign busA[12] = \busA[12]~output0_o ;

assign busA[11] = \busA[11]~output0_o ;

assign busA[10] = \busA[10]~output0_o ;

assign busA[9] = \busA[9]~output0_o ;

assign busA[8] = \busA[8]~output0_o ;

assign busA[7] = \busA[7]~output0_o ;

assign busA[6] = \busA[6]~output0_o ;

assign busA[5] = \busA[5]~output0_o ;

assign busA[4] = \busA[4]~output0_o ;

assign busA[3] = \busA[3]~output0_o ;

assign busA[2] = \busA[2]~output0_o ;

assign busA[1] = \busA[1]~output0_o ;

assign busA[0] = \busA[0]~output0_o ;

assign busB[31] = \busB[31]~output0_o ;

assign busB[30] = \busB[30]~output0_o ;

assign busB[29] = \busB[29]~output0_o ;

assign busB[28] = \busB[28]~output0_o ;

assign busB[27] = \busB[27]~output0_o ;

assign busB[26] = \busB[26]~output0_o ;

assign busB[25] = \busB[25]~output0_o ;

assign busB[24] = \busB[24]~output0_o ;

assign busB[23] = \busB[23]~output0_o ;

assign busB[22] = \busB[22]~output0_o ;

assign busB[21] = \busB[21]~output0_o ;

assign busB[20] = \busB[20]~output0_o ;

assign busB[19] = \busB[19]~output0_o ;

assign busB[18] = \busB[18]~output0_o ;

assign busB[17] = \busB[17]~output0_o ;

assign busB[16] = \busB[16]~output0_o ;

assign busB[15] = \busB[15]~output0_o ;

assign busB[14] = \busB[14]~output0_o ;

assign busB[13] = \busB[13]~output0_o ;

assign busB[12] = \busB[12]~output0_o ;

assign busB[11] = \busB[11]~output0_o ;

assign busB[10] = \busB[10]~output0_o ;

assign busB[9] = \busB[9]~output0_o ;

assign busB[8] = \busB[8]~output0_o ;

assign busB[7] = \busB[7]~output0_o ;

assign busB[6] = \busB[6]~output0_o ;

assign busB[5] = \busB[5]~output0_o ;

assign busB[4] = \busB[4]~output0_o ;

assign busB[3] = \busB[3]~output0_o ;

assign busB[2] = \busB[2]~output0_o ;

assign busB[1] = \busB[1]~output0_o ;

assign busB[0] = \busB[0]~output0_o ;

assign instruction[31] = \instruction[31]~output0_o ;

assign instruction[30] = \instruction[30]~output0_o ;

assign instruction[29] = \instruction[29]~output0_o ;

assign instruction[28] = \instruction[28]~output0_o ;

assign instruction[27] = \instruction[27]~output0_o ;

assign instruction[26] = \instruction[26]~output0_o ;

assign instruction[25] = \instruction[25]~output0_o ;

assign instruction[24] = \instruction[24]~output0_o ;

assign instruction[23] = \instruction[23]~output0_o ;

assign instruction[22] = \instruction[22]~output0_o ;

assign instruction[21] = \instruction[21]~output0_o ;

assign instruction[20] = \instruction[20]~output0_o ;

assign instruction[19] = \instruction[19]~output0_o ;

assign instruction[18] = \instruction[18]~output0_o ;

assign instruction[17] = \instruction[17]~output0_o ;

assign instruction[16] = \instruction[16]~output0_o ;

assign instruction[15] = \instruction[15]~output0_o ;

assign instruction[14] = \instruction[14]~output0_o ;

assign instruction[13] = \instruction[13]~output0_o ;

assign instruction[12] = \instruction[12]~output0_o ;

assign instruction[11] = \instruction[11]~output0_o ;

assign instruction[10] = \instruction[10]~output0_o ;

assign instruction[9] = \instruction[9]~output0_o ;

assign instruction[8] = \instruction[8]~output0_o ;

assign instruction[7] = \instruction[7]~output0_o ;

assign instruction[6] = \instruction[6]~output0_o ;

assign instruction[5] = \instruction[5]~output0_o ;

assign instruction[4] = \instruction[4]~output0_o ;

assign instruction[3] = \instruction[3]~output0_o ;

assign instruction[2] = \instruction[2]~output0_o ;

assign instruction[1] = \instruction[1]~output0_o ;

assign instruction[0] = \instruction[0]~output0_o ;

assign outRam[31] = \outRam[31]~output0_o ;

assign outRam[30] = \outRam[30]~output0_o ;

assign outRam[29] = \outRam[29]~output0_o ;

assign outRam[28] = \outRam[28]~output0_o ;

assign outRam[27] = \outRam[27]~output0_o ;

assign outRam[26] = \outRam[26]~output0_o ;

assign outRam[25] = \outRam[25]~output0_o ;

assign outRam[24] = \outRam[24]~output0_o ;

assign outRam[23] = \outRam[23]~output0_o ;

assign outRam[22] = \outRam[22]~output0_o ;

assign outRam[21] = \outRam[21]~output0_o ;

assign outRam[20] = \outRam[20]~output0_o ;

assign outRam[19] = \outRam[19]~output0_o ;

assign outRam[18] = \outRam[18]~output0_o ;

assign outRam[17] = \outRam[17]~output0_o ;

assign outRam[16] = \outRam[16]~output0_o ;

assign outRam[15] = \outRam[15]~output0_o ;

assign outRam[14] = \outRam[14]~output0_o ;

assign outRam[13] = \outRam[13]~output0_o ;

assign outRam[12] = \outRam[12]~output0_o ;

assign outRam[11] = \outRam[11]~output0_o ;

assign outRam[10] = \outRam[10]~output0_o ;

assign outRam[9] = \outRam[9]~output0_o ;

assign outRam[8] = \outRam[8]~output0_o ;

assign outRam[7] = \outRam[7]~output0_o ;

assign outRam[6] = \outRam[6]~output0_o ;

assign outRam[5] = \outRam[5]~output0_o ;

assign outRam[4] = \outRam[4]~output0_o ;

assign outRam[3] = \outRam[3]~output0_o ;

assign outRam[2] = \outRam[2]~output0_o ;

assign outRam[1] = \outRam[1]~output0_o ;

assign outRam[0] = \outRam[0]~output0_o ;

assign rd[4] = \rd[4]~output0_o ;

assign rd[3] = \rd[3]~output0_o ;

assign rd[2] = \rd[2]~output0_o ;

assign rd[1] = \rd[1]~output0_o ;

assign rd[0] = \rd[0]~output0_o ;

endmodule
