Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 22:33:36 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SSD_Transmittor_Driver_timing_summary_routed.rpt -pb SSD_Transmittor_Driver_timing_summary_routed.pb -rpx SSD_Transmittor_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : SSD_Transmittor_Driver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.537        0.000                      0                  351        0.145        0.000                      0                  351        3.000        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.537        0.000                      0                  216        0.145        0.000                      0                  216        3.000        0.000                       0                   167  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         196.933        0.000                      0                    4        0.265        0.000                      0                    4       13.360        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            new_clk                  6.610        0.000                      0                    4        0.506        0.000                      0                    4  
**async_default**  sys_clk            sys_clk                  6.809        0.000                      0                  127        0.236        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.767ns (40.312%)  route 2.616ns (59.688%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.283     7.066    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     7.190 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.190    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.722 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.722    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.836    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.333     9.397    sender_inst/Hold_to_step_inst/CO[0]
    SLICE_X8Y95          LUT4 (Prop_lut4_I0_O)        0.313     9.710 r  sender_inst/Hold_to_step_inst/sample_ENABLE_i_1__0/O
                         net (fo=1, routed)           0.000     9.710    sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg_0
    SLICE_X8Y95          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.524    14.947    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y95          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          FDCE (Setup_fdce_C_D)        0.077    15.247    sender_inst/uart_transmitter_inst/baud_controller_t_inst/sample_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.767ns (42.711%)  route 2.370ns (57.289%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.283     7.066    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     7.190 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.190    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.722 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.722    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.836    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.087     9.151    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.313     9.464 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[27]_i_1__0/O
                         net (fo=1, routed)           0.000     9.464    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[27]_i_1__0_n_0
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.031    15.186    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.767ns (42.081%)  route 2.432ns (57.919%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.283     7.066    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     7.190 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.190    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.722 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.722    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.836    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.149     9.213    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.313     9.526 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.526    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[2]_i_1__0_n_0
    SLICE_X7Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.603    15.026    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031    15.297    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.767ns (42.609%)  route 2.380ns (57.391%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.283     7.066    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     7.190 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.190    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.722 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.722    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.836    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.097     9.161    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.313     9.474 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.474    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[5]_i_1__0_n_0
    SLICE_X7Y95          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.603    15.026    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y95          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)        0.029    15.295    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 2.387ns (56.958%)  route 1.804ns (43.042%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.651     6.381    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[2]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.230 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.459    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.573    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.687    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.801    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.023 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/O[0]
                         net (fo=1, routed)           1.152     9.175    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[25]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.327     9.502 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.502    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[25]
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[25]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.075    15.351    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 2.409ns (57.906%)  route 1.751ns (42.094%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.651     6.381    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[2]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.230 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.459    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.573    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.687    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.801    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/O[2]
                         net (fo=1, routed)           1.100     9.140    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[27]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.332     9.472 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.472    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[27]
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.075    15.351    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 2.355ns (59.493%)  route 1.603ns (40.507%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.787     6.570    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[2]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.227 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.227    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.461    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.578    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__2_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.695    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     7.813    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.930    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__5_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.169 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.816     8.984    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter0_carry__6_n_5
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.301     9.285 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.285    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[31]_i_1__0_n_0
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.032    15.187    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.767ns (43.478%)  route 2.297ns (56.522%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.283     7.066    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     7.190 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.190    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.722 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.722    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.836    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.014     9.078    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.313     9.391 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[1]_i_1__6/O
                         net (fo=1, routed)           0.000     9.391    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[1]_i_1__6_n_0
    SLICE_X7Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.603    15.026    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.029    15.295    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 2.485ns (60.584%)  route 1.617ns (39.415%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.709     5.311    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y100         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.651     6.381    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[2]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.230 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__0_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.459    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.573    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__2_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.687    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__3_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.801    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.114 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.965     9.079    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter0[28]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.334     9.413 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.413    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[28]
    SLICE_X4Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X4Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.075    15.326    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.767ns (44.450%)  route 2.208ns (55.550%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y94          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[0]/Q
                         net (fo=3, routed)           1.283     7.066    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg_n_0_[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     7.190 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.190    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_i_4__0_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.722 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.722    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.836    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter1_carry__1/CO[2]
                         net (fo=33, routed)          0.925     8.989    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CO[0]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.313     9.302 r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.302    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter[16]_i_1__0_n_0
    SLICE_X8Y97          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.525    14.948    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X8Y97          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[16]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y97          FDCE (Setup_fdce_C_D)        0.077    15.248    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.213ns (38.349%)  route 0.342ns (61.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.598     1.517    Listener_inst/uart_receiver_inst/CLK
    SLICE_X6Y102         FDPE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDPE (Prop_fdpe_C_Q)         0.164     1.681 f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=38, routed)          0.342     2.024    Listener_inst/uart_receiver_inst/baud_controller_r_inst/Q[0]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.049     2.073 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.073    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[7]
    SLICE_X2Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.878     2.043    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X2Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.131     1.928    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.902%)  route 0.342ns (62.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.598     1.517    Listener_inst/uart_receiver_inst/CLK
    SLICE_X6Y102         FDPE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDPE (Prop_fdpe_C_Q)         0.164     1.681 f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=38, routed)          0.342     2.024    Listener_inst/uart_receiver_inst/baud_controller_r_inst/Q[0]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.045     2.069 r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter[3]_i_1__4/O
                         net (fo=1, routed)           0.000     2.069    Listener_inst/uart_receiver_inst/baud_controller_r_inst/p_0_in__0[3]
    SLICE_X2Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.878     2.043    Listener_inst/uart_receiver_inst/baud_controller_r_inst/CLK
    SLICE_X2Y98          FDCE                                         r  Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.121     1.918    Listener_inst/uart_receiver_inst/baud_controller_r_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 write_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_debouncer/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.576     1.495    write_debouncer/CLK
    SLICE_X8Y99          FDRE                                         r  write_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  write_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.062     1.722    write_debouncer/counter_reg__0[3]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  write_debouncer/button_debounced_i_1__2/O
                         net (fo=1, routed)           0.000     1.767    write_debouncer/button_debounced_i_1__2_n_0
    SLICE_X9Y99          FDRE                                         r  write_debouncer/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.847     2.012    write_debouncer/CLK
    SLICE_X9Y99          FDRE                                         r  write_debouncer/button_debounced_reg/C
                         clock pessimism             -0.503     1.508    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.091     1.599    write_debouncer/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/reset_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X0Y96          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Listener_inst/reset_debouncer/counter_reg[0]/Q
                         net (fo=6, routed)           0.109     1.773    Listener_inst/reset_debouncer/counter_reg__0[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.048     1.821 r  Listener_inst/reset_debouncer/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.821    Listener_inst/reset_debouncer/p_0_in__2[4]
    SLICE_X1Y96          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.877     2.042    Listener_inst/reset_debouncer/CLK
    SLICE_X1Y96          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[4]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.107     1.643    Listener_inst/reset_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/Rx_VALID_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/Hold_to_step_inst/FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.598     1.517    Listener_inst/uart_receiver_inst/CLK
    SLICE_X5Y101         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Listener_inst/uart_receiver_inst/Rx_VALID_reg/Q
                         net (fo=2, routed)           0.113     1.771    Listener_inst/Hold_to_step_inst/D[0]
    SLICE_X5Y101         FDCE                                         r  Listener_inst/Hold_to_step_inst/FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    Listener_inst/Hold_to_step_inst/CLK
    SLICE_X5Y101         FDCE                                         r  Listener_inst/Hold_to_step_inst/FF_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.075     1.592    Listener_inst/Hold_to_step_inst/FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sender_inst/write_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/Hold_to_step_inst/FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.576     1.495    sender_inst/write_debouncer/CLK
    SLICE_X9Y98          FDRE                                         r  sender_inst/write_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sender_inst/write_debouncer/button_debounced_reg/Q
                         net (fo=2, routed)           0.122     1.759    sender_inst/Hold_to_step_inst/D[0]
    SLICE_X8Y97          FDCE                                         r  sender_inst/Hold_to_step_inst/FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.847     2.012    sender_inst/Hold_to_step_inst/CLK
    SLICE_X8Y97          FDCE                                         r  sender_inst/Hold_to_step_inst/FF_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X8Y97          FDCE (Hold_fdce_C_D)         0.060     1.571    sender_inst/Hold_to_step_inst/FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.434%)  route 0.107ns (36.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    Listener_inst/uart_receiver_inst/CLK
    SLICE_X5Y104         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[3]/Q
                         net (fo=3, routed)           0.107     1.765    Listener_inst/uart_receiver_inst/Rx_DATA[3]
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.045     1.810 r  Listener_inst/uart_receiver_inst/shift_reg[0][3]_i_2/O
                         net (fo=1, routed)           0.000     1.810    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/D[3]
    SLICE_X4Y104         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     2.033    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X4Y104         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y104         FDCE (Hold_fdce_C_D)         0.092     1.621    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/reset_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X0Y96          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Listener_inst/reset_debouncer/counter_reg[0]/Q
                         net (fo=6, routed)           0.109     1.773    Listener_inst/reset_debouncer/counter_reg__0[0]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.045     1.818 r  Listener_inst/reset_debouncer/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    Listener_inst/reset_debouncer/p_0_in__2[3]
    SLICE_X1Y96          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.877     2.042    Listener_inst/reset_debouncer/CLK
    SLICE_X1Y96          FDRE                                         r  Listener_inst/reset_debouncer/counter_reg[3]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.627    Listener_inst/reset_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sender_inst/write_debouncer/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/write_debouncer/FF_wire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.575     1.494    sender_inst/write_debouncer/CLK
    SLICE_X8Y96          FDRE                                         r  sender_inst/write_debouncer/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  sender_inst/write_debouncer/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.125     1.784    sender_inst/write_debouncer/p_1_in
    SLICE_X9Y98          FDRE                                         r  sender_inst/write_debouncer/FF_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.847     2.012    sender_inst/write_debouncer/CLK
    SLICE_X9Y98          FDRE                                         r  sender_inst/write_debouncer/FF_wire_reg[2]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.075     1.586    sender_inst/write_debouncer/FF_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Listener_inst/uart_receiver_inst/Rx_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.804%)  route 0.120ns (39.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    Listener_inst/uart_receiver_inst/CLK
    SLICE_X5Y104         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Listener_inst/uart_receiver_inst/Rx_DATA_reg[0]/Q
                         net (fo=3, routed)           0.120     1.777    Listener_inst/uart_receiver_inst/Rx_DATA[0]
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  Listener_inst/uart_receiver_inst/shift_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/D[0]
    SLICE_X4Y104         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     2.033    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X4Y104         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y104         FDCE (Hold_fdce_C_D)         0.091     1.620    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X6Y96      Hold_to_step_inst/FF_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X4Y95      Hold_to_step_inst/FF_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y101     Listener_inst/Hold_to_step_inst/FF_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X4Y101     Listener_inst/Hold_to_step_inst/FF_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y92      Listener_inst/reset_debouncer/FF_wire_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y92      Listener_inst/reset_debouncer/FF_wire_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y96      Listener_inst/reset_debouncer/FF_wire_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y96      Listener_inst/reset_debouncer/button_debounced_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y92      sender_inst/write_debouncer/FF_wire_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X6Y96      Hold_to_step_inst/FF_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y95      Hold_to_step_inst/FF_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y101     Listener_inst/Hold_to_step_inst/FF_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y101     Listener_inst/Hold_to_step_inst/FF_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y96      Listener_inst/reset_debouncer/FF_wire_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y96      Listener_inst/reset_debouncer/button_debounced_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y96      Listener_inst/reset_debouncer/counter_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y97      sender_inst/Hold_to_step_inst/FF_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y97      sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y98      sender_inst/write_debouncer/FF_wire_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y99      write_debouncer/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y99      write_debouncer/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y98      sender_inst/write_debouncer/button_debounced_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y98      sender_inst/write_debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y98      sender_inst/write_debouncer/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      196.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.933ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.746ns (28.046%)  route 1.914ns (71.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.419     9.744 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           1.293    11.037    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.327    11.364 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[3]_i_1__6/O
                         net (fo=1, routed)           0.621    11.985    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[3]
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)       -0.269   208.918    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.918    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                196.933    

Slack (MET) :             197.445ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.580ns (24.826%)  route 1.756ns (75.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.456     9.781 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.993    10.774    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/Q[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.124    10.898 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.764    11.661    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[2]
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)       -0.081   209.106    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        209.106    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                197.445    

Slack (MET) :             197.901ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.746ns (36.630%)  route 1.291ns (63.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.419     9.744 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/Q
                         net (fo=7, routed)           1.291    11.035    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I0_O)        0.327    11.362 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]_i_1__7/O
                         net (fo=1, routed)           0.000    11.362    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[1]
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)        0.075   209.262    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        209.262    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                197.901    

Slack (MET) :             198.785ns  (required time - arrival time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.422%)  route 0.526ns (47.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.809     5.412    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.711     9.325    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.456     9.781 f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.526    10.308    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.124    10.432 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000    10.432    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6_n_0
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.531   209.325    
                         clock uncertainty           -0.138   209.187    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)        0.029   209.216    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        209.216    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                198.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     3.008 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.189     3.198    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.042     3.240 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[1]_i_1__7/O
                         net (fo=1, routed)           0.000     3.240    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[1]
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.107     2.974    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     3.008 f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.189     3.198    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.045     3.243 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6/O
                         net (fo=1, routed)           0.000     3.243    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]_i_1__6_n_0
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.091     2.958    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.190ns (34.264%)  route 0.365ns (65.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     3.008 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.131     3.140    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.049     3.189 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[3]_i_1__6/O
                         net (fo=1, routed)           0.233     3.422    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[3]
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.003     2.870    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.944%)  route 0.625ns (77.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.624     1.544    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.600     2.867    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     3.008 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.259     3.268    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.045     3.313 r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.366     3.678    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/p_0_in__5[2]
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.850     2.867    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.066     2.933    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.745    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.362ns  (logic 0.518ns (8.143%)  route 5.844ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518   195.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.844   201.689    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X1Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.689    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.362ns  (logic 0.518ns (8.143%)  route 5.844ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518   195.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.844   201.689    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X1Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.689    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.362ns  (logic 0.518ns (8.143%)  route 5.844ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518   195.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.844   201.689    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X1Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.689    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.362ns  (logic 0.518ns (8.143%)  route 5.844ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 208.794 - 200.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 195.328 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725   195.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518   195.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          5.844   201.689    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.683   205.105    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   205.188 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.111    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.592   208.794    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.180   208.974    
                         clock uncertainty           -0.270   208.704    
    SLICE_X1Y103         FDCE (Recov_fdce_C_CLR)     -0.405   208.299    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.299    
                         arrival time                        -201.689    
  -------------------------------------------------------------------
                         slack                                  6.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.164ns (6.229%)  route 2.469ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.469     4.156    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X1Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.164ns (6.229%)  route 2.469ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.469     4.156    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X1Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.164ns (6.229%)  route 2.469ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.469     4.156    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X1Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.164ns (6.229%)  route 2.469ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.469     4.156    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/AR[0]
    SLICE_X1Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.898     2.063    Listener_inst/FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  Listener_inst/FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    Listener_inst/FourDigitLEDdriver_inst/new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  Listener_inst/FourDigitLEDdriver_inst/new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.872     3.718    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/CLK
    SLICE_X1Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.245     3.472    
                         clock uncertainty            0.270     3.742    
    SLICE_X1Y103         FDCE (Remov_fdce_C_CLR)     -0.092     3.650    Listener_inst/FourDigitLEDdriver_inst/ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.518ns (19.828%)  route 2.095ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.095     7.940    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X7Y102         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/CLK
    SLICE_X7Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.518ns (19.828%)  route 2.095ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.095     7.940    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X7Y102         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/CLK
    SLICE_X7Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.518ns (19.828%)  route 2.095ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.095     7.940    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X7Y102         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/CLK
    SLICE_X7Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.518ns (19.828%)  route 2.095ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.095     7.940    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X6Y102         FDPE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/CLK
    SLICE_X6Y102         FDPE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y102         FDPE (Recov_fdpe_C_PRE)     -0.361    14.794    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.518ns (20.372%)  route 2.025ns (79.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.025     7.870    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.518ns (20.372%)  route 2.025ns (79.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.025     7.870    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.518ns (20.372%)  route 2.025ns (79.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.025     7.870    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/AR[0]
    SLICE_X0Y103         FDCE                                         f  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.589    15.011    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/CLK
    SLICE_X0Y103         FDCE                                         r  Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    Listener_inst/FourDigitLEDdriver_inst/CharacterDecoder_inst/shift_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/Rx_FERROR_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.518ns (19.828%)  route 2.095ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.095     7.940    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X6Y102         FDCE                                         f  Listener_inst/uart_receiver_inst/Rx_FERROR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/CLK
    SLICE_X6Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_FERROR_reg/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y102         FDCE (Recov_fdce_C_CLR)     -0.319    14.836    Listener_inst/uart_receiver_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/Rx_PERROR_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.518ns (19.828%)  route 2.095ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          2.095     7.940    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X6Y102         FDCE                                         f  Listener_inst/uart_receiver_inst/Rx_PERROR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.588    15.010    Listener_inst/uart_receiver_inst/CLK
    SLICE_X6Y102         FDCE                                         r  Listener_inst/uart_receiver_inst/Rx_PERROR_reg/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y102         FDCE (Recov_fdce_C_CLR)     -0.319    14.836    Listener_inst/uart_receiver_inst/Rx_PERROR_reg
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 Listener_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.518ns (21.077%)  route 1.940ns (78.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.725     5.328    Listener_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  Listener_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Listener_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=90, routed)          1.940     7.785    Listener_inst/uart_receiver_inst/AR[0]
    SLICE_X7Y103         FDCE                                         f  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.587    15.009    Listener_inst/uart_receiver_inst/CLK
    SLICE_X7Y103         FDCE                                         r  Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    Listener_inst/uart_receiver_inst/FSM_onehot_cur_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  6.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.097%)  route 0.245ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.245     1.932    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X5Y100         FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.097%)  route 0.245ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.245     1.932    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X5Y100         FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.097%)  route 0.245ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.245     1.932    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X5Y100         FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.542%)  route 0.373ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.373     2.060    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X7Y100         FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.542%)  route 0.373ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.373     2.060    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X7Y100         FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.542%)  route 0.373ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.373     2.060    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X7Y100         FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.542%)  route 0.373ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.373     2.060    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X7Y100         FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.034    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X7Y100         FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/FSM_sequential_cur_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.563%)  route 0.181ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.181     1.868    sender_inst/uart_transmitter_inst/AR[0]
    SLICE_X5Y96          FDCE                                         f  sender_inst/uart_transmitter_inst/FSM_sequential_cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     2.039    sender_inst/uart_transmitter_inst/CLK
    SLICE_X5Y96          FDCE                                         r  sender_inst/uart_transmitter_inst/FSM_sequential_cur_state_reg[3]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    sender_inst/uart_transmitter_inst/FSM_sequential_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.563%)  route 0.181ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.181     1.868    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X5Y96          FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     2.039    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y96          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[10]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sender_inst/reset_debouncer/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.563%)  route 0.181ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.604     1.523    sender_inst/reset_debouncer/CLK
    SLICE_X2Y96          FDRE                                         r  sender_inst/reset_debouncer/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sender_inst/reset_debouncer/button_debounced_reg/Q
                         net (fo=40, routed)          0.181     1.868    sender_inst/uart_transmitter_inst/baud_controller_t_inst/AR[0]
    SLICE_X5Y96          FDCE                                         f  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     2.039    sender_inst/uart_transmitter_inst/baud_controller_t_inst/CLK
    SLICE_X5Y96          FDCE                                         r  sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[11]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    sender_inst/uart_transmitter_inst/baud_controller_t_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.401    





