// Seed: 3262156859
macromodule module_0 (
    input tri0 id_0,
    output wor id_1,
    output tri1 id_2,
    output tri id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    output supply1 id_9,
    input uwire id_10,
    input wor id_11
    , id_14,
    output wor id_12
);
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3
);
  assign id_1 = 1'b0;
  module_0(
      id_2, id_1, id_1, id_1, id_2, id_3, id_2, id_3, id_2, id_1, id_0, id_0, id_1
  );
endmodule
