{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694141486772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694141486772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  8 10:51:26 2023 " "Processing started: Fri Sep  8 10:51:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694141486772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141486772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141486772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694141486889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694141486889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_REGISTER-behavior " "Found design unit 1: MY_REGISTER-behavior" {  } { { "register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491641 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_REGISTER " "Found entity 1: MY_REGISTER" {  } { { "register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141491641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_divider_to_1Hz-Behav " "Found design unit 1: Clk_divider_to_1Hz-Behav" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/Lab4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_divider_to_1Hz " "Found entity 1: Clk_divider_to_1Hz" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/Lab4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141491642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behav " "Found design unit 1: t_flip_flop-behav" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491642 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141491642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit-behav " "Found design unit 1: counter_8_bit-behav" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491642 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit " "Found entity 1: counter_8_bit" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141491642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "augmented.vhd 2 1 " "Found 2 design units, including 1 entities, in source file augmented.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit_augmented-behav " "Found design unit 1: counter_8_bit_augmented-behav" {  } { { "augmented.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/augmented.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491643 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit_augmented " "Found entity 1: counter_8_bit_augmented" {  } { { "augmented.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/augmented.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141491643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141491643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t_flip_flop " "Elaborating entity \"t_flip_flop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694141491673 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_out t_flip_flop.vhd(10) " "VHDL Signal Declaration warning at t_flip_flop.vhd(10): used implicit default value for signal \"q_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694141491674 "|t_flip_flop"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q t_flip_flop.vhd(12) " "VHDL Process Statement warning at t_flip_flop.vhd(12): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694141491674 "|t_flip_flop"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q_inv t_flip_flop.vhd(12) " "VHDL Process Statement warning at t_flip_flop.vhd(12): inferring latch(es) for signal or variable \"Q_inv\", which holds its previous value in one or more paths through the process" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694141491674 "|t_flip_flop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_inv t_flip_flop.vhd(12) " "Inferred latch for \"Q_inv\" at t_flip_flop.vhd(12)" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141491674 "|t_flip_flop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q t_flip_flop.vhd(12) " "Inferred latch for \"Q\" at t_flip_flop.vhd(12)" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141491674 "|t_flip_flop"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q GND " "Pin \"Q\" is stuck at GND" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694141491925 "|t_flip_flop|Q"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_inv VCC " "Pin \"Q_inv\" is stuck at VCC" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694141491925 "|t_flip_flop|Q_inv"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694141491925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694141491991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694141491991 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694141492036 "|t_flip_flop|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T " "No output dependent on input pin \"T\"" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694141492036 "|t_flip_flop|T"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR " "No output dependent on input pin \"CLR\"" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694141492036 "|t_flip_flop|CLR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694141492036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694141492037 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694141492037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694141492037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694141492040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  8 10:51:32 2023 " "Processing ended: Fri Sep  8 10:51:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694141492040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694141492040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694141492040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141492040 ""}
