Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
--> 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "axi_interconnect_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : Virtex6
Output File Name                   : "../implementation/axi_interconnect_0_wrapper.ngc"

---- Source Options
Top Module Name                    : axi_interconnect_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/axi_interconnect_0_wrapper}

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <axi_upsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <a_upsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <w_upsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <r_upsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <a_downsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <axi_downsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/b_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <b_downsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <r_downsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <w_downsizer>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v" into library axi_interconnect_v1_02_a
Parsing module <axi_register_slice>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v" into library axi_interconnect_v1_02_a
Parsing module <axic_register_slice>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axi_data_fifo>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_fifo>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" into library axi_interconnect_v1_02_a
Parsing module <FIFO_GENERATOR_V8_1>.
Parsing module <fifo_gen>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_srl_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_srl_fifo>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_reg_srl_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_reg_srl_fifo>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/ndeep_srl.v" into library axi_interconnect_v1_02_a
Parsing module <ndeep_srl>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask_static>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask_static>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_static>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_static>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator.v" into library axi_interconnect_v1_02_a
Parsing module <comparator>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v" into library axi_interconnect_v1_02_a
Parsing module <carry_and>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_and.v" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_and>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_or.v" into library axi_interconnect_v1_02_a
Parsing module <carry_or>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_or.v" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_or>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry.v" into library axi_interconnect_v1_02_a
Parsing module <carry>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux.v" into library axi_interconnect_v1_02_a
Parsing module <mux>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v" into library axi_interconnect_v1_02_a
Parsing module <mux_enc>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/command_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <command_fifo>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar.v" into library axi_interconnect_v1_02_a
Parsing module <crossbar>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" into library axi_interconnect_v1_02_a
Parsing module <crossbar_sasd>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v" into library axi_interconnect_v1_02_a
Parsing module <data_fifo_bank>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" into library axi_interconnect_v1_02_a
Parsing module <converter_bank>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <axi3_conv>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <a_axi3_conv>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <w_axi3_conv>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <r_axi3_conv>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v" into library axi_interconnect_v1_02_a
Parsing module <register_slice_bank>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v" into library axi_interconnect_v1_02_a
Parsing module <protocol_conv_bank>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_02_a
Parsing module <axi_interconnect>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter.v" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter_sasd>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v" into library axi_interconnect_v1_02_a
Parsing module <splitter>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" into library axi_interconnect_v1_02_a
Parsing module <decerr_slave>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/si_transactor.v" into library axi_interconnect_v1_02_a
Parsing module <si_transactor>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_router.v" into library axi_interconnect_v1_02_a
Parsing module <wdata_router>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_mux.v" into library axi_interconnect_v1_02_a
Parsing module <wdata_mux>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" into library axi_interconnect_v1_02_a
Parsing module <addr_decoder>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/nto1_mux.v" into library axi_interconnect_v1_02_a
Parsing module <nto1_mux>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/arbiter_resp.v" into library axi_interconnect_v1_02_a
Parsing module <arbiter_resp>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v" into library axi_interconnect_v1_02_a
Parsing module <clock_conv>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_accel.v" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_accel>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_decel.v" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_decel>.
Analyzing Verilog file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v" into library axi_interconnect_v1_02_a
Parsing module <axilite_conv>.
Analyzing Verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/hdl/axi_interconnect_0_wrapper.v" into library work
Parsing module <axi_interconnect_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <axi_interconnect_0_wrapper>.

Elaborating module
<axi_interconnect(C_BASEFAMILY="rtl",C_NUM_SLAVE_SLOTS=2,C_NUM_MASTER_SLOTS=14,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000
0000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_INTERCONNECT_DATA_WIDTH=32,C_S_AXI_PROTOCOL=512'b01000000000000000000000000000000010,C_M_AXI_PROTOCOL=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001101010000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111101010000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110101010000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110110011000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001101000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111010000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101001000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101001100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101010000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b0110101000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011001100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100100111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100110111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110101000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111,C_S_AXI_BASE_ID=512'b0100000000000000000000000000000000,C_S_AXI_THREAD_ID_WIDTH=512'b0,C_S_AXI_IS_INTERCONNECT=16'b0,C_S_AXI_ACLK_RATIO=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000,C_S_AXI_IS_ACLK_ASYNC=16'b0,C_M_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000000001011111010111100001000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000,C_M_AXI_IS_ACLK_ASYNC=16'b01110011110,C_INTERCONNECT_ACLK_RATIO=100000000,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS_R
EAD=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_CONNECTIVITY=512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,C_S_AXI_SINGLE_THREAD=16'b0,C_M_AXI_SUPPORTS_REORDERING=16'b1111111111111111,C_S_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111100,C_M_AXI_SUPPORTS_NARROW_BURST=16'b1111111111011111,C_S_AXI_WRITE_ACCEPTANCE=512'b0100000000000000000000000000000001
0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_READ_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_WRITE_ISSUING=512'b010000000000000000000000000000000100
00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_S_AXI_WRITE_FIFO_
DEPTH=512'b0,C_S_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_S_AXI_WRITE_FIFO_DELAY=16'b0,C_S_AXI_READ_FIFO_DEPTH=512'b0,C_S_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_S_AXI_READ_FIFO_DELAY=16'b0,C_M_AXI_WRITE_FIFO_DEPTH=512'b0,C_M_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_M_AXI_WRITE_FIFO_DELAY=16'b0,C_M_AXI_READ_FIFO_DEPTH=512'b0,C_M_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_M_AXI_READ_FIFO_DELAY=16'b0,C_S_AXI_AW_REGISTER=512'b0,C_S_AXI_AR_REGISTER=512'b0,C_S_AXI_W_REGISTER=512'b0,C_S_AXI_R_REGISTER=512'b0,C_S_AXI_B_REGISTER=512'b0,C_M_AXI_AW_REGISTER=512'b0,C_M_AXI_AR_REGISTER=512'b0,C_M_AXI_W_REGISTER=512'b0,C_M_AXI_R_REGISTER=512'b0,C_M_AXI_B_REGISTER=512'b0,C_INTERCONNECT_R_REGISTER=0,C_INTERCONNECT_CONNECTIVITY_MODE=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_DEBUG=0>.

Elaborating module
<register_slice_bank(C_FAMILY="rtl",C_NUM_SLOTS=2,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000
0000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b01000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b0,C_AXI_AR_REGISTER=512'b0,C_AXI_W_REGISTER=512'b0,C_AXI_R_REGISTER=512'b0,C_AXI_B_REGISTER=512'b0)>.

Elaborating module <axi_register_slice(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_B=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0111111,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb011,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100100,C_REG_CONFIG=32'b0)>.

Elaborating module
<register_slice_bank(C_FAMILY="rtl",C_NUM_SLOTS=14,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000
00000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b0,C_AXI_AR_REGISTER=512'b0,C_AXI_W_REGISTER=512'b0,C_AXI_R_REGISTER=512'b0,C_AXI_B_REGISTER=512'b0)>.

Elaborating module
<protocol_conv_bank(C_FAMILY="rtl",C_NUM_SLOTS=14,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000
0000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module <axilite_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<converter_bank(C_FAMILY="rtl",C_NUM_SLOTS=2,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=64'b010000000000000000000000000000000100000,C_AXI_PROTOCOL=512'b01000000000000000000000000000000010,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_ACLK_RATIO=64'b010111110101111000010000000000000101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_
WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="si")>.

Elaborating module <clock_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb0100000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b010,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<converter_bank(C_FAMILY="rtl",C_NUM_SLOTS=14,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=448'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
0000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_PROTOCOL=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_IS_ACLK_ASYNC=16'b0111001111
0,C_S_AXI_ACLK_RATIO=448'b010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000000001011111010111100001000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AX
I_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="mi")>.

Elaborating module <clock_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb0100000,C_AXI_IS_ACLK_ASYNC=1'b1,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b01,C_AXI_PROTOCOL=32'b010,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module <fifo_gen(C_FAMILY="rtl",C_COMMON_CLOCK=0,C_FIFO_DEPTH_LOG=5,C_FIFO_WIDTH=32'sb0111111,C_FIFO_TYPE="lut")>.

Elaborating module
<FIFO_GENERATOR_V8_1(C_ADD_NGC_CONSTRAINT=0,C_APPLICATION_TYPE_AXIS=0,C_APPLICATION_TYPE_RACH=0,C_APPLICATION_TYPE_RDCH=0,C_APPLICATION_TYPE_WACH=0,C_APPLICATION_TYPE_WDCH=0,C_APPLICATION_TYPE_WRCH=0,C_AXIS_TDATA_WIDTH=64,C_AXIS_TDEST_WIDTH=4,C_AXIS_TID_WIDTH=8,C_AXIS_TKEEP_WIDTH=4,C_AXIS_TSTRB_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_AXIS_TYPE=0,C_AXI_ADDR_WIDTH=32,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_DATA_WIDTH=64,C_AXI_ID_WIDTH=4,C_AXI_RUSER_WIDTH=1,C_AXI_TYPE=0,C_AXI_WUSER_WIDTH=1,C_COMMON_CLOCK=0,C_COUNT_TYPE=0,C_DATA_COUNT_WIDTH=2,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=32'sb0111111,C_DIN_WIDTH_AXIS=1,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_DIN_WIDTH_WACH=32,C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=32'sb0111111,C_ENABLE_RLOCS=0,C_ENABLE_RST_SYNC=1,C_ERROR_INJECTION_TYPE=0,C_ERROR_INJECTION_TYPE_AXIS=0,C_ERROR_INJECTION_TYPE_RACH=0,C_ERROR_INJECTION_TYPE_RDCH=0,C_ERROR_INJECTION_TYPE_WACH=0,C_ERROR_INJECTION_TYPE_WDCH=0,C_ERROR_INJECTION_TYPE_WRCH=0,
C_FAMILY="rtl",C_FULL_FLAGS_RST_VAL=1,C_HAS_ALMOST_EMPTY=0,C_HAS_ALMOST_FULL=0,C_HAS_AXIS_TDATA=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TID=0,C_HAS_AXIS_TKEEP=0,C_HAS_AXIS_TLAST=0,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TUSER=0,C_HAS_AXI_ARUSER=0,C_HAS_AXI_AWUSER=0,C_HAS_AXI_BUSER=0,C_HAS_AXI_RD_CHANNEL=0,C_HAS_AXI_RUSER=0,C_HAS_AXI_WR_CHANNEL=0,C_HAS_AXI_WUSER=0,C_HAS_BACKUP=0,C_HAS_DATA_COUNT=0,C_HAS_DATA_COUNTS_AXIS=0,C_HAS_DATA_COUNTS_RACH=0,C_HAS_DATA_COUNTS_RDCH=0,C_HAS_DATA_COUNTS_WACH=0,C_HAS_DATA_COUNTS_WDCH=0,C_HAS_DATA_COUNTS_WRCH=0,C_HAS_INT_CLK=0,C_HAS_MASTER_CE=0,C_HAS_MEMINIT_FILE=0,C_HAS_OVERFLOW=0,C_HAS_PROG_FLAGS_AXIS=0,C_HAS_PROG_FLAGS_RACH=0,C_HAS_PROG_FLAGS_RDCH=0,C_HAS_PROG_FLAGS_WACH=0,C_HAS_PROG_FLAGS_WDCH=0,C_HAS_PROG_FLAGS_WRCH=0,C_HAS_RD_DATA_COUNT=0,C_HAS_RD_RST=0,C_HAS_RST=1,C_HAS_SLAVE_CE=0,C_HAS_SRST=0,C_HAS_UNDERFLOW=0,C_HAS_VALID=0,C_HAS_WR_ACK=0,C_HAS_WR_DATA_COUNT=0,C_HAS_WR_RST=0,C_IMPLEMENTATION_TYPE=2,C_IMPLEMENTATION_TYPE_AXIS=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENT
ATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_INIT_WR_PNTR_VAL=0,C_INTERFACE_TYPE=0,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_MSGON_VAL=1,C_OPTIMIZATION_MODE=0,C_OVERFLOW_LOW=0,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=0,C_PROG_EMPTY_TYPE_AXIS=5,C_PROG_EMPTY_TYPE_RACH=5,C_PROG_EMPTY_TYPE_RDCH=5,C_PROG_EMPTY_TYPE_WACH=5,C_PROG_EMPTY_TYPE_WDCH=5,C_PROG_EMPTY_TYPE_WRCH=5,C_PROG_FULL_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_
PROG_FULL_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_NEGATE_VAL=12,C_PROG_FULL_TYPE=0,C_PROG_FULL_TYPE_AXIS=5,C_PROG_FULL_TYPE_RACH=5,C_PROG_FULL_TYPE_RDCH=5,C_PROG_FULL_TYPE_WACH=5,C_PROG_FULL_TYPE_WDCH=5,C_PROG_FULL_TYPE_WRCH=5,C_RACH_TYPE=0,C_RDCH_TYPE=0,C_RD_DATA_COUNT_WIDTH=2,C_RD_DEPTH=32'sb0100000,C_RD_FREQ=1,C_RD_PNTR_WIDTH=5,C_REG_SLICE_MODE_AXIS=0,C_REG_SLICE_MODE_RACH=0,C_REG_SLICE_MODE_RDCH=0,C_REG_SLICE_MODE_WACH=0,C_REG_SLICE_MODE_WDCH=0,C_REG_SLICE_MODE_WRCH=0,C_UNDERFLOW_LOW=0,C_USE_COMMON_OVERFLOW=0,C_USE_COMMON_UNDERFLOW=0,C_USE_DEFAULT_SETTINGS=0,C_USE_DOUT_RST=0,C_USE_ECC=0,C_USE_ECC_AXIS=0,C_USE_ECC_RACH=0,C_USE_ECC_RDCH=0,C_USE_ECC_WACH=0,C_USE_ECC_WDCH=0,C_USE_ECC_WRCH=0,C_USE_EMBEDDED_REG=0,C_USE_FIFO16_FLAGS=0,C_USE_FWFT_DATA_COUNT=0,C_VALID_LOW=0,C_WACH_TYPE=0,C_WDCH_TYPE=0,C_WRCH_TYPE=0,C_WR_ACK_LOW=0,C_WR_DATA_COUNT_WIDTH=2,C_WR_DEPTH=32'sb0100000,C_WR_DEPTH_AXIS=1024,C_WR_DEPTH_RACH=16,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_WACH=16,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_WRCH=16,C_WR_FREQ=1,
C_WR_PNTR_WIDTH=5,C_WR_PNTR_WIDTH_AXIS=10,C_WR_PNTR_WIDTH_RACH=4,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_WACH=4,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_WRCH=4,C_WR_RESPONSE_LATENCY=1>.

Elaborating module <fifo_gen(C_FAMILY="rtl",C_COMMON_CLOCK=0,C_FIFO_DEPTH_LOG=5,C_FIFO_WIDTH=32'sb0100101,C_FIFO_TYPE="lut")>.

Elaborating module
<FIFO_GENERATOR_V8_1(C_ADD_NGC_CONSTRAINT=0,C_APPLICATION_TYPE_AXIS=0,C_APPLICATION_TYPE_RACH=0,C_APPLICATION_TYPE_RDCH=0,C_APPLICATION_TYPE_WACH=0,C_APPLICATION_TYPE_WDCH=0,C_APPLICATION_TYPE_WRCH=0,C_AXIS_TDATA_WIDTH=64,C_AXIS_TDEST_WIDTH=4,C_AXIS_TID_WIDTH=8,C_AXIS_TKEEP_WIDTH=4,C_AXIS_TSTRB_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_AXIS_TYPE=0,C_AXI_ADDR_WIDTH=32,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_DATA_WIDTH=64,C_AXI_ID_WIDTH=4,C_AXI_RUSER_WIDTH=1,C_AXI_TYPE=0,C_AXI_WUSER_WIDTH=1,C_COMMON_CLOCK=0,C_COUNT_TYPE=0,C_DATA_COUNT_WIDTH=2,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=32'sb0100101,C_DIN_WIDTH_AXIS=1,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_DIN_WIDTH_WACH=32,C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=32'sb0100101,C_ENABLE_RLOCS=0,C_ENABLE_RST_SYNC=1,C_ERROR_INJECTION_TYPE=0,C_ERROR_INJECTION_TYPE_AXIS=0,C_ERROR_INJECTION_TYPE_RACH=0,C_ERROR_INJECTION_TYPE_RDCH=0,C_ERROR_INJECTION_TYPE_WACH=0,C_ERROR_INJECTION_TYPE_WDCH=0,C_ERROR_INJECTION_TYPE_WRCH=0,
C_FAMILY="rtl",C_FULL_FLAGS_RST_VAL=1,C_HAS_ALMOST_EMPTY=0,C_HAS_ALMOST_FULL=0,C_HAS_AXIS_TDATA=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TID=0,C_HAS_AXIS_TKEEP=0,C_HAS_AXIS_TLAST=0,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TUSER=0,C_HAS_AXI_ARUSER=0,C_HAS_AXI_AWUSER=0,C_HAS_AXI_BUSER=0,C_HAS_AXI_RD_CHANNEL=0,C_HAS_AXI_RUSER=0,C_HAS_AXI_WR_CHANNEL=0,C_HAS_AXI_WUSER=0,C_HAS_BACKUP=0,C_HAS_DATA_COUNT=0,C_HAS_DATA_COUNTS_AXIS=0,C_HAS_DATA_COUNTS_RACH=0,C_HAS_DATA_COUNTS_RDCH=0,C_HAS_DATA_COUNTS_WACH=0,C_HAS_DATA_COUNTS_WDCH=0,C_HAS_DATA_COUNTS_WRCH=0,C_HAS_INT_CLK=0,C_HAS_MASTER_CE=0,C_HAS_MEMINIT_FILE=0,C_HAS_OVERFLOW=0,C_HAS_PROG_FLAGS_AXIS=0,C_HAS_PROG_FLAGS_RACH=0,C_HAS_PROG_FLAGS_RDCH=0,C_HAS_PROG_FLAGS_WACH=0,C_HAS_PROG_FLAGS_WDCH=0,C_HAS_PROG_FLAGS_WRCH=0,C_HAS_RD_DATA_COUNT=0,C_HAS_RD_RST=0,C_HAS_RST=1,C_HAS_SLAVE_CE=0,C_HAS_SRST=0,C_HAS_UNDERFLOW=0,C_HAS_VALID=0,C_HAS_WR_ACK=0,C_HAS_WR_DATA_COUNT=0,C_HAS_WR_RST=0,C_IMPLEMENTATION_TYPE=2,C_IMPLEMENTATION_TYPE_AXIS=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENT
ATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_INIT_WR_PNTR_VAL=0,C_INTERFACE_TYPE=0,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_MSGON_VAL=1,C_OPTIMIZATION_MODE=0,C_OVERFLOW_LOW=0,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=0,C_PROG_EMPTY_TYPE_AXIS=5,C_PROG_EMPTY_TYPE_RACH=5,C_PROG_EMPTY_TYPE_RDCH=5,C_PROG_EMPTY_TYPE_WACH=5,C_PROG_EMPTY_TYPE_WDCH=5,C_PROG_EMPTY_TYPE_WRCH=5,C_PROG_FULL_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_
PROG_FULL_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_NEGATE_VAL=12,C_PROG_FULL_TYPE=0,C_PROG_FULL_TYPE_AXIS=5,C_PROG_FULL_TYPE_RACH=5,C_PROG_FULL_TYPE_RDCH=5,C_PROG_FULL_TYPE_WACH=5,C_PROG_FULL_TYPE_WDCH=5,C_PROG_FULL_TYPE_WRCH=5,C_RACH_TYPE=0,C_RDCH_TYPE=0,C_RD_DATA_COUNT_WIDTH=2,C_RD_DEPTH=32'sb0100000,C_RD_FREQ=1,C_RD_PNTR_WIDTH=5,C_REG_SLICE_MODE_AXIS=0,C_REG_SLICE_MODE_RACH=0,C_REG_SLICE_MODE_RDCH=0,C_REG_SLICE_MODE_WACH=0,C_REG_SLICE_MODE_WDCH=0,C_REG_SLICE_MODE_WRCH=0,C_UNDERFLOW_LOW=0,C_USE_COMMON_OVERFLOW=0,C_USE_COMMON_UNDERFLOW=0,C_USE_DEFAULT_SETTINGS=0,C_USE_DOUT_RST=0,C_USE_ECC=0,C_USE_ECC_AXIS=0,C_USE_ECC_RACH=0,C_USE_ECC_RDCH=0,C_USE_ECC_WACH=0,C_USE_ECC_WDCH=0,C_USE_ECC_WRCH=0,C_USE_EMBEDDED_REG=0,C_USE_FIFO16_FLAGS=0,C_USE_FWFT_DATA_COUNT=0,C_VALID_LOW=0,C_WACH_TYPE=0,C_WDCH_TYPE=0,C_WRCH_TYPE=0,C_WR_ACK_LOW=0,C_WR_DATA_COUNT_WIDTH=2,C_WR_DEPTH=32'sb0100000,C_WR_DEPTH_AXIS=1024,C_WR_DEPTH_RACH=16,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_WACH=16,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_WRCH=16,C_WR_FREQ=1,
C_WR_PNTR_WIDTH=5,C_WR_PNTR_WIDTH_AXIS=10,C_WR_PNTR_WIDTH_RACH=4,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_WACH=4,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_WRCH=4,C_WR_RESPONSE_LATENCY=1>.

Elaborating module <fifo_gen(C_FAMILY="rtl",C_COMMON_CLOCK=0,C_FIFO_DEPTH_LOG=5,C_FIFO_WIDTH=32'sb011,C_FIFO_TYPE="lut")>.

Elaborating module
<FIFO_GENERATOR_V8_1(C_ADD_NGC_CONSTRAINT=0,C_APPLICATION_TYPE_AXIS=0,C_APPLICATION_TYPE_RACH=0,C_APPLICATION_TYPE_RDCH=0,C_APPLICATION_TYPE_WACH=0,C_APPLICATION_TYPE_WDCH=0,C_APPLICATION_TYPE_WRCH=0,C_AXIS_TDATA_WIDTH=64,C_AXIS_TDEST_WIDTH=4,C_AXIS_TID_WIDTH=8,C_AXIS_TKEEP_WIDTH=4,C_AXIS_TSTRB_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_AXIS_TYPE=0,C_AXI_ADDR_WIDTH=32,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_DATA_WIDTH=64,C_AXI_ID_WIDTH=4,C_AXI_RUSER_WIDTH=1,C_AXI_TYPE=0,C_AXI_WUSER_WIDTH=1,C_COMMON_CLOCK=0,C_COUNT_TYPE=0,C_DATA_COUNT_WIDTH=2,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=32'sb011,C_DIN_WIDTH_AXIS=1,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_DIN_WIDTH_WACH=32,C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=32'sb011,C_ENABLE_RLOCS=0,C_ENABLE_RST_SYNC=1,C_ERROR_INJECTION_TYPE=0,C_ERROR_INJECTION_TYPE_AXIS=0,C_ERROR_INJECTION_TYPE_RACH=0,C_ERROR_INJECTION_TYPE_RDCH=0,C_ERROR_INJECTION_TYPE_WACH=0,C_ERROR_INJECTION_TYPE_WDCH=0,C_ERROR_INJECTION_TYPE_WRCH=0,C_FAMILY
="rtl",C_FULL_FLAGS_RST_VAL=1,C_HAS_ALMOST_EMPTY=0,C_HAS_ALMOST_FULL=0,C_HAS_AXIS_TDATA=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TID=0,C_HAS_AXIS_TKEEP=0,C_HAS_AXIS_TLAST=0,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TUSER=0,C_HAS_AXI_ARUSER=0,C_HAS_AXI_AWUSER=0,C_HAS_AXI_BUSER=0,C_HAS_AXI_RD_CHANNEL=0,C_HAS_AXI_RUSER=0,C_HAS_AXI_WR_CHANNEL=0,C_HAS_AXI_WUSER=0,C_HAS_BACKUP=0,C_HAS_DATA_COUNT=0,C_HAS_DATA_COUNTS_AXIS=0,C_HAS_DATA_COUNTS_RACH=0,C_HAS_DATA_COUNTS_RDCH=0,C_HAS_DATA_COUNTS_WACH=0,C_HAS_DATA_COUNTS_WDCH=0,C_HAS_DATA_COUNTS_WRCH=0,C_HAS_INT_CLK=0,C_HAS_MASTER_CE=0,C_HAS_MEMINIT_FILE=0,C_HAS_OVERFLOW=0,C_HAS_PROG_FLAGS_AXIS=0,C_HAS_PROG_FLAGS_RACH=0,C_HAS_PROG_FLAGS_RDCH=0,C_HAS_PROG_FLAGS_WACH=0,C_HAS_PROG_FLAGS_WDCH=0,C_HAS_PROG_FLAGS_WRCH=0,C_HAS_RD_DATA_COUNT=0,C_HAS_RD_RST=0,C_HAS_RST=1,C_HAS_SLAVE_CE=0,C_HAS_SRST=0,C_HAS_UNDERFLOW=0,C_HAS_VALID=0,C_HAS_WR_ACK=0,C_HAS_WR_DATA_COUNT=0,C_HAS_WR_RST=0,C_IMPLEMENTATION_TYPE=2,C_IMPLEMENTATION_TYPE_AXIS=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENTATION_TY
PE_RDCH=1,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_INIT_WR_PNTR_VAL=0,C_INTERFACE_TYPE=0,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_MSGON_VAL=1,C_OPTIMIZATION_MODE=0,C_OVERFLOW_LOW=0,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=0,C_PROG_EMPTY_TYPE_AXIS=5,C_PROG_EMPTY_TYPE_RACH=5,C_PROG_EMPTY_TYPE_RDCH=5,C_PROG_EMPTY_TYPE_WACH=5,C_PROG_EMPTY_TYPE_WDCH=5,C_PROG_EMPTY_TYPE_WRCH=5,C_PROG_FULL_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_PROG_FUL
L_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_NEGATE_VAL=12,C_PROG_FULL_TYPE=0,C_PROG_FULL_TYPE_AXIS=5,C_PROG_FULL_TYPE_RACH=5,C_PROG_FULL_TYPE_RDCH=5,C_PROG_FULL_TYPE_WACH=5,C_PROG_FULL_TYPE_WDCH=5,C_PROG_FULL_TYPE_WRCH=5,C_RACH_TYPE=0,C_RDCH_TYPE=0,C_RD_DATA_COUNT_WIDTH=2,C_RD_DEPTH=32'sb0100000,C_RD_FREQ=1,C_RD_PNTR_WIDTH=5,C_REG_SLICE_MODE_AXIS=0,C_REG_SLICE_MODE_RACH=0,C_REG_SLICE_MODE_RDCH=0,C_REG_SLICE_MODE_WACH=0,C_REG_SLICE_MODE_WDCH=0,C_REG_SLICE_MODE_WRCH=0,C_UNDERFLOW_LOW=0,C_USE_COMMON_OVERFLOW=0,C_USE_COMMON_UNDERFLOW=0,C_USE_DEFAULT_SETTINGS=0,C_USE_DOUT_RST=0,C_USE_ECC=0,C_USE_ECC_AXIS=0,C_USE_ECC_RACH=0,C_USE_ECC_RDCH=0,C_USE_ECC_WACH=0,C_USE_ECC_WDCH=0,C_USE_ECC_WRCH=0,C_USE_EMBEDDED_REG=0,C_USE_FIFO16_FLAGS=0,C_USE_FWFT_DATA_COUNT=0,C_VALID_LOW=0,C_WACH_TYPE=0,C_WDCH_TYPE=0,C_WRCH_TYPE=0,C_WR_ACK_LOW=0,C_WR_DATA_COUNT_WIDTH=2,C_WR_DEPTH=32'sb0100000,C_WR_DEPTH_AXIS=1024,C_WR_DEPTH_RACH=16,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_WACH=16,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_WRCH=16,C_WR_FREQ=1,C_WR_PNT
R_WIDTH=5,C_WR_PNTR_WIDTH_AXIS=10,C_WR_PNTR_WIDTH_RACH=4,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_WACH=4,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_WRCH=4,C_WR_RESPONSE_LATENCY=1>.

Elaborating module <fifo_gen(C_FAMILY="rtl",C_COMMON_CLOCK=0,C_FIFO_DEPTH_LOG=5,C_FIFO_WIDTH=32'sb0100100,C_FIFO_TYPE="lut")>.

Elaborating module
<FIFO_GENERATOR_V8_1(C_ADD_NGC_CONSTRAINT=0,C_APPLICATION_TYPE_AXIS=0,C_APPLICATION_TYPE_RACH=0,C_APPLICATION_TYPE_RDCH=0,C_APPLICATION_TYPE_WACH=0,C_APPLICATION_TYPE_WDCH=0,C_APPLICATION_TYPE_WRCH=0,C_AXIS_TDATA_WIDTH=64,C_AXIS_TDEST_WIDTH=4,C_AXIS_TID_WIDTH=8,C_AXIS_TKEEP_WIDTH=4,C_AXIS_TSTRB_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_AXIS_TYPE=0,C_AXI_ADDR_WIDTH=32,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_DATA_WIDTH=64,C_AXI_ID_WIDTH=4,C_AXI_RUSER_WIDTH=1,C_AXI_TYPE=0,C_AXI_WUSER_WIDTH=1,C_COMMON_CLOCK=0,C_COUNT_TYPE=0,C_DATA_COUNT_WIDTH=2,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=32'sb0100100,C_DIN_WIDTH_AXIS=1,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_DIN_WIDTH_WACH=32,C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=32'sb0100100,C_ENABLE_RLOCS=0,C_ENABLE_RST_SYNC=1,C_ERROR_INJECTION_TYPE=0,C_ERROR_INJECTION_TYPE_AXIS=0,C_ERROR_INJECTION_TYPE_RACH=0,C_ERROR_INJECTION_TYPE_RDCH=0,C_ERROR_INJECTION_TYPE_WACH=0,C_ERROR_INJECTION_TYPE_WDCH=0,C_ERROR_INJECTION_TYPE_WRCH=0,
C_FAMILY="rtl",C_FULL_FLAGS_RST_VAL=1,C_HAS_ALMOST_EMPTY=0,C_HAS_ALMOST_FULL=0,C_HAS_AXIS_TDATA=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TID=0,C_HAS_AXIS_TKEEP=0,C_HAS_AXIS_TLAST=0,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TUSER=0,C_HAS_AXI_ARUSER=0,C_HAS_AXI_AWUSER=0,C_HAS_AXI_BUSER=0,C_HAS_AXI_RD_CHANNEL=0,C_HAS_AXI_RUSER=0,C_HAS_AXI_WR_CHANNEL=0,C_HAS_AXI_WUSER=0,C_HAS_BACKUP=0,C_HAS_DATA_COUNT=0,C_HAS_DATA_COUNTS_AXIS=0,C_HAS_DATA_COUNTS_RACH=0,C_HAS_DATA_COUNTS_RDCH=0,C_HAS_DATA_COUNTS_WACH=0,C_HAS_DATA_COUNTS_WDCH=0,C_HAS_DATA_COUNTS_WRCH=0,C_HAS_INT_CLK=0,C_HAS_MASTER_CE=0,C_HAS_MEMINIT_FILE=0,C_HAS_OVERFLOW=0,C_HAS_PROG_FLAGS_AXIS=0,C_HAS_PROG_FLAGS_RACH=0,C_HAS_PROG_FLAGS_RDCH=0,C_HAS_PROG_FLAGS_WACH=0,C_HAS_PROG_FLAGS_WDCH=0,C_HAS_PROG_FLAGS_WRCH=0,C_HAS_RD_DATA_COUNT=0,C_HAS_RD_RST=0,C_HAS_RST=1,C_HAS_SLAVE_CE=0,C_HAS_SRST=0,C_HAS_UNDERFLOW=0,C_HAS_VALID=0,C_HAS_WR_ACK=0,C_HAS_WR_DATA_COUNT=0,C_HAS_WR_RST=0,C_IMPLEMENTATION_TYPE=2,C_IMPLEMENTATION_TYPE_AXIS=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENT
ATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_INIT_WR_PNTR_VAL=0,C_INTERFACE_TYPE=0,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_MSGON_VAL=1,C_OPTIMIZATION_MODE=0,C_OVERFLOW_LOW=0,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=0,C_PROG_EMPTY_TYPE_AXIS=5,C_PROG_EMPTY_TYPE_RACH=5,C_PROG_EMPTY_TYPE_RDCH=5,C_PROG_EMPTY_TYPE_WACH=5,C_PROG_EMPTY_TYPE_WDCH=5,C_PROG_EMPTY_TYPE_WRCH=5,C_PROG_FULL_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_
PROG_FULL_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_NEGATE_VAL=12,C_PROG_FULL_TYPE=0,C_PROG_FULL_TYPE_AXIS=5,C_PROG_FULL_TYPE_RACH=5,C_PROG_FULL_TYPE_RDCH=5,C_PROG_FULL_TYPE_WACH=5,C_PROG_FULL_TYPE_WDCH=5,C_PROG_FULL_TYPE_WRCH=5,C_RACH_TYPE=0,C_RDCH_TYPE=0,C_RD_DATA_COUNT_WIDTH=2,C_RD_DEPTH=32'sb0100000,C_RD_FREQ=1,C_RD_PNTR_WIDTH=5,C_REG_SLICE_MODE_AXIS=0,C_REG_SLICE_MODE_RACH=0,C_REG_SLICE_MODE_RDCH=0,C_REG_SLICE_MODE_WACH=0,C_REG_SLICE_MODE_WDCH=0,C_REG_SLICE_MODE_WRCH=0,C_UNDERFLOW_LOW=0,C_USE_COMMON_OVERFLOW=0,C_USE_COMMON_UNDERFLOW=0,C_USE_DEFAULT_SETTINGS=0,C_USE_DOUT_RST=0,C_USE_ECC=0,C_USE_ECC_AXIS=0,C_USE_ECC_RACH=0,C_USE_ECC_RDCH=0,C_USE_ECC_WACH=0,C_USE_ECC_WDCH=0,C_USE_ECC_WRCH=0,C_USE_EMBEDDED_REG=0,C_USE_FIFO16_FLAGS=0,C_USE_FWFT_DATA_COUNT=0,C_VALID_LOW=0,C_WACH_TYPE=0,C_WDCH_TYPE=0,C_WRCH_TYPE=0,C_WR_ACK_LOW=0,C_WR_DATA_COUNT_WIDTH=2,C_WR_DEPTH=32'sb0100000,C_WR_DEPTH_AXIS=1024,C_WR_DEPTH_RACH=16,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_WACH=16,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_WRCH=16,C_WR_FREQ=1,
C_WR_PNTR_WIDTH=5,C_WR_PNTR_WIDTH_AXIS=10,C_WR_PNTR_WIDTH_RACH=4,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_WACH=4,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_WRCH=4,C_WR_RESPONSE_LATENCY=1>.

Elaborating module
<data_fifo_bank(C_FAMILY="rtl",C_NUM_SLOTS=2,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=64'b010000000000000000000000000000000100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AX
I_READ_FIFO_TYPE=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module <axi_data_fifo(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module
<data_fifo_bank(C_FAMILY="rtl",C_NUM_SLOTS=14,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=448'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100
00000000000000000000000000000100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module
<crossbar_sasd(C_MAX_NUM_SLOTS=16,C_NUM_ADDR_RANGES=16,C_FAMILY="rtl",C_NUM_SLAVE_SLOTS=2,C_NUM_MASTER_SLOTS=14,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_INTERCONNECT_DATA_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_PROTOCOL=512'b01000000000000000000000000000000010,C_M_AXI_PROTOCOL=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001101010000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111101010000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110101010000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110110011000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001101000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111010000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101001000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101001100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110111101010000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b0110101000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011001100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100100111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100110111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110101000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111,C_S_AXI_BASE_ID=1024'b010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_HIGH_ID=1024'b010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS
_READ=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_INTERCONNECT_R_REGISTER=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32>.

Elaborating module <addr_arbiter_sasd(C_FAMILY="rtl",C_NUM_S=2,C_NUM_S_LOG=32'sb01,C_AMESG_WIDTH=60,C_GRANT_ENC=1,C_ARB_PRIORITY=512'b0)>.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 200: Result of 16-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 231: Result of 16-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 269: Result of 16-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 287: Result of 4-bit expression is truncated to fit in 1-bit target.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=2,C_SEL_WIDTH=32'sb01,C_DATA_WIDTH=60)>.

Elaborating module
<addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=14,C_NUM_TARGETS_LOG=32'sb0100,C_NUM_RANGES=16,C_ADDR_WIDTH=32,C_TARGET_ENC=1,C_TARGET_HOT=1,C_REGION_ENC=1,C_BASE_ADDR=16384'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000110101000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111110101000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111010101000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011001100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100100000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100110000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110101000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000,C_HIGH_ADDR=16384'b011010100000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111010100000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101010100000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101100110000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111010000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000011010000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110100000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111010001011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111010010011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111010011011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111010100011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111,C_TARGET_QUAL=14'b11111111111111,C_RESOLUTION=12>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01000000011000000000,C_DATA_WIDTH=20)>.

Elaborating module <carry_and(C_FAMILY="rtl")>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01110111101010000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01110111101001100000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01110111101001000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01110111101000100000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111010000000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01000001101000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01110111101000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01110110011000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01110101010000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111101010000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b10000000000000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01000000000000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01101010000000000000,C_DATA_WIDTH=20)>.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" Line 212: Result of 32-bit expression is truncated to fit in 14-bit target.

Elaborating module <splitter(C_NUM_M=3)>.

Elaborating module <splitter(C_NUM_M=2)>.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 651: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 664: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=15,C_SEL_WIDTH=32'sb0100,C_DATA_WIDTH=1)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=2,C_SEL_WIDTH=32'sb01,C_DATA_WIDTH=1)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=2,C_SEL_WIDTH=32'sb01,C_DATA_WIDTH=32'sb0100111)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=15,C_SEL_WIDTH=32'sb0100,C_DATA_WIDTH=36)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=0)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=15,C_SEL_WIDTH=32'sb0100,C_DATA_WIDTH=3)>.

Elaborating module <decerr_slave(C_AXI_ID_WIDTH=1,C_AXI_DATA_WIDTH=32,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.
WARNING:HDLCompiler:413 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" Line 208: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <axi_interconnect_0_wrapper>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/hdl/axi_interconnect_0_wrapper.v".
    Summary:
	no macro.
Unit <axi_interconnect_0_wrapper> synthesized.

Synthesizing Unit <axi_interconnect>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v".
        C_BASEFAMILY = "rtl"
        C_NUM_SLAVE_SLOTS = 2
        C_NUM_MASTER_SLOTS = 14
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_INTERCONNECT_DATA_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000110101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001000000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111110101000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111010101000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011001100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100100000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100110000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110101000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000011111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111111111111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011001100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100100111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100110111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110101000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111
        C_S_AXI_BASE_ID = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
        C_S_AXI_THREAD_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_IS_INTERCONNECT = 16'b0000000000000000
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000
        C_S_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000000001011111010111100001000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_M_AXI_IS_ACLK_ASYNC = 16'b0000001110011110
        C_INTERCONNECT_ACLK_RATIO = 100000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_CONNECTIVITY = 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
        C_S_AXI_SINGLE_THREAD = 16'b0000000000000000
        C_M_AXI_SUPPORTS_REORDERING = 16'b1111111111111111
        C_S_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111100
        C_M_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111011111
        C_S_AXI_WRITE_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_READ_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_WRITE_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_READ_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_S_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_INTERCONNECT_CONNECTIVITY_MODE = 0
        C_DEBUG = 0
    Set property "syn_keep = 1" for signal <INTERCONNECT_ARESETN>.
    Set property "KEEP = TRUE" for signal <INTERCONNECT_ARESETN>.
WARNING:Xst:647 - Input <S_AXI_AWID<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RLAST> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_AWREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_WID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_ARREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_AWUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_WUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_ARUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_RESET_OUT_N> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_AWREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_ARREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <S_AXI_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <INTERCONNECT_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_AWREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_ARREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_interconnect> synthesized.

Synthesizing Unit <register_slice_bank_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 2
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <register_slice_bank_1> synthesized.

Synthesizing Unit <axi_register_slice>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_register_slice> synthesized.

Synthesizing Unit <axic_register_slice_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_3>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_3> synthesized.

Synthesizing Unit <axic_register_slice_4>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_4> synthesized.

Synthesizing Unit <register_slice_bank_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 14
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <register_slice_bank_2> synthesized.

Synthesizing Unit <protocol_conv_bank>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 14
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
WARNING:Xst:647 - Input <S_AXI_AWLEN<111:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<41:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<55:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWREGION<55:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<55:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<111:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<41:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<55:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARREGION<55:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<55:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <protocol_conv_bank> synthesized.

Synthesizing Unit <axilite_conv>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
    Found 1-bit register for signal <write_active>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <s_axid>.
    Found 1-bit register for signal <read_active>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axilite_conv> synthesized.

Synthesizing Unit <converter_bank_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 2
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 64'b0000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 64'b0000010111110101111000010000000000000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "si"
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[1].clock_conv_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <converter_bank_1> synthesized.

Synthesizing Unit <clock_conv_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000010
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shift_extract = no" for signal <m_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <m_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_reset_resync>.
    Set property "shift_extract = no" for signal <s_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <s_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_resync>.
    Set property "IOB = FALSE" for signal <interconnect_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_pipe>.
    Set property "shift_extract = no" for signal <m_axi_reset_pipe>.
    Set property "shift_extract = no" for signal <s_axi_reset_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shift_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shift_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
    Found 3-bit register for signal <interconnect_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <clock_conv_1> synthesized.

Synthesizing Unit <converter_bank_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 14
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 448'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 448'b0000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000000001011111010111100001000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000001110011110
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "mi"
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[1].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[2].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[3].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[4].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[5].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[6].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[7].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[8].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[9].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[10].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[11].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[12].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[13].clock_conv_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <converter_bank_2> synthesized.

Synthesizing Unit <clock_conv_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000000000000000000000000000001
        C_AXI_IS_ACLK_ASYNC = 1'b1
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000010
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shift_extract = no" for signal <m_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <m_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_reset_resync>.
    Set property "shift_extract = no" for signal <s_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <s_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_resync>.
    Set property "IOB = FALSE" for signal <interconnect_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_pipe>.
    Set property "shift_extract = no" for signal <m_axi_reset_pipe>.
    Set property "shift_extract = no" for signal <s_axi_reset_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shift_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shift_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LOCAL_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <m_axi_reset_resync>.
    Found 3-bit register for signal <s_axi_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
    Found 3-bit register for signal <m_axi_reset_pipe>.
    Found 3-bit register for signal <s_axi_reset_pipe>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal M_AXI_ACLK may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <clock_conv_2> synthesized.

Synthesizing Unit <fifo_gen_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v".
        C_FAMILY = "rtl"
        C_COMMON_CLOCK = 0
        C_FIFO_DEPTH_LOG = 5
        C_FIFO_WIDTH = 63
        C_FIFO_TYPE = "lut"
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TKEEP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDEST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_ACK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <VALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_AWREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_WREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_BREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_ARREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_RREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXIS_TREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_gen_1> synthesized.

Synthesizing Unit <fifo_gen_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v".
        C_FAMILY = "rtl"
        C_COMMON_CLOCK = 0
        C_FIFO_DEPTH_LOG = 5
        C_FIFO_WIDTH = 37
        C_FIFO_TYPE = "lut"
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TKEEP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDEST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_ACK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <VALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_AWREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_WREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_BREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_ARREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_RREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXIS_TREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_gen_2> synthesized.

Synthesizing Unit <fifo_gen_3>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v".
        C_FAMILY = "rtl"
        C_COMMON_CLOCK = 0
        C_FIFO_DEPTH_LOG = 5
        C_FIFO_WIDTH = 3
        C_FIFO_TYPE = "lut"
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TKEEP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDEST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_ACK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <VALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_AWREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_WREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_BREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_ARREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_RREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXIS_TREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_gen_3> synthesized.

Synthesizing Unit <fifo_gen_4>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v".
        C_FAMILY = "rtl"
        C_COMMON_CLOCK = 0
        C_FIFO_DEPTH_LOG = 5
        C_FIFO_WIDTH = 36
        C_FIFO_TYPE = "lut"
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RRESP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARADDR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLEN> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARSIZE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARBURST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARLOCK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARCACHE> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARPROT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARQOS> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARREGION> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDATA> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TSTRB> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TKEEP> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TDEST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TUSER> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_WR_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_RD_DATA_COUNT> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <WR_ACK> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <ALMOST_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <VALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_FULL> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <PROG_EMPTY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_AWREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_WREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_BVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_AWVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_WVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_BREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_ARREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXI_RVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_ARVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXI_RREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <S_AXIS_TREADY> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TVALID> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <M_AXIS_TLAST> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AW_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_W_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_B_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_AR_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXI_R_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_SBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_DBITERR> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_OVERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" line 809: Output port <AXIS_UNDERFLOW> of the instance <inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_gen_4> synthesized.

Synthesizing Unit <data_fifo_bank_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 2
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 64'b0000000000000000000000000010000000000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <data_fifo_bank_1> synthesized.

Synthesizing Unit <axi_data_fifo>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_data_fifo> synthesized.

Synthesizing Unit <data_fifo_bank_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 14
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 448'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <data_fifo_bank_2> synthesized.

Synthesizing Unit <crossbar_sasd>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v".
        C_MAX_NUM_SLOTS = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "rtl"
        C_NUM_SLAVE_SLOTS = 2
        C_NUM_MASTER_SLOTS = 14
        C_AXI_ID_WIDTH = 1
        C_S_AXI_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_ADDR_WIDTH = 32
        C_INTERCONNECT_DATA_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000110101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001000000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111110101000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111010101000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011001100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100100000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100110000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110101000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000011111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111111111111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011001100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100100111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100110111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110101000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111
        C_S_AXI_BASE_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_HIGH_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
WARNING:Xst:647 - Input <S_AXI_AWID<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_BID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_RID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <m_atarget_enc>.
    Found 15-bit register for signal <m_atarget_hot>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <crossbar_sasd> synthesized.

Synthesizing Unit <addr_arbiter_sasd>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v".
        C_FAMILY = "rtl"
        C_NUM_S = 2
        C_NUM_S_LOG = 1
        C_AMESG_WIDTH = 60
        C_GRANT_ENC = 1
        C_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 2-bit register for signal <s_arvalid_reg>.
    Found 1-bit register for signal <m_valid_i>.
    Found 2-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <m_grant_hot_i>.
    Found 1-bit register for signal <m_grant_enc_i>.
    Found 1-bit register for signal <any_grant>.
    Found 2-bit register for signal <last_rr_hot>.
    Found 1-bit register for signal <grant_rnw>.
    Found 60-bit register for signal <m_amesg_i>.
    Found 2-bit register for signal <s_awvalid_reg>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <addr_arbiter_sasd> synthesized.

Synthesizing Unit <mux_enc_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 2
        C_SEL_WIDTH = 1
        C_DATA_WIDTH = 60
    Summary:
	no macro.
Unit <mux_enc_1> synthesized.

Synthesizing Unit <addr_decoder>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v".
        C_FAMILY = "rtl"
        C_NUM_TARGETS = 14
        C_NUM_TARGETS_LOG = 4
        C_NUM_RANGES = 16
        C_ADDR_WIDTH = 32
        C_TARGET_ENC = 1
        C_TARGET_HOT = 1
        C_REGION_ENC = 1
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000110101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001000000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111110101000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111010101000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011001100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100100000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110100110000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111011110101000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000011111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111111111111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011001100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100100111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110100110111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011110101000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111
        C_TARGET_QUAL = 14'b11111111111111
        C_RESOLUTION = 12
        C_COMPARATOR_THRESHOLD = 6
WARNING:Xst:647 - Input <ADDR<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <addr_decoder> synthesized.

Synthesizing Unit <comparator_static_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01000000011000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_1> synthesized.

Synthesizing Unit <carry_and>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v".
        C_FAMILY = "rtl"
    Summary:
	no macro.
Unit <carry_and> synthesized.

Synthesizing Unit <comparator_static_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01110111101010000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_2> synthesized.

Synthesizing Unit <comparator_static_3>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01110111101001100000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_3> synthesized.

Synthesizing Unit <comparator_static_4>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01110111101001000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_4> synthesized.

Synthesizing Unit <comparator_static_5>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01110111101000100000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_5> synthesized.

Synthesizing Unit <comparator_static_6>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111010000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_6> synthesized.

Synthesizing Unit <comparator_static_7>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01000001101000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_7> synthesized.

Synthesizing Unit <comparator_static_8>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01110111101000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_8> synthesized.

Synthesizing Unit <comparator_static_9>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01110110011000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_9> synthesized.

Synthesizing Unit <comparator_static_10>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01110101010000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_10> synthesized.

Synthesizing Unit <comparator_static_11>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111101010000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_11> synthesized.

Synthesizing Unit <comparator_static_12>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b10000000000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_12> synthesized.

Synthesizing Unit <comparator_static_13>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01000000000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_13> synthesized.

Synthesizing Unit <comparator_static_14>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01101010000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_14> synthesized.

Synthesizing Unit <splitter_1>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 3
    Found 3-bit register for signal <m_ready_d>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <splitter_1> synthesized.

Synthesizing Unit <splitter_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 2
    Found 2-bit register for signal <m_ready_d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <splitter_2> synthesized.

Synthesizing Unit <mux_enc_2>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 15
        C_SEL_WIDTH = 4
        C_DATA_WIDTH = 1
    Summary:
	no macro.
Unit <mux_enc_2> synthesized.

Synthesizing Unit <mux_enc_3>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 2
        C_SEL_WIDTH = 1
        C_DATA_WIDTH = 1
    Summary:
	no macro.
Unit <mux_enc_3> synthesized.

Synthesizing Unit <mux_enc_4>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 2
        C_SEL_WIDTH = 1
        C_DATA_WIDTH = 39
    Summary:
	no macro.
Unit <mux_enc_4> synthesized.

Synthesizing Unit <mux_enc_5>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 15
        C_SEL_WIDTH = 4
        C_DATA_WIDTH = 36
    Summary:
	no macro.
Unit <mux_enc_5> synthesized.

Synthesizing Unit <axic_register_slice_5>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_5> synthesized.

Synthesizing Unit <mux_enc_6>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 15
        C_SEL_WIDTH = 4
        C_DATA_WIDTH = 3
    Summary:
	no macro.
Unit <mux_enc_6> synthesized.

Synthesizing Unit <decerr_slave>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v".
        C_AXI_ID_WIDTH = 1
        C_AXI_DATA_WIDTH = 32
        C_AXI_BUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
    Found 1-bit register for signal <s_axi_awready_i>.
    Found 1-bit register for signal <s_axi_wready_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 1-bit register for signal <s_axi_bid_i>.
    Found 1-bit register for signal <read_cs>.
    Found 1-bit register for signal <s_axi_arready_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 1-bit register for signal <s_axi_rlast_i>.
    Found 1-bit register for signal <s_axi_rid_i>.
    Found 8-bit register for signal <read_cnt>.
    Found 2-bit register for signal <write_cs>.
    Found finite state machine <FSM_0> for signal <write_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESET (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_56_o_GND_56_o_sub_20_OUT<7:0>> created at line 208.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <decerr_slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Registers                                            : 170
 1-bit register                                        : 99
 15-bit register                                       : 1
 2-bit register                                        : 6
 3-bit register                                        : 61
 4-bit register                                        : 1
 60-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 19
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 60-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
Release 13.4 - generatecore $Revision: 1.65.4.2 $ (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:encore:403 - Generating cell
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1' of component
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1' using IPEngine
   generatecore flow.
INFO:sim:172 - Generating IP...
Delivering EJava files for 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1'...
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1'.

End of process call...
Release 13.4 - generatecore $Revision: 1.65.4.2 $ (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:encore:403 - Generating cell
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2' of component
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2' using IPEngine
   generatecore flow.
INFO:sim:172 - Generating IP...
Delivering EJava files for 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2'...
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2'.

End of process call...
Release 13.4 - generatecore $Revision: 1.65.4.2 $ (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:encore:403 - Generating cell
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3' of component
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3' using IPEngine
   generatecore flow.
INFO:sim:172 - Generating IP...
Delivering EJava files for 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3'...
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3'.

End of process call...
Release 13.4 - generatecore $Revision: 1.65.4.2 $ (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:encore:403 - Generating cell
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4' of component
   'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4' using IPEngine
   generatecore flow.
INFO:sim:172 - Generating IP...
Delivering EJava files for 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4'...
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4'.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decerr_slave>.
The following registers are absorbed into counter <read_cnt>: 1 register on signal <read_cnt>.
Unit <decerr_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit down counter                                    : 1
# Registers                                            : 373
 Flip-Flops                                            : 373
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 18
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 60-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <read_cs_0> in Unit <decerr_slave> is equivalent to the following FF/Latch, which will be removed : <s_axi_rvalid_i> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/FSM_0> on signal <write_cs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <axi_interconnect_0_wrapper> ...

Optimizing unit <converter_bank_2> ...

Optimizing unit <clock_conv_1> ...

Optimizing unit <protocol_conv_bank> ...

Optimizing unit <axilite_conv> ...

Optimizing unit <clock_conv_2> ...

Optimizing unit <crossbar_sasd> ...

Optimizing unit <addr_arbiter_sasd> ...

Optimizing unit <splitter_1> ...

Optimizing unit <splitter_2> ...

Optimizing unit <decerr_slave> ...

Optimizing unit <addr_decoder> ...
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst, both signals M_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal M_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit gen_conv_slot[12].clock_conv_inst, both signals S_AXI_ACLK and gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit gen_conv_slot[11].clock_conv_inst, both signals S_AXI_ACLK and gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit gen_conv_slot[10].clock_conv_inst, both signals S_AXI_ACLK and gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit gen_conv_slot[6].clock_conv_inst, both signals S_AXI_ACLK and gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit gen_conv_slot[5].clock_conv_inst, both signals S_AXI_ACLK and gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit gen_conv_slot[0].clock_conv_inst, both signals S_AXI_ACLK and gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank, both signals gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal gen_conv_slot[13].clock_conv_inst/S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_33> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_34> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_35> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_37> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_38> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_39> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_40> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_41> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_43> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_44> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_45> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_50> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_51> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_52> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_53> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_54> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_55> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_56> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_57> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_58> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_59> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_4> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_5> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_6> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_7> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i> in Unit <axi_interconnect_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cs_0> 
INFO:Xst:2261 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_49> in Unit <axi_interconnect_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42> 
INFO:Xst:3203 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/last_rr_hot_1> in Unit <axi_interconnect_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/last_rr_hot_0> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block axi_interconnect_0_wrapper, actual ratio is 3.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 has been replicated 1 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0 has been replicated 2 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1 has been replicated 1 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2 has been replicated 1 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3 has been replicated 1 time(s)
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 303
 Flip-Flops                                            : 303

=========================================================================
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : axi_interconnect_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1056
#      GND                         : 1
#      INV                         : 20
#      LUT2                        : 122
#      LUT3                        : 78
#      LUT4                        : 102
#      LUT5                        : 379
#      LUT6                        : 351
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 303
#      FD                          : 63
#      FDE                         : 37
#      FDP                         : 90
#      FDR                         : 54
#      FDRE                        : 13
#      FDS                         : 45
#      FDSE                        : 1
# Others                           : 35
#      axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1: 14
#      axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2: 7
#      axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3: 7
#      axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4: 7

Device utilization summary:
---------------------------

Selected Device : 6vcx75tff484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             303  out of  93120     0%  
 Number of Slice LUTs:                 1052  out of  46560     2%  
    Number used as Logic:              1052  out of  46560     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1188
   Number with an unused Flip Flop:     885  out of   1188    74%  
   Number with an unused LUT:           136  out of   1188    11%  
   Number of fully used LUT-FF pairs:   167  out of   1188    14%  
   Number of unique control sets:        71

IO Utilization: 
 Number of IOs:                        3647
 Number of bonded IOBs:                   0  out of    240     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                                                                                     | Load  |
---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2)     | 196   |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK | NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset)            | 1     |
axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK | NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset)            | 1     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/s_axid_0)| 11    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/s_axid_0)| 11    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/s_axid_0)| 11    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_0)| 11    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_0)| 11    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_0)| 11    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_0)| 11    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset)            | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset)            | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK | NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_async_conv_reset)            | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_async_conv_reset)           | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_async_conv_reset)           | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/m_async_conv_reset)           | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/m_async_conv_reset)           | 4     |
---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.708ns (Maximum Frequency: 269.680MHz)
   Minimum input arrival time before clock: 3.046ns
   Maximum output required time after clock: 2.773ns
   Maximum combinational path delay: 2.107ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 3.708ns (frequency: 269.680MHz)
  Total number of paths / destination ports: 19101 / 243
-------------------------------------------------------------------------
Delay:               3.708ns (Levels of Logic = 6)
  Source:            axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1 (FF)
  Destination:       axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant (FF)
  Source Clock:      axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1 to axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.317   0.571  axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1)
     LUT4:I0->O            9   0.061   0.557  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/GND_50_o_GND_50_o_equal_15_o1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/GND_50_o_GND_50_o_equal_15_o)
     LUT6:I3->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O10 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O9)
     LUT6:I1->O            6   0.061   0.454  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT6:I4->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O18_SW1 (N126)
     LUT6:I5->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
    ----------------------------------------
    Total                      3.708ns (0.683ns logic, 3.025ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.739ns (frequency: 575.166MHz)
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/s_axid_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/s_axid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.825  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            1   0.061   0.339  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/_n0103_inv1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/_n0103_inv)
     FDRE:CE                   0.196          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/s_axid_0
    ----------------------------------------
    Total                      1.739ns (0.574ns logic, 1.165ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.739ns (frequency: 575.166MHz)
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/s_axid_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/s_axid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.825  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            1   0.061   0.339  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/_n0103_inv1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/_n0103_inv)
     FDRE:CE                   0.196          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/s_axid_0
    ----------------------------------------
    Total                      1.739ns (0.574ns logic, 1.165ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.739ns (frequency: 575.166MHz)
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/s_axid_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/s_axid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.825  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            1   0.061   0.339  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/_n0103_inv1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/_n0103_inv)
     FDRE:CE                   0.196          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/s_axid_0
    ----------------------------------------
    Total                      1.739ns (0.574ns logic, 1.165ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.739ns (frequency: 575.166MHz)
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.825  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            1   0.061   0.339  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n0103_inv1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n0103_inv)
     FDRE:CE                   0.196          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_0
    ----------------------------------------
    Total                      1.739ns (0.574ns logic, 1.165ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.739ns (frequency: 575.166MHz)
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.825  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            1   0.061   0.339  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/_n0103_inv1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/_n0103_inv)
     FDRE:CE                   0.196          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_0
    ----------------------------------------
    Total                      1.739ns (0.574ns logic, 1.165ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.739ns (frequency: 575.166MHz)
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.825  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            1   0.061   0.339  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/_n0103_inv1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/_n0103_inv)
     FDRE:CE                   0.196          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_0
    ----------------------------------------
    Total                      1.739ns (0.574ns logic, 1.165ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.739ns (frequency: 575.166MHz)
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.825  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            1   0.061   0.339  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/_n0103_inv1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/_n0103_inv)
     FDRE:CE                   0.196          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_0
    ----------------------------------------
    Total                      1.739ns (0.574ns logic, 1.165ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/_n00981)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/_n00981)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/_n00981)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/_n00981)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.744ns (frequency: 573.279MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.744ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.611  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I2->O            1   0.061   0.694  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/_n00981)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.744ns (0.439ns logic, 1.305ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n00981)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.877ns (frequency: 532.637MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.877ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.739  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/_n00981)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.877ns (0.439ns logic, 1.438ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 1567 / 134
-------------------------------------------------------------------------
Offset:              3.046ns (Levels of Logic = 6)
  Source:            M_AXI_BVALID<12> (PAD)
  Destination:       axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant (FF)
  Destination Clock: axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_BVALID<12> to axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O8 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O7)
     LUT6:I0->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O10 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O9)
     LUT6:I1->O            6   0.061   0.454  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT6:I4->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O18_SW1 (N126)
     LUT6:I5->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
    ----------------------------------------
    Total                      3.046ns (0.453ns logic, 2.593ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              1.342ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4:FULL    3   0.000   0.524  axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst (axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/full)
     LUT4:I1->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.342ns (0.122ns logic, 1.220ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              1.342ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4:FULL    3   0.000   0.524  axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst (axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/full)
     LUT4:I1->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.342ns (0.122ns logic, 1.220ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              1.342ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4:FULL    3   0.000   0.524  axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst (axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/full)
     LUT4:I1->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.342ns (0.122ns logic, 1.220ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              1.342ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4:FULL    3   0.000   0.524  axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst (axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/full)
     LUT4:I1->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.342ns (0.122ns logic, 1.220ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              1.342ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4:FULL    3   0.000   0.524  axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst (axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/full)
     LUT4:I1->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.342ns (0.122ns logic, 1.220ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              1.342ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4:FULL    3   0.000   0.524  axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst (axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/full)
     LUT4:I1->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.342ns (0.122ns logic, 1.220ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              1.342ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst:FULL to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4:FULL    3   0.000   0.524  axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst (axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/full)
     LUT4:I1->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.342ns (0.122ns logic, 1.220ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           35   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.749ns (0.540ns logic, 1.209ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           35   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.749ns (0.540ns logic, 1.209ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           35   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.749ns (0.540ns logic, 1.209ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           35   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.749ns (0.540ns logic, 1.209ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           35   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.749ns (0.540ns logic, 1.209ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           35   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.749ns (0.540ns logic, 1.209ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           35   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.749ns (0.540ns logic, 1.209ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 6382 / 1722
-------------------------------------------------------------------------
Offset:              2.773ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0 (FF)
  Destination:       S_AXI_WREADY<1> (PAD)
  Source Clock:      axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0 to S_AXI_WREADY<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.317   0.677  axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0)
     LUT4:I0->O           40   0.061   0.643  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/GND_50_o_GND_50_o_equal_7_o1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/GND_50_o_GND_50_o_equal_7_o)
     LUT6:I3->O            1   0.061   0.512  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O)
     LUT6:I3->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O6 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wready)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_wready<0>1 (S_AXI_WREADY<0>)
    ----------------------------------------
    Total                      2.773ns (0.561ns logic, 2.212ns route)
                                       (20.2% logic, 79.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 150 / 80
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.827  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/busy)
     LUT6:I0->O            0   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_axilite.axilite_conv_inst/S_AXI_AWREADY1 (axi_interconnect_0/mc_mp_awready<9>)
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1:RD_EN        0.000          axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst
    ----------------------------------------
    Total                      1.205ns (0.378ns logic, 0.827ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 150 / 80
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.827  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/busy)
     LUT6:I0->O            0   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/S_AXI_AWREADY1 (axi_interconnect_0/mc_mp_awready<8>)
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1:RD_EN        0.000          axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst
    ----------------------------------------
    Total                      1.205ns (0.378ns logic, 0.827ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 150 / 80
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.827  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/busy)
     LUT6:I0->O            0   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_axilite.axilite_conv_inst/S_AXI_AWREADY1 (axi_interconnect_0/mc_mp_awready<7>)
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1:RD_EN        0.000          axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst
    ----------------------------------------
    Total                      1.205ns (0.378ns logic, 0.827ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 150 / 80
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.827  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy)
     LUT6:I0->O            0   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/S_AXI_AWREADY1 (axi_interconnect_0/mc_mp_awready<4>)
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1:RD_EN        0.000          axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst
    ----------------------------------------
    Total                      1.205ns (0.378ns logic, 0.827ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 150 / 80
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.827  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy)
     LUT6:I0->O            0   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/S_AXI_AWREADY1 (axi_interconnect_0/mc_mp_awready<3>)
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1:RD_EN        0.000          axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst
    ----------------------------------------
    Total                      1.205ns (0.378ns logic, 0.827ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 150 / 80
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.827  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy)
     LUT6:I0->O            0   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/S_AXI_AWREADY1 (axi_interconnect_0/mc_mp_awready<2>)
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1:RD_EN        0.000          axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst
    ----------------------------------------
    Total                      1.205ns (0.378ns logic, 0.827ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 150 / 80
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 1)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy to axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.317   0.827  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy)
     LUT6:I0->O            0   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/S_AXI_AWREADY1 (axi_interconnect_0/mc_mp_awready<1>)
    axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1:RD_EN        0.000          axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst
    ----------------------------------------
    Total                      1.205ns (0.378ns logic, 0.827ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              2.733ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<1> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.396  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[12].gen_axilite.axilite_conv_inst/write_active)
     LUT2:I1->O            1   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O8 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O7)
     LUT6:I0->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O10 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O9)
     LUT6:I1->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.733ns (0.561ns logic, 2.172ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              2.731ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<1> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.396  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/write_active)
     LUT2:I1->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O9 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O8)
     LUT6:I1->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O10 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O9)
     LUT6:I1->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.731ns (0.561ns logic, 2.170ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              2.611ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<1> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.402  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active)
     LUT2:I1->O            1   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O11 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O10)
     LUT6:I0->O            1   0.061   0.566  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O12 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O11)
     LUT6:I2->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.611ns (0.561ns logic, 2.050ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              2.551ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<1> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.396  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT2:I1->O            1   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O4 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O3)
     LUT6:I0->O            1   0.061   0.512  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O4)
     LUT6:I3->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.551ns (0.561ns logic, 1.990ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              2.471ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<1> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.402  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_axilite.axilite_conv_inst/write_active)
     LUT2:I1->O            1   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O6 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O5)
     LUT6:I0->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O7 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O6)
     LUT6:I4->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.471ns (0.561ns logic, 1.910ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              2.394ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<1> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.396  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/write_active)
     LUT2:I1->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O2 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O1)
     LUT6:I1->O            1   0.061   0.357  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O2)
     LUT6:I5->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.394ns (0.561ns logic, 1.833ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              2.266ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<1> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.396  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_axilite.axilite_conv_inst/write_active)
     LUT2:I1->O            1   0.061   0.566  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O)
     LUT6:I2->O            1   0.061   0.357  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O2)
     LUT6:I5->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.266ns (0.561ns logic, 1.705ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4242 / 1758
-------------------------------------------------------------------------
Delay:               2.107ns (Levels of Logic = 4)
  Source:            M_AXI_BVALID<12> (PAD)
  Destination:       S_AXI_BVALID<1> (PAD)

  Data Path: M_AXI_BVALID<12> to S_AXI_BVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.061   0.696  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O8 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O7)
     LUT6:I0->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O10 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O9)
     LUT6:I1->O            6   0.061   0.385  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<0>1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.107ns (0.331ns logic, 1.775ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    1.877|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.352|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK |    2.352|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK |    2.352|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK |    2.352|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK |    2.352|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    1.739|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    1.739|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    1.739|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    1.739|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.352|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK|    1.744|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.352|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/M_AXI_ACLK|    1.739|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/M_AXI_ACLK|    1.739|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/M_AXI_ACLK|    1.739|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK |    3.550|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/M_AXI_ACLK|    3.470|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/M_AXI_ACLK|    3.419|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/M_AXI_ACLK|    3.672|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/M_AXI_ACLK|    3.670|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK |    3.490|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/M_AXI_ACLK |    3.410|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK |    3.708|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 253.00 secs
Total CPU time to Xst completion: 183.25 secs
 
--> 


Total memory usage is 563704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  427 (   0 filtered)
Number of infos    :  479 (   0 filtered)

