[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnsizedArray/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<38> s<37> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<35> c<2> s<33> l<1:1> el<1:12>
n<> u<5> t<IntegerAtomType_Byte> p<6> l<2:4> el<2:8>
n<> u<6> t<Data_type> p<27> c<5> s<26> l<2:4> el<2:8>
n<b> u<7> t<StringConst> p<25> s<9> l<2:9> el<2:10>
n<> u<8> t<Unsized_dimension> p<9> l<2:10> el<2:12>
n<> u<9> t<Variable_dimension> p<25> c<8> s<24> l<2:10> el<2:12>
n<1> u<10> t<IntConst> p<11> l<2:16> el<2:17>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:16> el<2:17>
n<> u<12> t<Primary> p<13> c<11> l<2:16> el<2:17>
n<> u<13> t<Expression> p<22> c<12> s<17> l<2:16> el<2:17>
n<1> u<14> t<IntConst> p<15> l<2:19> el<2:20>
n<> u<15> t<Primary_literal> p<16> c<14> l<2:19> el<2:20>
n<> u<16> t<Primary> p<17> c<15> l<2:19> el<2:20>
n<> u<17> t<Expression> p<22> c<16> s<21> l<2:19> el<2:20>
n<1> u<18> t<IntConst> p<19> l<2:22> el<2:23>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:22> el<2:23>
n<> u<20> t<Primary> p<21> c<19> l<2:22> el<2:23>
n<> u<21> t<Expression> p<22> c<20> l<2:22> el<2:23>
n<> u<22> t<Concatenation> p<23> c<13> l<2:15> el<2:24>
n<> u<23> t<Primary> p<24> c<22> l<2:15> el<2:24>
n<> u<24> t<Expression> p<25> c<23> l<2:15> el<2:24>
n<> u<25> t<Variable_decl_assignment> p<26> c<7> l<2:9> el<2:24>
n<> u<26> t<List_of_variable_decl_assignments> p<27> c<25> l<2:9> el<2:24>
n<> u<27> t<Variable_declaration> p<28> c<6> l<2:4> el<2:25>
n<> u<28> t<Data_declaration> p<29> c<27> l<2:4> el<2:25>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:25>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<2:4> el<2:25>
n<> u<31> t<Module_common_item> p<32> c<30> l<2:4> el<2:25>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:4> el<2:25>
n<> u<33> t<Non_port_module_item> p<35> c<32> s<34> l<2:4> el<2:25>
n<> u<34> t<ENDMODULE> p<35> l<4:1> el<4:10>
n<> u<35> t<Module_declaration> p<36> c<4> l<1:1> el<4:10>
n<> u<36> t<Description> p<37> c<35> l<1:1> el<4:10>
n<> u<37> t<Source_text> p<38> c<36> l<1:1> el<4:10>
n<> u<38> t<Top_level_rule> c<1> l<1:1> el<5:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedArray/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedArray/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/UnsizedArray/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         1
array_var                                              1
byte_typespec                                          2
byte_var                                               1
constant                                               5
design                                                 1
logic_net                                              1
module_inst                                            3
operation                                              1
range                                                  1
ref_obj                                                3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         1
array_var                                              1
byte_typespec                                          2
byte_var                                               1
constant                                               5
design                                                 1
logic_net                                              1
module_inst                                            3
operation                                              1
range                                                  1
ref_obj                                                3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:2:9, endln:2:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_ref_obj: (work@top.b)
      |vpiParent:
      \_logic_net: (work@top.b), line:2:9, endln:2:10
      |vpiFullName:work@top.b
      |vpiActual:
      \_byte_typespec: , line:2:4, endln:2:12
    |vpiName:b
    |vpiFullName:work@top.b
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.b), line:2:9, endln:2:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_obj: (work@top.b)
      |vpiParent:
      \_array_var: (work@top.b), line:2:9, endln:2:10
      |vpiFullName:work@top.b
      |vpiActual:
      \_array_typespec: 
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:2:15, endln:2:24
      |vpiParent:
      \_byte_var: (work@top.b), line:2:9, endln:2:10
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:2:16, endln:2:17
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:19, endln:2:20
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:22, endln:2:23
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
    |vpiArrayType:2
    |vpiReg:
    \_byte_var: (work@top.b), line:2:9, endln:2:10
      |vpiParent:
      \_array_var: (work@top.b), line:2:9, endln:2:10
      |vpiTypespec:
      \_ref_obj: (work@top.b)
        |vpiParent:
        \_byte_var: (work@top.b), line:2:9, endln:2:10
        |vpiFullName:work@top.b
        |vpiActual:
        \_byte_typespec: , line:2:4, endln:2:8
      |vpiFullName:work@top.b
      |vpiExpr:
      \_operation: , line:2:15, endln:2:24
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_byte_typespec: , line:2:4, endln:2:8
  |vpiParent:
  \_byte_var: (work@top.b), line:2:9, endln:2:10
  |vpiSigned:1
\_array_typespec: 
\_byte_typespec: , line:2:4, endln:2:12
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnsizedArray/dut.sv | ${SURELOG_DIR}/build/regression/UnsizedArray/roundtrip/dut_000.sv | 1 | 4 |