5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd task4.vcd -o task4.cdd -v task4.v
3 0 $root $root NA 0 0 1
3 0 main main task4.v 1 15 1
3 0 mod_a main.a task4.v 18 31 1
2 1 20 8000b 2 3b 2100a 0 0 1 2 1102 foo
4 1 0 0
3 3 mod_a.foo main.a.foo task4.v 22 29 1
2 2 25 7000a 1 0 20008 0 0 1 4 1
2 3 25 30003 0 1 400 0 0 a
2 4 25 3000a 1 37 1100a 2 3
2 5 26 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 26 30004 2 2c 12000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 27 7000a 1 0 20004 0 0 1 4 0
2 8 27 30003 0 1 400 0 0 a
2 9 27 3000a 1 37 6 7 8
1 a 23 830006 1 0 0 0 1 1 1002
4 9 0 0
4 6 9 0
4 4 6 6
3 0 mod_b main.b task4.v 34 47 1
2 10 36 8000b 2 3b 2100a 0 0 1 2 1102 foo
4 10 0 0
3 3 mod_b.foo main.b.foo task4.v 38 45 1
2 11 41 7000a 1 0 20004 0 0 1 4 0
2 12 41 30003 0 1 400 0 0 b
2 13 41 3000a 1 37 11006 11 12
2 14 42 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 15 42 30004 2 2c 12000a 14 0 32 2 aa aa aa aa aa aa aa aa
2 16 43 7000a 1 0 20008 0 0 1 4 1
2 17 43 30003 0 1 400 0 0 b
2 18 43 3000a 1 37 a 16 17
1 b 39 830006 1 0 0 0 1 1 102
4 18 0 0
4 15 18 0
4 13 15 15
