m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/sim
vdemux_1bit
Z0 !s110 1693814928
!i10b 1
!s100 Hl^8OobPMH5m^@aRJb^HM3
!s11b <MKag04L0hS2<BelbC;_V0
I_:X;zX;[R[TeGanVI_iIG1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/sim
w1693814737
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/demux_1bit.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/demux_1bit.v
L0 3
Z3 OP;L;2019.2;69
r1
!s85 0
31
Z4 !s108 1693814928.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/demux_1bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/demux_1bit.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_demux
R0
!i10b 1
!s100 ES?IfIO9?WY:D_z:7jK_>0
!s11b AU`TkAYj:XZ3H]e<X>Td;0
IM=FOg@LzbE[zzd@FP6P0K0
R1
R2
w1693814739
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/tb_demux.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/tb_demux.v
L0 2
R3
r1
!s85 0
31
R4
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/tb_demux.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/tb_demux.v|
!i113 1
R5
R6
