# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name crc_V_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_39_out \
    op interface \
    ports { crc_V_39_out { O 1 vector } crc_V_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name crc_V_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_38_out \
    op interface \
    ports { crc_V_38_out { O 1 vector } crc_V_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name crc_V_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_37_out \
    op interface \
    ports { crc_V_37_out { O 1 vector } crc_V_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name crc_V_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_36_out \
    op interface \
    ports { crc_V_36_out { O 1 vector } crc_V_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name crc_V_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_35_out \
    op interface \
    ports { crc_V_35_out { O 1 vector } crc_V_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name crc_V_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_34_out \
    op interface \
    ports { crc_V_34_out { O 1 vector } crc_V_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name crc_V_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_33_out \
    op interface \
    ports { crc_V_33_out { O 1 vector } crc_V_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name crc_V_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_32_out \
    op interface \
    ports { crc_V_32_out { O 1 vector } crc_V_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name crc_V_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_31_out \
    op interface \
    ports { crc_V_31_out { O 1 vector } crc_V_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name crc_V_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_30_out \
    op interface \
    ports { crc_V_30_out { O 1 vector } crc_V_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name crc_V_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_29_out \
    op interface \
    ports { crc_V_29_out { O 1 vector } crc_V_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name crc_V_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_28_out \
    op interface \
    ports { crc_V_28_out { O 1 vector } crc_V_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name crc_V_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_27_out \
    op interface \
    ports { crc_V_27_out { O 1 vector } crc_V_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name crc_V_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_26_out \
    op interface \
    ports { crc_V_26_out { O 1 vector } crc_V_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name crc_V_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_25_out \
    op interface \
    ports { crc_V_25_out { O 1 vector } crc_V_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name crc_V_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_24_out \
    op interface \
    ports { crc_V_24_out { O 1 vector } crc_V_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name crc_V_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_23_out \
    op interface \
    ports { crc_V_23_out { O 1 vector } crc_V_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name crc_V_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_22_out \
    op interface \
    ports { crc_V_22_out { O 1 vector } crc_V_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name crc_V_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_21_out \
    op interface \
    ports { crc_V_21_out { O 1 vector } crc_V_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name crc_V_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_20_out \
    op interface \
    ports { crc_V_20_out { O 1 vector } crc_V_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name crc_V_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_19_out \
    op interface \
    ports { crc_V_19_out { O 1 vector } crc_V_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name crc_V_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_18_out \
    op interface \
    ports { crc_V_18_out { O 1 vector } crc_V_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name crc_V_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_17_out \
    op interface \
    ports { crc_V_17_out { O 1 vector } crc_V_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name crc_V_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_crc_V_8_out \
    op interface \
    ports { crc_V_8_out { O 1 vector } crc_V_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName crc24a_flow_control_loop_pipe_sequential_init_U
set CompName crc24a_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix crc24a_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


