GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\bouncy_box_top.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\color_converters.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\gowin_sp\sp_framebuffer.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\num_of_ones.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v'
WARN  (EX3012) : Empty statement in sequential block("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":132)
WARN  (EX2565) : Port 'oce' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX2565) : Port 'din' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX3073) : Port 'hSync' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":48)
Compiling module 'sram_frambuffer_test_top'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":1)
Compiling module 'sp_framebuffer'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\gowin_sp\sp_framebuffer.v":9)
Compiling module 'Gowin_PLLVR'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\gowin_pllvr\gowin_pllvr.v":9)
WARN  (EX2565) : Port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":119)
Compiling module 'hdmi_tx'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":7)
WARN  (EX3780) : Using initial value of 'CTL' since it is never assigned("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":146)
WARN  (EX2565) : Port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":158)
Compiling module 'synchronous_encoder_serializer'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":1)
Compiling module 'num_of_ones'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\num_of_ones.v":1)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":116)
WARN  (EX1987) : Input port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":158)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":154)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":157)
WARN  (EX1987) : Input port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":119)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 11 for port 'hPosCounter'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":42)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'vPosCounter'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":43)
Compiling module 'rgb6_to_rgb24'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\color_converters.v":22)
Compiling module 'b2_to_b8'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\color_converters.v":61)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":61)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":65)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":68)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":74)
WARN  (EX1947) : Input port 'oce' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX1947) : Input port 'din[5]' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX1947) : Input port 'din[4]' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX1947) : Input port 'din[3]' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX1947) : Input port 'din[2]' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX1947) : Input port 'din[1]' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
WARN  (EX1947) : Input port 'din[0]' remains unconnected for this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":27)
NOTE  (EX0101) : Current top module is "sram_frambuffer_test_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "rgb6_to_rgb24" instantiated to "colorConverter" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\sram_framebuffer_test_top.v":53)
WARN  (NL0002) : The module "b2_to_b8" instantiated to "blueConverter" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\color_converters.v":40)
WARN  (NL0002) : The module "b2_to_b8" instantiated to "greenConverter" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\color_converters.v":35)
WARN  (NL0002) : The module "b2_to_b8" instantiated to "redConverter" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\color_converters.v":30)
WARN  (NL0002) : The module "num_of_ones" instantiated to "ones_in_pixel" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":26)
WARN  (NL0002) : The module "num_of_ones" instantiated to "ones_in_pixel" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":26)
WARN  (NL0002) : The module "num_of_ones" instantiated to "ones_in_pixel" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":26)
[95%] Generate netlist file "D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx.vg" completed
[100%] Generate report file "D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx_syn.rpt.html" completed
GowinSynthesis finish
