$date
	Mon Jun 06 20:06:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " d $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
1!
1"
#20
0#
#25
0"
#40
0!
1#
1$
#45
1"
#60
0#
#65
0"
#80
1#
#100
