LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY lab_07 IS
	PORT
	(
--		clk_t		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		clk_ref , PB0 , PB1	: IN STD_LOGIC  := '1';
		A0,A1,B0,B1,C0		: OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
	);
END lab_07;


ARCHITECTURE SYN OF lab_07 IS

	SIGNAL sub_wire0	: STD_LOGIC_VECTOR (7 DOWNTO 0);


	  
	component Timing_Reference is
	port ( clk: in std_logic; -- Pin connected to P11 (N14)
			clk_2Hz: out std_logic);-- Can check it using PIN A8 - LEDR0
	end component;
	
	component seq_detector_3bit is
	port(
	clk , RSTN , SW_i : in std_logic;
	Q : out std_logic_vector (2 downto 0)
	);
	end component;
	
	component PISOreg is
	port	(
	D_in : in std_logic_vector (7 downto 0);
	clk , L_SN : in std_logic;
	Os : out std_logic
	);
	end component;
	
	component rom00 IS
	PORT
	(
		address		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		clock		: IN STD_LOGIC  := '1';
		q		: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
	);
	END component;
	
	component countMOD8 is
	port	(
	clk : in std_logic;
	Q : out std_logic_vector ( 2 downto 0)
	);
	end component;
	
	component countMOD256 is
	port	(
	clk : in std_logic;
	Q : out std_logic_vector ( 7 downto 0)
	);
	end component;

BEGIN

  
	q    <= sub_wire0(7 DOWNTO 0);
	
END SYN;
