<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SBIR Phase I:  Fast Slewing Voltage Regulator for Package Integrated Dynamic Voltage and Frequency Scaling Applications</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>01/01/2015</AwardEffectiveDate>
<AwardExpirationDate>12/31/2015</AwardExpirationDate>
<AwardTotalIntnAmount>149999.00</AwardTotalIntnAmount>
<AwardAmount>149999</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07070000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>IIP</Abbreviation>
<LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Benaiah Schrag</SignBlockName>
<PO_EMAI>bschrag@nsf.gov</PO_EMAI>
<PO_PHON>7032928323</PO_PHON>
</ProgramOfficer>
<AbstractNarration>The broader impact/commercial potential of this Small Business Innovation Research Phase I project will be to dramatically decrease power consumption and significantly reduce the voltage regulator footprint while still deploying standard CMOS semiconductor processes.  This project will develop products that will lead the commercial trend toward in-package voltage regulators, and will increase the competitiveness of the U.S. semiconductor industry. The reduced size and cost, and the ability for the chip to be placed in the package, enables the various system components to have their own voltage regulator, which, due to the faster slew rate, results in the ability for devices to host the increasingly sophisticated applications necessary for big data and other advanced applications.  In addition, the use of the technology developed under this project in data centers will translate to more energy-efficient electronic infrastructure that contributes less to the nation's CO2 emissions and their impact on climate and the environment.&lt;br/&gt;&lt;br/&gt;This Small Business Innovation Research Phase I project seeks to develop an in-package voltage regulator based on the company's novel proprietary architecture that will dramatically decrease power consumption, significantly reduce the voltage regulator footprint, and increase slew rates, while still remaining within the circle of standard CMOS processes.  For the last 40 years the buck DC-to-DC voltage regulator (VR) has been used to convert line- or battery-powered DC voltages to supply these System ICs. IC makers have optimized the efficiency of these VRs to saturation. To achieve the next step function in system efficiency, the power dissipation in the SoC itself must be improved with new methodologies to balance needed versus delivered power. Meanwhile there is an insatiable desire to reduce the volume of these electronic products both in industry and consumer markets. The company's integrated voltage regulator technology will address these challenges by dramatically decreasing power consumption at its load: the system IC. Its new modulator architecture with switching frequencies orders of magnitude faster than today's buck VRs will also significantly reduce the size of the voltage regulator and thus system footprint while remaining economically competitive with high volume IC processes.</AbstractNarration>
<MinAmdLetterDate>12/03/2014</MinAmdLetterDate>
<MaxAmdLetterDate>12/03/2014</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.041</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>1448293</AwardID>
<Investigator>
<FirstName>David</FirstName>
<LastName>Tournatory</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>David Tournatory</PI_FULL_NAME>
<EmailAddress>david@gazellesemi.com</EmailAddress>
<PI_PHON>4159879455</PI_PHON>
<NSF_ID>000673053</NSF_ID>
<StartDate>12/03/2014</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Gazelle Semiconductor Inc</Name>
<CityName>Redwood City</CityName>
<CountyName>SAN MATEO</CountyName>
<ZipCode>940622707</ZipCode>
<PhoneNumber>4159879455</PhoneNumber>
<StreetAddress>101 Acacia Lane</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
<CONGRESSDISTRICT>18</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>CA18</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>051335160</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>GAZELLE SEMICONDUCTOR</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM/>
</Institution>
<Performance_Institution>
<Name><![CDATA[Gazelle Semiconductor Inc]]></Name>
<CityName>Redwood City</CityName>
<CountyName>SAN MATEO</CountyName>
<StateCode>CA</StateCode>
<ZipCode>940622707</ZipCode>
<StreetAddress><![CDATA[101 Acacia Lane]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>18</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>CA18</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>5371</Code>
<Text>SBIR Phase I</Text>
</ProgramElement>
<ProgramReference>
<Code>5371</Code>
<Text>SMALL BUSINESS PHASE I</Text>
</ProgramReference>
<ProgramReference>
<Code>8028</Code>
<Text>Sensor Technology</Text>
</ProgramReference>
<ProgramReference>
<Code>8034</Code>
<Text>Hardware Components</Text>
</ProgramReference>
<Appropriation>
<Code>0115</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2015~149999</FUND_OBLG>
</Award>
</rootTag>
