##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyHFClk                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFClk                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1               | N/A                   | Target: 24.00 MHz  | 
Clock: CySysClk                | N/A                   | Target: 24.00 MHz  | 
Clock: GLCD_SPIM_UDB_IntClock  | Frequency: 58.34 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
GLCD_SPIM_UDB_IntClock  GLCD_SPIM_UDB_IntClock  83333.3          66194       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase          
------------------  ------------  ------------------------  
\GLCD:MOSI(0)_PAD\  24552         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SCLK(0)_PAD\  22542         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SS(0)_PAD\    23571         GLCD_SPIM_UDB_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
****************************************************
Clock: GLCD_SPIM_UDB_IntClock
Frequency: 58.34 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15570
-------------------------------------   ----- 
End-of-path arrival time (ps)           15570
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      4074   9354  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12704  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2866  15570  66194  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
*************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15570
-------------------------------------   ----- 
End-of-path arrival time (ps)           15570
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      4074   9354  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12704  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2866  15570  66194  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15570
-------------------------------------   ----- 
End-of-path arrival time (ps)           15570
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      4074   9354  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12704  66194  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2866  15570  66194  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \GLCD:Net_41\/main_4
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 68649p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   8300   8300  68649  RISE       1
\GLCD:Net_41\/main_4                      macrocell10     2875  11175  68649  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 69001p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12482
-------------------------------------   ----- 
End-of-path arrival time (ps)           12482
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3   count7cell      2110   2110  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_1  macrocell1      3981   6091  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1      3350   9441  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   3041  12482  69001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 69003p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3   count7cell      2110   2110  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_1  macrocell1      3981   6091  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1      3350   9441  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   3039  12481  69003  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 69450p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12313
-------------------------------------   ----- 
End-of-path arrival time (ps)           12313
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3   count7cell     2110   2110  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_1  macrocell1     3981   6091  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1     3350   9441  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3    statusicell1   2872  12313  69450  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 69758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10066
-------------------------------------   ----- 
End-of-path arrival time (ps)           10066
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  69758  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_8               macrocell11     4786  10066  69758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 69758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10066
-------------------------------------   ----- 
End-of-path arrival time (ps)           10066
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  69758  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_8               macrocell12     4786  10066  69758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 69758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  69758  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_3               macrocell13     4785  10065  69758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 71194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q           macrocell13    1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/main_2  macrocell2     3674   4924  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/q       macrocell2     3350   8274  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0   statusicell1   2296  10569  71194  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 71904p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell12     1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   3879   5129  71904  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72101p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell13     1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   3682   4932  72101  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72163p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell12     1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   3620   4870  72163  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72222p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell11     1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   3561   4811  72222  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72223p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell11     1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   3561   4811  72223  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72536p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell13     1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   3247   4497  72536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:Net_41\/main_7
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 72889p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69150  RISE       1
\GLCD:Net_41\/main_7                      macrocell10   4824   6934  72889  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:Net_41\/main_6
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 73201p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69001  RISE       1
\GLCD:Net_41\/main_6                      macrocell10   4513   6623  73201  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73304p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_4      macrocell11   4409   6519  73304  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73304p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_4      macrocell12   4409   6519  73304  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73304p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4     macrocell16   4409   6519  73304  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73509p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69150  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_5      macrocell11   4204   6314  73509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73509p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69150  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_5      macrocell12   4204   6314  73509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73509p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69150  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5     macrocell16   4204   6314  73509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73639p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q         macrocell12   1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_1  macrocell15   4935   6185  73639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 73648p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q          macrocell12   1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1  macrocell17   4925   6175  73648  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell17                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73732p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69001  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_4    macrocell15   3981   6091  73732  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73830p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70106  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_7      macrocell11   3883   5993  73830  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73830p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70106  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_7      macrocell12   3883   5993  73830  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73830p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70106  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7     macrocell16   3883   5993  73830  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73832p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69948  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_3      macrocell11   3882   5992  73832  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73832p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69948  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_3      macrocell12   3882   5992  73832  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73832p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69948  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3     macrocell16   3882   5992  73832  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73963p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q         macrocell11   1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_0  macrocell15   4610   5860  73963  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 73971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q          macrocell11   1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0  macrocell17   4602   5852  73971  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell17                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73973p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70085  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_6      macrocell11   3740   5850  73973  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73973p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70085  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_6      macrocell12   3740   5850  73973  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73973p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70085  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6     macrocell16   3740   5850  73973  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74101p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q         macrocell13   1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_2  macrocell15   4473   5723  74101  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_41\/main_3
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74115p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell13   1250   1250  71194  RISE       1
\GLCD:Net_41\/main_3             macrocell10   4459   5709  74115  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 74118p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q          macrocell13   1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2  macrocell17   4455   5705  74118  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell17                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_41\/main_2
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74136p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell12   1250   1250  71307  RISE       1
\GLCD:Net_41\/main_2             macrocell10   4438   5688  74136  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74253p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69150  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_5    macrocell15   3460   5570  74253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_41\/main_1
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74285p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell11   1250   1250  71449  RISE       1
\GLCD:Net_41\/main_1             macrocell10   4289   5539  74285  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74679p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69948  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_3    macrocell15   3035   5145  74679  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:Net_41\/main_5
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74688p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69948  RISE       1
\GLCD:Net_41\/main_5                      macrocell10   3026   5136  74688  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:Net_41\/main_9
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74696p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70106  RISE       1
\GLCD:Net_41\/main_9                      macrocell10   3018   5128  74696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74702p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell12   1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_1  macrocell11   3872   5122  74702  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74702p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell12   1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_1  macrocell12   3872   5122  74702  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74702p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q        macrocell12   1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1  macrocell16   3872   5122  74702  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 74702p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell12   1250   1250  71307  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_1  macrocell13   3871   5121  74702  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_42\/main_1
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 74702p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell12   1250   1250  71307  RISE       1
\GLCD:Net_42\/main_1             macrocell18   3871   5121  74702  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell18                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74815p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70085  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_6    macrocell15   2898   5008  74815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:Net_41\/main_8
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74832p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70085  RISE       1
\GLCD:Net_41\/main_8                      macrocell10   2881   4991  74832  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74836p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70106  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_7    macrocell15   2877   4987  74836  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_43\/main_2
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 74900p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell13   1250   1250  71194  RISE       1
\GLCD:Net_43\/main_2             macrocell14   3674   4924  74900  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74903p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell13   1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_2  macrocell11   3670   4920  74903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74903p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell13   1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_2  macrocell12   3670   4920  74903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74903p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q        macrocell13   1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2  macrocell16   3670   4920  74903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 74904p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell13   1250   1250  71194  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_2  macrocell13   3670   4920  74904  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_42\/main_2
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 74904p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell13   1250   1250  71194  RISE       1
\GLCD:Net_42\/main_2             macrocell18   3670   4920  74904  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell18                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_43\/main_1
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell12   1250   1250  71307  RISE       1
\GLCD:Net_43\/main_1             macrocell14   3560   4810  75013  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75026p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell11   1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_0  macrocell13   3547   4797  75026  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_42\/main_0
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 75026p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell11   1250   1250  71449  RISE       1
\GLCD:Net_42\/main_0             macrocell18   3547   4797  75026  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell18                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_42\/q
Path End       : \GLCD:Net_42\/main_3
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 75069p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell18                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_42\/q       macrocell18   1250   1250  75069  RISE       1
\GLCD:Net_42\/main_3  macrocell18   3504   4754  75069  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell18                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_43\/q
Path End       : \GLCD:Net_43\/main_3
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell14                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_43\/q       macrocell14   1250   1250  75106  RISE       1
\GLCD:Net_43\/main_3  macrocell14   3467   4717  75106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 75143p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6540
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               76793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1   1650   1650  75143  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0   1650  75143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_43\/main_0
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75154p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell11   1250   1250  71449  RISE       1
\GLCD:Net_43\/main_0             macrocell14   3419   4669  75154  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell11   1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_0  macrocell11   3411   4661  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell11   1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_0  macrocell12   3411   4661  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q        macrocell11   1250   1250  71449  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0  macrocell16   3411   4661  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_41\/q
Path End       : \GLCD:Net_41\/main_0
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75171p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_41\/q       macrocell10   1250   1250  75171  RISE       1
\GLCD:Net_41\/main_0  macrocell10   3403   4653  75171  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:Net_41\/main_10
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75398p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q  macrocell16   1250   1250  75398  RISE       1
\GLCD:Net_41\/main_10             macrocell10   3175   4425  75398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 75877p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell17                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell17   1250   1250  75877  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3  macrocell17   2697   3947  75877  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell17                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:BitCounter\/enable
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:BitCounter\/clock
Path slack     : 76020p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3340
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3973
-------------------------------------   ---- 
End-of-path arrival time (ps)           3973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell17                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell17   1250   1250  75877  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/enable  count7cell    2723   3973  76020  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell16   1250   1250  75398  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_9  macrocell11   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell16   1250   1250  75398  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_9  macrocell12   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q       macrocell16   1250   1250  75398  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8  macrocell16   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:load_cond\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 76325p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:load_cond\/q       macrocell15   1250   1250  76325  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_8  macrocell15   2249   3499  76325  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell15                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

