
1) Prepare the directory and launch Vivado:

mkdir pacman-fw
cd pacman-fw
vivado

2) Create a new project for part "xc7z020sclg484-1":

-> Create Project
  -> Next
  Project name -> pacman-fw
  Create project subdirectoy -> unchecked
  -> Next
  RTL Project -> (select)
  "Do specify sources at this time" -> checked
  -> Next
  Select "Part":  xc7z020sclg484-1
  Finish

3) Set language to VHDL:
Settings -> Edit -> Target Language -> VHDL -> Apply -> OK

4) Add external constrainst file:
Sources -> Right Click Constraints -> Edit Constraints Sets -> constr_1 -> Add Files
"Copy constraints file into project" -> unchecked
Navigate to empty xdc file in constraints/pacman.xdc
-> OK

5) Create the block design and wrapper:
IP Integrator -> Create Block Design
  Design Name -> zsys
  Clock "+" to add IP, select Zynq7 Processing System
  Connect FCLK_CLK0 to M_AXI_GP0_ACLK
  Run Block Automation -> OK
  Right Click Zynq7 Processing System -> Customize Block
  "Presets" -> "Apply Configuration" -> Navigate to "tcl/pacman_periphs.tcl"
  (This file was first exported from Trenz test board design, and later modified with the GUI.)
  -> OK
  Right click in diagram, "Validate Design", Should result in "Validation successful"

Select "Sources" Panel
  Right click zsys -> "Create HDL wrapper"
  "Let Vivado Manage..." -> select
  Exit Vivado

6) Export the project to tcl file, and make sure you can recreate it:
cd ..
vivado -mode batch -source tcl/export_xpr.tcl
rm -fr pacman-fw
vivado -mode batch -source tcl/recreate_xpr.tcl
vivado -mode batch -source tcl/build_xpr.tcl
xsct tcl/hello.tcl
(Check for Hello World on UART terminal)

