/*
 * SPDX-FileCopyrightText: 2020 Efabless Corporation
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 * SPDX-License-Identifier: Apache-2.0
 */

// This include is relative to $CARAVEL_PATH (see Makefile)
#include <defs.h>
#include <stub.c>
/*
	LA Test:
		- Reads to and writes from each SRAM
		- Uses Logic Analyzer interface for communication between SRAMs and CPU
*/

typedef struct bit_fields {

  unsigned int clk : 1;
  unsigned int rst : 1;
  unsigned int in_load : 1;
  unsigned int sram_load : 1;
  unsigned int la_gcs : 1;

  // unused bits
  unsigned int unused : 11;

  // 112 bits
  unsigned int cs : 4;
  unsigned int addr0 : 16;
  unsigned int din0 : 32;
  unsigned int csb0 : 1;
  unsigned int web0 : 1;
  unsigned int wmask0 : 4;

  unsigned int addr1 : 16;
  unsigned int din1 : 32;
  unsigned int csb1 : 1;
  unsigned int web1 : 1;
  unsigned int wmask1 : 4;
} bit_fields_t;

typedef struct word_fields {

  unsigned int word3 : 32;
  unsigned int word2 : 32;
  unsigned int word1 : 32;
  unsigned int word0 : 32;
} word_fields_t;

union packet {
  bit_fields_t bf;
  word_fields_t wf;
};

int clk = 0;
int i;

void write_dp_sram(int sel) {
	// Configure LA probes as outputs from the cpu
	reg_la0_oenb = reg_la0_iena = 0xFFFFFFFF;    // [31:0]
	reg_la1_oenb = reg_la1_iena = 0xFFFFFFFF;    // [63:32]
	reg_la2_oenb = reg_la2_iena = 0xFFFFFFFF;    // [95:64]
	reg_la3_oenb = reg_la3_iena = 0xFFFFFFFF;    // [127:96]

	// Write 1 to address 1
	// Send input packet
	reg_la3_data = 0xA0000000 | sel << 12;
	reg_la2_data = 0x10000000;
	reg_la1_data = 0x13C00000;
	reg_la0_data = 0x00000030;

	// Toggle clock to load into SRAM register
	reg_la3_data = 0x20000000 | sel << 12;
	reg_la3_data = 0xA0000000 | sel << 12;

	// Toggle clock to write SRAM
	reg_la3_data = 0x08000000 | sel << 12;
	reg_la3_data = 0x88000000 | sel << 12;

	// Write 2 to address 2
	// Send input packet
	reg_la3_data = 0xA0000000 | sel << 12;
	reg_la2_data = 0x20000000;
	reg_la1_data = 0x23C00000;
	reg_la0_data = 0x00000030;

	// Toggle clock to load into SRAM register
	reg_la3_data = 0x20000000 | sel << 12;
	reg_la3_data = 0xA0000000 | sel << 12;

	// Toggle clock to write SRAM
	reg_la3_data = 0x08000000 | sel << 12;
	reg_la3_data = 0x88000000 | sel << 12;
}

void read_dp_sram(int sel){
	// Read back data
	// Send input packet
	reg_la3_data = 0xA0000000 | sel << 12;
	reg_la2_data = 0x20000000;
	reg_la1_data = 0x04000040;
	reg_la0_data = 0x00000010;

	// Toggle clock to load into SRAM register
	reg_la3_data = 0x20000000 | sel << 12;
	reg_la3_data = 0xA0000000 | sel << 12;

	// Toggle clock to read SRAM
	reg_la3_data = 0x08000000 | sel << 12;
	reg_la3_data = 0x88000000 | sel << 12;

	// Toggle clock to store into dout FF
	reg_la3_data = 0x00000000 | sel << 12;
	reg_la3_data = 0x80000000 | sel << 12;
	// Toggle clock to replace din with dout
	reg_la3_data = 0x10000000 | sel << 12;
	reg_la3_data = 0x90000000 | sel << 12;

	// Read from the LA
	// This will trigger a sample of the LA bits to read
	// Configure LA probes as inputs to the cpu
	reg_la0_oenb = reg_la0_iena = 0x00000000;    // [31:0]

	//// Now read them
	if(reg_la0_data_in != 0x00000050){
		// reg_mprj_datal = 0x00000400;
		reg_mprj_datal = 0x00000002;
	}
}

void write_sp_sram(int sel) {
	// Configure LA probes as outputs from the cpu
	reg_la0_oenb = reg_la0_iena = 0xFFFFFFFF;    // [31:0]
	reg_la1_oenb = reg_la1_iena = 0xFFFFFFFF;    // [63:32]
	reg_la2_oenb = reg_la2_iena = 0xFFFFFFFF;    // [95:64]
	reg_la3_oenb = reg_la3_iena = 0xFFFFFFFF;    // [127:96]

	// Write DEADBEEF to address 1
	// Send input packet
	reg_la3_data = 0xA0000000 | sel << 12;
	reg_la2_data = 0x1DEADBEE;
	reg_la1_data = 0xF3C00000;
	reg_la0_data = 0x00000000;

	// Toggle clock to load into SRAM register
	reg_la3_data = 0x20000000 | sel << 12;
	reg_la3_data = 0xA0000000 | sel << 12;

	// clock -> neg edge, CSB -> active
	reg_la3_data = 0x08000000 | sel << 12;
	// clock -> pos edge, CSB -> active
	reg_la3_data = 0x88000000 | sel << 12;

}

void read_sp_sram(int sel){
	// Read back data
	// Send input packet

	// asserting clock and la_in_laod
	reg_la3_data = 0xA0000000 | sel << 12;
	// sending 1 on addr0
	reg_la2_data = 0x10000000;
	// de-asserting web0
	reg_la1_data = 0x04000000;
	reg_la0_data = 0x00000000;

	// Toggle clock to load into SRAM register
	reg_la3_data = 0x20000000 | sel << 12;
	reg_la3_data = 0xA0000000 | sel << 12;

	// clock -> neg edge, CSB -> active
	reg_la3_data = 0x08000000 | sel << 12;
	// clock -> pos edge, CSB -> active
	reg_la3_data = 0x88000000 | sel << 12;

	// Toggle clock to store into dout FF
	reg_la3_data = 0x00000000 | sel << 12;
	reg_la3_data = 0x80000000 | sel << 12;

	// Toggle clock to replace din with dout
	reg_la3_data = 0x10000000 | sel << 12;
	reg_la3_data = 0x90000000 | sel << 12;

	reg_la2_oenb = reg_la2_iena = 0x00000000;    // [95:64]

	// Now read them
  // For ROM the data read is different
  if(sel == 11) {
	  if(reg_la2_data_in != 0x0000000F){
	  	// assert pin 1 (done) to signal error
	  	reg_mprj_datal = 0x00000002;
	  }
  } else {
	  if(reg_la2_data_in != 0x1DEADBEE){
	  	// assert pin 1 (done) to signal error
	  	reg_mprj_datal = 0x00000002;
	  }
  }

}


void main()
{
	 reg_spi_enable = 1;

	// reg_spimaster_control = 0xa002;	// Enable, prescaler = 2,
	// old version. This errors out now, there is no spimaster config register
	//reg_spimaster_config = 0xa002;	// Enable, prescaler = 2,
                                        // connect to housekeeping SPI
	// This is to signal when the code is ready to the test bench
	reg_mprj_io_0 =  GPIO_MODE_MGMT_STD_OUTPUT;
	reg_mprj_io_1 =  GPIO_MODE_MGMT_STD_OUTPUT;
	reg_mprj_io_5  =  GPIO_MODE_USER_STD_INPUT_NOPULL;
	reg_mprj_io_6  =  GPIO_MODE_USER_STD_INPUT_NOPULL;
	reg_mprj_io_7  =  GPIO_MODE_USER_STD_INPUT_NOPULL;
	reg_mprj_io_8  =  GPIO_MODE_USER_STD_INPUT_NOPULL;
	reg_mprj_io_9  =  GPIO_MODE_USER_STD_INPUT_NOPULL;
	reg_mprj_io_10 =  GPIO_MODE_USER_STD_INPUT_NOPULL;
	reg_mprj_io_11 =  GPIO_MODE_USER_STD_OUTPUT;
	reg_mprj_io_36 =  GPIO_MODE_USER_STD_INPUT_NOPULL;
	reg_mprj_io_37 =  GPIO_MODE_USER_STD_INPUT_NOPULL;
 
	/* Apply configuration */
	reg_mprj_xfer = 1;
	while (reg_mprj_xfer == 1);
	
	// To start, set pin 0 to 1
	reg_mprj_datal = 0x00000001;
	/* DUAL PORT MEMORIES */

	//SRAM 0
	write_dp_sram(0);
	read_dp_sram(0);

        //SRAM 1
    write_dp_sram(1);
    read_dp_sram(1);

  // SRAM 2
	write_dp_sram(2);
	read_dp_sram(2);

  // SRAM 3
	write_dp_sram(3);
	read_dp_sram(3);

      // SRAM 4
	write_dp_sram(4);
	read_dp_sram(4);
	
      // SRAM 5
	write_dp_sram(5);
	read_dp_sram(5);
	
  
	// SRAM 8
	write_sp_sram(8);
	read_sp_sram(8);

	// SRAM 9
	write_dp_sram(9);
	read_dp_sram(9);

    // SRAM 10
	write_sp_sram(10);
	read_sp_sram(10);

	// ROM 0
   read_sp_sram(11);

//	write_sp_sram(12);
//	read_sp_sram(12);
	// On end, set pin 9 to 0
	reg_mprj_datal = 0x00000000;
}
