module button (
input clk,b0,
output bt
);

reg [1:0] next_state;
parameter st0 = 2'b00 , st1 = 2'b01 , st2 = 2'b10;

always @(posedge clk) begin
	case (next_state)
	st0: begin
		if(b0==0)
			next_state <= st1;
	endcase
	st1: begin
		next_state <= std2;
	endcase
	st2: begin
		if(b0==1)
			next_state <= st0;
	default: begin
		next_state <= st0;
	endcase
end

always @(next_state) begin
	if(next_state==st1)
		bt=0;
	else
		bt=1;
end

endmodule
	
