\hypertarget{struct_i_t_m___type}{\section{I\-T\-M\-\_\-\-Type Struct Reference}
\label{struct_i_t_m___type}\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}}
}


Structure type to access the Instrumentation Trace Macrocell Register (I\-T\-M).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{struct_i_t_m___type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{struct_i_t_m___type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{struct_i_t_m___type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{struct_i_t_m___type_a39a41c83803bf267d48b8fe6679dc854}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
\hypertarget{struct_i_t_m___type_a8a7ae8e70370c3b26d19fd327d9dcb4d}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}864\mbox{]}}\label{struct_i_t_m___type_a8a7ae8e70370c3b26d19fd327d9dcb4d}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a91a040e1b162e1128ac1e852b4a0e589}{T\-E\-R}
\item 
\hypertarget{struct_i_t_m___type_ac9cd5e2de58b106e60c071fde97df796}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}15\mbox{]}}\label{struct_i_t_m___type_ac9cd5e2de58b106e60c071fde97df796}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a93b480aac6da620bbb611212186d47fa}{T\-P\-R}
\item 
\hypertarget{struct_i_t_m___type_a043ed85023380f4b8a84cb234648758f}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}15\mbox{]}}\label{struct_i_t_m___type_a043ed85023380f4b8a84cb234648758f}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a58f169e1aa40a9b8afb6296677c3bb45}{T\-C\-R}
\item 
\hypertarget{struct_i_t_m___type_a907d9afa6e2a69b5bcd6459d4b6dba59}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}29\mbox{]}}\label{struct_i_t_m___type_a907d9afa6e2a69b5bcd6459d4b6dba59}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_af53499fc94cda629afb2fec858d2ad1c}{I\-W\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_ae43a66174b8ab182ff595e5f5da9f235}{I\-R\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}{I\-M\-C\-R}
\item 
\hypertarget{struct_i_t_m___type_a2c6eb07b3a04a32a7fce6a97ea671d63}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}43\mbox{]}}\label{struct_i_t_m___type_a2c6eb07b3a04a32a7fce6a97ea671d63}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a33025af19748bd3ca5cf9d6b14150001}{L\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a56f607260c4175c5f37a28e47ab3d1e5}{L\-S\-R}
\item 
\hypertarget{struct_i_t_m___type_aa4c25e1a29587506b4802bc48b23b3ee}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}6\mbox{]}}\label{struct_i_t_m___type_aa4c25e1a29587506b4802bc48b23b3ee}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_accfc7de00b0eaba0301e8f4553f70512}{P\-I\-D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a9353055ceb7024e07d59248e54502cb9}{P\-I\-D5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a755c0ec919e7dbb5f7ff05c8b56a3383}{P\-I\-D6}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_aa31ca6bb4b749201321b23d0dbbe0704}{P\-I\-D7}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_ab69ade751350a7758affdfe396517535}{P\-I\-D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a30e87ec6f93ecc9fe4f135ca8b068990}{P\-I\-D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_ae139d2e588bb382573ffcce3625a88cd}{P\-I\-D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_af006ee26c7e61c9a3712a80ac74a6cf3}{P\-I\-D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a413f3bb0a15222e5f38fca4baeef14f6}{C\-I\-D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a5f7d524b71f49e444ff0d1d52b3c3565}{C\-I\-D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_adee4ccce1429db8b5db3809c4539f876}{C\-I\-D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_i_t_m___type_a0e7aa199619cc7ac6baddff9600aa52e}{C\-I\-D3}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{struct_i_t_m___type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{struct_i_t_m___type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{struct_i_t_m___type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{struct_i_t_m___type_ac76067077c6828f02f6535b8a77e9f9e}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{struct_i_t_m___type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{struct_i_t_m___type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{struct_i_t_m___type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{struct_i_t_m___type_a18cb4840aeebd458cd11021af153c153}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{struct_i_t_m___type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{struct_i_t_m___type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{struct_i_t_m___type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{struct_i_t_m___type_a98d0116d15de5f5633d34fdf594b853e}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\-T\-M). 

\subsection{Member Data Documentation}
\hypertarget{struct_i_t_m___type_a413f3bb0a15222e5f38fca4baeef14f6}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D0@{C\-I\-D0}}
\index{C\-I\-D0@{C\-I\-D0}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D0}}\label{struct_i_t_m___type_a413f3bb0a15222e5f38fca4baeef14f6}
Offset\-: I\-T\-M Component Identification Register \#0 \hypertarget{struct_i_t_m___type_a5f7d524b71f49e444ff0d1d52b3c3565}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D1@{C\-I\-D1}}
\index{C\-I\-D1@{C\-I\-D1}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D1}}\label{struct_i_t_m___type_a5f7d524b71f49e444ff0d1d52b3c3565}
Offset\-: I\-T\-M Component Identification Register \#1 \hypertarget{struct_i_t_m___type_adee4ccce1429db8b5db3809c4539f876}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D2@{C\-I\-D2}}
\index{C\-I\-D2@{C\-I\-D2}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D2}}\label{struct_i_t_m___type_adee4ccce1429db8b5db3809c4539f876}
Offset\-: I\-T\-M Component Identification Register \#2 \hypertarget{struct_i_t_m___type_a0e7aa199619cc7ac6baddff9600aa52e}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D3@{C\-I\-D3}}
\index{C\-I\-D3@{C\-I\-D3}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D3}}\label{struct_i_t_m___type_a0e7aa199619cc7ac6baddff9600aa52e}
Offset\-: I\-T\-M Component Identification Register \#3 \hypertarget{struct_i_t_m___type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-M\-C\-R@{I\-M\-C\-R}}
\index{I\-M\-C\-R@{I\-M\-C\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-M\-C\-R}}\label{struct_i_t_m___type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}
Offset\-: I\-T\-M Integration Mode Control Register \hypertarget{struct_i_t_m___type_ae43a66174b8ab182ff595e5f5da9f235}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-R\-R@{I\-R\-R}}
\index{I\-R\-R@{I\-R\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-R\-R}}\label{struct_i_t_m___type_ae43a66174b8ab182ff595e5f5da9f235}
Offset\-: I\-T\-M Integration Read Register \hypertarget{struct_i_t_m___type_af53499fc94cda629afb2fec858d2ad1c}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-W\-R@{I\-W\-R}}
\index{I\-W\-R@{I\-W\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-W\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-W\-R}}\label{struct_i_t_m___type_af53499fc94cda629afb2fec858d2ad1c}
Offset\-: I\-T\-M Integration Write Register \hypertarget{struct_i_t_m___type_a33025af19748bd3ca5cf9d6b14150001}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!L\-A\-R@{L\-A\-R}}
\index{L\-A\-R@{L\-A\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{L\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-L\-A\-R}}\label{struct_i_t_m___type_a33025af19748bd3ca5cf9d6b14150001}
Offset\-: I\-T\-M Lock Access Register \hypertarget{struct_i_t_m___type_a56f607260c4175c5f37a28e47ab3d1e5}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!L\-S\-R@{L\-S\-R}}
\index{L\-S\-R@{L\-S\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{L\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-L\-S\-R}}\label{struct_i_t_m___type_a56f607260c4175c5f37a28e47ab3d1e5}
Offset\-: I\-T\-M Lock Status Register \hypertarget{struct_i_t_m___type_ab69ade751350a7758affdfe396517535}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D0@{P\-I\-D0}}
\index{P\-I\-D0@{P\-I\-D0}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D0}}\label{struct_i_t_m___type_ab69ade751350a7758affdfe396517535}
Offset\-: I\-T\-M Peripheral Identification Register \#0 \hypertarget{struct_i_t_m___type_a30e87ec6f93ecc9fe4f135ca8b068990}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D1@{P\-I\-D1}}
\index{P\-I\-D1@{P\-I\-D1}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D1}}\label{struct_i_t_m___type_a30e87ec6f93ecc9fe4f135ca8b068990}
Offset\-: I\-T\-M Peripheral Identification Register \#1 \hypertarget{struct_i_t_m___type_ae139d2e588bb382573ffcce3625a88cd}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D2@{P\-I\-D2}}
\index{P\-I\-D2@{P\-I\-D2}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D2}}\label{struct_i_t_m___type_ae139d2e588bb382573ffcce3625a88cd}
Offset\-: I\-T\-M Peripheral Identification Register \#2 \hypertarget{struct_i_t_m___type_af006ee26c7e61c9a3712a80ac74a6cf3}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D3@{P\-I\-D3}}
\index{P\-I\-D3@{P\-I\-D3}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D3}}\label{struct_i_t_m___type_af006ee26c7e61c9a3712a80ac74a6cf3}
Offset\-: I\-T\-M Peripheral Identification Register \#3 \hypertarget{struct_i_t_m___type_accfc7de00b0eaba0301e8f4553f70512}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D4@{P\-I\-D4}}
\index{P\-I\-D4@{P\-I\-D4}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D4}}\label{struct_i_t_m___type_accfc7de00b0eaba0301e8f4553f70512}
Offset\-: I\-T\-M Peripheral Identification Register \#4 \hypertarget{struct_i_t_m___type_a9353055ceb7024e07d59248e54502cb9}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D5@{P\-I\-D5}}
\index{P\-I\-D5@{P\-I\-D5}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D5}}\label{struct_i_t_m___type_a9353055ceb7024e07d59248e54502cb9}
Offset\-: I\-T\-M Peripheral Identification Register \#5 \hypertarget{struct_i_t_m___type_a755c0ec919e7dbb5f7ff05c8b56a3383}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D6@{P\-I\-D6}}
\index{P\-I\-D6@{P\-I\-D6}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D6}}\label{struct_i_t_m___type_a755c0ec919e7dbb5f7ff05c8b56a3383}
Offset\-: I\-T\-M Peripheral Identification Register \#6 \hypertarget{struct_i_t_m___type_aa31ca6bb4b749201321b23d0dbbe0704}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D7@{P\-I\-D7}}
\index{P\-I\-D7@{P\-I\-D7}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D7}}\label{struct_i_t_m___type_aa31ca6bb4b749201321b23d0dbbe0704}
Offset\-: I\-T\-M Peripheral Identification Register \#7 \hypertarget{struct_i_t_m___type_a39a41c83803bf267d48b8fe6679dc854}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\mbox{]}}}\label{struct_i_t_m___type_a39a41c83803bf267d48b8fe6679dc854}
Offset\-: 0x00 I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_ac76067077c6828f02f6535b8a77e9f9e}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\mbox{]}}}\label{struct_i_t_m___type_ac76067077c6828f02f6535b8a77e9f9e}
Offset\-: 0x00 I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_a18cb4840aeebd458cd11021af153c153}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\mbox{]}}}\label{struct_i_t_m___type_a18cb4840aeebd458cd11021af153c153}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_a98d0116d15de5f5633d34fdf594b853e}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\mbox{]}}}\label{struct_i_t_m___type_a98d0116d15de5f5633d34fdf594b853e}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_a58f169e1aa40a9b8afb6296677c3bb45}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-C\-R@{T\-C\-R}}
\index{T\-C\-R@{T\-C\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-C\-R}}\label{struct_i_t_m___type_a58f169e1aa40a9b8afb6296677c3bb45}
Offset\-: I\-T\-M Trace Control Register

Offset\-: 0x\-E80 (R/\-W) I\-T\-M Trace Control Register \hypertarget{struct_i_t_m___type_a91a040e1b162e1128ac1e852b4a0e589}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-E\-R@{T\-E\-R}}
\index{T\-E\-R@{T\-E\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-E\-R}}\label{struct_i_t_m___type_a91a040e1b162e1128ac1e852b4a0e589}
Offset\-: I\-T\-M Trace Enable Register

Offset\-: 0x\-E00 (R/\-W) I\-T\-M Trace Enable Register \hypertarget{struct_i_t_m___type_a93b480aac6da620bbb611212186d47fa}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-P\-R@{T\-P\-R}}
\index{T\-P\-R@{T\-P\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-P\-R}}\label{struct_i_t_m___type_a93b480aac6da620bbb611212186d47fa}
Offset\-: I\-T\-M Trace Privilege Register

Offset\-: 0x\-E40 (R/\-W) I\-T\-M Trace Privilege Register \hypertarget{struct_i_t_m___type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u16@{u16}}
\index{u16@{u16}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint16\-\_\-t I\-T\-M\-\_\-\-Type\-::u16}}\label{struct_i_t_m___type_a12aa4eb4d9dcb589a5d953c836f4e8f4}
Offset\-: I\-T\-M Stimulus Port 16-\/bit

Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 16-\/bit \hypertarget{struct_i_t_m___type_a6882fa5af67ef5c5dfb433b3b68939df}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u32@{u32}}
\index{u32@{u32}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u32}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::u32}}\label{struct_i_t_m___type_a6882fa5af67ef5c5dfb433b3b68939df}
Offset\-: I\-T\-M Stimulus Port 32-\/bit

Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 32-\/bit \hypertarget{struct_i_t_m___type_abea77b06775d325e5f6f46203f582433}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u8@{u8}}
\index{u8@{u8}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint8\-\_\-t I\-T\-M\-\_\-\-Type\-::u8}}\label{struct_i_t_m___type_abea77b06775d325e5f6f46203f582433}
Offset\-: I\-T\-M Stimulus Port 8-\/bit

Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 8-\/bit 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/core\-\_\-cm3.\-h\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
