set_max_delay 30 -rise -rise_from [get_clocks {core_clk}] -fall_from [get_ports clk*] -through xor* -rise_through [get_ports clk*] -fall_through pin2 -rise_to {clk1 clk2} -fall_to [get_ports clk1] -ignore_clock_latency -reset_path
