

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Wed Nov 13 17:14:41 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1773|  1773|  1773|  1773|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1772|  1772|      1772|          -|          -|     1|    no    |
        | + Loop 1.1      |    31|    31|         1|          -|          -|    31|    no    |
        | + Loop 1.2      |  1708|  1708|        61|          -|          -|    28|    no    |
        |  ++ Loop 1.2.1  |    56|    56|         2|          -|          -|    28|    no    |
        |  ++ Loop 1.2.2  |     2|     2|         1|          -|          -|     2|    no    |
        | + Loop 1.3      |    29|    29|         1|          -|          -|    29|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    308|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    230|
|Register         |        -|      -|     271|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     271|    538|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |height_1_fu_362_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_341_p2         |     +    |      0|  0|  15|           9|           9|
    |indvars_iv_next1_fu_470_p2  |     +    |      0|  0|  15|           8|           8|
    |indvars_iv_next2_fu_476_p2  |     +    |      0|  0|  15|           7|           3|
    |indvars_iv_next4_fu_437_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next5_fu_431_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next6_fu_482_p2  |     +    |      0|  0|  13|          11|          10|
    |indvars_iv_next_fu_464_p2   |     +    |      0|  0|  15|           8|           8|
    |o_count_7_fu_458_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_8_fu_408_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_9_fu_425_p2         |     +    |      0|  0|  14|          10|           1|
    |tmp_38_fu_335_p2            |     +    |      0|  0|  15|           5|           1|
    |tmp_39_fu_374_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_40_fu_368_p2            |     +    |      0|  0|  14|          10|           5|
    |tmp_42_fu_397_p2            |     +    |      0|  0|  14|          10|           5|
    |tmp_45_fu_391_p2            |     +    |      0|  0|  14|          10|           1|
    |tmp_s_fu_347_p2             |     +    |      0|  0|  15|           9|           9|
    |exitcond2_fu_325_p2         |   icmp   |      0|  0|  13|          11|          11|
    |exitcond5_fu_414_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond7_fu_356_p2         |   icmp   |      0|  0|  11|           5|           4|
    |exitcond8_fu_447_p2         |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_380_p2          |   icmp   |      0|  0|  13|          10|          10|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 308|         197|         127|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |height_reg_242       |   9|          2|    5|         10|
    |i_count_1_reg_232    |   9|          2|   10|         20|
    |i_count_2_reg_264    |   9|          2|   10|         20|
    |i_count_reg_168      |   9|          2|    9|         18|
    |indvars_iv1_reg_132  |   9|          2|    7|         14|
    |indvars_iv3_reg_202  |   9|          2|   10|         20|
    |indvars_iv4_reg_120  |   9|          2|   11|         22|
    |indvars_iv9_reg_108  |   9|          2|    8|         16|
    |indvars_iv_reg_144   |   9|          2|    8|         16|
    |o_count_1_reg_193    |   9|          2|    5|         10|
    |o_count_2_reg_222    |   9|          2|   10|         20|
    |o_count_3_reg_253    |   9|          2|   10|         20|
    |o_count_4_reg_274    |   9|          2|   10|         20|
    |o_count_5_reg_284    |   9|          2|   10|         20|
    |o_count_6_reg_212    |   9|          2|   10|         20|
    |o_count_reg_156      |   9|          2|    8|         16|
    |output_r_address0    |  27|          5|   10|         50|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 230|         49|  168|        389|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |depth_reg_180              |   1|   0|    1|          0|
    |height_1_reg_544           |   5|   0|    5|          0|
    |height_reg_242             |   5|   0|    5|          0|
    |i_count_1_reg_232          |  10|   0|   10|          0|
    |i_count_2_reg_264          |  10|   0|   10|          0|
    |i_count_3_reg_531          |   9|   0|    9|          0|
    |i_count_cast_reg_508       |  10|   0|   10|          0|
    |i_count_reg_168            |   9|   0|    9|          0|
    |indvars_iv1_cast_reg_493   |  10|   0|   10|          0|
    |indvars_iv1_reg_132        |   7|   0|    7|          0|
    |indvars_iv3_reg_202        |  10|   0|   10|          0|
    |indvars_iv4_reg_120        |  11|   0|   11|          0|
    |indvars_iv9_cast8_reg_488  |  10|   0|   10|          0|
    |indvars_iv9_cast_reg_513   |  10|   0|   11|          1|
    |indvars_iv9_reg_108        |   8|   0|    8|          0|
    |indvars_iv_cast_reg_498    |  10|   0|   10|          0|
    |indvars_iv_reg_144         |   8|   0|    8|          0|
    |o_count_1_reg_193          |   5|   0|    5|          0|
    |o_count_2_reg_222          |  10|   0|   10|          0|
    |o_count_3_reg_253          |  10|   0|   10|          0|
    |o_count_4_reg_274          |  10|   0|   10|          0|
    |o_count_5_reg_284          |  10|   0|   10|          0|
    |o_count_6_reg_212          |  10|   0|   10|          0|
    |o_count_cast6_reg_503      |   9|   0|    9|          0|
    |o_count_reg_156            |   8|   0|    8|          0|
    |tmp_39_reg_554             |   8|   0|    8|          0|
    |tmp_40_reg_549             |  10|   0|   10|          0|
    |tmp_42_reg_572             |  10|   0|   10|          0|
    |tmp_45_reg_567             |  10|   0|   10|          0|
    |tmp_cast_reg_536           |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 271|   0|  272|          1|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|input_0_address0   | out |   10|  ap_memory |      input_0      |     array    |
|input_0_ce0        | out |    1|  ap_memory |      input_0      |     array    |
|input_0_q0         |  in |   16|  ap_memory |      input_0      |     array    |
|output_r_address0  | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!depth)
3 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
4 --> 
	5  / (!exitcond7)
	8  / (exitcond7)
5 --> 
	6  / (!exitcond)
	7  / (exitcond)
6 --> 
	5  / true
7 --> 
	7  / (!exitcond5)
	4  / (exitcond5)
8 --> 
	8  / (!exitcond8)
	2  / (exitcond8)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:11]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv9 = phi i8 [ %indvars_iv_next, %15 ], [ 31, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 10 'phi' 'indvars_iv9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv4 = phi i11 [ %indvars_iv_next6, %15 ], [ 900, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 11 'phi' 'indvars_iv4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i7 [ %indvars_iv_next2, %15 ], [ 61, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 12 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv = phi i8 [ %indvars_iv_next1, %15 ], [ 59, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 13 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%o_count = phi i8 [ %tmp_39, %15 ], [ 0, %0 ]" [layers_c/padding2d.cpp:15]   --->   Operation 14 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_count = phi i9 [ %i_count_3, %15 ], [ 0, %0 ]"   --->   Operation 15 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%depth = phi i1 [ true, %15 ], [ false, %0 ]"   --->   Operation 16 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv9_cast8 = sext i8 %indvars_iv9 to i10" [layers_c/padding2d.cpp:11]   --->   Operation 17 'sext' 'indvars_iv9_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv1_cast = sext i7 %indvars_iv1 to i10" [layers_c/padding2d.cpp:11]   --->   Operation 18 'sext' 'indvars_iv1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv_cast = sext i8 %indvars_iv to i10" [layers_c/padding2d.cpp:11]   --->   Operation 19 'sext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%o_count_cast6 = sext i8 %o_count to i9" [layers_c/padding2d.cpp:11]   --->   Operation 20 'sext' 'o_count_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_count_cast = sext i9 %i_count to i10" [layers_c/padding2d.cpp:11]   --->   Operation 21 'sext' 'i_count_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv9_cast = zext i10 %indvars_iv9_cast8 to i11" [layers_c/padding2d.cpp:11]   --->   Operation 22 'zext' 'indvars_iv9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %o_count to i5" [layers_c/padding2d.cpp:11]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %depth, label %16, label %.preheader.preheader" [layers_c/padding2d.cpp:11]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 26 'br' <Predicate = (!depth)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = (depth)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%o_count_1 = phi i5 [ %tmp_38, %2 ], [ %tmp, %.preheader.preheader ]" [layers_c/padding2d.cpp:15]   --->   Operation 28 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%o_count_1_cast = zext i5 %o_count_1 to i11" [layers_c/padding2d.cpp:15]   --->   Operation 29 'zext' 'o_count_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 30 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.77ns)   --->   "%exitcond2 = icmp eq i11 %o_count_1_cast, %indvars_iv9_cast" [layers_c/padding2d.cpp:12]   --->   Operation 31 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [layers_c/padding2d.cpp:12]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_37 = zext i5 %o_count_1 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 33 'zext' 'tmp_37' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_37" [layers_c/padding2d.cpp:14]   --->   Operation 34 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 35 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 36 [1/1] (1.78ns)   --->   "%tmp_38 = add i5 %o_count_1, 1" [layers_c/padding2d.cpp:15]   --->   Operation 36 'add' 'tmp_38' <Predicate = (!exitcond2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:12]   --->   Operation 37 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%i_count_3 = add i9 %i_count, -240" [layers_c/padding2d.cpp:22]   --->   Operation 38 'add' 'i_count_3' <Predicate = (exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%tmp_s = add i9 %o_count_cast6, -153" [layers_c/padding2d.cpp:18]   --->   Operation 39 'add' 'tmp_s' <Predicate = (exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %tmp_s to i10" [layers_c/padding2d.cpp:18]   --->   Operation 40 'sext' 'tmp_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 41 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%indvars_iv3 = phi i10 [ %indvars_iv_next4, %11 ], [ %indvars_iv1_cast, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 42 'phi' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%o_count_6 = phi i10 [ %indvars_iv_next5, %11 ], [ %indvars_iv_cast, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 43 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%o_count_2 = phi i10 [ %tmp_42, %11 ], [ %indvars_iv9_cast8, %3 ]" [layers_c/padding2d.cpp:15]   --->   Operation 44 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i_count_1 = phi i10 [ %tmp_40, %11 ], [ %i_count_cast, %3 ]" [layers_c/padding2d.cpp:22]   --->   Operation 45 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %11 ], [ 0, %3 ]"   --->   Operation 46 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.36ns)   --->   "%exitcond7 = icmp eq i5 %height, -4" [layers_c/padding2d.cpp:18]   --->   Operation 47 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 48 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:18]   --->   Operation 49 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %12, label %5" [layers_c/padding2d.cpp:18]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.73ns)   --->   "%tmp_40 = add i10 %i_count_1, 28" [layers_c/padding2d.cpp:22]   --->   Operation 51 'add' 'tmp_40' <Predicate = (!exitcond7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.76ns)   --->   "br label %6" [layers_c/padding2d.cpp:20]   --->   Operation 52 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (1.91ns)   --->   "%tmp_39 = add i8 %o_count, -124" [layers_c/padding2d.cpp:15]   --->   Operation 53 'add' 'tmp_39' <Predicate = (exitcond7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %13" [layers_c/padding2d.cpp:32]   --->   Operation 54 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%o_count_3 = phi i10 [ %o_count_2, %5 ], [ %o_count_8, %7 ]"   --->   Operation 55 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%i_count_2 = phi i10 [ %i_count_1, %5 ], [ %tmp_45, %7 ]" [layers_c/padding2d.cpp:22]   --->   Operation 56 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:20]   --->   Operation 57 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 58 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [layers_c/padding2d.cpp:20]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %i_count_2 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 60 'zext' 'tmp_43' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_43" [layers_c/padding2d.cpp:21]   --->   Operation 61 'getelementptr' 'input_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 62 'load' 'input_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%tmp_45 = add i10 %i_count_2, 1" [layers_c/padding2d.cpp:22]   --->   Operation 63 'add' 'tmp_45' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%tmp_42 = add i10 %o_count_2, 30" [layers_c/padding2d.cpp:15]   --->   Operation 64 'add' 'tmp_42' <Predicate = (exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %9" [layers_c/padding2d.cpp:26]   --->   Operation 65 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 66 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_44 = zext i10 %o_count_3 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 67 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_44" [layers_c/padding2d.cpp:21]   --->   Operation 68 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.25ns)   --->   "store i16 %input_0_load, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 70 [1/1] (1.73ns)   --->   "%o_count_8 = add i10 %o_count_3, 1" [layers_c/padding2d.cpp:23]   --->   Operation 70 'add' 'o_count_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %6" [layers_c/padding2d.cpp:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%o_count_4 = phi i10 [ %o_count_6, %8 ], [ %o_count_9, %10 ]"   --->   Operation 72 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.77ns)   --->   "%exitcond5 = icmp eq i10 %o_count_4, %indvars_iv3" [layers_c/padding2d.cpp:26]   --->   Operation 73 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 74 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %11, label %10" [layers_c/padding2d.cpp:26]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_46 = zext i10 %o_count_4 to i64" [layers_c/padding2d.cpp:27]   --->   Operation 76 'zext' 'tmp_46' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_46" [layers_c/padding2d.cpp:27]   --->   Operation 77 'getelementptr' 'output_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:27]   --->   Operation 78 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_7 : Operation 79 [1/1] (1.73ns)   --->   "%o_count_9 = add i10 %o_count_4, 1" [layers_c/padding2d.cpp:28]   --->   Operation 79 'add' 'o_count_9' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:26]   --->   Operation 80 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.73ns)   --->   "%indvars_iv_next5 = add i10 %o_count_6, 30" [layers_c/padding2d.cpp:18]   --->   Operation 81 'add' 'indvars_iv_next5' <Predicate = (exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.73ns)   --->   "%indvars_iv_next4 = add i10 %indvars_iv3, 30" [layers_c/padding2d.cpp:18]   --->   Operation 82 'add' 'indvars_iv_next4' <Predicate = (exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 83 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%o_count_5 = phi i10 [ %tmp_cast, %12 ], [ %o_count_7, %14 ]"   --->   Operation 84 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%o_count_5_cast_cast = zext i10 %o_count_5 to i11" [layers_c/padding2d.cpp:18]   --->   Operation 85 'zext' 'o_count_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"   --->   Operation 86 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.88ns)   --->   "%exitcond8 = icmp eq i11 %o_count_5_cast_cast, %indvars_iv4" [layers_c/padding2d.cpp:32]   --->   Operation 87 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %15, label %14" [layers_c/padding2d.cpp:32]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_41 = zext i10 %o_count_5 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 89 'zext' 'tmp_41' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_41" [layers_c/padding2d.cpp:33]   --->   Operation 90 'getelementptr' 'output_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 91 'store' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_8 : Operation 92 [1/1] (1.73ns)   --->   "%o_count_7 = add i10 %o_count_5, 1" [layers_c/padding2d.cpp:34]   --->   Operation 92 'add' 'o_count_7' <Predicate = (!exitcond8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br label %13" [layers_c/padding2d.cpp:32]   --->   Operation 93 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.91ns)   --->   "%indvars_iv_next = add i8 %indvars_iv9, -124" [layers_c/padding2d.cpp:11]   --->   Operation 94 'add' 'indvars_iv_next' <Predicate = (exitcond8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.91ns)   --->   "%indvars_iv_next1 = add i8 %indvars_iv, -124" [layers_c/padding2d.cpp:11]   --->   Operation 95 'add' 'indvars_iv_next1' <Predicate = (exitcond8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.87ns)   --->   "%indvars_iv_next2 = add i7 %indvars_iv1, 4" [layers_c/padding2d.cpp:11]   --->   Operation 96 'add' 'indvars_iv_next2' <Predicate = (exitcond8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (1.63ns)   --->   "%indvars_iv_next6 = add i11 %indvars_iv4, 900" [layers_c/padding2d.cpp:11]   --->   Operation 97 'add' 'indvars_iv_next6' <Predicate = (exitcond8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:11]   --->   Operation 98 'br' <Predicate = (exitcond8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (br               ) [ 011111111]
indvars_iv9         (phi              ) [ 001111111]
indvars_iv4         (phi              ) [ 001111111]
indvars_iv1         (phi              ) [ 001111111]
indvars_iv          (phi              ) [ 001111111]
o_count             (phi              ) [ 001111110]
i_count             (phi              ) [ 001100000]
depth               (phi              ) [ 001111111]
indvars_iv9_cast8   (sext             ) [ 000111110]
indvars_iv1_cast    (sext             ) [ 000111110]
indvars_iv_cast     (sext             ) [ 000111110]
o_count_cast6       (sext             ) [ 000100000]
i_count_cast        (sext             ) [ 000111110]
indvars_iv9_cast    (zext             ) [ 000100000]
tmp                 (trunc            ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
StgValue_25         (br               ) [ 000000000]
StgValue_26         (br               ) [ 001111111]
StgValue_27         (ret              ) [ 000000000]
o_count_1           (phi              ) [ 000100000]
o_count_1_cast      (zext             ) [ 000000000]
empty_11            (speclooptripcount) [ 000000000]
exitcond2           (icmp             ) [ 001111111]
StgValue_32         (br               ) [ 000000000]
tmp_37              (zext             ) [ 000000000]
output_addr         (getelementptr    ) [ 000000000]
StgValue_35         (store            ) [ 000000000]
tmp_38              (add              ) [ 001111111]
StgValue_37         (br               ) [ 001111111]
i_count_3           (add              ) [ 011011111]
tmp_s               (add              ) [ 000000000]
tmp_cast            (sext             ) [ 000011111]
StgValue_41         (br               ) [ 001111111]
indvars_iv3         (phi              ) [ 000011110]
o_count_6           (phi              ) [ 000011110]
o_count_2           (phi              ) [ 000011100]
i_count_1           (phi              ) [ 000011100]
height              (phi              ) [ 000010000]
exitcond7           (icmp             ) [ 001111111]
empty_12            (speclooptripcount) [ 000000000]
height_1            (add              ) [ 001111111]
StgValue_50         (br               ) [ 000000000]
tmp_40              (add              ) [ 001111111]
StgValue_52         (br               ) [ 001111111]
tmp_39              (add              ) [ 011000001]
StgValue_54         (br               ) [ 001111111]
o_count_3           (phi              ) [ 000001100]
i_count_2           (phi              ) [ 000001000]
exitcond            (icmp             ) [ 001111111]
empty_13            (speclooptripcount) [ 000000000]
StgValue_59         (br               ) [ 000000000]
tmp_43              (zext             ) [ 000000000]
input_0_addr        (getelementptr    ) [ 000000100]
tmp_45              (add              ) [ 001111111]
tmp_42              (add              ) [ 001110011]
StgValue_65         (br               ) [ 001111111]
input_0_load        (load             ) [ 000000000]
tmp_44              (zext             ) [ 000000000]
output_addr_2       (getelementptr    ) [ 000000000]
StgValue_69         (store            ) [ 000000000]
o_count_8           (add              ) [ 001111111]
StgValue_71         (br               ) [ 001111111]
o_count_4           (phi              ) [ 000000010]
exitcond5           (icmp             ) [ 001111111]
empty_14            (speclooptripcount) [ 000000000]
StgValue_75         (br               ) [ 000000000]
tmp_46              (zext             ) [ 000000000]
output_addr_3       (getelementptr    ) [ 000000000]
StgValue_78         (store            ) [ 000000000]
o_count_9           (add              ) [ 001111111]
StgValue_80         (br               ) [ 001111111]
indvars_iv_next5    (add              ) [ 001111111]
indvars_iv_next4    (add              ) [ 001111111]
StgValue_83         (br               ) [ 001111111]
o_count_5           (phi              ) [ 000000001]
o_count_5_cast_cast (zext             ) [ 000000000]
empty_15            (speclooptripcount) [ 000000000]
exitcond8           (icmp             ) [ 001111111]
StgValue_88         (br               ) [ 000000000]
tmp_41              (zext             ) [ 000000000]
output_addr_1       (getelementptr    ) [ 000000000]
StgValue_91         (store            ) [ 000000000]
o_count_7           (add              ) [ 001111111]
StgValue_93         (br               ) [ 001111111]
indvars_iv_next     (add              ) [ 011111111]
indvars_iv_next1    (add              ) [ 011111111]
indvars_iv_next2    (add              ) [ 011111111]
indvars_iv_next6    (add              ) [ 011111111]
StgValue_98         (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="output_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/3 StgValue_69/6 StgValue_78/7 StgValue_91/8 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_0_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="output_addr_2_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_addr_3_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/8 "/>
</bind>
</comp>

<comp id="108" class="1005" name="indvars_iv9_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="1"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv9 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvars_iv9_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="6" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv9/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvars_iv4_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="1"/>
<pin id="122" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv4 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvars_iv4_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="11" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv4/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvars_iv1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="1"/>
<pin id="134" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvars_iv1_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="7" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvars_iv_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvars_iv_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="7" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="o_count_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="o_count_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_count_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="1"/>
<pin id="170" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_count (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_count_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="depth_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="depth_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="o_count_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="o_count_1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="5" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="indvars_iv3_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="2"/>
<pin id="204" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv3 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvars_iv3_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="7" slack="2"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv3/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="o_count_6_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="o_count_6_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="8" slack="2"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="o_count_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="o_count_2_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="8" slack="2"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_count_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="1"/>
<pin id="234" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_count_1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="9" slack="2"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="height_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="1"/>
<pin id="244" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="height_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="o_count_3_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="o_count_3_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="10" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_count_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="266" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_count_2_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="o_count_4_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="276" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="o_count_4_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="2"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="10" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/7 "/>
</bind>
</comp>

<comp id="284" class="1005" name="o_count_5_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="286" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="o_count_5_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="2"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="10" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvars_iv9_cast8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="indvars_iv9_cast8/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvars_iv1_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="indvars_iv1_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="indvars_iv_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="indvars_iv_cast/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="o_count_cast6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="o_count_cast6/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_count_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_count_cast/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="indvars_iv9_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv9_cast/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="o_count_1_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_count_1_cast/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="exitcond2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_37_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_38_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_count_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="1"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count_3/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_s_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="exitcond7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="height_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_40_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_39_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="2"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="exitcond_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="1"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_43_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_45_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_42_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="1"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_44_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="o_count_8_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="exitcond5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="2"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_46_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="o_count_9_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="indvars_iv_next5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="2"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next5/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="indvars_iv_next4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="2"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="o_count_5_cast_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_count_5_cast_cast/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="exitcond8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="11" slack="3"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_41_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="o_count_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="indvars_iv_next_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="3"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="indvars_iv_next1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="3"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="indvars_iv_next2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="3"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="indvars_iv_next6_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="3"/>
<pin id="484" dir="0" index="1" bw="11" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next6/8 "/>
</bind>
</comp>

<comp id="488" class="1005" name="indvars_iv9_cast8_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="2"/>
<pin id="490" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv9_cast8 "/>
</bind>
</comp>

<comp id="493" class="1005" name="indvars_iv1_cast_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="2"/>
<pin id="495" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv1_cast "/>
</bind>
</comp>

<comp id="498" class="1005" name="indvars_iv_cast_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="2"/>
<pin id="500" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv_cast "/>
</bind>
</comp>

<comp id="503" class="1005" name="o_count_cast6_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="o_count_cast6 "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_count_cast_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="2"/>
<pin id="510" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="i_count_cast "/>
</bind>
</comp>

<comp id="513" class="1005" name="indvars_iv9_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="1"/>
<pin id="515" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv9_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_38_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="531" class="1005" name="i_count_3_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="1"/>
<pin id="533" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_count_3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_cast_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="2"/>
<pin id="538" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="544" class="1005" name="height_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_40_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_39_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="562" class="1005" name="input_0_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="1"/>
<pin id="564" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_45_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_42_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="1"/>
<pin id="574" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="577" class="1005" name="o_count_8_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="1"/>
<pin id="579" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="585" class="1005" name="o_count_9_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="590" class="1005" name="indvars_iv_next5_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="1"/>
<pin id="592" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next5 "/>
</bind>
</comp>

<comp id="595" class="1005" name="indvars_iv_next4_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="1"/>
<pin id="597" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next4 "/>
</bind>
</comp>

<comp id="603" class="1005" name="o_count_7_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="608" class="1005" name="indvars_iv_next_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="613" class="1005" name="indvars_iv_next1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="indvars_iv_next2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="1"/>
<pin id="620" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="indvars_iv_next6_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="1"/>
<pin id="625" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="77" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="91"><net_src comp="83" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="180" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="211"><net_src comp="205" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="221"><net_src comp="215" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="262"><net_src comp="222" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="232" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="283"><net_src comp="212" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="296"><net_src comp="112" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="136" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="148" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="160" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="172" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="293" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="160" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="196" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="196" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="339"><net_src comp="196" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="168" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="246" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="246" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="235" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="156" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="256" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="212" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="267" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="395"><net_src comp="267" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="222" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="253" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="412"><net_src comp="253" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="277" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="202" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="277" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="429"><net_src comp="277" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="212" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="202" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="287" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="120" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="287" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="462"><net_src comp="287" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="46" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="108" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="144" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="132" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="120" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="6" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="293" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="496"><net_src comp="297" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="501"><net_src comp="301" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="506"><net_src comp="305" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="511"><net_src comp="309" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="516"><net_src comp="313" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="521"><net_src comp="317" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="529"><net_src comp="335" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="534"><net_src comp="341" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="539"><net_src comp="352" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="547"><net_src comp="362" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="552"><net_src comp="368" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="557"><net_src comp="374" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="565"><net_src comp="70" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="570"><net_src comp="391" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="575"><net_src comp="397" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="580"><net_src comp="408" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="588"><net_src comp="425" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="593"><net_src comp="431" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="598"><net_src comp="437" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="606"><net_src comp="458" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="611"><net_src comp="464" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="616"><net_src comp="470" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="621"><net_src comp="476" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="626"><net_src comp="482" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 6 7 8 }
 - Input state : 
	Port: padding2d_fix16.4 : input_0 | {5 6 }
	Port: padding2d_fix16.4 : output_r | {}
  - Chain level:
	State 1
	State 2
		indvars_iv9_cast8 : 1
		indvars_iv1_cast : 1
		indvars_iv_cast : 1
		o_count_cast6 : 1
		i_count_cast : 1
		indvars_iv9_cast : 2
		tmp : 1
		StgValue_25 : 1
	State 3
		o_count_1_cast : 1
		exitcond2 : 2
		StgValue_32 : 3
		tmp_37 : 1
		output_addr : 2
		StgValue_35 : 3
		tmp_38 : 1
		tmp_cast : 1
	State 4
		exitcond7 : 1
		height_1 : 1
		StgValue_50 : 2
		tmp_40 : 1
	State 5
		exitcond : 1
		StgValue_59 : 2
		tmp_43 : 1
		input_0_addr : 2
		input_0_load : 3
		tmp_45 : 1
	State 6
		output_addr_2 : 1
		StgValue_69 : 2
	State 7
		exitcond5 : 1
		StgValue_75 : 2
		tmp_46 : 1
		output_addr_3 : 2
		StgValue_78 : 3
		o_count_9 : 1
	State 8
		o_count_5_cast_cast : 1
		exitcond8 : 2
		StgValue_88 : 3
		tmp_41 : 1
		output_addr_1 : 2
		StgValue_91 : 3
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        tmp_38_fu_335       |    0    |    15   |
|          |      i_count_3_fu_341      |    0    |    15   |
|          |        tmp_s_fu_347        |    0    |    15   |
|          |       height_1_fu_362      |    0    |    15   |
|          |        tmp_40_fu_368       |    0    |    14   |
|          |        tmp_39_fu_374       |    0    |    15   |
|          |        tmp_45_fu_391       |    0    |    14   |
|          |        tmp_42_fu_397       |    0    |    14   |
|    add   |      o_count_8_fu_408      |    0    |    14   |
|          |      o_count_9_fu_425      |    0    |    14   |
|          |   indvars_iv_next5_fu_431  |    0    |    14   |
|          |   indvars_iv_next4_fu_437  |    0    |    14   |
|          |      o_count_7_fu_458      |    0    |    14   |
|          |   indvars_iv_next_fu_464   |    0    |    15   |
|          |   indvars_iv_next1_fu_470  |    0    |    15   |
|          |   indvars_iv_next2_fu_476  |    0    |    15   |
|          |   indvars_iv_next6_fu_482  |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |      exitcond2_fu_325      |    0    |    13   |
|          |      exitcond7_fu_356      |    0    |    11   |
|   icmp   |       exitcond_fu_380      |    0    |    13   |
|          |      exitcond5_fu_414      |    0    |    13   |
|          |      exitcond8_fu_447      |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |  indvars_iv9_cast8_fu_293  |    0    |    0    |
|          |   indvars_iv1_cast_fu_297  |    0    |    0    |
|   sext   |   indvars_iv_cast_fu_301   |    0    |    0    |
|          |    o_count_cast6_fu_305    |    0    |    0    |
|          |     i_count_cast_fu_309    |    0    |    0    |
|          |       tmp_cast_fu_352      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   indvars_iv9_cast_fu_313  |    0    |    0    |
|          |    o_count_1_cast_fu_321   |    0    |    0    |
|          |        tmp_37_fu_330       |    0    |    0    |
|   zext   |        tmp_43_fu_386       |    0    |    0    |
|          |        tmp_44_fu_403       |    0    |    0    |
|          |        tmp_46_fu_420       |    0    |    0    |
|          | o_count_5_cast_cast_fu_443 |    0    |    0    |
|          |        tmp_41_fu_453       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_317         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   308   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      depth_reg_180      |    1   |
|     height_1_reg_544    |    5   |
|      height_reg_242     |    5   |
|    i_count_1_reg_232    |   10   |
|    i_count_2_reg_264    |   10   |
|    i_count_3_reg_531    |    9   |
|   i_count_cast_reg_508  |   10   |
|     i_count_reg_168     |    9   |
| indvars_iv1_cast_reg_493|   10   |
|   indvars_iv1_reg_132   |    7   |
|   indvars_iv3_reg_202   |   10   |
|   indvars_iv4_reg_120   |   11   |
|indvars_iv9_cast8_reg_488|   10   |
| indvars_iv9_cast_reg_513|   11   |
|   indvars_iv9_reg_108   |    8   |
| indvars_iv_cast_reg_498 |   10   |
| indvars_iv_next1_reg_613|    8   |
| indvars_iv_next2_reg_618|    7   |
| indvars_iv_next4_reg_595|   10   |
| indvars_iv_next5_reg_590|   10   |
| indvars_iv_next6_reg_623|   11   |
| indvars_iv_next_reg_608 |    8   |
|    indvars_iv_reg_144   |    8   |
|   input_0_addr_reg_562  |   10   |
|    o_count_1_reg_193    |    5   |
|    o_count_2_reg_222    |   10   |
|    o_count_3_reg_253    |   10   |
|    o_count_4_reg_274    |   10   |
|    o_count_5_reg_284    |   10   |
|    o_count_6_reg_212    |   10   |
|    o_count_7_reg_603    |   10   |
|    o_count_8_reg_577    |   10   |
|    o_count_9_reg_585    |   10   |
|  o_count_cast6_reg_503  |    9   |
|     o_count_reg_156     |    8   |
|      tmp_38_reg_526     |    5   |
|      tmp_39_reg_554     |    8   |
|      tmp_40_reg_549     |   10   |
|      tmp_42_reg_572     |   10   |
|      tmp_45_reg_567     |   10   |
|     tmp_cast_reg_536    |   10   |
|       tmp_reg_518       |    5   |
+-------------------------+--------+
|          Total          |   368  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_63  |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_63  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_77  |  p0  |   2  |  10  |   20   ||    9    |
| indvars_iv9_reg_108 |  p0  |   2  |   8  |   16   ||    9    |
| indvars_iv4_reg_120 |  p0  |   2  |  11  |   22   ||    9    |
| indvars_iv1_reg_132 |  p0  |   2  |   7  |   14   ||    9    |
|  indvars_iv_reg_144 |  p0  |   2  |   8  |   16   ||    9    |
|   o_count_reg_156   |  p0  |   2  |   8  |   16   ||    9    |
|   i_count_reg_168   |  p0  |   2  |   9  |   18   ||    9    |
|    depth_reg_180    |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   196  || 17.7815 ||    93   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   308  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   93   |
|  Register |    -   |   368  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   368  |   401  |
+-----------+--------+--------+--------+
