$date
	Thu Oct 12 15:16:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority_arbiter_tb $end
$var wire 3 ! grants [2:0] $end
$var reg 1 " clk $end
$var reg 3 # requests [2:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 % requests [2:0] $end
$var wire 1 $ rst $end
$var reg 3 & grants [2:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
0"
bx !
$end
#5
b0 !
b0 &
1"
#10
0"
1$
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
b0 '
0$
#65
1"
#70
0"
b1 '
b0 #
b0 %
#75
1"
#80
0"
b10 '
b1 #
b1 %
#85
b1 !
b1 &
1"
#90
0"
b11 '
b10 #
b10 %
#95
b10 !
b10 &
1"
#100
0"
b100 '
b11 #
b11 %
#105
b1 !
b1 &
1"
#110
0"
b101 '
b100 #
b100 %
#115
b100 !
b100 &
1"
#120
0"
b110 '
b101 #
b101 %
#125
b1 !
b1 &
1"
#130
0"
b111 '
b110 #
b110 %
#135
b10 !
b10 &
1"
#140
0"
b1000 '
b111 #
b111 %
#145
b1 !
b1 &
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
