A simple yet essential sequential logic building block: a Toggle Flip-Flop that toggles its output on each rising clock edge only when enabled. Useful in frequency dividers, counters, and state-transition circuits.
This repository also includes a SystemVerilog testbench with interface, driver, generator, monitor, and scoreboardâ€”providing a structured verification environment.
ðŸ“Œ Features
ðŸ”¹ RTL Design

Toggles output (q) on positive clock edge

Controlled by enable

Active-low reset (reset_n)

Synthesizable SystemVerilog

ðŸ”¹ Testbench

Interface-based DUT connection

Randomized enable signal generation

Scoreboard to compare expected vs actual output

Self-checking

Waveform dumping (dump.vcd)
.
project Structure
â”œâ”€â”€ toggle_ff.sv           // RTL: Toggle Flip-Flop
â”œâ”€â”€ tb_toggle_ff.sv        // Complete SV Testbench
â”œâ”€â”€ dump.vcd               // Generated waveform (after simulation)
â””â”€â”€ README.md              // Documentation
ðŸ§ª Testbench Overview

The testbench uses a verification environment including:

Interface for signal grouping

Generator â€“ random enable patterns

Driver â€“ drives enable into DUT

Monitor â€“ observes outputs

Scoreboard â€“ verifies correct toggle behavior

Environment â€“ integrates all components
