<dec f='llvm/clang/include/clang/Basic/TargetInfo.h' l='175' type='bool'/>
<use f='llvm/clang/include/clang/Basic/TargetInfo.h' l='560' u='r' c='_ZNK5clang10TargetInfo16hasLegalHalfTypeEv'/>
<offset>744</offset>
<doc f='llvm/clang/include/clang/Basic/TargetInfo.h' l='175'>// True if the backend supports operations on the half</doc>
<use f='llvm/clang/lib/Basic/TargetInfo.cpp' l='35' u='w' c='_ZN5clang10TargetInfoC1ERKN4llvm6TripleE'/>
<use f='llvm/clang/lib/Basic/Targets/SPIR.h' l='49' u='w' c='_ZN5clang7targets14SPIRTargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE'/>
<use f='llvm/clang/lib/Basic/Targets/AArch64.cpp' l='51' u='w' c='_ZN5clang7targets17AArch64TargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE'/>
<use f='llvm/clang/lib/Basic/Targets/AMDGPU.cpp' l='263' u='w' c='_ZN5clang7targets16AMDGPUTargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE'/>
<use f='llvm/clang/lib/Basic/Targets/ARM.cpp' l='469' u='w' c='_ZN5clang7targets13ARMTargetInfo20handleTargetFeaturesERSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EERNS_17DiagnosticsEngineE'/>
<use f='llvm/clang/lib/Basic/Targets/ARM.cpp' l='477' u='w' c='_ZN5clang7targets13ARMTargetInfo20handleTargetFeaturesERSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS8_EERNS_17DiagnosticsEngineE'/>
<use f='llvm/clang/lib/Basic/Targets/ARM.cpp' l='787' u='r' c='_ZNK5clang7targets13ARMTargetInfo16getTargetDefinesERKNS_11LangOptionsERNS_12MacroBuilderE'/>
<use f='llvm/clang/lib/Basic/Targets/ARM.cpp' l='791' u='r' c='_ZNK5clang7targets13ARMTargetInfo16getTargetDefinesERKNS_11LangOptionsERNS_12MacroBuilderE'/>
