// Seed: 3568323425
module module_0 ();
  reg id_1[1 : 1 'b0];
  ;
  always id_1 <= id_1;
  wire [-1 'b0 : -1] id_2, id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0
    , id_13,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    output wand id_7,
    input wand id_8,
    output supply0 id_9,
    inout wor id_10,
    input wor id_11
);
  tri0 id_14 = 1;
  module_0 modCall_1 ();
  integer id_15;
endmodule
