#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 19 16:33:03 2022
# Process ID: 23816
# Current directory: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16208 C:\Studier\IST\DDS\GIT\DDS1-Lisboa\lab_2_gr_13\Lab2\Lab2.xpr
# Log file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/vivado.log
# Journal file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2\vivado.jou
# Running On: DESKTOP-SAB7C30, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16951 MB
#-----------------------------------------------------------
start_gui
open_project C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.xpr
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
launch_simulation
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
report_drc -name drc_1 -ruledecks {default}
launch_simulation
source circuit_tb.tcl
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design impl_1
refresh_design
reset_simulation -simset sim_1 -mode post-implementation -type timing
reset_simulation -simset sim_1 -mode post-implementation -type timing
reset_simulation -simset sim_1 -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
source circuit_tb.tcl
close_sim
close_sim
