INFO-FLOW: Workspace /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1 opened at Wed Jan 17 16:08:27 PST 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7vx485tffg1761-2 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485tffg1761-2'
Execute       get_default_platform 
Command     set_part done; 0.15 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_test.cpp 
Execute       is_xip /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_test.cpp 
Execute       is_encrypted /home/neelvora/Projects/Quantum/Q3/lbnl/firmware/myproject.cpp 
Execute       is_xip /home/neelvora/Projects/Quantum/Q3/lbnl/firmware/myproject.cpp 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; 2.48 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.3 sec.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.9 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.77 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.29 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.67 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.68 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.64 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.28 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.88 sec.
Command         tidy_31 done; 2.17 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
ERROR: [HLS 200-70] #pragma HLS INTERFACE ap_none
ERROR: [HLS 200-70] Required option 'port' may be missing.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE ap_none' is not a valid pragma.
Command       elaborate done; error code: 2; 7.59 sec.
Command     csynth_design done; error code: 2; 7.6 sec.
Command   ap_source done; error code: 1; 14.07 sec.
Execute   cleanup_all 
