Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\misha\Documents\Darkotle\_life\_src\Student\vkr\System\fpga_hpsmem\hps_system.qsys --block-symbol-file --output-directory=C:\Users\misha\Documents\Darkotle\_life\_src\Student\vkr\System\fpga_hpsmem\hps_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading fpga_hpsmem/hps_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: hps_system.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\misha\Documents\Darkotle\_life\_src\Student\vkr\System\fpga_hpsmem\hps_system.qsys --synthesis=VERILOG --output-directory=C:\Users\misha\Documents\Darkotle\_life\_src\Student\vkr\System\fpga_hpsmem\hps_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading fpga_hpsmem/hps_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: hps_system.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: hps_system: Generating hps_system "hps_system" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "hps_system" instantiated altera_hps "hps_0"
Info: onchip_memory2_0: Starting RTL generation for module 'hps_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hps_system_onchip_memory2_0 --dir=C:/Users/misha/AppData/Local/Temp/alt0204_3510724131115120966.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/misha/AppData/Local/Temp/alt0204_3510724131115120966.dir/0001_onchip_memory2_0_gen//hps_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'hps_system_onchip_memory2_0'
Info: onchip_memory2_0: "hps_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: hps_system: Done "hps_system" with 6 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
