`timescale 1ns/100 ps

module PartTwoTD;
	reg A = 0, B = 0, clk = 0, rst = 0, en = 0;
	wire S;

	initial
	  begin

	// 0ns
	#10
	rst = 1;
	A = 0;
	B = 0;
	en = 1;

	// 10ns
	#10
	rst = 0;
	A = 0;
	B = 1;
	en = 1;
	
	// 20ns
	#10
	rst = 0;
	A = 1;
	B = 0;
	en = 1;

	// 30ns
	#10
	rst = 0;
	A = 1;
	B = 1;
	en = 1;


	// 40ns
	#10
	rst = 0;
	A = 0;
	B = 0;
	en = 1;
	end


  always
      begin
      clk = #5 ~clk;
      end

        
   // instantiate the negator as the unit under test (uut)
   Mealy uut (.A(A),.B(B),.Clock(Clock),.Enable(Enable),.Reset(Reset),.S(S)); 

endmodule