{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683256812265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683256812275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 22:20:12 2023 " "Processing started: Thu May 04 22:20:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683256812275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256812275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256812275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683256814946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683256814946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu/menu_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file menu/menu_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_rom " "Found entity 1: menu_rom" {  } { { "menu/menu_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/menu/menu_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu/menu_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file menu/menu_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_palette " "Found entity 1: menu_palette" {  } { { "menu/menu_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/menu/menu_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu/menu_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file menu/menu_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_example " "Found entity 1: menu_example" {  } { { "menu/menu_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/menu/menu_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "props.sv 2 2 " "Found 2 design units, including 2 entities, in source file props.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_gear " "Found entity 1: health_gear" {  } { { "props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/props.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824689 ""} { "Info" "ISGN_ENTITY_NAME" "2 speed_gear " "Found entity 2: speed_gear" {  } { { "props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/props.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/i2s.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion/explosion.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion/explosion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_rom " "Found entity 1: explosion_rom" {  } { { "explosion/explosion.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/explosion/explosion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feedback.sv 1 1 " "Found 1 design units, including 1 entities, in source file feedback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 feedback " "Found entity 1: feedback" {  } { { "feedback.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/feedback.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coins " "Found entity 1: coins" {  } { { "coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stone/stone_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file stone/stone_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_rom " "Found entity 1: stone_rom" {  } { { "stone/stone_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/stone/stone_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stone/stone_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file stone/stone_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_palette " "Found entity 1: stone_palette" {  } { { "stone/stone_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/stone/stone_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stone/stone_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file stone/stone_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_example " "Found entity 1: stone_example" {  } { { "stone/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/stone/stone_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sspeed/sspeed_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sspeed/sspeed_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_rom " "Found entity 1: sspeed_rom" {  } { { "sspeed/sspeed_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/sspeed/sspeed_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sspeed/sspeed_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file sspeed/sspeed_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_palette " "Found entity 1: sspeed_palette" {  } { { "sspeed/sspeed_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/sspeed/sspeed_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sspeed/sspeed_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file sspeed/sspeed_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_example " "Found entity 1: sspeed_example" {  } { { "sspeed/sspeed_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/sspeed/sspeed_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield/shield_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file shield/shield_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_rom " "Found entity 1: shield_rom" {  } { { "shield/shield_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/shield/shield_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield/shield_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file shield/shield_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_palette " "Found entity 1: shield_palette" {  } { { "shield/shield_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/shield/shield_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield/shield_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file shield/shield_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_example " "Found entity 1: shield_example" {  } { { "shield/shield_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/shield/shield_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rage/rage_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rage/rage_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_rom " "Found entity 1: rage_rom" {  } { { "rage/rage_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/rage/rage_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rage/rage_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file rage/rage_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_palette " "Found entity 1: rage_palette" {  } { { "rage/rage_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/rage/rage_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rage/rage_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file rage/rage_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_example " "Found entity 1: rage_example" {  } { { "rage/rage_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/rage/rage_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "health/health_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file health/health_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_rom " "Found entity 1: health_rom" {  } { { "health/health_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/health/health_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "health/health_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file health/health_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_palette " "Found entity 1: health_palette" {  } { { "health/health_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/health/health_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "health/health_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file health/health_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_example " "Found entity 1: health_example" {  } { { "health/health_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/health/health_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_silver/coin_silver_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_silver/coin_silver_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_rom " "Found entity 1: coin_silver_rom" {  } { { "coin_silver/coin_silver_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_silver/coin_silver_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_silver/coin_silver_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_silver/coin_silver_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_palette " "Found entity 1: coin_silver_palette" {  } { { "coin_silver/coin_silver_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_silver/coin_silver_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_silver/coin_silver_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_silver/coin_silver_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_example " "Found entity 1: coin_silver_example" {  } { { "coin_silver/coin_silver_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_silver/coin_silver_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_gold/coin_gold_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_gold/coin_gold_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_rom " "Found entity 1: coin_gold_rom" {  } { { "coin_gold/coin_gold_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_gold/coin_gold_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_gold/coin_gold_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_gold/coin_gold_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_palette " "Found entity 1: coin_gold_palette" {  } { { "coin_gold/coin_gold_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_gold/coin_gold_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_gold/coin_gold_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_gold/coin_gold_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_example " "Found entity 1: coin_gold_example" {  } { { "coin_gold/coin_gold_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_gold/coin_gold_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_copper/coin_copper_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_copper/coin_copper_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_rom " "Found entity 1: coin_copper_rom" {  } { { "coin_copper/coin_copper_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_copper/coin_copper_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_copper/coin_copper_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_copper/coin_copper_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_palette " "Found entity 1: coin_copper_palette" {  } { { "coin_copper/coin_copper_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_copper/coin_copper_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_copper/coin_copper_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_copper/coin_copper_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_example " "Found entity 1: coin_copper_example" {  } { { "coin_copper/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_copper/coin_copper_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet/bullet_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet/bullet_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_rom " "Found entity 1: bullet_rom" {  } { { "bullet/bullet_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bullet/bullet_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet/bullet_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet/bullet_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_palette " "Found entity 1: bullet_palette" {  } { { "bullet/bullet_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bullet/bullet_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet/bullet_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet/bullet_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_example " "Found entity 1: bullet_example" {  } { { "bullet/bullet_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bullet/bullet_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bricks/bricks_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bricks/bricks_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_rom " "Found entity 1: bricks_rom" {  } { { "bricks/bricks_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bricks/bricks_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bricks/bricks_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bricks/bricks_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_palette " "Found entity 1: bricks_palette" {  } { { "bricks/bricks_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bricks/bricks_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bricks/bricks_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bricks/bricks_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_example " "Found entity 1: bricks_example" {  } { { "bricks/bricks_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bricks/bricks_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/Color_Mapper.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.sv 7 7 " "Found 7 design units, including 7 entities, in source file tank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_base " "Found entity 1: update_base" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824868 ""} { "Info" "ISGN_ENTITY_NAME" "2 update_turret " "Found entity 2: update_turret" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824868 ""} { "Info" "ISGN_ENTITY_NAME" "3 ball " "Found entity 3: ball" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824868 ""} { "Info" "ISGN_ENTITY_NAME" "4 check_border " "Found entity 4: check_border" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824868 ""} { "Info" "ISGN_ENTITY_NAME" "5 check_wall " "Found entity 5: check_wall" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824868 ""} { "Info" "ISGN_ENTITY_NAME" "6 ball_check_wall " "Found entity 6: ball_check_wall" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824868 ""} { "Info" "ISGN_ENTITY_NAME" "7 tank_position_direction " "Found entity 7: tank_position_direction" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret7/turret7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret7/turret7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_rom " "Found entity 1: turret7_rom" {  } { { "turret7/turret7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret7/turret7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret7/turret7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret7/turret7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_palette " "Found entity 1: turret7_palette" {  } { { "turret7/turret7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret7/turret7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret7/turret7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret7/turret7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_example " "Found entity 1: turret7_example" {  } { { "turret7/turret7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret7/turret7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret6/turret6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret6/turret6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_rom " "Found entity 1: turret6_rom" {  } { { "turret6/turret6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret6/turret6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret6/turret6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret6/turret6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_palette " "Found entity 1: turret6_palette" {  } { { "turret6/turret6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret6/turret6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret6/turret6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret6/turret6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_example " "Found entity 1: turret6_example" {  } { { "turret6/turret6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret6/turret6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret5/turret5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret5/turret5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_rom " "Found entity 1: turret5_rom" {  } { { "turret5/turret5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret5/turret5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret5/turret5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret5/turret5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_palette " "Found entity 1: turret5_palette" {  } { { "turret5/turret5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret5/turret5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret5/turret5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret5/turret5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_example " "Found entity 1: turret5_example" {  } { { "turret5/turret5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret5/turret5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret4/turret4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret4/turret4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_rom " "Found entity 1: turret4_rom" {  } { { "turret4/turret4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret4/turret4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret4/turret4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret4/turret4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_palette " "Found entity 1: turret4_palette" {  } { { "turret4/turret4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret4/turret4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret4/turret4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret4/turret4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_example " "Found entity 1: turret4_example" {  } { { "turret4/turret4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret4/turret4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret3/turret3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret3/turret3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_rom " "Found entity 1: turret3_rom" {  } { { "turret3/turret3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret3/turret3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret3/turret3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret3/turret3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_palette " "Found entity 1: turret3_palette" {  } { { "turret3/turret3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret3/turret3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret3/turret3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret3/turret3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_example " "Found entity 1: turret3_example" {  } { { "turret3/turret3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret3/turret3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret2/turret2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret2/turret2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_rom " "Found entity 1: turret2_rom" {  } { { "turret2/turret2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret2/turret2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret2/turret2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret2/turret2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_palette " "Found entity 1: turret2_palette" {  } { { "turret2/turret2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret2/turret2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret2/turret2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret2/turret2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_example " "Found entity 1: turret2_example" {  } { { "turret2/turret2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret2/turret2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret1/turret1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret1/turret1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_rom " "Found entity 1: turret1_rom" {  } { { "turret1/turret1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret1/turret1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret1/turret1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret1/turret1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_palette " "Found entity 1: turret1_palette" {  } { { "turret1/turret1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret1/turret1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret1/turret1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret1/turret1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_example " "Found entity 1: turret1_example" {  } { { "turret1/turret1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret1/turret1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret0/turret0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret0/turret0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_rom " "Found entity 1: turret0_rom" {  } { { "turret0/turret0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret0/turret0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret0/turret0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret0/turret0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_palette " "Found entity 1: turret0_palette" {  } { { "turret0/turret0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret0/turret0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret0/turret0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret0/turret0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_example " "Found entity 1: turret0_example" {  } { { "turret0/turret0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret0/turret0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256824998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256824998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base7/base7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base7/base7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_rom " "Found entity 1: base7_rom" {  } { { "base7/base7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base7/base7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base7/base7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base7/base7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_palette " "Found entity 1: base7_palette" {  } { { "base7/base7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base7/base7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base7/base7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base7/base7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_example " "Found entity 1: base7_example" {  } { { "base7/base7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base7/base7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base6/base6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base6/base6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_rom " "Found entity 1: base6_rom" {  } { { "base6/base6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base6/base6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base6/base6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base6/base6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_palette " "Found entity 1: base6_palette" {  } { { "base6/base6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base6/base6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base6/base6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base6/base6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_example " "Found entity 1: base6_example" {  } { { "base6/base6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base6/base6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base5/base5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base5/base5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_rom " "Found entity 1: base5_rom" {  } { { "base5/base5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base5/base5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base5/base5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base5/base5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_palette " "Found entity 1: base5_palette" {  } { { "base5/base5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base5/base5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base5/base5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base5/base5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_example " "Found entity 1: base5_example" {  } { { "base5/base5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base5/base5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base4/base4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base4/base4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_rom " "Found entity 1: base4_rom" {  } { { "base4/base4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base4/base4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base4/base4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base4/base4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_palette " "Found entity 1: base4_palette" {  } { { "base4/base4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base4/base4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base4/base4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base4/base4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_example " "Found entity 1: base4_example" {  } { { "base4/base4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base4/base4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base3/base3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base3/base3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_rom " "Found entity 1: base3_rom" {  } { { "base3/base3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base3/base3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base3/base3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base3/base3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_palette " "Found entity 1: base3_palette" {  } { { "base3/base3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base3/base3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base3/base3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base3/base3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_example " "Found entity 1: base3_example" {  } { { "base3/base3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base3/base3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base2/base2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base2/base2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_rom " "Found entity 1: base2_rom" {  } { { "base2/base2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base2/base2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base2/base2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base2/base2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_palette " "Found entity 1: base2_palette" {  } { { "base2/base2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base2/base2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base2/base2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base2/base2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_example " "Found entity 1: base2_example" {  } { { "base2/base2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base2/base2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1/base1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base1/base1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_rom " "Found entity 1: base1_rom" {  } { { "base1/base1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base1/base1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1/base1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base1/base1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_palette " "Found entity 1: base1_palette" {  } { { "base1/base1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base1/base1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1/base1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base1/base1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_example " "Found entity 1: base1_example" {  } { { "base1/base1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base1/base1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base0/base0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base0/base0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_rom " "Found entity 1: base0_rom" {  } { { "base0/base0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base0/base0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base0/base0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base0/base0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_palette " "Found entity 1: base0_palette" {  } { { "base0/base0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base0/base0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base0/base0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base0/base0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_example " "Found entity 1: base0_example" {  } { { "base0/base0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base0/base0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/lab7soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/lab7soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc " "Found entity 1: lab7soc" {  } { { "lab7soc/synthesis/lab7soc.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab7soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_irq_mapper " "Found entity 1: lab7soc_irq_mapper" {  } { { "lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0 " "Found entity 1: lab7soc_mm_interconnect_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter_009 " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_009" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab7soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825180 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab7soc_mm_interconnect_0_rsp_mux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: lab7soc_mm_interconnect_0_rsp_demux_003" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab7soc_mm_interconnect_0_rsp_demux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: lab7soc_mm_interconnect_0_cmd_mux_003" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab7soc_mm_interconnect_0_cmd_mux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab7soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab7soc_mm_interconnect_0_cmd_demux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825212 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825212 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825212 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825212 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab7soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab7soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_011_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_011_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825233 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_011 " "Found entity 2: lab7soc_mm_interconnect_0_router_011" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_005_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_005_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825237 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_005 " "Found entity 2: lab7soc_mm_interconnect_0_router_005" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825240 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_002 " "Found entity 2: lab7soc_mm_interconnect_0_router_002" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825244 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_001 " "Found entity 2: lab7soc_mm_interconnect_0_router_001" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825247 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router " "Found entity 2: lab7soc_mm_interconnect_0_router" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab7soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab7soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_usb_rst " "Found entity 1: lab7soc_usb_rst" {  } { { "lab7soc/synthesis/submodules/lab7soc_usb_rst.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_usb_gpx " "Found entity 1: lab7soc_usb_gpx" {  } { { "lab7soc/synthesis/submodules/lab7soc_usb_gpx.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_timer_0 " "Found entity 1: lab7soc_timer_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_timer_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_sysid_qsys_0 " "Found entity 1: lab7soc_sysid_qsys_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_switch " "Found entity 1: lab7soc_switch" {  } { { "lab7soc/synthesis/submodules/lab7soc_switch.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_spi_0 " "Found entity 1: lab7soc_spi_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "lab7soc/synthesis/submodules/i2s.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/i2s.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab7soc_sdram_pll_dffpipe_l2c" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825299 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab7soc_sdram_pll_stdsync_sv6" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825299 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7soc_sdram_pll_altpll_vg92 " "Found entity 3: lab7soc_sdram_pll_altpll_vg92" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825299 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7soc_sdram_pll " "Found entity 4: lab7soc_sdram_pll" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_sdram_input_efifo_module " "Found entity 1: lab7soc_sdram_input_efifo_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825306 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_sdram " "Found entity 2: lab7soc_sdram" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_onchip_memory2_0 " "Found entity 1: lab7soc_onchip_memory2_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0 " "Found entity 1: lab7soc_nios2_gen2_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab7soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab7soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab7soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab7soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab7soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab7soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab7soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab7soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab7soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab7soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab7soc_nios2_gen2_0_cpu " "Found entity 21: lab7soc_nios2_gen2_0_cpu" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab7soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_led " "Found entity 1: lab7soc_led" {  } { { "lab7soc/synthesis/submodules/lab7soc_led.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_keycode " "Found entity 1: lab7soc_keycode" {  } { { "lab7soc/synthesis/submodules/lab7soc_keycode.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab7soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825375 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_jtag_uart_0_scfifo_w " "Found entity 2: lab7soc_jtag_uart_0_scfifo_w" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825375 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab7soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825375 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7soc_jtag_uart_0_scfifo_r " "Found entity 4: lab7soc_jtag_uart_0_scfifo_r" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825375 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7soc_jtag_uart_0 " "Found entity 5: lab7soc_jtag_uart_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683256825388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683256825391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683256825391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683256825391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683256825391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825398 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683256825400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683256825404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_hex " "Found entity 1: lab7soc_hex" {  } { { "lab7soc/synthesis/submodules/lab7soc_hex.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_hex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_button.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_button " "Found entity 1: lab7soc_button" {  } { { "lab7soc/synthesis/submodules/lab7soc_button.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/vga_text_avl_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825423 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_text " "Found entity 2: my_text" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "lab7soc/synthesis/submodules/font_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/tank.sv 7 7 " "Found 7 design units, including 7 entities, in source file lab7soc/synthesis/submodules/tank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_base " "Found entity 1: update_base" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825452 ""} { "Info" "ISGN_ENTITY_NAME" "2 update_turret " "Found entity 2: update_turret" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825452 ""} { "Info" "ISGN_ENTITY_NAME" "3 ball " "Found entity 3: ball" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825452 ""} { "Info" "ISGN_ENTITY_NAME" "4 check_border " "Found entity 4: check_border" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825452 ""} { "Info" "ISGN_ENTITY_NAME" "5 check_wall " "Found entity 5: check_wall" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825452 ""} { "Info" "ISGN_ENTITY_NAME" "6 ball_check_wall " "Found entity 6: ball_check_wall" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825452 ""} { "Info" "ISGN_ENTITY_NAME" "7 tank_position_direction " "Found entity 7: tank_position_direction" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_example " "Found entity 1: base0_example" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_palette " "Found entity 1: base0_palette" {  } { { "lab7soc/synthesis/submodules/base0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_rom " "Found entity 1: base0_rom" {  } { { "lab7soc/synthesis/submodules/base0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_example " "Found entity 1: base1_example" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_palette " "Found entity 1: base1_palette" {  } { { "lab7soc/synthesis/submodules/base1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_rom " "Found entity 1: base1_rom" {  } { { "lab7soc/synthesis/submodules/base1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_example " "Found entity 1: base2_example" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_palette " "Found entity 1: base2_palette" {  } { { "lab7soc/synthesis/submodules/base2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_rom " "Found entity 1: base2_rom" {  } { { "lab7soc/synthesis/submodules/base2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_example " "Found entity 1: base3_example" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_palette " "Found entity 1: base3_palette" {  } { { "lab7soc/synthesis/submodules/base3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_rom " "Found entity 1: base3_rom" {  } { { "lab7soc/synthesis/submodules/base3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_example " "Found entity 1: base4_example" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_palette " "Found entity 1: base4_palette" {  } { { "lab7soc/synthesis/submodules/base4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_rom " "Found entity 1: base4_rom" {  } { { "lab7soc/synthesis/submodules/base4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_example " "Found entity 1: base5_example" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_palette " "Found entity 1: base5_palette" {  } { { "lab7soc/synthesis/submodules/base5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_rom " "Found entity 1: base5_rom" {  } { { "lab7soc/synthesis/submodules/base5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_example " "Found entity 1: base6_example" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_palette " "Found entity 1: base6_palette" {  } { { "lab7soc/synthesis/submodules/base6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_rom " "Found entity 1: base6_rom" {  } { { "lab7soc/synthesis/submodules/base6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_example " "Found entity 1: base7_example" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_palette " "Found entity 1: base7_palette" {  } { { "lab7soc/synthesis/submodules/base7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_rom " "Found entity 1: base7_rom" {  } { { "lab7soc/synthesis/submodules/base7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_example " "Found entity 1: turret0_example" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_palette " "Found entity 1: turret0_palette" {  } { { "lab7soc/synthesis/submodules/turret0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_rom " "Found entity 1: turret0_rom" {  } { { "lab7soc/synthesis/submodules/turret0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_example " "Found entity 1: turret1_example" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_palette " "Found entity 1: turret1_palette" {  } { { "lab7soc/synthesis/submodules/turret1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_rom " "Found entity 1: turret1_rom" {  } { { "lab7soc/synthesis/submodules/turret1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_example " "Found entity 1: turret2_example" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_palette " "Found entity 1: turret2_palette" {  } { { "lab7soc/synthesis/submodules/turret2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_rom " "Found entity 1: turret2_rom" {  } { { "lab7soc/synthesis/submodules/turret2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_example " "Found entity 1: turret3_example" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_palette " "Found entity 1: turret3_palette" {  } { { "lab7soc/synthesis/submodules/turret3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_rom " "Found entity 1: turret3_rom" {  } { { "lab7soc/synthesis/submodules/turret3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_example " "Found entity 1: turret4_example" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_palette " "Found entity 1: turret4_palette" {  } { { "lab7soc/synthesis/submodules/turret4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_rom " "Found entity 1: turret4_rom" {  } { { "lab7soc/synthesis/submodules/turret4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_example " "Found entity 1: turret5_example" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_palette " "Found entity 1: turret5_palette" {  } { { "lab7soc/synthesis/submodules/turret5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_rom " "Found entity 1: turret5_rom" {  } { { "lab7soc/synthesis/submodules/turret5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_example " "Found entity 1: turret6_example" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_palette " "Found entity 1: turret6_palette" {  } { { "lab7soc/synthesis/submodules/turret6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_rom " "Found entity 1: turret6_rom" {  } { { "lab7soc/synthesis/submodules/turret6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_example " "Found entity 1: turret7_example" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_palette " "Found entity 1: turret7_palette" {  } { { "lab7soc/synthesis/submodules/turret7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_rom " "Found entity 1: turret7_rom" {  } { { "lab7soc/synthesis/submodules/turret7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/sspeed_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/sspeed_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_example " "Found entity 1: sspeed_example" {  } { { "lab7soc/synthesis/submodules/sspeed_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/sspeed_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/sspeed_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_palette " "Found entity 1: sspeed_palette" {  } { { "lab7soc/synthesis/submodules/sspeed_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/sspeed_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/sspeed_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_rom " "Found entity 1: sspeed_rom" {  } { { "lab7soc/synthesis/submodules/sspeed_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/stone_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/stone_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_example " "Found entity 1: stone_example" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/stone_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/stone_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_palette " "Found entity 1: stone_palette" {  } { { "lab7soc/synthesis/submodules/stone_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/stone_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/stone_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_rom " "Found entity 1: stone_rom" {  } { { "lab7soc/synthesis/submodules/stone_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/shield_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/shield_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_example " "Found entity 1: shield_example" {  } { { "lab7soc/synthesis/submodules/shield_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/shield_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/shield_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/shield_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_palette " "Found entity 1: shield_palette" {  } { { "lab7soc/synthesis/submodules/shield_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/shield_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/shield_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/shield_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_rom " "Found entity 1: shield_rom" {  } { { "lab7soc/synthesis/submodules/shield_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/shield_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bricks_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bricks_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_example " "Found entity 1: bricks_example" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bricks_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bricks_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_palette " "Found entity 1: bricks_palette" {  } { { "lab7soc/synthesis/submodules/bricks_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bricks_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bricks_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_rom " "Found entity 1: bricks_rom" {  } { { "lab7soc/synthesis/submodules/bricks_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bullet_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bullet_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_example " "Found entity 1: bullet_example" {  } { { "lab7soc/synthesis/submodules/bullet_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bullet_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bullet_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bullet_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_palette " "Found entity 1: bullet_palette" {  } { { "lab7soc/synthesis/submodules/bullet_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bullet_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bullet_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bullet_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_rom " "Found entity 1: bullet_rom" {  } { { "lab7soc/synthesis/submodules/bullet_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bullet_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_copper_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_copper_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_example " "Found entity 1: coin_copper_example" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_copper_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_copper_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_palette " "Found entity 1: coin_copper_palette" {  } { { "lab7soc/synthesis/submodules/coin_copper_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_copper_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_copper_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_rom " "Found entity 1: coin_copper_rom" {  } { { "lab7soc/synthesis/submodules/coin_copper_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_silver_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_silver_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_example " "Found entity 1: coin_silver_example" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_silver_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_silver_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_palette " "Found entity 1: coin_silver_palette" {  } { { "lab7soc/synthesis/submodules/coin_silver_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_silver_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_silver_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_rom " "Found entity 1: coin_silver_rom" {  } { { "lab7soc/synthesis/submodules/coin_silver_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_gold_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_gold_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_example " "Found entity 1: coin_gold_example" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_gold_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_gold_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_palette " "Found entity 1: coin_gold_palette" {  } { { "lab7soc/synthesis/submodules/coin_gold_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_gold_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_gold_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_rom " "Found entity 1: coin_gold_rom" {  } { { "lab7soc/synthesis/submodules/coin_gold_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/health_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/health_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_example " "Found entity 1: health_example" {  } { { "lab7soc/synthesis/submodules/health_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/health_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/health_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_palette " "Found entity 1: health_palette" {  } { { "lab7soc/synthesis/submodules/health_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/health_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/health_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_rom " "Found entity 1: health_rom" {  } { { "lab7soc/synthesis/submodules/health_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/rage_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/rage_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_example " "Found entity 1: rage_example" {  } { { "lab7soc/synthesis/submodules/rage_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/rage_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/rage_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/rage_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_palette " "Found entity 1: rage_palette" {  } { { "lab7soc/synthesis/submodules/rage_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/rage_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/rage_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/rage_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_rom " "Found entity 1: rage_rom" {  } { { "lab7soc/synthesis/submodules/rage_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/rage_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coins " "Found entity 1: coins" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/feedback.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/feedback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 feedback " "Found entity 1: feedback" {  } { { "lab7soc/synthesis/submodules/feedback.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/feedback.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/props.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/props.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_gear " "Found entity 1: health_gear" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825811 ""} { "Info" "ISGN_ENTITY_NAME" "2 speed_gear " "Found entity 2: speed_gear" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/menu_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/menu_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_example " "Found entity 1: menu_example" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/menu_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/menu_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_palette " "Found entity 1: menu_palette" {  } { { "lab7soc/synthesis/submodules/menu_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/menu_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/menu_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_rom " "Found entity 1: menu_rom" {  } { { "lab7soc/synthesis/submodules/menu_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/vga_text_avl_interface.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825833 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_text " "Found entity 2: my_text" {  } { { "vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/vga_text_avl_interface.sv" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683256825844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256825860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256825860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h lab7.sv(131) " "Verilog HDL Implicit Net warning at lab7.sv(131): created implicit net for \"Reset_h\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256825860 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683256825999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683256826000 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683256826000 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683256826001 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab7soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683256826003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683256826621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab7.sv(131) " "Verilog HDL or VHDL warning at lab7.sv(131): object \"Reset_h\" assigned a value but never read" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683256826626 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab7.sv(125) " "Verilog HDL assignment warning at lab7.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256826628 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver5 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver5\"" {  } { { "lab7.sv" "hex_driver5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256826661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc lab7soc:u0 " "Elaborating entity \"lab7soc\" for hierarchy \"lab7soc:u0\"" {  } { { "lab7.sv" "u0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256826679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "vga_text_mode_controller_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256826714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hole_ind vga_text_avl_interface.sv(110) " "Verilog HDL or VHDL warning at vga_text_avl_interface.sv(110): object \"hole_ind\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683256826716 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256826868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control " "Elaborating entity \"vga_controller\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_control" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256826912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256826913 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256826913 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom " "Elaborating entity \"font_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "font_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256826922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram " "Elaborating entity \"ram\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "my_vram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256827009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\"" {  } { { "lab7soc/synthesis/submodules/ram.v" "altsyncram_component" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256827266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\"" {  } { { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256827278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256827279 ""}  } { { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256827279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjm2 " "Found entity 1: altsyncram_kjm2" {  } { { "db/altsyncram_kjm2.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_kjm2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256827366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256827366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kjm2 lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated " "Elaborating entity \"altsyncram_kjm2\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256827369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_text lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|my_text:my_text " "Elaborating entity \"my_text\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|my_text:my_text\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "my_text" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256827418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_text_avl_interface.sv(260) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(260): truncated value with size 32 to match size of target (12)" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256827418 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|my_text:my_text"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_position_direction lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank " "Elaborating entity \"tank_position_direction\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "my_tank" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256827425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(486) " "Verilog HDL assignment warning at tank.sv(486): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256827429 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256828655 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256828655 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "alive_bullet_cnt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"alive_bullet_cnt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256828655 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256828656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_base lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1 " "Elaborating entity \"update_base\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "base1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256828839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_wall lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|check_wall:cw0 " "Elaborating entity \"check_wall\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|check_wall:cw0\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "cw0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256828861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_border lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|check_border:cb " "Elaborating entity \"check_border\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|check_border:cb\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "cb" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256828924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_turret lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_turret:turret1 " "Elaborating entity \"update_turret\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_turret:turret1\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "turret1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256828996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(110) " "Verilog HDL assignment warning at tank.sv(110): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256828996 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_turret:turret1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(117) " "Verilog HDL assignment warning at tank.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256828996 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_turret:turret1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(121) " "Verilog HDL assignment warning at tank.sv(121): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256828997 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_turret:turret1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|ball:ball01 " "Elaborating entity \"ball\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|ball:ball01\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "ball01" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256829012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(162) " "Verilog HDL assignment warning at tank.sv(162): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829013 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(163) " "Verilog HDL assignment warning at tank.sv(163): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829013 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(165) " "Verilog HDL assignment warning at tank.sv(165): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829013 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(181) " "Verilog HDL assignment warning at tank.sv(181): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829014 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(185) " "Verilog HDL assignment warning at tank.sv(185): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829014 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(186) " "Verilog HDL assignment warning at tank.sv(186): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829014 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(190) " "Verilog HDL assignment warning at tank.sv(190): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829014 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(195) " "Verilog HDL assignment warning at tank.sv(195): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829014 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(216) " "Verilog HDL assignment warning at tank.sv(216): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829014 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_check_wall lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|ball:ball01\|ball_check_wall:bcw0 " "Elaborating entity \"ball_check_wall\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|ball:ball01\|ball_check_wall:bcw0\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "bcw0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256829033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tank.sv(329) " "Verilog HDL assignment warning at tank.sv(329): truncated value with size 32 to match size of target (1)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256829033 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01|ball_check_wall:bcw0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper " "Elaborating entity \"color_mapper\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "mapper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(68) " "Verilog HDL assignment warning at Color_Mapper.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830032 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(67) " "Verilog HDL assignment warning at Color_Mapper.sv(67): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830034 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(156) " "Verilog HDL assignment warning at Color_Mapper.sv(156): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830042 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(157) " "Verilog HDL assignment warning at Color_Mapper.sv(157): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830042 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(163) " "Verilog HDL assignment warning at Color_Mapper.sv(163): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830042 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(164) " "Verilog HDL assignment warning at Color_Mapper.sv(164): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830042 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(159) " "Verilog HDL assignment warning at Color_Mapper.sv(159): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830042 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(168) " "Verilog HDL assignment warning at Color_Mapper.sv(168): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830043 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(169) " "Verilog HDL assignment warning at Color_Mapper.sv(169): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830043 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(167) " "Verilog HDL assignment warning at Color_Mapper.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830043 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(223) " "Verilog HDL assignment warning at Color_Mapper.sv(223): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830047 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(224) " "Verilog HDL assignment warning at Color_Mapper.sv(224): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830047 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(244) " "Verilog HDL assignment warning at Color_Mapper.sv(244): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830048 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(245) " "Verilog HDL assignment warning at Color_Mapper.sv(245): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830048 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256830122 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256830122 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256830122 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "DistX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"DistX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256830122 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "DistY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"DistY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256830123 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256830123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu " "Elaborating entity \"menu_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "menu" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 menu_example.sv(12) " "Verilog HDL assignment warning at menu_example.sv(12): truncated value with size 32 to match size of target (14)" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830164 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|menu_example:menu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom " "Elaborating entity \"menu_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom\"" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "menu_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830172 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory menu_rom.sv(7) " "Verilog HDL warning at menu_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/menu_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830178 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|menu_example:menu|menu_rom:menu_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_palette:menu_palette " "Elaborating entity \"menu_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_palette:menu_palette\"" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "menu_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base0_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0 " "Elaborating entity \"base0_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base0_example.sv(12) " "Verilog HDL assignment warning at base0_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830209 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base0_example:base0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base0_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom " "Elaborating entity \"base0_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "base0_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830218 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base0_rom.sv(7) " "Verilog HDL warning at base0_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830219 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base0_example:base0|base0_rom:base0_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base0_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette " "Elaborating entity \"base0_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "base0_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base1_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1 " "Elaborating entity \"base1_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base1_example.sv(12) " "Verilog HDL assignment warning at base1_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830244 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base1_example:base1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base1_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_rom:base1_rom " "Elaborating entity \"base1_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_rom:base1_rom\"" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "base1_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830253 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base1_rom.sv(7) " "Verilog HDL warning at base1_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830255 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base1_example:base1|base1_rom:base1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base1_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_palette:base1_palette " "Elaborating entity \"base1_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_palette:base1_palette\"" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "base1_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base2_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2 " "Elaborating entity \"base2_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base2_example.sv(12) " "Verilog HDL assignment warning at base2_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830278 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base2_example:base2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base2_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom " "Elaborating entity \"base2_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\"" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "base2_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830288 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base2_rom.sv(7) " "Verilog HDL warning at base2_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830289 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base2_example:base2|base2_rom:base2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base2_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette " "Elaborating entity \"base2_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\"" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "base2_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base3_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3 " "Elaborating entity \"base3_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base3_example.sv(12) " "Verilog HDL assignment warning at base3_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830312 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base3_example:base3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base3_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_rom:base3_rom " "Elaborating entity \"base3_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_rom:base3_rom\"" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "base3_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830321 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base3_rom.sv(7) " "Verilog HDL warning at base3_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830323 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base3_example:base3|base3_rom:base3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base3_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_palette:base3_palette " "Elaborating entity \"base3_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_palette:base3_palette\"" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "base3_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base4_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4 " "Elaborating entity \"base4_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base4" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base4_example.sv(12) " "Verilog HDL assignment warning at base4_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830348 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base4_example:base4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base4_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom " "Elaborating entity \"base4_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\"" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "base4_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830357 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base4_rom.sv(7) " "Verilog HDL warning at base4_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830359 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base4_example:base4|base4_rom:base4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base4_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette " "Elaborating entity \"base4_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\"" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "base4_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base5_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5 " "Elaborating entity \"base5_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base5_example.sv(12) " "Verilog HDL assignment warning at base5_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830383 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base5_example:base5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base5_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_rom:base5_rom " "Elaborating entity \"base5_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_rom:base5_rom\"" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "base5_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830392 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base5_rom.sv(7) " "Verilog HDL warning at base5_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830393 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base5_example:base5|base5_rom:base5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base5_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_palette:base5_palette " "Elaborating entity \"base5_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_palette:base5_palette\"" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "base5_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base6_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6 " "Elaborating entity \"base6_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base6" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base6_example.sv(12) " "Verilog HDL assignment warning at base6_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830417 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base6_example:base6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base6_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom " "Elaborating entity \"base6_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\"" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "base6_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830426 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base6_rom.sv(7) " "Verilog HDL warning at base6_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830428 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base6_example:base6|base6_rom:base6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base6_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette " "Elaborating entity \"base6_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\"" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "base6_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base7_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7 " "Elaborating entity \"base7_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base7" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base7_example.sv(12) " "Verilog HDL assignment warning at base7_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830453 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base7_example:base7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base7_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_rom:base7_rom " "Elaborating entity \"base7_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_rom:base7_rom\"" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "base7_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830463 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base7_rom.sv(7) " "Verilog HDL warning at base7_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830464 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base7_example:base7|base7_rom:base7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base7_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_palette:base7_palette " "Elaborating entity \"base7_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_palette:base7_palette\"" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "base7_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret0_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0 " "Elaborating entity \"turret0_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret0_example.sv(12) " "Verilog HDL assignment warning at turret0_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830490 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret0_example:turret0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret0_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom " "Elaborating entity \"turret0_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\"" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "turret0_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830500 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret0_rom.sv(7) " "Verilog HDL warning at turret0_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830501 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret0_example:turret0|turret0_rom:turret0_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret0_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette " "Elaborating entity \"turret0_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\"" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "turret0_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret1_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1 " "Elaborating entity \"turret1_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret1_example.sv(12) " "Verilog HDL assignment warning at turret1_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830526 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret1_example:turret1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret1_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom " "Elaborating entity \"turret1_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\"" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "turret1_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830536 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret1_rom.sv(7) " "Verilog HDL warning at turret1_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830537 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret1_example:turret1|turret1_rom:turret1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret1_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette " "Elaborating entity \"turret1_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\"" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "turret1_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret2_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2 " "Elaborating entity \"turret2_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret2_example.sv(12) " "Verilog HDL assignment warning at turret2_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830563 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret2_example:turret2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret2_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom " "Elaborating entity \"turret2_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\"" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "turret2_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830573 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret2_rom.sv(7) " "Verilog HDL warning at turret2_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830574 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret2_example:turret2|turret2_rom:turret2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret2_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette " "Elaborating entity \"turret2_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\"" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "turret2_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret3_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3 " "Elaborating entity \"turret3_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret3_example.sv(12) " "Verilog HDL assignment warning at turret3_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830599 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret3_example:turret3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret3_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom " "Elaborating entity \"turret3_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\"" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "turret3_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830608 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret3_rom.sv(7) " "Verilog HDL warning at turret3_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830610 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret3_example:turret3|turret3_rom:turret3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret3_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette " "Elaborating entity \"turret3_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\"" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "turret3_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret4_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4 " "Elaborating entity \"turret4_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret4" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret4_example.sv(12) " "Verilog HDL assignment warning at turret4_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830635 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret4_example:turret4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret4_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom " "Elaborating entity \"turret4_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\"" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "turret4_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830645 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret4_rom.sv(7) " "Verilog HDL warning at turret4_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830646 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret4_example:turret4|turret4_rom:turret4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret4_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette " "Elaborating entity \"turret4_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\"" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "turret4_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret5_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5 " "Elaborating entity \"turret5_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret5_example.sv(12) " "Verilog HDL assignment warning at turret5_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830671 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret5_example:turret5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret5_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom " "Elaborating entity \"turret5_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\"" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "turret5_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830682 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret5_rom.sv(7) " "Verilog HDL warning at turret5_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830683 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret5_example:turret5|turret5_rom:turret5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret5_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette " "Elaborating entity \"turret5_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\"" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "turret5_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret6_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6 " "Elaborating entity \"turret6_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret6" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret6_example.sv(12) " "Verilog HDL assignment warning at turret6_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830708 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret6_example:turret6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret6_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom " "Elaborating entity \"turret6_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\"" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "turret6_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830717 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret6_rom.sv(7) " "Verilog HDL warning at turret6_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830718 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret6_example:turret6|turret6_rom:turret6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret6_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette " "Elaborating entity \"turret6_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\"" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "turret6_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret7_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7 " "Elaborating entity \"turret7_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret7" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret7_example.sv(12) " "Verilog HDL assignment warning at turret7_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830746 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret7_example:turret7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret7_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom " "Elaborating entity \"turret7_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\"" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "turret7_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830756 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret7_rom.sv(7) " "Verilog HDL warning at turret7_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830758 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret7_example:turret7|turret7_rom:turret7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret7_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette " "Elaborating entity \"turret7_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\"" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "turret7_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks " "Elaborating entity \"bricks_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "bricks" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bricks_example.sv(20) " "Verilog HDL assignment warning at bricks_example.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830784 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bricks_example:bricks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom " "Elaborating entity \"bricks_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\"" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "bricks_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830794 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory bricks_rom.sv(7) " "Verilog HDL warning at bricks_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/bricks_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830796 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bricks_example:bricks|bricks_rom:bricks_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette " "Elaborating entity \"bricks_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\"" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "bricks_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stone_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0 " "Elaborating entity \"stone_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "wall_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stone_example.sv(20) " "Verilog HDL assignment warning at stone_example.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256830822 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|stone_example:wall_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stone_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom " "Elaborating entity \"stone_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "stone_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830831 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory stone_rom.sv(7) " "Verilog HDL warning at stone_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/stone_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256830832 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|stone_example:wall_0|stone_rom:stone_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stone_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette " "Elaborating entity \"stone_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "stone_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256830843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_gold_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold " "Elaborating entity \"coin_gold_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "coin_gold" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 coin_gold_example.sv(20) " "Verilog HDL assignment warning at coin_gold_example.sv(20): truncated value with size 32 to match size of target (13)" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831034 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_gold_example:coin_gold"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_gold_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom " "Elaborating entity \"coin_gold_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\"" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "coin_gold_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831043 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory coin_gold_rom.sv(7) " "Verilog HDL warning at coin_gold_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/coin_gold_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256831048 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_gold_example:coin_gold|coin_gold_rom:coin_gold_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_gold_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette " "Elaborating entity \"coin_gold_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\"" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "coin_gold_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_silver_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver " "Elaborating entity \"coin_silver_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "coin_silver" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 coin_silver_example.sv(20) " "Verilog HDL assignment warning at coin_silver_example.sv(20): truncated value with size 32 to match size of target (13)" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831073 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_silver_example:coin_silver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_silver_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom " "Elaborating entity \"coin_silver_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\"" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "coin_silver_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831082 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory coin_silver_rom.sv(7) " "Verilog HDL warning at coin_silver_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/coin_silver_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256831085 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_silver_example:coin_silver|coin_silver_rom:coin_silver_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_silver_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette " "Elaborating entity \"coin_silver_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\"" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "coin_silver_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_copper_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper " "Elaborating entity \"coin_copper_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "coin_copper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 coin_copper_example.sv(20) " "Verilog HDL assignment warning at coin_copper_example.sv(20): truncated value with size 32 to match size of target (13)" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831108 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_copper_example:coin_copper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_copper_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom " "Elaborating entity \"coin_copper_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "coin_copper_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831117 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory coin_copper_rom.sv(7) " "Verilog HDL warning at coin_copper_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/coin_copper_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256831120 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_copper_example:coin_copper|coin_copper_rom:coin_copper_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_copper_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette " "Elaborating entity \"coin_copper_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "coin_copper_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sspeed_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example " "Elaborating entity \"sspeed_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "sspeed_example" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sspeed_example.sv(20) " "Verilog HDL assignment warning at sspeed_example.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/sspeed_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831143 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|sspeed_example:sspeed_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sspeed_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom " "Elaborating entity \"sspeed_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom\"" {  } { { "lab7soc/synthesis/submodules/sspeed_example.sv" "sspeed_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831152 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory sspeed_rom.sv(7) " "Verilog HDL warning at sspeed_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/sspeed_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256831153 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|sspeed_example:sspeed_example|sspeed_rom:sspeed_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sspeed_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette " "Elaborating entity \"sspeed_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette\"" {  } { { "lab7soc/synthesis/submodules/sspeed_example.sv" "sspeed_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "health_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example " "Elaborating entity \"health_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "health_example" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 health_example.sv(20) " "Verilog HDL assignment warning at health_example.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/health_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831178 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|health_example:health_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "health_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom " "Elaborating entity \"health_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom\"" {  } { { "lab7soc/synthesis/submodules/health_example.sv" "health_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831188 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory health_rom.sv(7) " "Verilog HDL warning at health_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/health_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683256831189 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|health_example:health_example|health_rom:health_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "health_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette " "Elaborating entity \"health_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette\"" {  } { { "lab7soc/synthesis/submodules/health_example.sv" "health_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feedback lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback " "Elaborating entity \"feedback\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "feedback" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256831232 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683256831233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coins lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins " "Elaborating entity \"coins\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "coins" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(48) " "Verilog HDL assignment warning at coin.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831247 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(51) " "Verilog HDL assignment warning at coin.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831247 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(60) " "Verilog HDL assignment warning at coin.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831248 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 coin.sv(107) " "Verilog HDL assignment warning at coin.sv(107): truncated value with size 32 to match size of target (26)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831249 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(109) " "Verilog HDL assignment warning at coin.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831249 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i coin.sv(46) " "Verilog HDL Always Construct warning at coin.sv(46): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683256831252 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k coin.sv(46) " "Verilog HDL Always Construct warning at coin.sv(46): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683256831252 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "health_gear lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|health_gear:health_gear " "Elaborating entity \"health_gear\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|health_gear:health_gear\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "health_gear" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 props.sv(32) " "Verilog HDL assignment warning at props.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831295 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|health_gear:health_gear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 props.sv(33) " "Verilog HDL assignment warning at props.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831295 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|health_gear:health_gear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 props.sv(35) " "Verilog HDL assignment warning at props.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831295 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|health_gear:health_gear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_gear lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|speed_gear:speed_gear " "Elaborating entity \"speed_gear\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|speed_gear:speed_gear\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "speed_gear" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 props.sv(69) " "Verilog HDL assignment warning at props.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831306 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|speed_gear:speed_gear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 props.sv(70) " "Verilog HDL assignment warning at props.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831307 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|speed_gear:speed_gear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 props.sv(72) " "Verilog HDL assignment warning at props.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "lab7soc/synthesis/submodules/props.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/props.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831307 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|speed_gear:speed_gear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_button lab7soc:u0\|lab7soc_button:button " "Elaborating entity \"lab7soc_button\" for hierarchy \"lab7soc:u0\|lab7soc_button:button\"" {  } { { "lab7soc/synthesis/lab7soc.v" "button" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_hex lab7soc:u0\|lab7soc_hex:hex " "Elaborating entity \"lab7soc_hex\" for hierarchy \"lab7soc:u0\|lab7soc_hex:hex\"" {  } { { "lab7soc/synthesis/lab7soc.v" "hex" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c lab7soc:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "i2c_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831351 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831351 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831351 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831351 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831351 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683256831351 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831456 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683256831457 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831513 ""}  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256831513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256831584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256831584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831614 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683256831615 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256831660 ""}  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256831660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256831730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256831730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_jtag_uart_0 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab7soc_jtag_uart_0\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "jtag_uart_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_jtag_uart_0_scfifo_w lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab7soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "the_lab7soc_jtag_uart_0_scfifo_w" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256831772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "wfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832033 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256832033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256832100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256832100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256832137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256832137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256832174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256832174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256832238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256832238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256832306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256832306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256832372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256832372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_jtag_uart_0_scfifo_r lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab7soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "the_lab7soc_jtag_uart_0_scfifo_r" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "lab7soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256832786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256832786 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256832786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_keycode lab7soc:u0\|lab7soc_keycode:keycode " "Elaborating entity \"lab7soc_keycode\" for hierarchy \"lab7soc:u0\|lab7soc_keycode:keycode\"" {  } { { "lab7soc/synthesis/lab7soc.v" "keycode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_led lab7soc:u0\|lab7soc_led:led " "Elaborating entity \"lab7soc_led\" for hierarchy \"lab7soc:u0\|lab7soc_led:led\"" {  } { { "lab7soc/synthesis/lab7soc.v" "led" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0 lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab7soc_nios2_gen2_0\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "nios2_gen2_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" "cpu" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_test_bench lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_test_bench" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_register_bank_a_module lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256833865 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256833865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256833943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256833943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_register_bank_b_module lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256833978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_debug lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834149 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256834149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_break lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_pib lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_im lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_ocimem lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834430 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256834430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256834504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256834504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_debug_slave_tck lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab7soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834782 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256834782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_onchip_memory2_0 lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab7soc_onchip_memory2_0\" for hierarchy \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "onchip_memory2_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256834939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab7soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256834939 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256834939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2g1 " "Found entity 1: altsyncram_i2g1" {  } { { "db/altsyncram_i2g1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_i2g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256835013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256835013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2g1 lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated " "Elaborating entity \"altsyncram_i2g1\" for hierarchy \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram lab7soc:u0\|lab7soc_sdram:sdram " "Elaborating entity \"lab7soc_sdram\" for hierarchy \"lab7soc:u0\|lab7soc_sdram:sdram\"" {  } { { "lab7soc/synthesis/lab7soc.v" "sdram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_input_efifo_module lab7soc:u0\|lab7soc_sdram:sdram\|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module " "Elaborating entity \"lab7soc_sdram_input_efifo_module\" for hierarchy \"lab7soc:u0\|lab7soc_sdram:sdram\|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "the_lab7soc_sdram_input_efifo_module" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll lab7soc:u0\|lab7soc_sdram_pll:sdram_pll " "Elaborating entity \"lab7soc_sdram_pll\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\"" {  } { { "lab7soc/synthesis/lab7soc.v" "sdram_pll" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll_stdsync_sv6 lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab7soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "stdsync2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll_dffpipe_l2c lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2\|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab7soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2\|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "dffpipe3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll_altpll_vg92 lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab7soc_sdram_pll_altpll_vg92\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "sd1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s lab7soc:u0\|i2s:sound_0 " "Elaborating entity \"i2s\" for hierarchy \"lab7soc:u0\|i2s:sound_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "sound_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835887 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "i2s.sv(71) " "Verilog HDL warning at i2s.sv(71): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "lab7soc/synthesis/submodules/i2s.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/i2s.sv" 71 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683256835890 "|lab7|lab7soc:u0|i2s:sound_0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "i2s.sv(72) " "Verilog HDL warning at i2s.sv(72): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "lab7soc/synthesis/submodules/i2s.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/i2s.sv" 72 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683256835890 "|lab7|lab7soc:u0|i2s:sound_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explosion_rom lab7soc:u0\|i2s:sound_0\|explosion_rom:sample_cache " "Elaborating entity \"explosion_rom\" for hierarchy \"lab7soc:u0\|i2s:sound_0\|explosion_rom:sample_cache\"" {  } { { "lab7soc/synthesis/submodules/i2s.sv" "sample_cache" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/i2s.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256835919 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 explosion.sv(7) " "Net \"rom.data_a\" at explosion.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "explosion/explosion.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/explosion/explosion.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683256836895 "|lab7|lab7soc:u0|i2s:sound_0|explosion_rom:sample_cache"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 explosion.sv(7) " "Net \"rom.waddr_a\" at explosion.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "explosion/explosion.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/explosion/explosion.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683256836896 "|lab7|lab7soc:u0|i2s:sound_0|explosion_rom:sample_cache"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 explosion.sv(7) " "Net \"rom.we_a\" at explosion.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "explosion/explosion.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/explosion/explosion.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683256836896 "|lab7|lab7soc:u0|i2s:sound_0|explosion_rom:sample_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_spi_0 lab7soc:u0\|lab7soc_spi_0:spi_0 " "Elaborating entity \"lab7soc_spi_0\" for hierarchy \"lab7soc:u0\|lab7soc_spi_0:spi_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "spi_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256836937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_switch lab7soc:u0\|lab7soc_switch:switch " "Elaborating entity \"lab7soc_switch\" for hierarchy \"lab7soc:u0\|lab7soc_switch:switch\"" {  } { { "lab7soc/synthesis/lab7soc.v" "switch" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256836955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sysid_qsys_0 lab7soc:u0\|lab7soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab7soc_sysid_qsys_0\" for hierarchy \"lab7soc:u0\|lab7soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "sysid_qsys_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256836963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_timer_0 lab7soc:u0\|lab7soc_timer_0:timer_0 " "Elaborating entity \"lab7soc_timer_0\" for hierarchy \"lab7soc:u0\|lab7soc_timer_0:timer_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "timer_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256836970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_usb_gpx lab7soc:u0\|lab7soc_usb_gpx:usb_gpx " "Elaborating entity \"lab7soc_usb_gpx\" for hierarchy \"lab7soc:u0\|lab7soc_usb_gpx:usb_gpx\"" {  } { { "lab7soc/synthesis/lab7soc.v" "usb_gpx" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256836992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_usb_rst lab7soc:u0\|lab7soc_usb_rst:usb_rst " "Elaborating entity \"lab7soc_usb_rst\" for hierarchy \"lab7soc:u0\|lab7soc_usb_rst:usb_rst\"" {  } { { "lab7soc/synthesis/lab7soc.v" "usb_rst" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab7soc_mm_interconnect_0\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "mm_interconnect_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sound_0_avalon_mm_slave1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sound_0_avalon_mm_slave1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sound_0_avalon_mm_slave1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "led_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 3038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 4122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 4163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256837961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 4204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router " "Elaborating entity \"lab7soc_mm_interconnect_0_router\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router\|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router\|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_001 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_001\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_001_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001\|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001\|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_002 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_002\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_002" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_002_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002\|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002\|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_005 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_005\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_005:router_005\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_005" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_005_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_005:router_005\|lab7soc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_005:router_005\|lab7soc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_011 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_011\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_011:router_011\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_011" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_011_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_011:router_011\|lab7soc_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_011_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_011:router_011\|lab7soc_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_demux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_demux_001 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_mux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_mux_003 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_mux_003\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_demux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_demux_003 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_mux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_mux_001 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683256838735 "|lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683256838736 "|lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683256838736 "|lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "crosser" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 7015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 7146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter_009 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009 " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter_009\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "avalon_st_adapter_009" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 7407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|lab7soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009.v" "error_adapter_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_009.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256838963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_irq_mapper lab7soc:u0\|lab7soc_irq_mapper:irq_mapper " "Elaborating entity \"lab7soc_irq_mapper\" for hierarchy \"lab7soc:u0\|lab7soc_irq_mapper:irq_mapper\"" {  } { { "lab7soc/synthesis/lab7soc.v" "irq_mapper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256839017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab7soc/synthesis/lab7soc.v" "rst_controller" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256839024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256839033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256839040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab7soc/synthesis/lab7soc.v" "rst_controller_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256839047 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683256842083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.04.22:20:45 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2023.05.04.22:20:45 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256845508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256847842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256847953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256850719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256850828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256850929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256851054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256851059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256851060 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683256851761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256851971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256851971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256852052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256852052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256852057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256852057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256852125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256852125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256852206 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256852206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256852206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256852278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256852278 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|init_pos_reg " "RAM logic \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|init_pos_reg\" is uninferred due to inappropriate RAM size" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "init_pos_reg" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 94 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683256870878 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683256870878 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683256870878 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "66 " "Inferred 66 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./health/health.mif " "Parameter INIT_FILE set to ./health/health.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./sspeed/sspeed.mif " "Parameter INIT_FILE set to ./sspeed/sspeed.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./coin_copper/coin_copper.mif " "Parameter INIT_FILE set to ./coin_copper/coin_copper.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./coin_gold/coin_gold.mif " "Parameter INIT_FILE set to ./coin_gold/coin_gold.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./bricks/bricks.mif " "Parameter INIT_FILE set to ./bricks/bricks.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./coin_silver/coin_silver.mif " "Parameter INIT_FILE set to ./coin_silver/coin_silver.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base0/base0.mif " "Parameter INIT_FILE set to ./base0/base0.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base2/base2.mif " "Parameter INIT_FILE set to ./base2/base2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base4/base4.mif " "Parameter INIT_FILE set to ./base4/base4.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base6/base6.mif " "Parameter INIT_FILE set to ./base6/base6.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret0/turret0.mif " "Parameter INIT_FILE set to ./turret0/turret0.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret1/turret1.mif " "Parameter INIT_FILE set to ./turret1/turret1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret2/turret2.mif " "Parameter INIT_FILE set to ./turret2/turret2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret3/turret3.mif " "Parameter INIT_FILE set to ./turret3/turret3.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret4/turret4.mif " "Parameter INIT_FILE set to ./turret4/turret4.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret5/turret5.mif " "Parameter INIT_FILE set to ./turret5/turret5.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret6/turret6.mif " "Parameter INIT_FILE set to ./turret6/turret6.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret7/turret7.mif " "Parameter INIT_FILE set to ./turret7/turret7.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./menu/menu.mif " "Parameter INIT_FILE set to ./menu/menu.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab70.rtl.mif " "Parameter INIT_FILE set to lab7.lab70.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab71.rtl.mif " "Parameter INIT_FILE set to lab7.lab71.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab72.rtl.mif " "Parameter INIT_FILE set to lab7.lab72.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab73.rtl.mif " "Parameter INIT_FILE set to lab7.lab73.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab74.rtl.mif " "Parameter INIT_FILE set to lab7.lab74.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab75.rtl.mif " "Parameter INIT_FILE set to lab7.lab75.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab76.rtl.mif " "Parameter INIT_FILE set to lab7.lab76.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab77.rtl.mif " "Parameter INIT_FILE set to lab7.lab77.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab78.rtl.mif " "Parameter INIT_FILE set to lab7.lab78.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab79.rtl.mif " "Parameter INIT_FILE set to lab7.lab79.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab710.rtl.mif " "Parameter INIT_FILE set to lab7.lab710.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab711.rtl.mif " "Parameter INIT_FILE set to lab7.lab711.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab712.rtl.mif " "Parameter INIT_FILE set to lab7.lab712.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab713.rtl.mif " "Parameter INIT_FILE set to lab7.lab713.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab714.rtl.mif " "Parameter INIT_FILE set to lab7.lab714.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab715.rtl.mif " "Parameter INIT_FILE set to lab7.lab715.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab716.rtl.mif " "Parameter INIT_FILE set to lab7.lab716.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab717.rtl.mif " "Parameter INIT_FILE set to lab7.lab717.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab718.rtl.mif " "Parameter INIT_FILE set to lab7.lab718.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab719.rtl.mif " "Parameter INIT_FILE set to lab7.lab719.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab720.rtl.mif " "Parameter INIT_FILE set to lab7.lab720.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab721.rtl.mif " "Parameter INIT_FILE set to lab7.lab721.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab722.rtl.mif " "Parameter INIT_FILE set to lab7.lab722.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab723.rtl.mif " "Parameter INIT_FILE set to lab7.lab723.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab724.rtl.mif " "Parameter INIT_FILE set to lab7.lab724.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab725.rtl.mif " "Parameter INIT_FILE set to lab7.lab725.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab726.rtl.mif " "Parameter INIT_FILE set to lab7.lab726.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab727.rtl.mif " "Parameter INIT_FILE set to lab7.lab727.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab728.rtl.mif " "Parameter INIT_FILE set to lab7.lab728.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab729.rtl.mif " "Parameter INIT_FILE set to lab7.lab729.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab730.rtl.mif " "Parameter INIT_FILE set to lab7.lab730.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906098 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683256906098 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "72 " "Inferred 72 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div0\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|Div0\"" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div1\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|Div1\"" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|Add3\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "Add3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 63 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|Add1\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "Add1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 53 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base2\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base2\|Add3\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "Add3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 63 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base2\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base2\|Add1\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "Add1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 53 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult24\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult24" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult25\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult25" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult26\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult26" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult27\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult27" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult30\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult30" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult31\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult31" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult28\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult28" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult29\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult29" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult20\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult20" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult21\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult21" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult22\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult22" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult23\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult23" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult16\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult16" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult17\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult17" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult18\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult18" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult19\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult19" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult12\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult12" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult13\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult13" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult14\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult14" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult15\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult15" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult8\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult8" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult9\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult9" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult10\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult10" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult11\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult11" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult6\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult6" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult7\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult7" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult1\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult2\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult3\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult4\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult4" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult5\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256906114 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683256906114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256906181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./stone/stone.mif " "Parameter \"INIT_FILE\" = \"./stone/stone.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256906181 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256906181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mc41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mc41 " "Found entity 1: altsyncram_mc41" {  } { { "db/altsyncram_mc41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_mc41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256906275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256906275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256907131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_rom:health_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./health/health.mif " "Parameter \"INIT_FILE\" = \"./health/health.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907131 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256907131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh41 " "Found entity 1: altsyncram_gh41" {  } { { "db/altsyncram_gh41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_gh41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256907208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256907208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256907282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_rom:sspeed_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./sspeed/sspeed.mif " "Parameter \"INIT_FILE\" = \"./sspeed/sspeed.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907282 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256907282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ci41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ci41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ci41 " "Found entity 1: altsyncram_ci41" {  } { { "db/altsyncram_ci41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_ci41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256907363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256907363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256907437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./coin_copper/coin_copper.mif " "Parameter \"INIT_FILE\" = \"./coin_copper/coin_copper.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907437 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256907437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gj51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gj51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gj51 " "Found entity 1: altsyncram_gj51" {  } { { "db/altsyncram_gj51.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_gj51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256907521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256907521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256907609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./coin_gold/coin_gold.mif " "Parameter \"INIT_FILE\" = \"./coin_gold/coin_gold.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907609 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256907609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b551.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b551.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b551 " "Found entity 1: altsyncram_b551" {  } { { "db/altsyncram_b551.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_b551.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256907693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256907693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256907785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./bricks/bricks.mif " "Parameter \"INIT_FILE\" = \"./bricks/bricks.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907785 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256907785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i41 " "Found entity 1: altsyncram_0i41" {  } { { "db/altsyncram_0i41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_0i41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256907867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256907867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256907943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./coin_silver/coin_silver.mif " "Parameter \"INIT_FILE\" = \"./coin_silver/coin_silver.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256907943 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256907943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8k51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8k51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8k51 " "Found entity 1: altsyncram_8k51" {  } { { "db/altsyncram_8k51.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_8k51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256908028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256908028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256908113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base0/base0.mif " "Parameter \"INIT_FILE\" = \"./base0/base0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256908113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q641 " "Found entity 1: altsyncram_q641" {  } { { "db/altsyncram_q641.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_q641.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256908194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256908194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256908284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base2/base2.mif " "Parameter \"INIT_FILE\" = \"./base2/base2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908285 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256908285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u641 " "Found entity 1: altsyncram_u641" {  } { { "db/altsyncram_u641.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_u641.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256908396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256908396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256908473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base4/base4.mif " "Parameter \"INIT_FILE\" = \"./base4/base4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908473 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256908473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2741 " "Found entity 1: altsyncram_2741" {  } { { "db/altsyncram_2741.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_2741.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256908557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256908557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256908631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base6/base6.mif " "Parameter \"INIT_FILE\" = \"./base6/base6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256908631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6741 " "Found entity 1: altsyncram_6741" {  } { { "db/altsyncram_6741.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_6741.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256908717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256908717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256908791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret0/turret0.mif " "Parameter \"INIT_FILE\" = \"./turret0/turret0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908791 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256908791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gn41 " "Found entity 1: altsyncram_gn41" {  } { { "db/altsyncram_gn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_gn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256908877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256908877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256908954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret1/turret1.mif " "Parameter \"INIT_FILE\" = \"./turret1/turret1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256908954 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256908954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_in41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_in41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_in41 " "Found entity 1: altsyncram_in41" {  } { { "db/altsyncram_in41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_in41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256909038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256909038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256909113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret2/turret2.mif " "Parameter \"INIT_FILE\" = \"./turret2/turret2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256909113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn41 " "Found entity 1: altsyncram_kn41" {  } { { "db/altsyncram_kn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_kn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256909194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256909194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256909269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret3/turret3.mif " "Parameter \"INIT_FILE\" = \"./turret3/turret3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909269 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256909269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn41 " "Found entity 1: altsyncram_mn41" {  } { { "db/altsyncram_mn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_mn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256909353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256909353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256909425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret4/turret4.mif " "Parameter \"INIT_FILE\" = \"./turret4/turret4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256909425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on41 " "Found entity 1: altsyncram_on41" {  } { { "db/altsyncram_on41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_on41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256909520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256909520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256909616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret5/turret5.mif " "Parameter \"INIT_FILE\" = \"./turret5/turret5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909616 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256909616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qn41 " "Found entity 1: altsyncram_qn41" {  } { { "db/altsyncram_qn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_qn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256909730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256909730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256909828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret6/turret6.mif " "Parameter \"INIT_FILE\" = \"./turret6/turret6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256909828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256909828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sn41 " "Found entity 1: altsyncram_sn41" {  } { { "db/altsyncram_sn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_sn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256909932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256909932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256910032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret7/turret7.mif " "Parameter \"INIT_FILE\" = \"./turret7/turret7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910032 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256910032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_un41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_un41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_un41 " "Found entity 1: altsyncram_un41" {  } { { "db/altsyncram_un41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_un41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256910148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256910148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256910242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|menu_rom:menu_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 12288 " "Parameter \"NUMWORDS_A\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./menu/menu.mif " "Parameter \"INIT_FILE\" = \"./menu/menu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910243 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256910243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b741 " "Found entity 1: altsyncram_b741" {  } { { "db/altsyncram_b741.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_b741.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256910334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256910334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256910459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256910459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1b " "Found entity 1: mux_k1b" {  } { { "db/mux_k1b.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/mux_k1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256910530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256910530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256910593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab70.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab70.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256910593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47u " "Found entity 1: altsyncram_47u" {  } { { "db/altsyncram_47u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_47u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256910709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256910709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256910829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab71.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab71.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256910829 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256910829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_57u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_57u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_57u " "Found entity 1: altsyncram_57u" {  } { { "db/altsyncram_57u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_57u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256910926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256910926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256911020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab72.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab72.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911020 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256911020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67u " "Found entity 1: altsyncram_67u" {  } { { "db/altsyncram_67u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_67u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256911104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256911104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256911202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab73.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab73.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911202 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256911202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77u " "Found entity 1: altsyncram_77u" {  } { { "db/altsyncram_77u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_77u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256911287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256911287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256911382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab74.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab74.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911382 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256911382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7u " "Found entity 1: altsyncram_e7u" {  } { { "db/altsyncram_e7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_e7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256911466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256911466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256911556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab75.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab75.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911556 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256911556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97u " "Found entity 1: altsyncram_97u" {  } { { "db/altsyncram_97u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_97u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256911643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256911643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256911743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab76.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab76.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911744 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256911744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7u " "Found entity 1: altsyncram_f7u" {  } { { "db/altsyncram_f7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_f7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256911827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256911827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256911914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab77.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab77.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256911914 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256911914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7u " "Found entity 1: altsyncram_b7u" {  } { { "db/altsyncram_b7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_b7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256912007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256912007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256912101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab78.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab78.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912101 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256912101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7u " "Found entity 1: altsyncram_c7u" {  } { { "db/altsyncram_c7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_c7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256912182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256912182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256912275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab79.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab79.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912275 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256912275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7u " "Found entity 1: altsyncram_d7u" {  } { { "db/altsyncram_d7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_d7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256912357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256912357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256912450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab710.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab710.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912450 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256912450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8u " "Found entity 1: altsyncram_j8u" {  } { { "db/altsyncram_j8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_j8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256912534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256912534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256912636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab711.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab711.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912636 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256912636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l8u " "Found entity 1: altsyncram_l8u" {  } { { "db/altsyncram_l8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_l8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256912724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256912724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256912824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab712.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab712.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256912824 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256912824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8u " "Found entity 1: altsyncram_q8u" {  } { { "db/altsyncram_q8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_q8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256912908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256912908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256913002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab713.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab713.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256913002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8u " "Found entity 1: altsyncram_r8u" {  } { { "db/altsyncram_r8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_r8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256913087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256913087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256913183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab714.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab714.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913183 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256913183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8u " "Found entity 1: altsyncram_s8u" {  } { { "db/altsyncram_s8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_s8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256913264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256913264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256913362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab715.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab715.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913362 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256913362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8u " "Found entity 1: altsyncram_t8u" {  } { { "db/altsyncram_t8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_t8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256913447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256913447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256913549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab716.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab716.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913549 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256913549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8u " "Found entity 1: altsyncram_u8u" {  } { { "db/altsyncram_u8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_u8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256913637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256913637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256913736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab717.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab717.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256913736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8u " "Found entity 1: altsyncram_v8u" {  } { { "db/altsyncram_v8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_v8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256913817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256913817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256913915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab718.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab718.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256913915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256913915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09u " "Found entity 1: altsyncram_09u" {  } { { "db/altsyncram_09u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_09u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256913999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256913999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256914106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab719.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab719.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914106 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256914106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_19u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_19u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_19u " "Found entity 1: altsyncram_19u" {  } { { "db/altsyncram_19u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_19u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256914191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256914191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256914291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab720.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab720.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914291 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256914291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29u " "Found entity 1: altsyncram_29u" {  } { { "db/altsyncram_29u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_29u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256914374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256914374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256914475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab721.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab721.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914475 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256914475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39u " "Found entity 1: altsyncram_39u" {  } { { "db/altsyncram_39u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_39u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256914578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256914578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256914720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab722.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab722.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256914721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49u " "Found entity 1: altsyncram_49u" {  } { { "db/altsyncram_49u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_49u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256914838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256914838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256914959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab723.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab723.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256914959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256914959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59u " "Found entity 1: altsyncram_59u" {  } { { "db/altsyncram_59u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_59u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256915075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256915075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256915219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab724.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab724.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915219 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256915219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69u " "Found entity 1: altsyncram_69u" {  } { { "db/altsyncram_69u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_69u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256915318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256915318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256915419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab725.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab725.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256915419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79u " "Found entity 1: altsyncram_79u" {  } { { "db/altsyncram_79u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_79u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256915504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256915504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256915614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab726.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab726.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915614 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256915614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89u " "Found entity 1: altsyncram_89u" {  } { { "db/altsyncram_89u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_89u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256915732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256915732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256915898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab727.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab727.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256915898 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256915898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99u " "Found entity 1: altsyncram_99u" {  } { { "db/altsyncram_99u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_99u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256916004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256916004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256916108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab728.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab728.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256916108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9u " "Found entity 1: altsyncram_a9u" {  } { { "db/altsyncram_a9u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_a9u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256916192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256916192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256916295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|sspeed_example:sspeed_example\|sspeed_palette:sspeed_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab729.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab729.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256916295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b9u " "Found entity 1: altsyncram_b9u" {  } { { "db/altsyncram_b9u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_b9u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256916380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256916380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256916488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|health_example:health_example\|health_palette:health_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab730.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab730.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916488 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256916488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9u " "Found entity 1: altsyncram_c9u" {  } { { "db/altsyncram_c9u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_c9u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256916581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256916581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256916803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256916803 ""}  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256916803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_4vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256916875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256916875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256916920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256916920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256916982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256916982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256917088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256917088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256917175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256917175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div0\"" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256918827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256918827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256918827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256918827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256918827 ""}  } { { "lab7soc/synthesis/submodules/menu_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256918827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6vl " "Found entity 1: lpm_divide_6vl" {  } { { "db/lpm_divide_6vl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_6vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256918896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256918896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256918941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256918941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qke " "Found entity 1: alt_u_div_qke" {  } { { "db/alt_u_div_qke.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_qke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256919003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256919003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256919119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256919119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256919119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256919119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256919119 ""}  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256919119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_stl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256919196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256919196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256919241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256919241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_6ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256919298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256919298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div1\"" {  } { { "lab7soc/synthesis/submodules/menu_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256921209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div1 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|menu_example:menu\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921209 ""}  } { { "lab7soc/synthesis/submodules/menu_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/menu_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256921209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_utl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_utl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_utl " "Found entity 1: lpm_divide_utl" {  } { { "db/lpm_divide_utl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_utl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256921283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256921283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256921328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256921328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aie " "Found entity 1: alt_u_div_aie" {  } { { "db/alt_u_div_aie.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_aie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256921389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256921389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add3\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256921675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add3 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921675 ""}  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256921675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bai " "Found entity 1: add_sub_bai" {  } { { "db/add_sub_bai.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/add_sub_bai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256921754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256921754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add1\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256921832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add1 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256921832 ""}  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256921832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256922191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683256922191 ""}  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683256922191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683256922272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256922272 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "48 " "48 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683256928144 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683256928625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683256928625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683256928625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683256928625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683256928625 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683256928625 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683256928625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683256928625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683256928625 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683256928625 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[2\] GND pin " "The pin \"ARDUINO_IO\[2\]\" is fed by GND" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683256928625 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683256928625 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 441 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "lab7soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 352 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 243 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 132 -1 0 } } { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 398 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 253 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_timer_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_timer_0.v" 181 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683256928910 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683256928911 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256948708 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256948708 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256948708 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256948708 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256948708 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683256948708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683256948709 "|lab7|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683256948709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256949526 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "522 " "522 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683256977524 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kjm2.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_kjm2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } } { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 124 0 0 } } { "lab7soc/synthesis/lab7soc.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 184 0 0 } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 191 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256977666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_NewTerm/ECE385/FPGA-Tank-World/output_files/lab7.map.smsg " "Generated suppressed messages file D:/_NewTerm/ECE385/FPGA-Tank-World/output_files/lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256979291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683256987058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683256987058 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683256989247 "|lab7|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683256989247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36359 " "Implemented 36359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683256989249 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683256989249 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683256989249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35337 " "Implemented 35337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683256989249 ""} { "Info" "ICUT_CUT_TM_RAMS" "811 " "Implemented 811 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683256989249 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683256989249 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "64 " "Implemented 64 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683256989249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683256989249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5325 " "Peak virtual memory: 5325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683256989512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 22:23:09 2023 " "Processing ended: Thu May 04 22:23:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683256989512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683256989512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683256989512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683256989512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683256992111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683256992123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 22:23:11 2023 " "Processing started: Thu May 04 22:23:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683256992123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683256992123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683256992123 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683256992489 ""}
{ "Info" "0" "" "Project  = lab7" {  } {  } 0 0 "Project  = lab7" 0 0 "Fitter" 0 0 1683256992490 ""}
{ "Info" "0" "" "Revision = lab7" {  } {  } 0 0 "Revision = lab7" 0 0 "Fitter" 0 0 1683256992491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683256993065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683256993066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683256993253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683256993304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683256993304 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1683256993383 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1683256993383 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1683256993383 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683256993841 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683256993875 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683256995389 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683256995389 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 79147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683256995455 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 79149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683256995455 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 79151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683256995455 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 79153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683256995455 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683256995455 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683256995456 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683256995456 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683256995456 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683256995456 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683256995473 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683256997373 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683257001743 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683257001743 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7.sdc " "Reading SDC File: 'lab7.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683257001877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 9 ADC_CLK_10 port " "Ignored filter at lab7.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683257001878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab7.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab7.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001878 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 11 MAX10_CLK2_50 port " "Ignored filter at lab7.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683257001879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab7.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at lab7.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001879 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab7.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683257001881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab7.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at lab7.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001881 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001881 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683257001886 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683257001886 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1683257001886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683257001886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 48 clk_dram_ext clock " "Ignored filter at lab7.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683257001886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at lab7.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001887 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at lab7.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001887 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab7.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683257001887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab7.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at lab7.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001887 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab7.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at lab7.sdc(52): Argument <to> is an empty collection" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001887 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001888 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001888 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257001888 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683257001888 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683257001888 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683257001935 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683257001944 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|hc\[7\] lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|hc\[7\] is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257002044 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683257002044 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[29\] lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[29\] is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257002044 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683257002044 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|vs"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683257002055 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683257002055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683257002310 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683257002315 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683257002316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683257002316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683257002316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683257002316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683257002316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683257002316 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683257002316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004210 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004210 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 7495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683257004210 ""}  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 79131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs  " "Automatically promoted node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 79085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683257004210 ""}  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 7500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004210 ""}  } { { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 78541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv  " "Automatically promoted node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 7500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv~0 " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv~0" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683257004210 ""}  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 7495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node lab7soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|speed_up " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|speed_up" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 349 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 7352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|cured " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|cured" {  } { { "lab7soc/synthesis/submodules/feedback.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/feedback.sv" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 5659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node lab7soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 21595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins\|coin_x\[0\]\[9\]~0 " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins\|coin_x\[0\]\[9\]~0" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 51422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 3452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|i2s:sound_0\|AVL_READDATA\[0\]~0 " "Destination node lab7soc:u0\|i2s:sound_0\|AVL_READDATA\[0\]~0" {  } { { "lab7soc/synthesis/submodules/i2s.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/i2s.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 63284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683257004210 ""}  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab7soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|active_rnw~3 " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|active_rnw~3" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 24774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~0 " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~0" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 24804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~1 " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~1" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 24805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[0\] " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[2\] " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[1\] " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683257004211 ""}  } { { "lab7soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 8455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node lab7soc:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004211 ""}  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 24817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683257004211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 62421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683257004211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683257004211 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 2656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683257004211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683257007172 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683257007188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683257007190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683257007214 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683257007260 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683257007261 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1683257007261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683257007261 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683257007290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683257010386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683257010404 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683257010404 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683257010404 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1683257010404 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683257010404 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 294 0 0 } } { "lab7soc/synthesis/lab7soc.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 356 0 0 } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 191 0 0 } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1683257010816 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683257012801 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683257012801 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683257012803 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683257012853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683257017148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683257026210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683257026459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683257079394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683257079395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683257083281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683257096110 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683257096110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683257108642 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683257108642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683257108647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.02 " "Total time spent on timing analysis during the Fitter is 15.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683257109359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683257109501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683257115725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683257115737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683257123483 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683257127905 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683257130193 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 MAX 10 " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683257130342 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1683257130342 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "15 " "Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/_NewTerm/ECE385/FPGA-Tank-World/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683257130344 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683257130344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_NewTerm/ECE385/FPGA-Tank-World/output_files/lab7.fit.smsg " "Generated suppressed messages file D:/_NewTerm/ECE385/FPGA-Tank-World/output_files/lab7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683257131624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 72 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6962 " "Peak virtual memory: 6962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683257136173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 22:25:36 2023 " "Processing ended: Thu May 04 22:25:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683257136173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683257136173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:24 " "Total CPU time (on all processors): 00:11:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683257136173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683257136173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683257137576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683257137584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 22:25:37 2023 " "Processing started: Thu May 04 22:25:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683257137584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683257137584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683257137585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683257138508 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683257141054 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683257141177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683257142249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 22:25:42 2023 " "Processing ended: Thu May 04 22:25:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683257142249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683257142249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683257142249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683257142249 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683257143118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683257143907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683257143915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 22:25:43 2023 " "Processing started: Thu May 04 22:25:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683257143915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683257143915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab7 -c lab7 " "Command: quartus_sta lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683257143915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683257144145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683257146237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683257146237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257146281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257146281 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683257147450 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1683257147450 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7.sdc " "Reading SDC File: 'lab7.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683257147552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 9 ADC_CLK_10 port " "Ignored filter at lab7.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab7.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab7.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147553 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 11 MAX10_CLK2_50 port " "Ignored filter at lab7.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab7.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at lab7.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147553 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab7.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab7.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at lab7.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147556 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147556 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683257147559 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683257147559 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683257147559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1683257147559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 48 clk_dram_ext clock " "Ignored filter at lab7.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at lab7.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147560 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at lab7.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147560 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab7.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab7.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at lab7.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147560 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab7.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at lab7.sdc(52): Argument <to> is an empty collection" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147560 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147560 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147561 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683257147561 ""}  } { { "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683257147561 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683257147562 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683257147606 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683257147613 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[30\] lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[30\] is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257147685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683257147685 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257147686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683257147686 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683257147694 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683257147694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683257147864 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683257147870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683257147906 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683257147986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683257148025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.328 " "Worst-case setup slack is -16.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.328            -384.131 MAX10_CLK1_50  " "  -16.328            -384.131 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.384               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    8.384               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.488               0.000 altera_reserved_tck  " "   46.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257148026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 MAX10_CLK1_50  " "    0.241               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.324               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257148069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.984 " "Worst-case recovery slack is 13.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.984               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.984               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.856               0.000 MAX10_CLK1_50  " "   14.856               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.306               0.000 altera_reserved_tck  " "   48.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257148082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.166 " "Worst-case removal slack is 1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166               0.000 altera_reserved_tck  " "    1.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.471               0.000 MAX10_CLK1_50  " "    3.471               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.880               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.880               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257148095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.487 " "Worst-case minimum pulse width slack is 9.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 MAX10_CLK1_50  " "    9.487               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257148099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257148099 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 23 " "Number of Synchronizer Chains Found: 23" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.435 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.435" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.373 ns " "Worst Case Available Settling Time: 5.373 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257148131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683257148131 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683257148136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683257148199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683257156151 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[30\] lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[30\] is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257157068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683257157068 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257157068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683257157068 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683257157075 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683257157075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683257157076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683257157191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.934 " "Worst-case setup slack is -13.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.934            -310.625 MAX10_CLK1_50  " "  -13.934            -310.625 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.164               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.164               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.764               0.000 altera_reserved_tck  " "   46.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 MAX10_CLK1_50  " "    0.244               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.290               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.513 " "Worst-case recovery slack is 14.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.513               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.513               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.436               0.000 MAX10_CLK1_50  " "   15.436               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.454               0.000 altera_reserved_tck  " "   48.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 altera_reserved_tck  " "    1.061               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.177               0.000 MAX10_CLK1_50  " "    3.177               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.503               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.503               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.503 " "Worst-case minimum pulse width slack is 9.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.503               0.000 MAX10_CLK1_50  " "    9.503               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.687               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.687               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.652               0.000 altera_reserved_tck  " "   49.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 23 " "Number of Synchronizer Chains Found: 23" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.435 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.435" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.712 ns " "Worst Case Available Settling Time: 5.712 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257157296 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683257157296 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683257157300 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[30\] lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[30\] is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257157848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683257157848 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683257157848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683257157848 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683257157855 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683257157855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683257157855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683257157896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.359 " "Worst-case setup slack is -0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.648 MAX10_CLK1_50  " "   -0.359              -0.648 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.762               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.762               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.718               0.000 altera_reserved_tck  " "   48.718               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 MAX10_CLK1_50  " "    0.092               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.141               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.122 " "Worst-case recovery slack is 17.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.122               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.122               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.204               0.000 MAX10_CLK1_50  " "   17.204               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 MAX10_CLK1_50  " "    1.668               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.871               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.871               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.264 " "Worst-case minimum pulse width slack is 9.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264               0.000 MAX10_CLK1_50  " "    9.264               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683257157970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683257157970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 23 " "Number of Synchronizer Chains Found: 23" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.435 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.435" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.454 ns " "Worst Case Available Settling Time: 7.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683257158003 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683257158003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683257158954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683257158957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683257159143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 22:25:59 2023 " "Processing ended: Thu May 04 22:25:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683257159143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683257159143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683257159143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683257159143 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 259 s " "Quartus Prime Full Compilation was successful. 0 errors, 259 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683257159961 ""}
