--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml my_7seg_display_x4_driver.twx
my_7seg_display_x4_driver.ncd -o my_7seg_display_x4_driver.twr
my_7seg_display_x4_driver.pcf -ucf papilio_pro_7seg_driver_constraints.ucf

Design file:              my_7seg_display_x4_driver.ncd
Physical constraint file: my_7seg_display_x4_driver.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: i_CLK_BUFGP/BUFG/I0
  Logical resource: i_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: i_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.001ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: o_data_point_OBUF/CLK0
  Logical resource: o_data_point/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: i_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.001ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: o_anode_sel_out_1/CLK0
  Logical resource: o_anode_sel_out_1/CK0
  Location pin: OLOGIC_X7Y3.CLK0
  Clock network: i_CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 0 paths, 0 nets, and 0 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 24 14:52:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



