

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 11:38:14 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5336|  5336|  5336|  5336|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  5334|  5334|         7|          1|          1|  5329|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_72), !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_71), !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_70), !map !20"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_69), !map !26"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_68), !map !32"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_67), !map !38"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_66), !map !44"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_65), !map !50"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_64), !map !56"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_63), !map !62"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_62), !map !68"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_61), !map !74"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_60), !map !80"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_59), !map !86"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_58), !map !92"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_57), !map !98"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_56), !map !104"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_55), !map !110"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_54), !map !116"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_53), !map !122"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_52), !map !128"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_51), !map !134"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_50), !map !140"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_49), !map !146"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_48), !map !152"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_47), !map !158"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_46), !map !164"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_45), !map !170"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_44), !map !176"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_43), !map !182"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_42), !map !188"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_41), !map !194"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_40), !map !200"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_39), !map !206"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_38), !map !212"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_37), !map !218"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_36), !map !224"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_35), !map !230"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_34), !map !236"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_33), !map !242"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_32), !map !248"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_31), !map !254"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_30), !map !260"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_29), !map !266"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_28), !map !272"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_27), !map !278"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_26), !map !284"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_25), !map !290"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_24), !map !296"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_23), !map !302"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_22), !map !308"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_21), !map !314"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_20), !map !320"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_19), !map !326"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_18), !map !332"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_17), !map !338"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_16), !map !344"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_15), !map !350"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_14), !map !356"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_13), !map !362"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_12), !map !368"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_11), !map !374"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_10), !map !380"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_9), !map !386"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_8), !map !392"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_7), !map !398"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_6), !map !404"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_5), !map !410"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_4), !map !416"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_3), !map !422"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_2), !map !428"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_1), !map !434"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %b_0), !map !440"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_72), !map !446"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_71), !map !451"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_70), !map !456"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_69), !map !461"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_68), !map !466"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_67), !map !471"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_66), !map !476"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_65), !map !481"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_64), !map !486"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_63), !map !491"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_62), !map !496"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_61), !map !501"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_60), !map !506"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_59), !map !511"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_58), !map !516"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_57), !map !521"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_56), !map !526"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_55), !map !531"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_54), !map !536"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_53), !map !541"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_52), !map !546"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_51), !map !551"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_50), !map !556"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_49), !map !561"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_48), !map !566"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_47), !map !571"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_46), !map !576"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_45), !map !581"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_44), !map !586"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_43), !map !591"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_42), !map !596"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_41), !map !601"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_40), !map !606"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_39), !map !611"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_38), !map !616"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_37), !map !621"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_36), !map !626"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_35), !map !631"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_34), !map !636"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_33), !map !641"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_32), !map !646"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_31), !map !651"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_30), !map !656"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_29), !map !661"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_28), !map !666"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_27), !map !671"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_26), !map !676"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_25), !map !681"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_24), !map !686"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_23), !map !691"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_22), !map !696"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_21), !map !701"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_20), !map !706"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_19), !map !711"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_18), !map !716"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_17), !map !721"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_16), !map !726"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_15), !map !731"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_14), !map !736"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_13), !map !741"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_12), !map !746"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_11), !map !751"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_10), !map !756"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_9), !map !761"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_8), !map !766"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_7), !map !771"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_6), !map !776"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_5), !map !781"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_4), !map !786"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_3), !map !791"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_2), !map !796"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_1), !map !801"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_0), !map !806"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5329 x i32]* %out_r), !map !811"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind"   --->   Operation 157 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.76ns)   --->   "br label %1" [mmult_accel.cpp:13]   --->   Operation 158 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 159 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%ia = phi i7 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [mmult_accel.cpp:19]   --->   Operation 160 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%ib = phi i7 [ 0, %0 ], [ %ib_1, %.reset ]"   --->   Operation 161 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.09ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -2863"   --->   Operation 162 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5329, i64 5329, i64 5329)"   --->   Operation 163 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.67ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Operation 164 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.87ns)   --->   "%ia_1 = add i7 %ia, 1" [mmult_accel.cpp:13]   --->   Operation 166 'add' 'ia_1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %ib, -55" [mmult_accel.cpp:14]   --->   Operation 167 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.99ns)   --->   "%ib_mid2 = select i1 %exitcond, i7 0, i7 %ib" [mmult_accel.cpp:14]   --->   Operation 168 'select' 'ib_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.99ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i7 %ia_1, i7 %ia" [mmult_accel.cpp:19]   --->   Operation 169 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_mid2 = zext i7 %tmp_mid2_v to i64" [mmult_accel.cpp:19]   --->   Operation 170 'zext' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_2 = zext i7 %ib_mid2 to i64" [mmult_accel.cpp:19]   --->   Operation 171 'zext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [73 x i32]* %a_0, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 172 'getelementptr' 'a_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (3.25ns)   --->   "%a_0_load = load i32* %a_0_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 173 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [73 x i32]* %b_0, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 174 'getelementptr' 'b_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (3.25ns)   --->   "%b_0_load = load i32* %b_0_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 175 'load' 'b_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [73 x i32]* %a_1, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 176 'getelementptr' 'a_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (3.25ns)   --->   "%a_1_load = load i32* %a_1_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 177 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [73 x i32]* %b_1, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 178 'getelementptr' 'b_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (3.25ns)   --->   "%b_1_load = load i32* %b_1_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 179 'load' 'b_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 180 [1/1] (1.87ns)   --->   "%ib_1 = add i7 %ib_mid2, 1" [mmult_accel.cpp:14]   --->   Operation 180 'add' 'ib_1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 181 [1/2] (3.25ns)   --->   "%a_0_load = load i32* %a_0_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 181 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 182 [1/2] (3.25ns)   --->   "%b_0_load = load i32* %b_0_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 182 'load' 'b_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 183 [1/2] (3.25ns)   --->   "%a_1_load = load i32* %a_1_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 183 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 184 [1/2] (3.25ns)   --->   "%b_1_load = load i32* %b_1_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 184 'load' 'b_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [73 x i32]* %a_2, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 185 'getelementptr' 'a_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (3.25ns)   --->   "%a_2_load = load i32* %a_2_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 186 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [73 x i32]* %b_2, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 187 'getelementptr' 'b_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (3.25ns)   --->   "%b_2_load = load i32* %b_2_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 188 'load' 'b_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [73 x i32]* %a_3, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 189 'getelementptr' 'a_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (3.25ns)   --->   "%a_3_load = load i32* %a_3_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 190 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr [73 x i32]* %b_3, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 191 'getelementptr' 'b_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (3.25ns)   --->   "%b_3_load = load i32* %b_3_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 192 'load' 'b_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [73 x i32]* %a_4, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 193 'getelementptr' 'a_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (3.25ns)   --->   "%a_4_load = load i32* %a_4_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 194 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr [73 x i32]* %b_4, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 195 'getelementptr' 'b_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (3.25ns)   --->   "%b_4_load = load i32* %b_4_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 196 'load' 'b_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [73 x i32]* %a_5, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 197 'getelementptr' 'a_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (3.25ns)   --->   "%a_5_load = load i32* %a_5_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 198 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr [73 x i32]* %b_5, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 199 'getelementptr' 'b_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (3.25ns)   --->   "%b_5_load = load i32* %b_5_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 200 'load' 'b_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [73 x i32]* %a_6, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 201 'getelementptr' 'a_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (3.25ns)   --->   "%a_6_load = load i32* %a_6_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 202 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr [73 x i32]* %b_6, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 203 'getelementptr' 'b_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (3.25ns)   --->   "%b_6_load = load i32* %b_6_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 204 'load' 'b_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [73 x i32]* %a_7, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 205 'getelementptr' 'a_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (3.25ns)   --->   "%a_7_load = load i32* %a_7_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 206 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr [73 x i32]* %b_7, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 207 'getelementptr' 'b_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 208 [2/2] (3.25ns)   --->   "%b_7_load = load i32* %b_7_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 208 'load' 'b_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [73 x i32]* %a_8, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 209 'getelementptr' 'a_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 210 [2/2] (3.25ns)   --->   "%a_8_load = load i32* %a_8_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 210 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr [73 x i32]* %b_8, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 211 'getelementptr' 'b_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (3.25ns)   --->   "%b_8_load = load i32* %b_8_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 212 'load' 'b_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [73 x i32]* %a_9, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 213 'getelementptr' 'a_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (3.25ns)   --->   "%a_9_load = load i32* %a_9_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 214 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr [73 x i32]* %b_9, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 215 'getelementptr' 'b_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (3.25ns)   --->   "%b_9_load = load i32* %b_9_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 216 'load' 'b_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr [73 x i32]* %a_10, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 217 'getelementptr' 'a_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (3.25ns)   --->   "%a_10_load = load i32* %a_10_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 218 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr [73 x i32]* %b_10, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 219 'getelementptr' 'b_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 220 [2/2] (3.25ns)   --->   "%b_10_load = load i32* %b_10_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 220 'load' 'b_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr [73 x i32]* %a_11, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 221 'getelementptr' 'a_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 222 [2/2] (3.25ns)   --->   "%a_11_load = load i32* %a_11_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 222 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr [73 x i32]* %b_11, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 223 'getelementptr' 'b_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 224 [2/2] (3.25ns)   --->   "%b_11_load = load i32* %b_11_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 224 'load' 'b_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr [73 x i32]* %a_12, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 225 'getelementptr' 'a_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 226 [2/2] (3.25ns)   --->   "%a_12_load = load i32* %a_12_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 226 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr [73 x i32]* %b_12, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 227 'getelementptr' 'b_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 228 [2/2] (3.25ns)   --->   "%b_12_load = load i32* %b_12_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 228 'load' 'b_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr [73 x i32]* %a_13, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 229 'getelementptr' 'a_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%a_13_load = load i32* %a_13_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 230 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr [73 x i32]* %b_13, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 231 'getelementptr' 'b_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (3.25ns)   --->   "%b_13_load = load i32* %b_13_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 232 'load' 'b_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr [73 x i32]* %a_14, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 233 'getelementptr' 'a_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 234 [2/2] (3.25ns)   --->   "%a_14_load = load i32* %a_14_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 234 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr [73 x i32]* %b_14, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 235 'getelementptr' 'b_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 236 [2/2] (3.25ns)   --->   "%b_14_load = load i32* %b_14_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 236 'load' 'b_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr [73 x i32]* %a_15, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 237 'getelementptr' 'a_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 238 [2/2] (3.25ns)   --->   "%a_15_load = load i32* %a_15_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 238 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr [73 x i32]* %b_15, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 239 'getelementptr' 'b_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 240 [2/2] (3.25ns)   --->   "%b_15_load = load i32* %b_15_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 240 'load' 'b_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%a_16_addr = getelementptr [73 x i32]* %a_16, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 241 'getelementptr' 'a_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 242 [2/2] (3.25ns)   --->   "%a_16_load = load i32* %a_16_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 242 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%b_16_addr = getelementptr [73 x i32]* %b_16, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 243 'getelementptr' 'b_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 244 [2/2] (3.25ns)   --->   "%b_16_load = load i32* %b_16_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 244 'load' 'b_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%a_17_addr = getelementptr [73 x i32]* %a_17, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 245 'getelementptr' 'a_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 246 [2/2] (3.25ns)   --->   "%a_17_load = load i32* %a_17_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 246 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%b_17_addr = getelementptr [73 x i32]* %b_17, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 247 'getelementptr' 'b_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 248 [2/2] (3.25ns)   --->   "%b_17_load = load i32* %b_17_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 248 'load' 'b_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%a_18_addr = getelementptr [73 x i32]* %a_18, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 249 'getelementptr' 'a_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 250 [2/2] (3.25ns)   --->   "%a_18_load = load i32* %a_18_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 250 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%b_18_addr = getelementptr [73 x i32]* %b_18, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 251 'getelementptr' 'b_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 252 [2/2] (3.25ns)   --->   "%b_18_load = load i32* %b_18_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 252 'load' 'b_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%a_19_addr = getelementptr [73 x i32]* %a_19, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 253 'getelementptr' 'a_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 254 [2/2] (3.25ns)   --->   "%a_19_load = load i32* %a_19_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 254 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%b_19_addr = getelementptr [73 x i32]* %b_19, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 255 'getelementptr' 'b_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 256 [2/2] (3.25ns)   --->   "%b_19_load = load i32* %b_19_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 256 'load' 'b_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%a_20_addr = getelementptr [73 x i32]* %a_20, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 257 'getelementptr' 'a_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 258 [2/2] (3.25ns)   --->   "%a_20_load = load i32* %a_20_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 258 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%b_20_addr = getelementptr [73 x i32]* %b_20, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 259 'getelementptr' 'b_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 260 [2/2] (3.25ns)   --->   "%b_20_load = load i32* %b_20_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 260 'load' 'b_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%a_21_addr = getelementptr [73 x i32]* %a_21, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 261 'getelementptr' 'a_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 262 [2/2] (3.25ns)   --->   "%a_21_load = load i32* %a_21_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 262 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%b_21_addr = getelementptr [73 x i32]* %b_21, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 263 'getelementptr' 'b_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 264 [2/2] (3.25ns)   --->   "%b_21_load = load i32* %b_21_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 264 'load' 'b_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%a_22_addr = getelementptr [73 x i32]* %a_22, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 265 'getelementptr' 'a_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 266 [2/2] (3.25ns)   --->   "%a_22_load = load i32* %a_22_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 266 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%b_22_addr = getelementptr [73 x i32]* %b_22, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 267 'getelementptr' 'b_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 268 [2/2] (3.25ns)   --->   "%b_22_load = load i32* %b_22_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 268 'load' 'b_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%a_23_addr = getelementptr [73 x i32]* %a_23, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 269 'getelementptr' 'a_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 270 [2/2] (3.25ns)   --->   "%a_23_load = load i32* %a_23_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 270 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%b_23_addr = getelementptr [73 x i32]* %b_23, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 271 'getelementptr' 'b_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 272 [2/2] (3.25ns)   --->   "%b_23_load = load i32* %b_23_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 272 'load' 'b_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%a_24_addr = getelementptr [73 x i32]* %a_24, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 273 'getelementptr' 'a_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 274 [2/2] (3.25ns)   --->   "%a_24_load = load i32* %a_24_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 274 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%b_24_addr = getelementptr [73 x i32]* %b_24, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 275 'getelementptr' 'b_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 276 [2/2] (3.25ns)   --->   "%b_24_load = load i32* %b_24_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 276 'load' 'b_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%a_25_addr = getelementptr [73 x i32]* %a_25, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 277 'getelementptr' 'a_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 278 [2/2] (3.25ns)   --->   "%a_25_load = load i32* %a_25_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 278 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%b_25_addr = getelementptr [73 x i32]* %b_25, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 279 'getelementptr' 'b_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 280 [2/2] (3.25ns)   --->   "%b_25_load = load i32* %b_25_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 280 'load' 'b_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%a_26_addr = getelementptr [73 x i32]* %a_26, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 281 'getelementptr' 'a_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 282 [2/2] (3.25ns)   --->   "%a_26_load = load i32* %a_26_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 282 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%b_26_addr = getelementptr [73 x i32]* %b_26, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 283 'getelementptr' 'b_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 284 [2/2] (3.25ns)   --->   "%b_26_load = load i32* %b_26_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 284 'load' 'b_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%a_27_addr = getelementptr [73 x i32]* %a_27, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 285 'getelementptr' 'a_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 286 [2/2] (3.25ns)   --->   "%a_27_load = load i32* %a_27_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 286 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%b_27_addr = getelementptr [73 x i32]* %b_27, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 287 'getelementptr' 'b_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 288 [2/2] (3.25ns)   --->   "%b_27_load = load i32* %b_27_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 288 'load' 'b_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%a_28_addr = getelementptr [73 x i32]* %a_28, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 289 'getelementptr' 'a_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 290 [2/2] (3.25ns)   --->   "%a_28_load = load i32* %a_28_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 290 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%b_28_addr = getelementptr [73 x i32]* %b_28, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 291 'getelementptr' 'b_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 292 [2/2] (3.25ns)   --->   "%b_28_load = load i32* %b_28_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 292 'load' 'b_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%a_29_addr = getelementptr [73 x i32]* %a_29, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 293 'getelementptr' 'a_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 294 [2/2] (3.25ns)   --->   "%a_29_load = load i32* %a_29_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 294 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%b_29_addr = getelementptr [73 x i32]* %b_29, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 295 'getelementptr' 'b_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 296 [2/2] (3.25ns)   --->   "%b_29_load = load i32* %b_29_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 296 'load' 'b_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%a_30_addr = getelementptr [73 x i32]* %a_30, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 297 'getelementptr' 'a_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 298 [2/2] (3.25ns)   --->   "%a_30_load = load i32* %a_30_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 298 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%b_30_addr = getelementptr [73 x i32]* %b_30, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 299 'getelementptr' 'b_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 300 [2/2] (3.25ns)   --->   "%b_30_load = load i32* %b_30_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 300 'load' 'b_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%a_31_addr = getelementptr [73 x i32]* %a_31, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 301 'getelementptr' 'a_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 302 [2/2] (3.25ns)   --->   "%a_31_load = load i32* %a_31_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 302 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%b_31_addr = getelementptr [73 x i32]* %b_31, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 303 'getelementptr' 'b_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 304 [2/2] (3.25ns)   --->   "%b_31_load = load i32* %b_31_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 304 'load' 'b_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%a_32_addr = getelementptr [73 x i32]* %a_32, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 305 'getelementptr' 'a_32_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 306 [2/2] (3.25ns)   --->   "%a_32_load = load i32* %a_32_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 306 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%b_32_addr = getelementptr [73 x i32]* %b_32, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 307 'getelementptr' 'b_32_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 308 [2/2] (3.25ns)   --->   "%b_32_load = load i32* %b_32_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 308 'load' 'b_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%a_33_addr = getelementptr [73 x i32]* %a_33, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 309 'getelementptr' 'a_33_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 310 [2/2] (3.25ns)   --->   "%a_33_load = load i32* %a_33_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 310 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%b_33_addr = getelementptr [73 x i32]* %b_33, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 311 'getelementptr' 'b_33_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 312 [2/2] (3.25ns)   --->   "%b_33_load = load i32* %b_33_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 312 'load' 'b_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%a_34_addr = getelementptr [73 x i32]* %a_34, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 313 'getelementptr' 'a_34_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 314 [2/2] (3.25ns)   --->   "%a_34_load = load i32* %a_34_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 314 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%b_34_addr = getelementptr [73 x i32]* %b_34, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 315 'getelementptr' 'b_34_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 316 [2/2] (3.25ns)   --->   "%b_34_load = load i32* %b_34_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 316 'load' 'b_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%a_35_addr = getelementptr [73 x i32]* %a_35, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 317 'getelementptr' 'a_35_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 318 [2/2] (3.25ns)   --->   "%a_35_load = load i32* %a_35_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 318 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%b_35_addr = getelementptr [73 x i32]* %b_35, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 319 'getelementptr' 'b_35_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 320 [2/2] (3.25ns)   --->   "%b_35_load = load i32* %b_35_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 320 'load' 'b_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%a_36_addr = getelementptr [73 x i32]* %a_36, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 321 'getelementptr' 'a_36_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 322 [2/2] (3.25ns)   --->   "%a_36_load = load i32* %a_36_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 322 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%b_36_addr = getelementptr [73 x i32]* %b_36, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 323 'getelementptr' 'b_36_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 324 [2/2] (3.25ns)   --->   "%b_36_load = load i32* %b_36_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 324 'load' 'b_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%a_37_addr = getelementptr [73 x i32]* %a_37, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 325 'getelementptr' 'a_37_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 326 [2/2] (3.25ns)   --->   "%a_37_load = load i32* %a_37_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 326 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%b_37_addr = getelementptr [73 x i32]* %b_37, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 327 'getelementptr' 'b_37_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 328 [2/2] (3.25ns)   --->   "%b_37_load = load i32* %b_37_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 328 'load' 'b_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%a_38_addr = getelementptr [73 x i32]* %a_38, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 329 'getelementptr' 'a_38_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 330 [2/2] (3.25ns)   --->   "%a_38_load = load i32* %a_38_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 330 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%b_38_addr = getelementptr [73 x i32]* %b_38, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 331 'getelementptr' 'b_38_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 332 [2/2] (3.25ns)   --->   "%b_38_load = load i32* %b_38_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 332 'load' 'b_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%a_39_addr = getelementptr [73 x i32]* %a_39, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 333 'getelementptr' 'a_39_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 334 [2/2] (3.25ns)   --->   "%a_39_load = load i32* %a_39_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 334 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%b_39_addr = getelementptr [73 x i32]* %b_39, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 335 'getelementptr' 'b_39_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 336 [2/2] (3.25ns)   --->   "%b_39_load = load i32* %b_39_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 336 'load' 'b_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%a_40_addr = getelementptr [73 x i32]* %a_40, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 337 'getelementptr' 'a_40_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 338 [2/2] (3.25ns)   --->   "%a_40_load = load i32* %a_40_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 338 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%b_40_addr = getelementptr [73 x i32]* %b_40, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 339 'getelementptr' 'b_40_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 340 [2/2] (3.25ns)   --->   "%b_40_load = load i32* %b_40_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 340 'load' 'b_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%a_41_addr = getelementptr [73 x i32]* %a_41, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 341 'getelementptr' 'a_41_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 342 [2/2] (3.25ns)   --->   "%a_41_load = load i32* %a_41_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 342 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%b_41_addr = getelementptr [73 x i32]* %b_41, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 343 'getelementptr' 'b_41_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 344 [2/2] (3.25ns)   --->   "%b_41_load = load i32* %b_41_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 344 'load' 'b_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%a_42_addr = getelementptr [73 x i32]* %a_42, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 345 'getelementptr' 'a_42_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 346 [2/2] (3.25ns)   --->   "%a_42_load = load i32* %a_42_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 346 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%b_42_addr = getelementptr [73 x i32]* %b_42, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 347 'getelementptr' 'b_42_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 348 [2/2] (3.25ns)   --->   "%b_42_load = load i32* %b_42_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 348 'load' 'b_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%a_43_addr = getelementptr [73 x i32]* %a_43, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 349 'getelementptr' 'a_43_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 350 [2/2] (3.25ns)   --->   "%a_43_load = load i32* %a_43_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 350 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%b_43_addr = getelementptr [73 x i32]* %b_43, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 351 'getelementptr' 'b_43_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 352 [2/2] (3.25ns)   --->   "%b_43_load = load i32* %b_43_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 352 'load' 'b_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%a_44_addr = getelementptr [73 x i32]* %a_44, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 353 'getelementptr' 'a_44_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 354 [2/2] (3.25ns)   --->   "%a_44_load = load i32* %a_44_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 354 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%b_44_addr = getelementptr [73 x i32]* %b_44, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 355 'getelementptr' 'b_44_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 356 [2/2] (3.25ns)   --->   "%b_44_load = load i32* %b_44_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 356 'load' 'b_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%a_45_addr = getelementptr [73 x i32]* %a_45, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 357 'getelementptr' 'a_45_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 358 [2/2] (3.25ns)   --->   "%a_45_load = load i32* %a_45_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 358 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%b_45_addr = getelementptr [73 x i32]* %b_45, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 359 'getelementptr' 'b_45_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 360 [2/2] (3.25ns)   --->   "%b_45_load = load i32* %b_45_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 360 'load' 'b_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%a_46_addr = getelementptr [73 x i32]* %a_46, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 361 'getelementptr' 'a_46_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 362 [2/2] (3.25ns)   --->   "%a_46_load = load i32* %a_46_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 362 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%b_46_addr = getelementptr [73 x i32]* %b_46, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 363 'getelementptr' 'b_46_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 364 [2/2] (3.25ns)   --->   "%b_46_load = load i32* %b_46_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 364 'load' 'b_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%a_49_addr = getelementptr [73 x i32]* %a_49, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 365 'getelementptr' 'a_49_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 366 [2/2] (3.25ns)   --->   "%a_49_load = load i32* %a_49_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 366 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%b_49_addr = getelementptr [73 x i32]* %b_49, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 367 'getelementptr' 'b_49_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 368 [2/2] (3.25ns)   --->   "%b_49_load = load i32* %b_49_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 368 'load' 'b_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%a_50_addr = getelementptr [73 x i32]* %a_50, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 369 'getelementptr' 'a_50_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 370 [2/2] (3.25ns)   --->   "%a_50_load = load i32* %a_50_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 370 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%b_50_addr = getelementptr [73 x i32]* %b_50, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 371 'getelementptr' 'b_50_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 372 [2/2] (3.25ns)   --->   "%b_50_load = load i32* %b_50_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 372 'load' 'b_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%a_52_addr = getelementptr [73 x i32]* %a_52, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 373 'getelementptr' 'a_52_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 374 [2/2] (3.25ns)   --->   "%a_52_load = load i32* %a_52_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 374 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%b_52_addr = getelementptr [73 x i32]* %b_52, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 375 'getelementptr' 'b_52_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 376 [2/2] (3.25ns)   --->   "%b_52_load = load i32* %b_52_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 376 'load' 'b_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%a_53_addr = getelementptr [73 x i32]* %a_53, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 377 'getelementptr' 'a_53_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 378 [2/2] (3.25ns)   --->   "%a_53_load = load i32* %a_53_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 378 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%b_53_addr = getelementptr [73 x i32]* %b_53, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 379 'getelementptr' 'b_53_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 380 [2/2] (3.25ns)   --->   "%b_53_load = load i32* %b_53_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 380 'load' 'b_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%a_54_addr = getelementptr [73 x i32]* %a_54, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 381 'getelementptr' 'a_54_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 382 [2/2] (3.25ns)   --->   "%a_54_load = load i32* %a_54_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 382 'load' 'a_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%b_54_addr = getelementptr [73 x i32]* %b_54, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 383 'getelementptr' 'b_54_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 384 [2/2] (3.25ns)   --->   "%b_54_load = load i32* %b_54_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 384 'load' 'b_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%a_55_addr = getelementptr [73 x i32]* %a_55, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 385 'getelementptr' 'a_55_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 386 [2/2] (3.25ns)   --->   "%a_55_load = load i32* %a_55_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 386 'load' 'a_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%b_55_addr = getelementptr [73 x i32]* %b_55, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 387 'getelementptr' 'b_55_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 388 [2/2] (3.25ns)   --->   "%b_55_load = load i32* %b_55_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 388 'load' 'b_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%a_56_addr = getelementptr [73 x i32]* %a_56, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 389 'getelementptr' 'a_56_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 390 [2/2] (3.25ns)   --->   "%a_56_load = load i32* %a_56_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 390 'load' 'a_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%b_56_addr = getelementptr [73 x i32]* %b_56, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 391 'getelementptr' 'b_56_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 392 [2/2] (3.25ns)   --->   "%b_56_load = load i32* %b_56_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 392 'load' 'b_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%a_57_addr = getelementptr [73 x i32]* %a_57, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 393 'getelementptr' 'a_57_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 394 [2/2] (3.25ns)   --->   "%a_57_load = load i32* %a_57_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 394 'load' 'a_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%b_57_addr = getelementptr [73 x i32]* %b_57, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 395 'getelementptr' 'b_57_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 396 [2/2] (3.25ns)   --->   "%b_57_load = load i32* %b_57_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 396 'load' 'b_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%a_58_addr = getelementptr [73 x i32]* %a_58, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 397 'getelementptr' 'a_58_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 398 [2/2] (3.25ns)   --->   "%a_58_load = load i32* %a_58_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 398 'load' 'a_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%b_58_addr = getelementptr [73 x i32]* %b_58, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 399 'getelementptr' 'b_58_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 400 [2/2] (3.25ns)   --->   "%b_58_load = load i32* %b_58_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 400 'load' 'b_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%a_59_addr = getelementptr [73 x i32]* %a_59, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 401 'getelementptr' 'a_59_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 402 [2/2] (3.25ns)   --->   "%a_59_load = load i32* %a_59_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 402 'load' 'a_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%b_59_addr = getelementptr [73 x i32]* %b_59, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 403 'getelementptr' 'b_59_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 404 [2/2] (3.25ns)   --->   "%b_59_load = load i32* %b_59_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 404 'load' 'b_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%a_60_addr = getelementptr [73 x i32]* %a_60, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 405 'getelementptr' 'a_60_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 406 [2/2] (3.25ns)   --->   "%a_60_load = load i32* %a_60_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 406 'load' 'a_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%b_60_addr = getelementptr [73 x i32]* %b_60, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 407 'getelementptr' 'b_60_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 408 [2/2] (3.25ns)   --->   "%b_60_load = load i32* %b_60_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 408 'load' 'b_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%a_61_addr = getelementptr [73 x i32]* %a_61, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 409 'getelementptr' 'a_61_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 410 [2/2] (3.25ns)   --->   "%a_61_load = load i32* %a_61_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 410 'load' 'a_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%b_61_addr = getelementptr [73 x i32]* %b_61, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 411 'getelementptr' 'b_61_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 412 [2/2] (3.25ns)   --->   "%b_61_load = load i32* %b_61_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 412 'load' 'b_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%a_62_addr = getelementptr [73 x i32]* %a_62, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 413 'getelementptr' 'a_62_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 414 [2/2] (3.25ns)   --->   "%a_62_load = load i32* %a_62_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 414 'load' 'a_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%b_62_addr = getelementptr [73 x i32]* %b_62, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 415 'getelementptr' 'b_62_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 416 [2/2] (3.25ns)   --->   "%b_62_load = load i32* %b_62_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 416 'load' 'b_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%a_63_addr = getelementptr [73 x i32]* %a_63, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 417 'getelementptr' 'a_63_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 418 [2/2] (3.25ns)   --->   "%a_63_load = load i32* %a_63_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 418 'load' 'a_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%b_63_addr = getelementptr [73 x i32]* %b_63, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 419 'getelementptr' 'b_63_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 420 [2/2] (3.25ns)   --->   "%b_63_load = load i32* %b_63_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 420 'load' 'b_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%a_64_addr = getelementptr [73 x i32]* %a_64, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 421 'getelementptr' 'a_64_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 422 [2/2] (3.25ns)   --->   "%a_64_load = load i32* %a_64_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 422 'load' 'a_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%b_64_addr = getelementptr [73 x i32]* %b_64, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 423 'getelementptr' 'b_64_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 424 [2/2] (3.25ns)   --->   "%b_64_load = load i32* %b_64_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 424 'load' 'b_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%a_66_addr = getelementptr [73 x i32]* %a_66, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 425 'getelementptr' 'a_66_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 426 [2/2] (3.25ns)   --->   "%a_66_load = load i32* %a_66_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 426 'load' 'a_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%b_66_addr = getelementptr [73 x i32]* %b_66, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 427 'getelementptr' 'b_66_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 428 [2/2] (3.25ns)   --->   "%b_66_load = load i32* %b_66_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 428 'load' 'b_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%a_67_addr = getelementptr [73 x i32]* %a_67, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 429 'getelementptr' 'a_67_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 430 [2/2] (3.25ns)   --->   "%a_67_load = load i32* %a_67_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 430 'load' 'a_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%b_67_addr = getelementptr [73 x i32]* %b_67, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 431 'getelementptr' 'b_67_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 432 [2/2] (3.25ns)   --->   "%b_67_load = load i32* %b_67_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 432 'load' 'b_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%a_68_addr = getelementptr [73 x i32]* %a_68, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 433 'getelementptr' 'a_68_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 434 [2/2] (3.25ns)   --->   "%a_68_load = load i32* %a_68_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 434 'load' 'a_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%b_68_addr = getelementptr [73 x i32]* %b_68, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 435 'getelementptr' 'b_68_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 436 [2/2] (3.25ns)   --->   "%b_68_load = load i32* %b_68_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 436 'load' 'b_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%a_69_addr = getelementptr [73 x i32]* %a_69, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 437 'getelementptr' 'a_69_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 438 [2/2] (3.25ns)   --->   "%a_69_load = load i32* %a_69_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 438 'load' 'a_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%b_69_addr = getelementptr [73 x i32]* %b_69, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 439 'getelementptr' 'b_69_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 440 [2/2] (3.25ns)   --->   "%b_69_load = load i32* %b_69_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 440 'load' 'b_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%a_71_addr = getelementptr [73 x i32]* %a_71, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 441 'getelementptr' 'a_71_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 442 [2/2] (3.25ns)   --->   "%a_71_load = load i32* %a_71_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 442 'load' 'a_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%b_71_addr = getelementptr [73 x i32]* %b_71, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 443 'getelementptr' 'b_71_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 444 [2/2] (3.25ns)   --->   "%b_71_load = load i32* %b_71_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 444 'load' 'b_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%a_72_addr = getelementptr [73 x i32]* %a_72, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 445 'getelementptr' 'a_72_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 446 [2/2] (3.25ns)   --->   "%a_72_load = load i32* %a_72_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 446 'load' 'a_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%b_72_addr = getelementptr [73 x i32]* %b_72, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 447 'getelementptr' 'b_72_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 448 [2/2] (3.25ns)   --->   "%b_72_load = load i32* %b_72_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 448 'load' 'b_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 449 [1/1] (8.51ns)   --->   "%tmp_5 = mul nsw i32 %b_0_load, %a_0_load" [mmult_accel.cpp:19]   --->   Operation 449 'mul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (8.51ns)   --->   "%tmp_5_1 = mul nsw i32 %b_1_load, %a_1_load" [mmult_accel.cpp:19]   --->   Operation 450 'mul' 'tmp_5_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/2] (3.25ns)   --->   "%a_2_load = load i32* %a_2_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 451 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 452 [1/2] (3.25ns)   --->   "%b_2_load = load i32* %b_2_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 452 'load' 'b_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 453 [1/2] (3.25ns)   --->   "%a_3_load = load i32* %a_3_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 453 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 454 [1/2] (3.25ns)   --->   "%b_3_load = load i32* %b_3_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 454 'load' 'b_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 455 [1/2] (3.25ns)   --->   "%a_4_load = load i32* %a_4_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 455 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 456 [1/2] (3.25ns)   --->   "%b_4_load = load i32* %b_4_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 456 'load' 'b_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 457 [1/2] (3.25ns)   --->   "%a_5_load = load i32* %a_5_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 457 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 458 [1/2] (3.25ns)   --->   "%b_5_load = load i32* %b_5_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 458 'load' 'b_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 459 [1/2] (3.25ns)   --->   "%a_6_load = load i32* %a_6_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 459 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 460 [1/2] (3.25ns)   --->   "%b_6_load = load i32* %b_6_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 460 'load' 'b_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 461 [1/2] (3.25ns)   --->   "%a_7_load = load i32* %a_7_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 461 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 462 [1/2] (3.25ns)   --->   "%b_7_load = load i32* %b_7_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 462 'load' 'b_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 463 [1/2] (3.25ns)   --->   "%a_8_load = load i32* %a_8_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 463 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 464 [1/2] (3.25ns)   --->   "%b_8_load = load i32* %b_8_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 464 'load' 'b_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 465 [1/2] (3.25ns)   --->   "%a_9_load = load i32* %a_9_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 465 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 466 [1/2] (3.25ns)   --->   "%b_9_load = load i32* %b_9_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 466 'load' 'b_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 467 [1/2] (3.25ns)   --->   "%a_10_load = load i32* %a_10_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 467 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 468 [1/2] (3.25ns)   --->   "%b_10_load = load i32* %b_10_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 468 'load' 'b_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 469 [1/2] (3.25ns)   --->   "%a_11_load = load i32* %a_11_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 469 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 470 [1/2] (3.25ns)   --->   "%b_11_load = load i32* %b_11_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 470 'load' 'b_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 471 [1/2] (3.25ns)   --->   "%a_12_load = load i32* %a_12_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 471 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 472 [1/2] (3.25ns)   --->   "%b_12_load = load i32* %b_12_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 472 'load' 'b_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 473 [1/2] (3.25ns)   --->   "%a_13_load = load i32* %a_13_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 473 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 474 [1/2] (3.25ns)   --->   "%b_13_load = load i32* %b_13_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 474 'load' 'b_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 475 [1/2] (3.25ns)   --->   "%a_14_load = load i32* %a_14_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 475 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 476 [1/2] (3.25ns)   --->   "%b_14_load = load i32* %b_14_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 476 'load' 'b_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 477 [1/2] (3.25ns)   --->   "%a_15_load = load i32* %a_15_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 477 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 478 [1/2] (3.25ns)   --->   "%b_15_load = load i32* %b_15_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 478 'load' 'b_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 479 [1/2] (3.25ns)   --->   "%a_16_load = load i32* %a_16_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 479 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 480 [1/2] (3.25ns)   --->   "%b_16_load = load i32* %b_16_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 480 'load' 'b_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 481 [1/2] (3.25ns)   --->   "%a_17_load = load i32* %a_17_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 481 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 482 [1/2] (3.25ns)   --->   "%b_17_load = load i32* %b_17_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 482 'load' 'b_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 483 [1/2] (3.25ns)   --->   "%a_18_load = load i32* %a_18_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 483 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 484 [1/2] (3.25ns)   --->   "%b_18_load = load i32* %b_18_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 484 'load' 'b_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 485 [1/2] (3.25ns)   --->   "%a_19_load = load i32* %a_19_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 485 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 486 [1/2] (3.25ns)   --->   "%b_19_load = load i32* %b_19_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 486 'load' 'b_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 487 [1/2] (3.25ns)   --->   "%a_20_load = load i32* %a_20_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 487 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 488 [1/2] (3.25ns)   --->   "%b_20_load = load i32* %b_20_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 488 'load' 'b_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 489 [1/2] (3.25ns)   --->   "%a_21_load = load i32* %a_21_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 489 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 490 [1/2] (3.25ns)   --->   "%b_21_load = load i32* %b_21_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 490 'load' 'b_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 491 [1/2] (3.25ns)   --->   "%a_22_load = load i32* %a_22_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 491 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 492 [1/2] (3.25ns)   --->   "%b_22_load = load i32* %b_22_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 492 'load' 'b_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 493 [1/2] (3.25ns)   --->   "%a_23_load = load i32* %a_23_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 493 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 494 [1/2] (3.25ns)   --->   "%b_23_load = load i32* %b_23_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 494 'load' 'b_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 495 [1/2] (3.25ns)   --->   "%a_24_load = load i32* %a_24_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 495 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 496 [1/2] (3.25ns)   --->   "%b_24_load = load i32* %b_24_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 496 'load' 'b_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 497 [1/2] (3.25ns)   --->   "%a_25_load = load i32* %a_25_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 497 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 498 [1/2] (3.25ns)   --->   "%b_25_load = load i32* %b_25_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 498 'load' 'b_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 499 [1/2] (3.25ns)   --->   "%a_26_load = load i32* %a_26_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 499 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 500 [1/2] (3.25ns)   --->   "%b_26_load = load i32* %b_26_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 500 'load' 'b_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 501 [1/2] (3.25ns)   --->   "%a_27_load = load i32* %a_27_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 501 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 502 [1/2] (3.25ns)   --->   "%b_27_load = load i32* %b_27_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 502 'load' 'b_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 503 [1/2] (3.25ns)   --->   "%a_28_load = load i32* %a_28_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 503 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 504 [1/2] (3.25ns)   --->   "%b_28_load = load i32* %b_28_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 504 'load' 'b_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 505 [1/2] (3.25ns)   --->   "%a_29_load = load i32* %a_29_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 505 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 506 [1/2] (3.25ns)   --->   "%b_29_load = load i32* %b_29_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 506 'load' 'b_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 507 [1/2] (3.25ns)   --->   "%a_30_load = load i32* %a_30_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 507 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 508 [1/2] (3.25ns)   --->   "%b_30_load = load i32* %b_30_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 508 'load' 'b_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 509 [1/2] (3.25ns)   --->   "%a_31_load = load i32* %a_31_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 509 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 510 [1/2] (3.25ns)   --->   "%b_31_load = load i32* %b_31_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 510 'load' 'b_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 511 [1/2] (3.25ns)   --->   "%a_32_load = load i32* %a_32_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 511 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 512 [1/2] (3.25ns)   --->   "%b_32_load = load i32* %b_32_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 512 'load' 'b_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 513 [1/2] (3.25ns)   --->   "%a_33_load = load i32* %a_33_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 513 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 514 [1/2] (3.25ns)   --->   "%b_33_load = load i32* %b_33_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 514 'load' 'b_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 515 [1/2] (3.25ns)   --->   "%a_34_load = load i32* %a_34_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 515 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 516 [1/2] (3.25ns)   --->   "%b_34_load = load i32* %b_34_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 516 'load' 'b_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 517 [1/2] (3.25ns)   --->   "%a_35_load = load i32* %a_35_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 517 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 518 [1/2] (3.25ns)   --->   "%b_35_load = load i32* %b_35_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 518 'load' 'b_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 519 [1/2] (3.25ns)   --->   "%a_36_load = load i32* %a_36_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 519 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 520 [1/2] (3.25ns)   --->   "%b_36_load = load i32* %b_36_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 520 'load' 'b_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 521 [1/2] (3.25ns)   --->   "%a_37_load = load i32* %a_37_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 521 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 522 [1/2] (3.25ns)   --->   "%b_37_load = load i32* %b_37_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 522 'load' 'b_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 523 [1/2] (3.25ns)   --->   "%a_38_load = load i32* %a_38_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 523 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 524 [1/2] (3.25ns)   --->   "%b_38_load = load i32* %b_38_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 524 'load' 'b_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 525 [1/2] (3.25ns)   --->   "%a_39_load = load i32* %a_39_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 525 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 526 [1/2] (3.25ns)   --->   "%b_39_load = load i32* %b_39_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 526 'load' 'b_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 527 [1/2] (3.25ns)   --->   "%a_40_load = load i32* %a_40_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 527 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 528 [1/2] (3.25ns)   --->   "%b_40_load = load i32* %b_40_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 528 'load' 'b_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 529 [1/2] (3.25ns)   --->   "%a_41_load = load i32* %a_41_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 529 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 530 [1/2] (3.25ns)   --->   "%b_41_load = load i32* %b_41_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 530 'load' 'b_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 531 [1/2] (3.25ns)   --->   "%a_42_load = load i32* %a_42_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 531 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 532 [1/2] (3.25ns)   --->   "%b_42_load = load i32* %b_42_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 532 'load' 'b_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 533 [1/2] (3.25ns)   --->   "%a_43_load = load i32* %a_43_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 533 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 534 [1/2] (3.25ns)   --->   "%b_43_load = load i32* %b_43_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 534 'load' 'b_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 535 [1/2] (3.25ns)   --->   "%a_44_load = load i32* %a_44_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 535 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 536 [1/2] (3.25ns)   --->   "%b_44_load = load i32* %b_44_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 536 'load' 'b_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 537 [1/2] (3.25ns)   --->   "%a_45_load = load i32* %a_45_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 537 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 538 [1/2] (3.25ns)   --->   "%b_45_load = load i32* %b_45_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 538 'load' 'b_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 539 [1/2] (3.25ns)   --->   "%a_46_load = load i32* %a_46_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 539 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 540 [1/2] (3.25ns)   --->   "%b_46_load = load i32* %b_46_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 540 'load' 'b_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%a_47_addr = getelementptr [73 x i32]* %a_47, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 541 'getelementptr' 'a_47_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (3.25ns)   --->   "%a_47_load = load i32* %a_47_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 542 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%b_47_addr = getelementptr [73 x i32]* %b_47, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 543 'getelementptr' 'b_47_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 544 [2/2] (3.25ns)   --->   "%b_47_load = load i32* %b_47_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 544 'load' 'b_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%a_48_addr = getelementptr [73 x i32]* %a_48, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 545 'getelementptr' 'a_48_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 546 [2/2] (3.25ns)   --->   "%a_48_load = load i32* %a_48_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 546 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%b_48_addr = getelementptr [73 x i32]* %b_48, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 547 'getelementptr' 'b_48_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 548 [2/2] (3.25ns)   --->   "%b_48_load = load i32* %b_48_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 548 'load' 'b_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 549 [1/2] (3.25ns)   --->   "%a_49_load = load i32* %a_49_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 549 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 550 [1/2] (3.25ns)   --->   "%b_49_load = load i32* %b_49_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 550 'load' 'b_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 551 [1/2] (3.25ns)   --->   "%a_50_load = load i32* %a_50_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 551 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 552 [1/2] (3.25ns)   --->   "%b_50_load = load i32* %b_50_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 552 'load' 'b_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%a_51_addr = getelementptr [73 x i32]* %a_51, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 553 'getelementptr' 'a_51_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 554 [2/2] (3.25ns)   --->   "%a_51_load = load i32* %a_51_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 554 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%b_51_addr = getelementptr [73 x i32]* %b_51, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 555 'getelementptr' 'b_51_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 556 [2/2] (3.25ns)   --->   "%b_51_load = load i32* %b_51_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 556 'load' 'b_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 557 [1/2] (3.25ns)   --->   "%a_52_load = load i32* %a_52_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 557 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 558 [1/2] (3.25ns)   --->   "%b_52_load = load i32* %b_52_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 558 'load' 'b_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 559 [1/2] (3.25ns)   --->   "%a_53_load = load i32* %a_53_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 559 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 560 [1/2] (3.25ns)   --->   "%b_53_load = load i32* %b_53_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 560 'load' 'b_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 561 [1/2] (3.25ns)   --->   "%a_54_load = load i32* %a_54_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 561 'load' 'a_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 562 [1/2] (3.25ns)   --->   "%b_54_load = load i32* %b_54_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 562 'load' 'b_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 563 [1/2] (3.25ns)   --->   "%a_55_load = load i32* %a_55_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 563 'load' 'a_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 564 [1/2] (3.25ns)   --->   "%b_55_load = load i32* %b_55_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 564 'load' 'b_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 565 [1/2] (3.25ns)   --->   "%a_56_load = load i32* %a_56_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 565 'load' 'a_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 566 [1/2] (3.25ns)   --->   "%b_56_load = load i32* %b_56_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 566 'load' 'b_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 567 [1/2] (3.25ns)   --->   "%a_57_load = load i32* %a_57_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 567 'load' 'a_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 568 [1/2] (3.25ns)   --->   "%b_57_load = load i32* %b_57_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 568 'load' 'b_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 569 [1/2] (3.25ns)   --->   "%a_58_load = load i32* %a_58_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 569 'load' 'a_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 570 [1/2] (3.25ns)   --->   "%b_58_load = load i32* %b_58_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 570 'load' 'b_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 571 [1/2] (3.25ns)   --->   "%a_59_load = load i32* %a_59_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 571 'load' 'a_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 572 [1/2] (3.25ns)   --->   "%b_59_load = load i32* %b_59_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 572 'load' 'b_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 573 [1/2] (3.25ns)   --->   "%a_60_load = load i32* %a_60_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 573 'load' 'a_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 574 [1/2] (3.25ns)   --->   "%b_60_load = load i32* %b_60_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 574 'load' 'b_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 575 [1/2] (3.25ns)   --->   "%a_61_load = load i32* %a_61_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 575 'load' 'a_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 576 [1/2] (3.25ns)   --->   "%b_61_load = load i32* %b_61_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 576 'load' 'b_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 577 [1/2] (3.25ns)   --->   "%a_62_load = load i32* %a_62_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 577 'load' 'a_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 578 [1/2] (3.25ns)   --->   "%b_62_load = load i32* %b_62_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 578 'load' 'b_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 579 [1/2] (3.25ns)   --->   "%a_63_load = load i32* %a_63_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 579 'load' 'a_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 580 [1/2] (3.25ns)   --->   "%b_63_load = load i32* %b_63_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 580 'load' 'b_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 581 [1/2] (3.25ns)   --->   "%a_64_load = load i32* %a_64_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 581 'load' 'a_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 582 [1/2] (3.25ns)   --->   "%b_64_load = load i32* %b_64_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 582 'load' 'b_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%a_65_addr = getelementptr [73 x i32]* %a_65, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 583 'getelementptr' 'a_65_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 584 [2/2] (3.25ns)   --->   "%a_65_load = load i32* %a_65_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 584 'load' 'a_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%b_65_addr = getelementptr [73 x i32]* %b_65, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 585 'getelementptr' 'b_65_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 586 [2/2] (3.25ns)   --->   "%b_65_load = load i32* %b_65_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 586 'load' 'b_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 587 [1/2] (3.25ns)   --->   "%a_66_load = load i32* %a_66_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 587 'load' 'a_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 588 [1/2] (3.25ns)   --->   "%b_66_load = load i32* %b_66_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 588 'load' 'b_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 589 [1/2] (3.25ns)   --->   "%a_67_load = load i32* %a_67_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 589 'load' 'a_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 590 [1/2] (3.25ns)   --->   "%b_67_load = load i32* %b_67_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 590 'load' 'b_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 591 [1/2] (3.25ns)   --->   "%a_68_load = load i32* %a_68_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 591 'load' 'a_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 592 [1/2] (3.25ns)   --->   "%b_68_load = load i32* %b_68_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 592 'load' 'b_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 593 [1/2] (3.25ns)   --->   "%a_69_load = load i32* %a_69_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 593 'load' 'a_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 594 [1/2] (3.25ns)   --->   "%b_69_load = load i32* %b_69_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 594 'load' 'b_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%a_70_addr = getelementptr [73 x i32]* %a_70, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 595 'getelementptr' 'a_70_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 596 [2/2] (3.25ns)   --->   "%a_70_load = load i32* %a_70_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 596 'load' 'a_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%b_70_addr = getelementptr [73 x i32]* %b_70, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 597 'getelementptr' 'b_70_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 598 [2/2] (3.25ns)   --->   "%b_70_load = load i32* %b_70_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 598 'load' 'b_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 599 [1/2] (3.25ns)   --->   "%a_71_load = load i32* %a_71_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 599 'load' 'a_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 600 [1/2] (3.25ns)   --->   "%b_71_load = load i32* %b_71_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 600 'load' 'b_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 601 [1/2] (3.25ns)   --->   "%a_72_load = load i32* %a_72_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 601 'load' 'a_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 602 [1/2] (3.25ns)   --->   "%b_72_load = load i32* %b_72_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 602 'load' 'b_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 603 [1/1] (8.51ns)   --->   "%tmp_5_2 = mul nsw i32 %b_2_load, %a_2_load" [mmult_accel.cpp:19]   --->   Operation 603 'mul' 'tmp_5_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (8.51ns)   --->   "%tmp_5_3 = mul nsw i32 %b_3_load, %a_3_load" [mmult_accel.cpp:19]   --->   Operation 604 'mul' 'tmp_5_3' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (8.51ns)   --->   "%tmp_5_4 = mul nsw i32 %b_4_load, %a_4_load" [mmult_accel.cpp:19]   --->   Operation 605 'mul' 'tmp_5_4' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (8.51ns)   --->   "%tmp_5_5 = mul nsw i32 %b_5_load, %a_5_load" [mmult_accel.cpp:19]   --->   Operation 606 'mul' 'tmp_5_5' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (8.51ns)   --->   "%tmp_5_6 = mul nsw i32 %b_6_load, %a_6_load" [mmult_accel.cpp:19]   --->   Operation 607 'mul' 'tmp_5_6' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (8.51ns)   --->   "%tmp_5_7 = mul nsw i32 %b_7_load, %a_7_load" [mmult_accel.cpp:19]   --->   Operation 608 'mul' 'tmp_5_7' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (8.51ns)   --->   "%tmp_5_8 = mul nsw i32 %b_8_load, %a_8_load" [mmult_accel.cpp:19]   --->   Operation 609 'mul' 'tmp_5_8' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (8.51ns)   --->   "%tmp_5_9 = mul nsw i32 %b_9_load, %a_9_load" [mmult_accel.cpp:19]   --->   Operation 610 'mul' 'tmp_5_9' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (8.51ns)   --->   "%tmp_5_s = mul nsw i32 %b_10_load, %a_10_load" [mmult_accel.cpp:19]   --->   Operation 611 'mul' 'tmp_5_s' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (8.51ns)   --->   "%tmp_5_10 = mul nsw i32 %b_11_load, %a_11_load" [mmult_accel.cpp:19]   --->   Operation 612 'mul' 'tmp_5_10' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (8.51ns)   --->   "%tmp_5_11 = mul nsw i32 %b_12_load, %a_12_load" [mmult_accel.cpp:19]   --->   Operation 613 'mul' 'tmp_5_11' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (8.51ns)   --->   "%tmp_5_12 = mul nsw i32 %b_13_load, %a_13_load" [mmult_accel.cpp:19]   --->   Operation 614 'mul' 'tmp_5_12' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (8.51ns)   --->   "%tmp_5_13 = mul nsw i32 %b_14_load, %a_14_load" [mmult_accel.cpp:19]   --->   Operation 615 'mul' 'tmp_5_13' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (8.51ns)   --->   "%tmp_5_14 = mul nsw i32 %b_15_load, %a_15_load" [mmult_accel.cpp:19]   --->   Operation 616 'mul' 'tmp_5_14' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (8.51ns)   --->   "%tmp_5_15 = mul nsw i32 %b_16_load, %a_16_load" [mmult_accel.cpp:19]   --->   Operation 617 'mul' 'tmp_5_15' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (8.51ns)   --->   "%tmp_5_16 = mul nsw i32 %b_17_load, %a_17_load" [mmult_accel.cpp:19]   --->   Operation 618 'mul' 'tmp_5_16' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (8.51ns)   --->   "%tmp_5_17 = mul nsw i32 %b_18_load, %a_18_load" [mmult_accel.cpp:19]   --->   Operation 619 'mul' 'tmp_5_17' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (8.51ns)   --->   "%tmp_5_18 = mul nsw i32 %b_19_load, %a_19_load" [mmult_accel.cpp:19]   --->   Operation 620 'mul' 'tmp_5_18' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (8.51ns)   --->   "%tmp_5_19 = mul nsw i32 %b_20_load, %a_20_load" [mmult_accel.cpp:19]   --->   Operation 621 'mul' 'tmp_5_19' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 622 [1/1] (8.51ns)   --->   "%tmp_5_20 = mul nsw i32 %b_21_load, %a_21_load" [mmult_accel.cpp:19]   --->   Operation 622 'mul' 'tmp_5_20' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 623 [1/1] (8.51ns)   --->   "%tmp_5_21 = mul nsw i32 %b_22_load, %a_22_load" [mmult_accel.cpp:19]   --->   Operation 623 'mul' 'tmp_5_21' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 624 [1/1] (8.51ns)   --->   "%tmp_5_22 = mul nsw i32 %b_23_load, %a_23_load" [mmult_accel.cpp:19]   --->   Operation 624 'mul' 'tmp_5_22' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 625 [1/1] (8.51ns)   --->   "%tmp_5_23 = mul nsw i32 %b_24_load, %a_24_load" [mmult_accel.cpp:19]   --->   Operation 625 'mul' 'tmp_5_23' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 626 [1/1] (8.51ns)   --->   "%tmp_5_24 = mul nsw i32 %b_25_load, %a_25_load" [mmult_accel.cpp:19]   --->   Operation 626 'mul' 'tmp_5_24' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [1/1] (8.51ns)   --->   "%tmp_5_25 = mul nsw i32 %b_26_load, %a_26_load" [mmult_accel.cpp:19]   --->   Operation 627 'mul' 'tmp_5_25' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 628 [1/1] (8.51ns)   --->   "%tmp_5_26 = mul nsw i32 %b_27_load, %a_27_load" [mmult_accel.cpp:19]   --->   Operation 628 'mul' 'tmp_5_26' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [1/1] (8.51ns)   --->   "%tmp_5_27 = mul nsw i32 %b_28_load, %a_28_load" [mmult_accel.cpp:19]   --->   Operation 629 'mul' 'tmp_5_27' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [1/1] (8.51ns)   --->   "%tmp_5_28 = mul nsw i32 %b_29_load, %a_29_load" [mmult_accel.cpp:19]   --->   Operation 630 'mul' 'tmp_5_28' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 631 [1/1] (8.51ns)   --->   "%tmp_5_29 = mul nsw i32 %b_30_load, %a_30_load" [mmult_accel.cpp:19]   --->   Operation 631 'mul' 'tmp_5_29' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (8.51ns)   --->   "%tmp_5_30 = mul nsw i32 %b_31_load, %a_31_load" [mmult_accel.cpp:19]   --->   Operation 632 'mul' 'tmp_5_30' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 633 [1/1] (8.51ns)   --->   "%tmp_5_31 = mul nsw i32 %b_32_load, %a_32_load" [mmult_accel.cpp:19]   --->   Operation 633 'mul' 'tmp_5_31' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (8.51ns)   --->   "%tmp_5_32 = mul nsw i32 %b_33_load, %a_33_load" [mmult_accel.cpp:19]   --->   Operation 634 'mul' 'tmp_5_32' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (8.51ns)   --->   "%tmp_5_33 = mul nsw i32 %b_34_load, %a_34_load" [mmult_accel.cpp:19]   --->   Operation 635 'mul' 'tmp_5_33' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 636 [1/1] (8.51ns)   --->   "%tmp_5_34 = mul nsw i32 %b_35_load, %a_35_load" [mmult_accel.cpp:19]   --->   Operation 636 'mul' 'tmp_5_34' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (8.51ns)   --->   "%tmp_5_35 = mul nsw i32 %b_36_load, %a_36_load" [mmult_accel.cpp:19]   --->   Operation 637 'mul' 'tmp_5_35' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (8.51ns)   --->   "%tmp_5_36 = mul nsw i32 %b_37_load, %a_37_load" [mmult_accel.cpp:19]   --->   Operation 638 'mul' 'tmp_5_36' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (8.51ns)   --->   "%tmp_5_37 = mul nsw i32 %b_38_load, %a_38_load" [mmult_accel.cpp:19]   --->   Operation 639 'mul' 'tmp_5_37' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (8.51ns)   --->   "%tmp_5_38 = mul nsw i32 %b_39_load, %a_39_load" [mmult_accel.cpp:19]   --->   Operation 640 'mul' 'tmp_5_38' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (8.51ns)   --->   "%tmp_5_39 = mul nsw i32 %b_40_load, %a_40_load" [mmult_accel.cpp:19]   --->   Operation 641 'mul' 'tmp_5_39' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (8.51ns)   --->   "%tmp_5_40 = mul nsw i32 %b_41_load, %a_41_load" [mmult_accel.cpp:19]   --->   Operation 642 'mul' 'tmp_5_40' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (8.51ns)   --->   "%tmp_5_41 = mul nsw i32 %b_42_load, %a_42_load" [mmult_accel.cpp:19]   --->   Operation 643 'mul' 'tmp_5_41' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (8.51ns)   --->   "%tmp_5_42 = mul nsw i32 %b_43_load, %a_43_load" [mmult_accel.cpp:19]   --->   Operation 644 'mul' 'tmp_5_42' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (8.51ns)   --->   "%tmp_5_43 = mul nsw i32 %b_44_load, %a_44_load" [mmult_accel.cpp:19]   --->   Operation 645 'mul' 'tmp_5_43' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [1/1] (8.51ns)   --->   "%tmp_5_44 = mul nsw i32 %b_45_load, %a_45_load" [mmult_accel.cpp:19]   --->   Operation 646 'mul' 'tmp_5_44' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (8.51ns)   --->   "%tmp_5_45 = mul nsw i32 %b_46_load, %a_46_load" [mmult_accel.cpp:19]   --->   Operation 647 'mul' 'tmp_5_45' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 648 [1/2] (3.25ns)   --->   "%a_47_load = load i32* %a_47_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 648 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 649 [1/2] (3.25ns)   --->   "%b_47_load = load i32* %b_47_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 649 'load' 'b_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 650 [1/2] (3.25ns)   --->   "%a_48_load = load i32* %a_48_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 650 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 651 [1/2] (3.25ns)   --->   "%b_48_load = load i32* %b_48_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 651 'load' 'b_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 652 [1/1] (8.51ns)   --->   "%tmp_5_48 = mul nsw i32 %b_49_load, %a_49_load" [mmult_accel.cpp:19]   --->   Operation 652 'mul' 'tmp_5_48' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 653 [1/1] (8.51ns)   --->   "%tmp_5_49 = mul nsw i32 %b_50_load, %a_50_load" [mmult_accel.cpp:19]   --->   Operation 653 'mul' 'tmp_5_49' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/2] (3.25ns)   --->   "%a_51_load = load i32* %a_51_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 654 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 655 [1/2] (3.25ns)   --->   "%b_51_load = load i32* %b_51_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 655 'load' 'b_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 656 [1/1] (8.51ns)   --->   "%tmp_5_51 = mul nsw i32 %b_52_load, %a_52_load" [mmult_accel.cpp:19]   --->   Operation 656 'mul' 'tmp_5_51' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (8.51ns)   --->   "%tmp_5_52 = mul nsw i32 %b_53_load, %a_53_load" [mmult_accel.cpp:19]   --->   Operation 657 'mul' 'tmp_5_52' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 658 [1/1] (8.51ns)   --->   "%tmp_5_53 = mul nsw i32 %b_54_load, %a_54_load" [mmult_accel.cpp:19]   --->   Operation 658 'mul' 'tmp_5_53' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 659 [1/1] (8.51ns)   --->   "%tmp_5_54 = mul nsw i32 %b_55_load, %a_55_load" [mmult_accel.cpp:19]   --->   Operation 659 'mul' 'tmp_5_54' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 660 [1/1] (8.51ns)   --->   "%tmp_5_55 = mul nsw i32 %b_56_load, %a_56_load" [mmult_accel.cpp:19]   --->   Operation 660 'mul' 'tmp_5_55' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 661 [1/1] (8.51ns)   --->   "%tmp_5_56 = mul nsw i32 %b_57_load, %a_57_load" [mmult_accel.cpp:19]   --->   Operation 661 'mul' 'tmp_5_56' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [1/1] (8.51ns)   --->   "%tmp_5_57 = mul nsw i32 %b_58_load, %a_58_load" [mmult_accel.cpp:19]   --->   Operation 662 'mul' 'tmp_5_57' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [1/1] (8.51ns)   --->   "%tmp_5_58 = mul nsw i32 %b_59_load, %a_59_load" [mmult_accel.cpp:19]   --->   Operation 663 'mul' 'tmp_5_58' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 664 [1/1] (8.51ns)   --->   "%tmp_5_59 = mul nsw i32 %b_60_load, %a_60_load" [mmult_accel.cpp:19]   --->   Operation 664 'mul' 'tmp_5_59' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 665 [1/1] (8.51ns)   --->   "%tmp_5_60 = mul nsw i32 %b_61_load, %a_61_load" [mmult_accel.cpp:19]   --->   Operation 665 'mul' 'tmp_5_60' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 666 [1/1] (8.51ns)   --->   "%tmp_5_61 = mul nsw i32 %b_62_load, %a_62_load" [mmult_accel.cpp:19]   --->   Operation 666 'mul' 'tmp_5_61' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 667 [1/1] (8.51ns)   --->   "%tmp_5_62 = mul nsw i32 %b_63_load, %a_63_load" [mmult_accel.cpp:19]   --->   Operation 667 'mul' 'tmp_5_62' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 668 [1/1] (8.51ns)   --->   "%tmp_5_63 = mul nsw i32 %b_64_load, %a_64_load" [mmult_accel.cpp:19]   --->   Operation 668 'mul' 'tmp_5_63' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 669 [1/2] (3.25ns)   --->   "%a_65_load = load i32* %a_65_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 669 'load' 'a_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 670 [1/2] (3.25ns)   --->   "%b_65_load = load i32* %b_65_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 670 'load' 'b_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 671 [1/1] (8.51ns)   --->   "%tmp_5_65 = mul nsw i32 %b_66_load, %a_66_load" [mmult_accel.cpp:19]   --->   Operation 671 'mul' 'tmp_5_65' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (8.51ns)   --->   "%tmp_5_66 = mul nsw i32 %b_67_load, %a_67_load" [mmult_accel.cpp:19]   --->   Operation 672 'mul' 'tmp_5_66' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 673 [1/1] (8.51ns)   --->   "%tmp_5_67 = mul nsw i32 %b_68_load, %a_68_load" [mmult_accel.cpp:19]   --->   Operation 673 'mul' 'tmp_5_67' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [1/1] (8.51ns)   --->   "%tmp_5_68 = mul nsw i32 %b_69_load, %a_69_load" [mmult_accel.cpp:19]   --->   Operation 674 'mul' 'tmp_5_68' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 675 [1/2] (3.25ns)   --->   "%a_70_load = load i32* %a_70_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 675 'load' 'a_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 676 [1/2] (3.25ns)   --->   "%b_70_load = load i32* %b_70_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 676 'load' 'b_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 677 [1/1] (8.51ns)   --->   "%tmp_5_70 = mul nsw i32 %b_71_load, %a_71_load" [mmult_accel.cpp:19]   --->   Operation 677 'mul' 'tmp_5_70' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 678 [1/1] (8.51ns)   --->   "%tmp_5_71 = mul nsw i32 %b_72_load, %a_72_load" [mmult_accel.cpp:19]   --->   Operation 678 'mul' 'tmp_5_71' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (2.55ns)   --->   "%tmp5 = add i32 %tmp_5_1, %tmp_5" [mmult_accel.cpp:19]   --->   Operation 679 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.74>
ST_6 : Operation 680 [1/1] (8.51ns)   --->   "%tmp_5_46 = mul nsw i32 %b_47_load, %a_47_load" [mmult_accel.cpp:19]   --->   Operation 680 'mul' 'tmp_5_46' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [1/1] (8.51ns)   --->   "%tmp_5_47 = mul nsw i32 %b_48_load, %a_48_load" [mmult_accel.cpp:19]   --->   Operation 681 'mul' 'tmp_5_47' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [1/1] (8.51ns)   --->   "%tmp_5_50 = mul nsw i32 %b_51_load, %a_51_load" [mmult_accel.cpp:19]   --->   Operation 682 'mul' 'tmp_5_50' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [1/1] (8.51ns)   --->   "%tmp_5_64 = mul nsw i32 %b_65_load, %a_65_load" [mmult_accel.cpp:19]   --->   Operation 683 'mul' 'tmp_5_64' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [1/1] (8.51ns)   --->   "%tmp_5_69 = mul nsw i32 %b_70_load, %a_70_load" [mmult_accel.cpp:19]   --->   Operation 684 'mul' 'tmp_5_69' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %tmp_5_3, %tmp_5_2" [mmult_accel.cpp:19]   --->   Operation 685 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 686 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp5, %tmp6" [mmult_accel.cpp:19]   --->   Operation 686 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 687 [1/1] (2.55ns)   --->   "%tmp8 = add i32 %tmp_5_5, %tmp_5_4" [mmult_accel.cpp:19]   --->   Operation 687 'add' 'tmp8' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i32 %tmp_5_8, %tmp_5_7" [mmult_accel.cpp:19]   --->   Operation 688 'add' 'tmp10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 689 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp9 = add i32 %tmp_5_6, %tmp10" [mmult_accel.cpp:19]   --->   Operation 689 'add' 'tmp9' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp8, %tmp9" [mmult_accel.cpp:19]   --->   Operation 690 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 691 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp4, %tmp7" [mmult_accel.cpp:19]   --->   Operation 691 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 692 [1/1] (2.55ns)   --->   "%tmp13 = add i32 %tmp_5_s, %tmp_5_9" [mmult_accel.cpp:19]   --->   Operation 692 'add' 'tmp13' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp_5_11, %tmp_5_10" [mmult_accel.cpp:19]   --->   Operation 693 'add' 'tmp14' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 694 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp12 = add i32 %tmp13, %tmp14" [mmult_accel.cpp:19]   --->   Operation 694 'add' 'tmp12' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 695 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp_5_13, %tmp_5_12" [mmult_accel.cpp:19]   --->   Operation 695 'add' 'tmp16' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (2.55ns)   --->   "%tmp18 = add i32 %tmp_5_16, %tmp_5_15" [mmult_accel.cpp:19]   --->   Operation 696 'add' 'tmp18' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i32 %tmp_5_14, %tmp18" [mmult_accel.cpp:19]   --->   Operation 697 'add' 'tmp17' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 698 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp15 = add i32 %tmp16, %tmp17" [mmult_accel.cpp:19]   --->   Operation 698 'add' 'tmp15' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 699 [1/1] (2.55ns)   --->   "%tmp22 = add i32 %tmp_5_18, %tmp_5_17" [mmult_accel.cpp:19]   --->   Operation 699 'add' 'tmp22' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i32 %tmp_5_20, %tmp_5_19" [mmult_accel.cpp:19]   --->   Operation 700 'add' 'tmp23' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 701 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp21 = add i32 %tmp22, %tmp23" [mmult_accel.cpp:19]   --->   Operation 701 'add' 'tmp21' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 702 [1/1] (2.55ns)   --->   "%tmp25 = add i32 %tmp_5_22, %tmp_5_21" [mmult_accel.cpp:19]   --->   Operation 702 'add' 'tmp25' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 %tmp_5_25, %tmp_5_24" [mmult_accel.cpp:19]   --->   Operation 703 'add' 'tmp27' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 704 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp26 = add i32 %tmp_5_23, %tmp27" [mmult_accel.cpp:19]   --->   Operation 704 'add' 'tmp26' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 705 [1/1] (2.55ns)   --->   "%tmp30 = add i32 %tmp_5_27, %tmp_5_26" [mmult_accel.cpp:19]   --->   Operation 705 'add' 'tmp30' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i32 %tmp_5_29, %tmp_5_28" [mmult_accel.cpp:19]   --->   Operation 706 'add' 'tmp31' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 707 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp29 = add i32 %tmp30, %tmp31" [mmult_accel.cpp:19]   --->   Operation 707 'add' 'tmp29' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 708 [1/1] (2.55ns)   --->   "%tmp33 = add i32 %tmp_5_31, %tmp_5_30" [mmult_accel.cpp:19]   --->   Operation 708 'add' 'tmp33' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 %tmp_5_34, %tmp_5_33" [mmult_accel.cpp:19]   --->   Operation 709 'add' 'tmp35' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 710 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp34 = add i32 %tmp_5_32, %tmp35" [mmult_accel.cpp:19]   --->   Operation 710 'add' 'tmp34' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 711 [1/1] (2.55ns)   --->   "%tmp40 = add i32 %tmp_5_36, %tmp_5_35" [mmult_accel.cpp:19]   --->   Operation 711 'add' 'tmp40' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp_5_38, %tmp_5_37" [mmult_accel.cpp:19]   --->   Operation 712 'add' 'tmp41' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 713 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp39 = add i32 %tmp40, %tmp41" [mmult_accel.cpp:19]   --->   Operation 713 'add' 'tmp39' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 714 [1/1] (2.55ns)   --->   "%tmp43 = add i32 %tmp_5_40, %tmp_5_39" [mmult_accel.cpp:19]   --->   Operation 714 'add' 'tmp43' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp45 = add i32 %tmp_5_43, %tmp_5_42" [mmult_accel.cpp:19]   --->   Operation 715 'add' 'tmp45' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 716 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp44 = add i32 %tmp_5_41, %tmp45" [mmult_accel.cpp:19]   --->   Operation 716 'add' 'tmp44' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 717 [1/1] (2.55ns)   --->   "%tmp48 = add i32 %tmp_5_45, %tmp_5_44" [mmult_accel.cpp:19]   --->   Operation 717 'add' 'tmp48' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 718 [1/1] (2.55ns)   --->   "%tmp51 = add i32 %tmp_5_49, %tmp_5_48" [mmult_accel.cpp:19]   --->   Operation 718 'add' 'tmp51' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 719 [1/1] (2.55ns)   --->   "%tmp53 = add i32 %tmp_5_52, %tmp_5_51" [mmult_accel.cpp:19]   --->   Operation 719 'add' 'tmp53' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 720 [1/1] (2.55ns)   --->   "%tmp57 = add i32 %tmp_5_54, %tmp_5_53" [mmult_accel.cpp:19]   --->   Operation 720 'add' 'tmp57' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp58 = add i32 %tmp_5_56, %tmp_5_55" [mmult_accel.cpp:19]   --->   Operation 721 'add' 'tmp58' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 722 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp56 = add i32 %tmp57, %tmp58" [mmult_accel.cpp:19]   --->   Operation 722 'add' 'tmp56' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 723 [1/1] (2.55ns)   --->   "%tmp60 = add i32 %tmp_5_58, %tmp_5_57" [mmult_accel.cpp:19]   --->   Operation 723 'add' 'tmp60' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp_5_61, %tmp_5_60" [mmult_accel.cpp:19]   --->   Operation 724 'add' 'tmp62' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 725 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp61 = add i32 %tmp_5_59, %tmp62" [mmult_accel.cpp:19]   --->   Operation 725 'add' 'tmp61' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 726 [1/1] (2.55ns)   --->   "%tmp65 = add i32 %tmp_5_63, %tmp_5_62" [mmult_accel.cpp:19]   --->   Operation 726 'add' 'tmp65' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 727 [1/1] (2.55ns)   --->   "%tmp67 = add i32 %tmp_5_66, %tmp_5_65" [mmult_accel.cpp:19]   --->   Operation 727 'add' 'tmp67' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (2.55ns)   --->   "%tmp69 = add i32 %tmp_5_68, %tmp_5_67" [mmult_accel.cpp:19]   --->   Operation 728 'add' 'tmp69' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 729 [1/1] (2.55ns)   --->   "%tmp71 = add i32 %tmp_5_71, %tmp_5_70" [mmult_accel.cpp:19]   --->   Operation 729 'add' 'tmp71' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.74>
ST_7 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp12, %tmp15" [mmult_accel.cpp:19]   --->   Operation 730 'add' 'tmp11' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 731 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %tmp11" [mmult_accel.cpp:19]   --->   Operation 731 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i32 %tmp25, %tmp26" [mmult_accel.cpp:19]   --->   Operation 732 'add' 'tmp24' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 733 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp20 = add i32 %tmp21, %tmp24" [mmult_accel.cpp:19]   --->   Operation 733 'add' 'tmp20' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i32 %tmp33, %tmp34" [mmult_accel.cpp:19]   --->   Operation 734 'add' 'tmp32' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 735 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp28 = add i32 %tmp29, %tmp32" [mmult_accel.cpp:19]   --->   Operation 735 'add' 'tmp28' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp20, %tmp28" [mmult_accel.cpp:19]   --->   Operation 736 'add' 'tmp19' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 737 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp2, %tmp19" [mmult_accel.cpp:19]   --->   Operation 737 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i32 %tmp43, %tmp44" [mmult_accel.cpp:19]   --->   Operation 738 'add' 'tmp42' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 739 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp38 = add i32 %tmp39, %tmp42" [mmult_accel.cpp:19]   --->   Operation 739 'add' 'tmp38' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i32 %tmp_5_47, %tmp_5_46" [mmult_accel.cpp:19]   --->   Operation 740 'add' 'tmp49' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 741 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp47 = add i32 %tmp48, %tmp49" [mmult_accel.cpp:19]   --->   Operation 741 'add' 'tmp47' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp52 = add i32 %tmp_5_50, %tmp53" [mmult_accel.cpp:19]   --->   Operation 742 'add' 'tmp52' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 743 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp50 = add i32 %tmp51, %tmp52" [mmult_accel.cpp:19]   --->   Operation 743 'add' 'tmp50' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i32 %tmp47, %tmp50" [mmult_accel.cpp:19]   --->   Operation 744 'add' 'tmp46' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 745 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp37 = add i32 %tmp38, %tmp46" [mmult_accel.cpp:19]   --->   Operation 745 'add' 'tmp37' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp59 = add i32 %tmp60, %tmp61" [mmult_accel.cpp:19]   --->   Operation 746 'add' 'tmp59' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 747 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp55 = add i32 %tmp56, %tmp59" [mmult_accel.cpp:19]   --->   Operation 747 'add' 'tmp55' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp66 = add i32 %tmp_5_64, %tmp67" [mmult_accel.cpp:19]   --->   Operation 748 'add' 'tmp66' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 749 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp64 = add i32 %tmp65, %tmp66" [mmult_accel.cpp:19]   --->   Operation 749 'add' 'tmp64' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp70 = add i32 %tmp_5_69, %tmp71" [mmult_accel.cpp:19]   --->   Operation 750 'add' 'tmp70' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 751 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp68 = add i32 %tmp69, %tmp70" [mmult_accel.cpp:19]   --->   Operation 751 'add' 'tmp68' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp63 = add i32 %tmp64, %tmp68" [mmult_accel.cpp:19]   --->   Operation 752 'add' 'tmp63' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 753 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp54 = add i32 %tmp55, %tmp63" [mmult_accel.cpp:19]   --->   Operation 753 'add' 'tmp54' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 9.63>
ST_8 : Operation 754 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 754 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i7 %tmp_mid2_v to i14" [mmult_accel.cpp:20]   --->   Operation 755 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 756 [1/1] (3.36ns) (grouped into DSP with root node tmp_1)   --->   "%tmp = mul i14 %tmp_mid2_cast, 73" [mmult_accel.cpp:20]   --->   Operation 756 'mul' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 757 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:15]   --->   Operation 757 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:15]   --->   Operation 758 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 759 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:16]   --->   Operation 759 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i7 %ib_mid2 to i14" [mmult_accel.cpp:20]   --->   Operation 760 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 761 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_1 = add i14 %tmp, %tmp_2_cast" [mmult_accel.cpp:20]   --->   Operation 761 'add' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i14 %tmp_1 to i64" [mmult_accel.cpp:20]   --->   Operation 762 'sext' 'tmp_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 763 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [5329 x i32]* %out_r, i64 0, i64 %tmp_1_cast" [mmult_accel.cpp:20]   --->   Operation 763 'getelementptr' 'out_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp36 = add i32 %tmp37, %tmp54" [mmult_accel.cpp:19]   --->   Operation 764 'add' 'tmp36' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 765 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_1_s = add nsw i32 %tmp1, %tmp36" [mmult_accel.cpp:19]   --->   Operation 765 'add' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 766 [1/1] (3.25ns)   --->   "store i32 %sum_1_s, i32* %out_addr, align 4" [mmult_accel.cpp:20]   --->   Operation 766 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_8 : Operation 767 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_3) nounwind" [mmult_accel.cpp:21]   --->   Operation 767 'specregionend' 'empty_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 768 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 768 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 769 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:24]   --->   Operation 769 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [298]  (1.77 ns)

 <State 2>: 6.12ns
The critical path consists of the following:
	'phi' operation ('ia', mmult_accel.cpp:19) with incoming values : ('tmp_mid2_v', mmult_accel.cpp:19) [299]  (0 ns)
	'add' operation ('ia', mmult_accel.cpp:13) [306]  (1.87 ns)
	'select' operation ('tmp_mid2_v', mmult_accel.cpp:19) [310]  (0.993 ns)
	'getelementptr' operation ('a_0_addr', mmult_accel.cpp:19) [322]  (0 ns)
	'load' operation ('a_0_load', mmult_accel.cpp:19) on array 'a_0' [323]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_0_load', mmult_accel.cpp:19) on array 'a_0' [323]  (3.25 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_5', mmult_accel.cpp:19) [326]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2', mmult_accel.cpp:19) [336]  (8.51 ns)

 <State 6>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp6', mmult_accel.cpp:19) [688]  (0 ns)
	'add' operation ('tmp4', mmult_accel.cpp:19) [689]  (4.37 ns)
	'add' operation ('tmp3', mmult_accel.cpp:19) [694]  (4.37 ns)

 <State 7>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp11', mmult_accel.cpp:19) [702]  (0 ns)
	'add' operation ('tmp2', mmult_accel.cpp:19) [703]  (4.37 ns)
	'add' operation ('tmp1', mmult_accel.cpp:19) [721]  (4.37 ns)

 <State 8>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[319] ('tmp', mmult_accel.cpp:20) [313]  (3.36 ns)
	'add' operation of DSP[319] ('tmp_1', mmult_accel.cpp:20) [319]  (3.02 ns)
	'getelementptr' operation ('out_addr', mmult_accel.cpp:20) [321]  (0 ns)
	'store' operation (mmult_accel.cpp:20) of variable 'sum_1_s', mmult_accel.cpp:19 on array 'out_r' [759]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
