#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17dc9e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a4320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17ab6b0 .functor NOT 1, L_0x180bb30, C4<0>, C4<0>, C4<0>;
L_0x180b910 .functor XOR 2, L_0x180b7d0, L_0x180b870, C4<00>, C4<00>;
L_0x180ba20 .functor XOR 2, L_0x180b910, L_0x180b980, C4<00>, C4<00>;
v0x1806cb0_0 .net *"_ivl_10", 1 0, L_0x180b980;  1 drivers
v0x1806db0_0 .net *"_ivl_12", 1 0, L_0x180ba20;  1 drivers
v0x1806e90_0 .net *"_ivl_2", 1 0, L_0x180a300;  1 drivers
v0x1806f50_0 .net *"_ivl_4", 1 0, L_0x180b7d0;  1 drivers
v0x1807030_0 .net *"_ivl_6", 1 0, L_0x180b870;  1 drivers
v0x1807160_0 .net *"_ivl_8", 1 0, L_0x180b910;  1 drivers
v0x1807240_0 .net "a", 0 0, v0x18032c0_0;  1 drivers
v0x18072e0_0 .net "b", 0 0, v0x1803360_0;  1 drivers
v0x1807380_0 .net "c", 0 0, v0x1803400_0;  1 drivers
v0x1807420_0 .var "clk", 0 0;
v0x18074c0_0 .net "d", 0 0, v0x1803540_0;  1 drivers
v0x1807560_0 .net "out_pos_dut", 0 0, L_0x180b600;  1 drivers
v0x1807600_0 .net "out_pos_ref", 0 0, L_0x1808b30;  1 drivers
v0x18076a0_0 .net "out_sop_dut", 0 0, L_0x180b4a0;  1 drivers
v0x1807740_0 .net "out_sop_ref", 0 0, L_0x17ddef0;  1 drivers
v0x18077e0_0 .var/2u "stats1", 223 0;
v0x1807880_0 .var/2u "strobe", 0 0;
v0x1807920_0 .net "tb_match", 0 0, L_0x180bb30;  1 drivers
v0x18079f0_0 .net "tb_mismatch", 0 0, L_0x17ab6b0;  1 drivers
v0x1807a90_0 .net "wavedrom_enable", 0 0, v0x1803810_0;  1 drivers
v0x1807b60_0 .net "wavedrom_title", 511 0, v0x18038b0_0;  1 drivers
L_0x180a300 .concat [ 1 1 0 0], L_0x1808b30, L_0x17ddef0;
L_0x180b7d0 .concat [ 1 1 0 0], L_0x1808b30, L_0x17ddef0;
L_0x180b870 .concat [ 1 1 0 0], L_0x180b600, L_0x180b4a0;
L_0x180b980 .concat [ 1 1 0 0], L_0x1808b30, L_0x17ddef0;
L_0x180bb30 .cmp/eeq 2, L_0x180a300, L_0x180ba20;
S_0x17a83e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17a4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17aba90 .functor AND 1, v0x1803400_0, v0x1803540_0, C4<1>, C4<1>;
L_0x17abe70 .functor NOT 1, v0x18032c0_0, C4<0>, C4<0>, C4<0>;
L_0x17ac250 .functor NOT 1, v0x1803360_0, C4<0>, C4<0>, C4<0>;
L_0x17ac4d0 .functor AND 1, L_0x17abe70, L_0x17ac250, C4<1>, C4<1>;
L_0x17c40d0 .functor AND 1, L_0x17ac4d0, v0x1803400_0, C4<1>, C4<1>;
L_0x17ddef0 .functor OR 1, L_0x17aba90, L_0x17c40d0, C4<0>, C4<0>;
L_0x1807fb0 .functor NOT 1, v0x1803360_0, C4<0>, C4<0>, C4<0>;
L_0x1808020 .functor OR 1, L_0x1807fb0, v0x1803540_0, C4<0>, C4<0>;
L_0x1808130 .functor AND 1, v0x1803400_0, L_0x1808020, C4<1>, C4<1>;
L_0x18081f0 .functor NOT 1, v0x18032c0_0, C4<0>, C4<0>, C4<0>;
L_0x18082c0 .functor OR 1, L_0x18081f0, v0x1803360_0, C4<0>, C4<0>;
L_0x1808330 .functor AND 1, L_0x1808130, L_0x18082c0, C4<1>, C4<1>;
L_0x18084b0 .functor NOT 1, v0x1803360_0, C4<0>, C4<0>, C4<0>;
L_0x1808520 .functor OR 1, L_0x18084b0, v0x1803540_0, C4<0>, C4<0>;
L_0x1808440 .functor AND 1, v0x1803400_0, L_0x1808520, C4<1>, C4<1>;
L_0x18086b0 .functor NOT 1, v0x18032c0_0, C4<0>, C4<0>, C4<0>;
L_0x18087b0 .functor OR 1, L_0x18086b0, v0x1803540_0, C4<0>, C4<0>;
L_0x1808870 .functor AND 1, L_0x1808440, L_0x18087b0, C4<1>, C4<1>;
L_0x1808a20 .functor XNOR 1, L_0x1808330, L_0x1808870, C4<0>, C4<0>;
v0x17aafe0_0 .net *"_ivl_0", 0 0, L_0x17aba90;  1 drivers
v0x17ab3e0_0 .net *"_ivl_12", 0 0, L_0x1807fb0;  1 drivers
v0x17ab7c0_0 .net *"_ivl_14", 0 0, L_0x1808020;  1 drivers
v0x17abba0_0 .net *"_ivl_16", 0 0, L_0x1808130;  1 drivers
v0x17abf80_0 .net *"_ivl_18", 0 0, L_0x18081f0;  1 drivers
v0x17ac360_0 .net *"_ivl_2", 0 0, L_0x17abe70;  1 drivers
v0x17ac5e0_0 .net *"_ivl_20", 0 0, L_0x18082c0;  1 drivers
v0x1801830_0 .net *"_ivl_24", 0 0, L_0x18084b0;  1 drivers
v0x1801910_0 .net *"_ivl_26", 0 0, L_0x1808520;  1 drivers
v0x18019f0_0 .net *"_ivl_28", 0 0, L_0x1808440;  1 drivers
v0x1801ad0_0 .net *"_ivl_30", 0 0, L_0x18086b0;  1 drivers
v0x1801bb0_0 .net *"_ivl_32", 0 0, L_0x18087b0;  1 drivers
v0x1801c90_0 .net *"_ivl_36", 0 0, L_0x1808a20;  1 drivers
L_0x7fa3c3973018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1801d50_0 .net *"_ivl_38", 0 0, L_0x7fa3c3973018;  1 drivers
v0x1801e30_0 .net *"_ivl_4", 0 0, L_0x17ac250;  1 drivers
v0x1801f10_0 .net *"_ivl_6", 0 0, L_0x17ac4d0;  1 drivers
v0x1801ff0_0 .net *"_ivl_8", 0 0, L_0x17c40d0;  1 drivers
v0x18020d0_0 .net "a", 0 0, v0x18032c0_0;  alias, 1 drivers
v0x1802190_0 .net "b", 0 0, v0x1803360_0;  alias, 1 drivers
v0x1802250_0 .net "c", 0 0, v0x1803400_0;  alias, 1 drivers
v0x1802310_0 .net "d", 0 0, v0x1803540_0;  alias, 1 drivers
v0x18023d0_0 .net "out_pos", 0 0, L_0x1808b30;  alias, 1 drivers
v0x1802490_0 .net "out_sop", 0 0, L_0x17ddef0;  alias, 1 drivers
v0x1802550_0 .net "pos0", 0 0, L_0x1808330;  1 drivers
v0x1802610_0 .net "pos1", 0 0, L_0x1808870;  1 drivers
L_0x1808b30 .functor MUXZ 1, L_0x7fa3c3973018, L_0x1808330, L_0x1808a20, C4<>;
S_0x1802790 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17a4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18032c0_0 .var "a", 0 0;
v0x1803360_0 .var "b", 0 0;
v0x1803400_0 .var "c", 0 0;
v0x18034a0_0 .net "clk", 0 0, v0x1807420_0;  1 drivers
v0x1803540_0 .var "d", 0 0;
v0x1803630_0 .var/2u "fail", 0 0;
v0x18036d0_0 .var/2u "fail1", 0 0;
v0x1803770_0 .net "tb_match", 0 0, L_0x180bb30;  alias, 1 drivers
v0x1803810_0 .var "wavedrom_enable", 0 0;
v0x18038b0_0 .var "wavedrom_title", 511 0;
E_0x17b7ce0/0 .event negedge, v0x18034a0_0;
E_0x17b7ce0/1 .event posedge, v0x18034a0_0;
E_0x17b7ce0 .event/or E_0x17b7ce0/0, E_0x17b7ce0/1;
S_0x1802ac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1802790;
 .timescale -12 -12;
v0x1802d00_0 .var/2s "i", 31 0;
E_0x17b7b80 .event posedge, v0x18034a0_0;
S_0x1802e00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1802790;
 .timescale -12 -12;
v0x1803000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18030e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1802790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1803a90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17a4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x7fa3c3973060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1808ce0 .functor XNOR 1, v0x18032c0_0, L_0x7fa3c3973060, C4<0>, C4<0>;
L_0x7fa3c39730a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1808da0 .functor XNOR 1, v0x1803360_0, L_0x7fa3c39730a8, C4<0>, C4<0>;
L_0x1808f70 .functor AND 1, L_0x1808ce0, L_0x1808da0, C4<1>, C4<1>;
L_0x7fa3c39730f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1809080 .functor XNOR 1, v0x1803400_0, L_0x7fa3c39730f0, C4<0>, C4<0>;
L_0x1809280 .functor AND 1, L_0x1808f70, L_0x1809080, C4<1>, C4<1>;
L_0x7fa3c3973138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x18093e0 .functor XNOR 1, v0x1803540_0, L_0x7fa3c3973138, C4<0>, C4<0>;
L_0x18095f0 .functor AND 1, L_0x1809280, L_0x18093e0, C4<1>, C4<1>;
L_0x7fa3c3973180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1809700 .functor XNOR 1, v0x18032c0_0, L_0x7fa3c3973180, C4<0>, C4<0>;
L_0x7fa3c39731c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1809920 .functor XNOR 1, v0x1803360_0, L_0x7fa3c39731c8, C4<0>, C4<0>;
L_0x18099e0 .functor AND 1, L_0x1809700, L_0x1809920, C4<1>, C4<1>;
L_0x7fa3c3973210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1809b50 .functor XNOR 1, v0x1803400_0, L_0x7fa3c3973210, C4<0>, C4<0>;
L_0x1809bc0 .functor AND 1, L_0x18099e0, L_0x1809b50, C4<1>, C4<1>;
L_0x7fa3c3973258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1809d40 .functor XNOR 1, v0x1803540_0, L_0x7fa3c3973258, C4<0>, C4<0>;
L_0x1809db0 .functor AND 1, L_0x1809bc0, L_0x1809d40, C4<1>, C4<1>;
L_0x1809cd0 .functor OR 1, L_0x18095f0, L_0x1809db0, C4<0>, C4<0>;
L_0x7fa3c39732a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1809fe0 .functor XNOR 1, v0x18032c0_0, L_0x7fa3c39732a0, C4<0>, C4<0>;
L_0x7fa3c39732e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x180a130 .functor XNOR 1, v0x1803360_0, L_0x7fa3c39732e8, C4<0>, C4<0>;
L_0x180a1f0 .functor AND 1, L_0x1809fe0, L_0x180a130, C4<1>, C4<1>;
L_0x7fa3c3973330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x180a3a0 .functor XNOR 1, v0x1803400_0, L_0x7fa3c3973330, C4<0>, C4<0>;
L_0x180a460 .functor AND 1, L_0x180a1f0, L_0x180a3a0, C4<1>, C4<1>;
L_0x7fa3c3973378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x180a620 .functor XNOR 1, v0x1803540_0, L_0x7fa3c3973378, C4<0>, C4<0>;
L_0x180a6e0 .functor AND 1, L_0x180a460, L_0x180a620, C4<1>, C4<1>;
L_0x180a8b0 .functor OR 1, L_0x1809cd0, L_0x180a6e0, C4<0>, C4<0>;
L_0x7fa3c39733c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x180a9c0 .functor XNOR 1, v0x18032c0_0, L_0x7fa3c39733c0, C4<0>, C4<0>;
L_0x7fa3c3973408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x180ab50 .functor XNOR 1, v0x1803360_0, L_0x7fa3c3973408, C4<0>, C4<0>;
L_0x180ac10 .functor AND 1, L_0x180a9c0, L_0x180ab50, C4<1>, C4<1>;
L_0x7fa3c3973450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x180ae00 .functor XNOR 1, v0x1803400_0, L_0x7fa3c3973450, C4<0>, C4<0>;
L_0x180aec0 .functor AND 1, L_0x180ac10, L_0x180ae00, C4<1>, C4<1>;
L_0x7fa3c3973498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x180b1d0 .functor XNOR 1, v0x1803540_0, L_0x7fa3c3973498, C4<0>, C4<0>;
L_0x180b290 .functor AND 1, L_0x180aec0, L_0x180b1d0, C4<1>, C4<1>;
L_0x180b4a0 .functor OR 1, L_0x180a8b0, L_0x180b290, C4<0>, C4<0>;
L_0x180b600 .functor AND 1, L_0x180a8b0, L_0x180b290, C4<1>, C4<1>;
v0x1803c50_0 .net/2u *"_ivl_0", 0 0, L_0x7fa3c3973060;  1 drivers
v0x1803d30_0 .net/2u *"_ivl_10", 0 0, L_0x7fa3c39730f0;  1 drivers
v0x1803e10_0 .net *"_ivl_12", 0 0, L_0x1809080;  1 drivers
v0x1803ee0_0 .net *"_ivl_15", 0 0, L_0x1809280;  1 drivers
v0x1803fa0_0 .net/2u *"_ivl_16", 0 0, L_0x7fa3c3973138;  1 drivers
v0x18040d0_0 .net *"_ivl_18", 0 0, L_0x18093e0;  1 drivers
v0x1804190_0 .net *"_ivl_2", 0 0, L_0x1808ce0;  1 drivers
v0x1804250_0 .net *"_ivl_21", 0 0, L_0x18095f0;  1 drivers
v0x1804310_0 .net/2u *"_ivl_22", 0 0, L_0x7fa3c3973180;  1 drivers
v0x1804480_0 .net *"_ivl_24", 0 0, L_0x1809700;  1 drivers
v0x1804540_0 .net/2u *"_ivl_26", 0 0, L_0x7fa3c39731c8;  1 drivers
v0x1804620_0 .net *"_ivl_28", 0 0, L_0x1809920;  1 drivers
v0x18046e0_0 .net *"_ivl_31", 0 0, L_0x18099e0;  1 drivers
v0x18047a0_0 .net/2u *"_ivl_32", 0 0, L_0x7fa3c3973210;  1 drivers
v0x1804880_0 .net *"_ivl_34", 0 0, L_0x1809b50;  1 drivers
v0x1804940_0 .net *"_ivl_37", 0 0, L_0x1809bc0;  1 drivers
v0x1804a00_0 .net/2u *"_ivl_38", 0 0, L_0x7fa3c3973258;  1 drivers
v0x1804bf0_0 .net/2u *"_ivl_4", 0 0, L_0x7fa3c39730a8;  1 drivers
v0x1804cd0_0 .net *"_ivl_40", 0 0, L_0x1809d40;  1 drivers
v0x1804d90_0 .net *"_ivl_43", 0 0, L_0x1809db0;  1 drivers
v0x1804e50_0 .net *"_ivl_45", 0 0, L_0x1809cd0;  1 drivers
v0x1804f10_0 .net/2u *"_ivl_46", 0 0, L_0x7fa3c39732a0;  1 drivers
v0x1804ff0_0 .net *"_ivl_48", 0 0, L_0x1809fe0;  1 drivers
v0x18050b0_0 .net/2u *"_ivl_50", 0 0, L_0x7fa3c39732e8;  1 drivers
v0x1805190_0 .net *"_ivl_52", 0 0, L_0x180a130;  1 drivers
v0x1805250_0 .net *"_ivl_55", 0 0, L_0x180a1f0;  1 drivers
v0x1805310_0 .net/2u *"_ivl_56", 0 0, L_0x7fa3c3973330;  1 drivers
v0x18053f0_0 .net *"_ivl_58", 0 0, L_0x180a3a0;  1 drivers
v0x18054b0_0 .net *"_ivl_6", 0 0, L_0x1808da0;  1 drivers
v0x1805570_0 .net *"_ivl_61", 0 0, L_0x180a460;  1 drivers
v0x1805630_0 .net/2u *"_ivl_62", 0 0, L_0x7fa3c3973378;  1 drivers
v0x1805710_0 .net *"_ivl_64", 0 0, L_0x180a620;  1 drivers
v0x18057d0_0 .net *"_ivl_67", 0 0, L_0x180a6e0;  1 drivers
v0x1805aa0_0 .net/2u *"_ivl_70", 0 0, L_0x7fa3c39733c0;  1 drivers
v0x1805b80_0 .net *"_ivl_72", 0 0, L_0x180a9c0;  1 drivers
v0x1805c40_0 .net/2u *"_ivl_74", 0 0, L_0x7fa3c3973408;  1 drivers
v0x1805d20_0 .net *"_ivl_76", 0 0, L_0x180ab50;  1 drivers
v0x1805de0_0 .net *"_ivl_79", 0 0, L_0x180ac10;  1 drivers
v0x1805ea0_0 .net/2u *"_ivl_80", 0 0, L_0x7fa3c3973450;  1 drivers
v0x1805f80_0 .net *"_ivl_82", 0 0, L_0x180ae00;  1 drivers
v0x1806040_0 .net *"_ivl_85", 0 0, L_0x180aec0;  1 drivers
v0x1806100_0 .net/2u *"_ivl_86", 0 0, L_0x7fa3c3973498;  1 drivers
v0x18061e0_0 .net *"_ivl_88", 0 0, L_0x180b1d0;  1 drivers
v0x18062a0_0 .net *"_ivl_9", 0 0, L_0x1808f70;  1 drivers
v0x1806360_0 .net "a", 0 0, v0x18032c0_0;  alias, 1 drivers
v0x1806400_0 .net "b", 0 0, v0x1803360_0;  alias, 1 drivers
v0x18064f0_0 .net "c", 0 0, v0x1803400_0;  alias, 1 drivers
v0x18065e0_0 .net "condition1", 0 0, L_0x180a8b0;  1 drivers
v0x18066a0_0 .net "condition2", 0 0, L_0x180b290;  1 drivers
v0x1806760_0 .net "d", 0 0, v0x1803540_0;  alias, 1 drivers
v0x1806850_0 .net "out_pos", 0 0, L_0x180b600;  alias, 1 drivers
v0x1806910_0 .net "out_sop", 0 0, L_0x180b4a0;  alias, 1 drivers
S_0x1806a90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17a4320;
 .timescale -12 -12;
E_0x17a09f0 .event anyedge, v0x1807880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1807880_0;
    %nor/r;
    %assign/vec4 v0x1807880_0, 0;
    %wait E_0x17a09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1802790;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1803630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18036d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1802790;
T_4 ;
    %wait E_0x17b7ce0;
    %load/vec4 v0x1803770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1803630_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1802790;
T_5 ;
    %wait E_0x17b7b80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %wait E_0x17b7b80;
    %load/vec4 v0x1803630_0;
    %store/vec4 v0x18036d0_0, 0, 1;
    %fork t_1, S_0x1802ac0;
    %jmp t_0;
    .scope S_0x1802ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1802d00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1802d00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17b7b80;
    %load/vec4 v0x1802d00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1802d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1802d00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1802790;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b7ce0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1803540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1803360_0, 0;
    %assign/vec4 v0x18032c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1803630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18036d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17a4320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1807420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1807880_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17a4320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1807420_0;
    %inv;
    %store/vec4 v0x1807420_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17a4320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18034a0_0, v0x18079f0_0, v0x1807240_0, v0x18072e0_0, v0x1807380_0, v0x18074c0_0, v0x1807740_0, v0x18076a0_0, v0x1807600_0, v0x1807560_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17a4320;
T_9 ;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17a4320;
T_10 ;
    %wait E_0x17b7ce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18077e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18077e0_0, 4, 32;
    %load/vec4 v0x1807920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18077e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18077e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18077e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1807740_0;
    %load/vec4 v0x1807740_0;
    %load/vec4 v0x18076a0_0;
    %xor;
    %load/vec4 v0x1807740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18077e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18077e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1807600_0;
    %load/vec4 v0x1807600_0;
    %load/vec4 v0x1807560_0;
    %xor;
    %load/vec4 v0x1807600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18077e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18077e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18077e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response7/top_module.sv";
