* PSpice Model Editor - Version 16.2.0
*$
* TPS61251
*****************************************************************************
* (C) Copyright 2014 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS61251
* Date: 02JUN2014 
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM Users Guide: SLVU409–October 2010
* Datasheet: SLVSAF7 –SEPTEMBER 2010
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
.SUBCKT TPS61251_TRANS EN FB PG SW VIN ILIM VOUT GND PARAMS: SS=0
X_U64         N16750214 EN_CTL N16753858 GATE_P_1 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_C7         0 EN_CTL1  1.855n  
E_ABM20         N175303351 0 VALUE { IF(V(VOUT)<2.3, 1, 0)    }
X_U59         N17231020 N17230960 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM16         N172305441 0 VALUE { IF(V(PFM_INV)<0.5,
+  (V(N17230520)/V(N17230525))+1u, 0)    }
E_ABM8         N16744128 0 VALUE { IF(V(FB)>1.2071, 1, 0)    }
G_ABMI6         VIN_OV_TH 0 VALUE { IF(V(VIN_OV_CTL)>0.5, 1u, 0)    }
C_C24         0 N17530998  1n  
X_U29         VIN_OV_CTL VIN_OV_TH_INV INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_E2         N17202314 N17202317 VALUE { IF(V(N17202317, 0)<1, 0.01, -1) }
X_U30         EN EN_TH N00190 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U17         N17662941 N17574801 VOUT_VIN_110MV N17578579 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R25         N172305441 N17230534  1  
X_U67         N16793488 VOUT_OV_TH_INV PFM_SNOOZE N17332991 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R10         N17202349 ILIM  1m TC=0,0 
X_U63         N16744128 COMP_PFM PRE_PHASE_CTLB N16731159 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U18         N16807956 N16731271 N17051248 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C18         0 UVLO_CTL  1n  
V_V3         N16810055 0 1.14
G_ABMI1         EN_TH 0 VALUE { IF(V(EN_CTL1)>0.5, 1u, 0)    }
X_U62         N17332991 100_DUTY_CYCLE_INV N16872975 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U24         PRETOBOOSTCTL N16933434 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_ERROR_AMPLIFIER_ABMII2         COMP 0 VALUE {
+  IF(V(ERROR_AMPLIFIER_COMP_AMP)<0.5, 1u, 0)    }
R_ERROR_AMPLIFIER_R22         SWITCH ERROR_AMPLIFIER_PG_DELAY  7  
E_ERROR_AMPLIFIER_ABM13         ERROR_AMPLIFIER_ILIM1 0 VALUE {
+  IF(V(ILIM_TH)>151u, 10u, IF(V(ILIM_TH)<0, 150u, V(ILIM_TH)))    }
R_ERROR_AMPLIFIER_R20         ERROR_AMPLIFIER_N53288 ERROR_AMPLIFIER_VREF_HYS 
+  10k  
C_ERROR_AMPLIFIER_C5         COMP 0  4p  TC=0,0 
E_ERROR_AMPLIFIER_ABM14         ERROR_AMPLIFIER_N82776 0 VALUE {
+  (V(VREF)-V(FB))    }
R_ERROR_AMPLIFIER_R6         ERROR_AMPLIFIER_N16781796 0  85.6e9 TC=0,0 
R_ERROR_AMPLIFIER_R5         ERROR_AMPLIFIER_N16782074
+  ERROR_AMPLIFIER_N16781796  85.6e9 TC=0,0 
V_ERROR_AMPLIFIER_V7         ERROR_AMPLIFIER_N68681 0 6.36m
X_ERROR_AMPLIFIER_U7         ERROR_AMPLIFIER_N16782002 COMP d_d PARAMS:
X_ERROR_AMPLIFIER_U10         COMP ERROR_AMPLIFIER_N16781923 d_d PARAMS:
G_ERROR_AMPLIFIER_ABMI4         ERROR_AMPLIFIER_VREF_HYS 0 VALUE {
+  IF(V(ERROR_AMPLIFIER_COMP_AMP)>0.5, 1u, 0)    }
V_ERROR_AMPLIFIER_V5         ERROR_AMPLIFIER_N16782074 0 1
R_ERROR_AMPLIFIER_R4         ERROR_AMPLIFIER_N80009 ERROR_AMPLIFIER_N48584 
+  100k TC=0,0 
X_ERROR_AMPLIFIER_U9         ERROR_AMPLIFIER_N05241 SW d_d PARAMS:
R_ERROR_AMPLIFIER_R7         ERROR_AMPLIFIER_N16781796 COMP  20k TC=0,0 
V_ERROR_AMPLIFIER_V9         ERROR_AMPLIFIER_N88073 0 10m
X_ERROR_AMPLIFIER_S3    SWITCH 0 SW ERROR_AMPLIFIER_N05241
+  TPS61251_ERROR_AMPLIFIER_ERROR_AMPLIFIER_S3 
X_ERROR_AMPLIFIER_U11         ERROR_AMPLIFIER_N80009 ERROR_AMPLIFIER_N80141 d_d
+  PARAMS:
G_ERROR_AMPLIFIER_ABMII1         ERROR_AMPLIFIER_N05241 0 VALUE {
+  0.975*V(ILIM_TH)    }
E_ERROR_AMPLIFIER_ABM6         ERROR_AMPLIFIER_N003771 0 VALUE { IF(V(PFM_DEL)
+  > 0.5 | V(PRE_PHASE_CTL)>0.5, 28.6m, 28.6m)    }
X_ERROR_AMPLIFIER_U13         VREF FB ERROR_AMPLIFIER_N88073
+  ERROR_AMPLIFIER_COMP_AMP COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_ERROR_AMPLIFIER_R8         ERROR_AMPLIFIER_N003771 ERROR_AMPLIFIER_N16782002 
+  1  
X_ERROR_AMPLIFIER_S2    SWITCH 0 ERROR_AMPLIFIER_N05241 ERROR_AMPLIFIER_N80009
+  TPS61251_ERROR_AMPLIFIER_ERROR_AMPLIFIER_S2 
R_ERROR_AMPLIFIER_R19         ERROR_AMPLIFIER_N82425 ERROR_AMPLIFIER_N53168  10
+   
X_ERROR_AMPLIFIER_U8         ERROR_AMPLIFIER_N68681 ERROR_AMPLIFIER_N05241 d_d
+  PARAMS:
X_ERROR_AMPLIFIER_U12         ERROR_AMPLIFIER_N53168 ERROR_AMPLIFIER_N82425 d_d
+  PARAMS:
C_ERROR_AMPLIFIER_C14         0 ERROR_AMPLIFIER_N16781923  1n  
R_ERROR_AMPLIFIER_R11         ERROR_AMPLIFIER_N16781937
+  ERROR_AMPLIFIER_N16781923  1  
V_ERROR_AMPLIFIER_V8         ERROR_AMPLIFIER_N80141 0 10
R_ERROR_AMPLIFIER_R21         ERROR_AMPLIFIER_N82776 ERROR_AMPLIFIER_N53160  1 
+  
E_ERROR_AMPLIFIER_ABM12         ERROR_AMPLIFIER_N82425 0 VALUE {
+  IF(V(ERROR_AMPLIFIER_N53160)>0, 1, 0)    }
C_ERROR_AMPLIFIER_C3         ERROR_AMPLIFIER_N48584 VOUT  20p  TC=0,0 
R_ERROR_AMPLIFIER_R9         COMP 0  100e9 TC=0,0 
C_ERROR_AMPLIFIER_C13         0 ERROR_AMPLIFIER_N16782002  1n  
E_ERROR_AMPLIFIER_ABM9         ERROR_AMPLIFIER_N16781937 0 VALUE {
+  IF(V(PRE_PHASE_CTL) < 0.5, V(ILIM_TH)*11000*0.472, 17m)    }
C_ERROR_AMPLIFIER_C17         0 ERROR_AMPLIFIER_N53168  10n  
C_ERROR_AMPLIFIER_C18         0 ERROR_AMPLIFIER_N53160  3n  
G_ERROR_AMPLIFIER_ABM2I1         ERROR_AMPLIFIER_N16782074
+  ERROR_AMPLIFIER_N16781796 VALUE { IF(V(ERROR_AMPLIFIER_COMP_AMP)>0.5,
+  LIMIT((V(VOUT)-V(ERROR_AMPLIFIER_N48584))*10.2u, -10u, 10u), 0)    }
V_ERROR_AMPLIFIER_V6         ERROR_AMPLIFIER_N53288 0 10m
C_ERROR_AMPLIFIER_C19         0 ERROR_AMPLIFIER_PG_DELAY  1n  
C_ERROR_AMPLIFIER_C4         COMP 0  20p  TC=0,0 
R_R21         N17078242 UVLO_CTL  1  
E_ABM2         N17176603 0 VALUE { IF(V(EN_CTL)>0.5, 1.2, 0)    }
C_C21         0 N17230534  1n  
R_R6         N00190 EN_CTL1  100k  
R_R14         N16810055 PGD_TH  50k  
E_ABM6         N17532487 0 VALUE { V(N17554202)    }
C_C6         N17607122 0  1n IC=0 
X_U35         GATE_P 100_DUTY_CYCLE N17333033 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C19         0 VREF  1n  
X_S2    N17546334 0 PG 0 TPS61251_S2 
X_U53         N17439073 EN_CTL N16967203 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_ABMI2         PGD_TH 0 VALUE { IF(V(PGD_CTL)>0.5, 1u, 0)    }
X_U1_U2         U1_N06870 U1_N16811876 U1_TON_RST_MIN COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U1_C8         0 U1_IN  3n  
D_U1_D1         0 U1_N16811876 D_D1 
R_U1_R8         U1_N16811952 U1_IN  1  
E_U1_ABM1         U1_N16811946 0 VALUE { IF(V(U1_N16785667)>0.5,  
+ V(ISENSE), 10)   }
R_U1_R5         VIN U1_N06870  1k  
R_U1_R6         U1_N16811985 U1_ISENSE_FILT  2k  
D_U1_D2         U1_N16811898 U1_N16811896 D_D1 
C_U1_C4         0 U1_N16811947  1n  
R_U1_R3         U1_N16811946 U1_N16811947  1  
V_U1_V3         U1_N16811903 0 1
X_U1_U19         U1_N16785365 U1_TON_RST N16750394 N16750214
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM3         U1_N24437 0 VALUE { (1.07022*V(VOUT)-0.18511)    }
R_U1_R7         GATE_P U1_N16788162  25  
C_U1_C7         0 U1_N16788162  1n  
G_U1_ABMII1         U1_N16811896 U1_N16811898 VALUE { (V(N16750394) *66.67m)   
+  }
C_U1_C5         0 U1_N16811930  1n  
X_U1_F1    U1_N16811960 U1_N16811870 U1_N16811876 0 Ton_Timer_U1_F1 
V_U1_V2         U1_N16811896 0 2
X_U1_U21         U1_IN GATE_P U1_N16785365 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S2    U1_PRE_CHG_DIS 0 U1_N16811898 0 Ton_Timer_U1_S2 
X_U1_U4         U1_N16811898 U1_N16811903 U1_N16811912 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U12         U1_N16788162 U1_N16785667 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R4         U1_N16811964 U1_N16811930  1  
R_U1_R1         0 U1_N16811870  504.1k  
C_U1_C1         U1_N16811876 U1_N24437  1.13p  
X_U1_S1    U1_PRE_CHG_DIS 0 U1_N24437 U1_N16811876 Ton_Timer_U1_S1 
E_U1_ABM2         U1_N16811964 0 VALUE { (V(COMP))*2.11    }
V_U1_V4         VOUT U1_N16811960 0.5
X_U1_U3         U1_N16811930 U1_N16811947 U1_N16811952 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U1_GAIN2         U1_N16811985 0 VALUE {1 * V(ISENSE)}
X_U1_U64         U1_N16811912 U1_TON_RST_MIN EN_CTL U1_TON_RST AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_C2         0 U1_N16811898  1n  
X_U1_U5         U1_N16788162 GATE_P d_d PARAMS:
X_U1_U18         0 N16750214 U1_PRE_CHG_DIS OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_C6         0 U1_ISENSE_FILT  1n  
R_R15         VOUT_VIN_110MV N17607122  576  
X_U38         N17529251 N17530998 N17554202 N17533558 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3         EN_CTL1 N00190 d_d PARAMS:
R_R23         N17176603 VREF  1  
R_R19         N170250391 VOUT_OV_CTL  1  
X_U12         N17321456 N17321458 d_d PARAMS:
D_D4         N17230525 N17230847 D_D1 
C_C8         0 N17230609  1n  
X_U33         PFM_INV_DEL PFM_DEL INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V5         N16972524 0 0.05
V_V2         N17202311 0 1
V_V4         N16731115 0 60m
E_ABM12         N170250391 0 VALUE { IF(V(0)>V(VOUT_OV_TH), 1, 0)    }
C_C5         0 N17321456  1.5u  
G_ABMII2         N17230847 N17230525 VALUE { (V(N17230960) *1u)    }
R_R18         N16972524 PRE_TH  50k  
R_R8         PFM_INV N17230609  77  
E_ABM14         ILIM_TH 0 VALUE { IF(V(N17202317)>1.01, 150u,
+  IF(V(N17202317)<20m, 10u, V(N17202340)))    }
R_R13         N17532487 N17546334  71k  
C_C22         N17439073 0  1n IC={SS*1} 
R_R26         N17321458 N17321456  1.428  
C_C17         0 VOUT_OV_CTL  1n  
V_V10         N17230847 0 20
R_R17         0 GND  1m  
X_U39         N17693550 100_DUTY_CYCLE N17244386 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U70         N17603205 N17607122 PWM_TO_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_D2         N17230520 N17230600 D_D1 
C_C3         0 N16731271  1n  
V_V6         N17025091 0 6.5
E_ABM4         PGD_CTL 0 VALUE { IF(V(FB)>V(PGD_TH), 1, 0)    }
C_C4         0 N17230525  1n  
C_C12         0 N17546334  1n  
G_ABMI3         PRE_TH 0 VALUE { IF(V(PRE_PHASE_CTLB)>0.5, -1.2u, 0)    }
E_ABM13         N17055004 0 VALUE { IF(V(VIN)>V(VOUT), 1,  0)    }
X_U22         PRE_PHASE_CTL N16753858 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_ABMII1         N17230600 N17230520 VALUE { (V(PFM_INV_DEL) *1u)    }
X_U8         0 PG d_d PARAMS:
E_ABM21         N17660228 0 VALUE { {SS*5}    }
R_R20         N17025091 VOUT_OV_TH  100k  
X_S5    N17230755 0 N17230525 0 TPS61251_S5 
V_V8         N17230600 0 20
X_U61         N17321431 N17321456 N17321542 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U16         N16967203 PRETOBOOSTCTL PRE_PHASE_CTL PRE_PHASE_CTLB
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_C2         0 N17230520  1n  
X_U66         GATE_P_1 VOUT_OV_TH_INV PFM_SNOOZE GATE_P AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U69         EN_CTL1 UVLO_CTL VIN_OV_TH_INV EN_CTL AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36         N17321542 N17321442 100_DUTY_CYCLE 100_DUTY_CYCLE_INV
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_ABMI4         VOUT_OV_TH 0 VALUE { IF(V(VOUT_OV_CTL)>0.5, 1u, 0)    }
X_U15         N16731159 N17051248 PFM PFM_INV SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_GAIN1         N16731109 0 VALUE {2.11 * V(COMP)}
X_S4    N17230755 0 N17230520 0 TPS61251_S4 
X_U20         N17051248 N17055004 N17056732 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM17         N17321458 0 VALUE { V(GATE_P_1)    }
R_R12         N16731279 N16731271  576  
X_U50         PRE_PHASE_CTL N17600862 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U31         VOUT N16714684 PRETOBOOSTCTL COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U37         PRE_PHASE_CTL N16731271 N17321442 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U58         PRE_PHASE_CTL N17600862 N17603205 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_R27         N175170241 VIN_OV_CTL  1  
X_U19         PRE_PHASE_CTL N17660228 N17662941 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U23         COMP_PFM N16807956 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V7         N17082533 0 2.1
V_V1         N00547 0 1
R_R16         N175285951 N17529251  1  
C_U2_C14         U2_N16848300 0  165p IC=5 TC=0,0 
V_U2_V13         U2_MAX_1 U2_MAX 0.6
C_U2_C13         U2_N16848085 0  60p IC=5 TC=0,0 
G_U2_ABM2I1         U2_N16848079 U2_N21174 VALUE { {LIMIT((V(U2_N16848144) -
+  V(U2_N16848188))*28u, -50u,50u)}    }
X_U2_U15         U2_N16834706 U2_N16834729 SWITCH AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U2_D1         0 SW D_D1 
D_U2_D4         U2_N16738835 U2_MAX_1 D_D1 
E_U2_ABM6         U2_N16901381 0 VALUE { IF(V(PWM_TO_PRE)>0.5, 2, 10)    }
X_U2_U17         N17333033 U2_GATE_N_N U2_N16834706 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_R15         U2_N21174 U2_N16848085  10k TC=0,0 
X_U2_U9         U2_N16848085 U2_N16901381 d_d PARAMS:
R_U2_R5         U2_N16932783 U2_N16928854  1  
R_U2_R11         U2_N16848144 0  20k TC=0,0 
E_U2_ABM5         U2_N16932783 0 VALUE { IF(V(N16764037)>0.5,  
+ 5,V(U2_GATE_P_N_INT) )   }
R_U2_R12         U2_N16848188 0  20k TC=0,0 
G_U2_ABMI1         0 U2_N16848188 VALUE { IF(V(N16764037)>0.5,
+  LIMIT(V(ILIM_TH)*9000, 1.5, 0.09), 0)    }
X_U2_S2    U2_N16928854 0 U2_N16738835 VOUT Driver_U2_S2 
G_U2_ABMI2         0 U2_N16848144 VALUE { IF(V(N16764037)>0.5, V(ISENSE), 1)   
+  }
M_U2_M1         U2_N16887928 U2_N21174 U2_N20805 U2_N20805 PMOS_SIMPLE  
+ L=165u  
+ W=28590000u         
X_U2_U8         N17333033 U2_GATE_P_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U12         U2_N16831205 U2_N16833443 U2_GATE_N_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U3         SWITCH U2_GATE_P_N_INT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U16         N16872975 U2_GATE_N_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S1    U2_GATE_N_INT 0 SW 0 Driver_U2_S1 
V_U2_V2         U2_N16848079 0 5
X_U2_H1    SW U2_N16738835 ISENSE 0 Driver_U2_H1 
X_U2_S4    N16764037 0 U2_N16887928 VOUT Driver_U2_S4 
R_U2_R7         U2_N21174 0  1424meg TC=0,0 
X_U2_U13         U2_N16834706 U2_N16834729 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1n
R_U2_R13         U2_N16848079 U2_N21174  1424meg TC=0,0 
X_U2_U14         N16872975 U2_GATE_P_N U2_N16831205 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U10         U2_N16831205 U2_N16833443 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1.8n
X_U2_U7         U2_N21174 U2_MAX_1 d_d PARAMS:
C_U2_C8         0 U2_N16928854  1n  
R_U2_R14         U2_N21174 U2_N16848300  500k TC=0,0 
X_U2_U6         U2_N16738835 U2_N20805 d_d PARAMS:
E_U2_ABM10         U2_MAX 0 VALUE { max(V(VIN), V(VOUT))    }
X_U13         N16731115 N16731109 COMP_PFM COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
M_M2         N17202311 N17202314 N17202317 N17202317 NMOS_SIMPLE  
+ L=1u  
+ W=150000u         
E_ABM3         N167147441 0 VALUE { V(VIN) -V(PRE_TH)    }
X_U54         PFM_INV N17230609 PFM_INV_DEL AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM15         N172304851 0 VALUE { IF(V(PFM_INV)<0.5,
+  IF((V(N17230520)/V(N17230525))+1u<0.02, 1, 0), 0)    }
E_ABM18         N17321431 0 VALUE { IF((V(VIN)-V(VOUT))>=0, IF(V(FB)>1.2, 1,
+  0), 0)    }
D_D5         0 N17230525 D_D1 
E_ABM5         N175285951 0 VALUE { IF(V(FB)>1.14, 1, 0)    }
E_ABM19         N175170241 0 VALUE { IF(V(VIN)>V(VIN_OV_TH), 1, 0)    }
X_U60         PFM_INV SNOOZE PFM_SNOOZE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R22         N17082533 UVLO_TH  100k  
X_U10         N17439073 N16933434 d_d PARAMS:
X_U28         N17230489 N17244386 SNOOZE_Q SNOOZE SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U25         EN_CTL N17574801 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C23         0 VIN_OV_CTL  5n  
R_R24         N172304851 N17230489  1  
X_U11         N17546334 N17532487 d_d PARAMS:
C_C13         0 N17529251  1n  
G_ABMI5         UVLO_TH 0 VALUE { IF(V(UVLO_CTL)>0.5, 1u, 0)    }
R_R9         N167147441 N16714684  1  
V_V9         N17517076 0 6.5
X_U65         N16750394 EN_CTL N16753858 N16793488 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_S6    VOUT_VIN_110MV 0 N16933434 N17439073 TPS61251_S6 
X_U27         VOUT_OV_CTL VOUT_OV_TH_INV INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U34         SNOOZE_Q N17231020 N17230755 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U49         PFM_INV N17230980 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
C_C20         0 N17230489  1n  
E_ABM9         N17693550 0 VALUE { IF(V(VIN)<V(VOUT), IF(V(FB)<1.188, 1, 0), 0)
+     }
R_R28         N17517076 VIN_OV_TH  100k  
E_ABM7         N16731279 0 VALUE { IF(V(FB)<1.2, 1, 0)    }
C_C10         0 N16714684  1n  
X_H3    N17202317 N17202349 N17202340 0 TPS61251_H3 
X_U32         VIN UVLO_TH N17078242 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U9         N16731271 N16731279 d_d PARAMS:
D_D3         0 N17230520 D_D1 
X_U55         PRE_PHASE_CTL EN_CTL N16764037 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U57         PFM_INV N17230980 N17231020 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R29         N175303351 N17530998  1  
R_R7         N00547 EN_TH  600k  
.ENDS TPS61251_TRANS
*$
.subckt TPS61251_ERROR_AMPLIFIER_ERROR_AMPLIFIER_S3 1 2 3 4  
S_ERROR_AMPLIFIER_S3         3 4 1 2 _ERROR_AMPLIFIER_S3
RS_ERROR_AMPLIFIER_S3         1 2 1G
.MODEL         _ERROR_AMPLIFIER_S3 VSWITCH Roff=1e12 Ron=2k Voff=0.2 Von=0.8
.ends TPS61251_ERROR_AMPLIFIER_ERROR_AMPLIFIER_S3
*$
.subckt TPS61251_ERROR_AMPLIFIER_ERROR_AMPLIFIER_S2 1 2 3 4  
S_ERROR_AMPLIFIER_S2         3 4 1 2 _ERROR_AMPLIFIER_S2
RS_ERROR_AMPLIFIER_S2         1 2 1G
.MODEL         _ERROR_AMPLIFIER_S2 VSWITCH Roff=1e12 Ron=847 Voff=0.49
+  Von=0.51
.ends TPS61251_ERROR_AMPLIFIER_ERROR_AMPLIFIER_S2
*$
.subckt TPS61251_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=800 Ron=100meg Voff=0.2 Von=0.5
.ends TPS61251_S2
*$
.subckt Ton_Timer_U1_F1 1 2 3 4  
F_U1_F1         3 4 VF_U1_F1 2
VF_U1_F1         1 2 0V
.ends Ton_Timer_U1_F1
*$
.subckt Ton_Timer_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U1_S2
*$
.subckt Ton_Timer_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U1_S1
*$
.subckt TPS61251_S5 1 2 3 4  
S_S5         3 4 1 2 _S5
RS_S5         1 2 1G
.MODEL         _S5 VSWITCH Roff=10e9 Ron=1.0 Voff=0.2 Von=0.8
.ends TPS61251_S5
*$
.subckt TPS61251_S4 1 2 3 4  
S_S4         3 4 1 2 _S4
RS_S4         1 2 1G
.MODEL         _S4 VSWITCH Roff=10e9 Ron=1.0 Voff=0.2 Von=0.8
.ends TPS61251_S4
*$
.subckt Driver_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=1e6 Ron=200m Voff=0.8 Von=0.2
.ends Driver_U2_S2
*$
.subckt Driver_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e6 Ron=130m Voff=0.2 Von=0.8
.ends Driver_U2_S1
*$
.subckt Driver_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends Driver_U2_H1
*$
.subckt Driver_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.2 Von=0.8
.ends Driver_U2_S4
*$
.subckt TPS61251_S6 1 2 3 4  
S_S6         3 4 1 2 _S6
RS_S6         1 2 1G
.MODEL         _S6 VSWITCH Roff=1m Ron=7.9k Voff=0.2 Von=0.8
.ends TPS61251_S6
*$
.subckt TPS61251_H3 1 2 3 4  
H_H3         3 4 VH_H3 1
VH_H3         1 2 0V
.ends TPS61251_H3
************************************************************************
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d is=1e-015 n=0.01 tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
*$
.model nmos_simple nmos vto=0 kp=2E-5
*$
.MODEL PMOS_SIMPLE PMOS vto=-1
*$
