#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 27 23:46:32 2019
# Process ID: 10180
# Current directory: C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTInputBitsConverter_0_0_synth_1
# Command line: vivado.exe -log design_1_FFTInputBitsConverter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FFTInputBitsConverter_0_0.tcl
# Log file: C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTInputBitsConverter_0_0_synth_1/design_1_FFTInputBitsConverter_0_0.vds
# Journal file: C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTInputBitsConverter_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FFTInputBitsConverter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Git/DigitalViolin/ZynqBoard/Zynq7020/ip_repo/DSP_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/DigitalViolin/ZynqBoard/Zynq7020/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/DigitalViolin/ZynqBoard/ip_repo/myDSP_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Git/DigitalViolin/ZynqBoard/Zynq7020/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Reiji/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_FFTInputBitsConverter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 371.449 ; gain = 101.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FFTInputBitsConverter_0_0' [c:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_FFTInputBitsConverter_0_0/synth/design_1_FFTInputBitsConverter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FFTInputBitsConverter' [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTInputBitsConverter.v:23]
	Parameter FFT_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FFTInputBitsConverter' (1#1) [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTInputBitsConverter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FFTInputBitsConverter_0_0' (2#1) [c:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_FFTInputBitsConverter_0_0/synth/design_1_FFTInputBitsConverter_0_0.v:58]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[31]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[30]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[29]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[28]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[15]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[14]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[13]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port bram_rddata[12]
WARNING: [Synth 8-3331] design FFTInputBitsConverter has unconnected port m_axis_config_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 427.305 ; gain = 157.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 427.305 ; gain = 157.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 427.305 ; gain = 157.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 739.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 739.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 742.191 ; gain = 2.531
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 742.191 ; gain = 472.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 742.191 ; gain = 472.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 742.191 ; gain = 472.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 742.191 ; gain = 472.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FFTInputBitsConverter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_addr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port bram_we driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[63] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[62] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[61] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[60] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[59] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[58] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[57] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[56] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[55] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[54] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[53] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[52] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[51] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[50] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[49] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[48] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[47] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[46] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[45] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[44] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_data_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[47] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[46] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[45] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[44] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[43] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[42] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tdata[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_FFTInputBitsConverter_0_0 has port m_axis_config_tvalid driven by constant 1
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[31]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[30]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[29]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[28]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[15]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[14]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[13]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port bram_rddata[12]
WARNING: [Synth 8-3331] design design_1_FFTInputBitsConverter_0_0 has unconnected port m_axis_config_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 742.191 ; gain = 472.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 774.199 ; gain = 504.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 774.199 ; gain = 504.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |     2|
|4     |LUT4 |     2|
|5     |LUT5 |     4|
|6     |LUT6 |     5|
|7     |FDRE |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |    30|
|2     |  inst   |FFTInputBitsConverter |    29|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 793.254 ; gain = 208.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 793.254 ; gain = 523.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 799.352 ; gain = 529.465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTInputBitsConverter_0_0_synth_1/design_1_FFTInputBitsConverter_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTInputBitsConverter_0_0_synth_1/design_1_FFTInputBitsConverter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FFTInputBitsConverter_0_0_utilization_synth.rpt -pb design_1_FFTInputBitsConverter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 27 23:47:42 2019...
