// Seed: 127897591
module module_0 (
    input uwire id_0
);
  assign id_2 = 1;
  always_ff id_2 <= {1, 1'h0};
  reg id_3, id_4, id_5;
  assign id_2 = id_5;
  assign id_4 = 1;
  assign id_3 = 1;
  assign id_2 = id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    output logic id_7,
    output supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    input wire id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri id_14,
    output tri0 id_15,
    input wor id_16,
    input tri1 id_17,
    output tri id_18,
    output tri0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input supply0 id_22,
    output supply1 id_23,
    input wor id_24,
    input tri1 id_25,
    inout supply1 id_26,
    output wand id_27,
    input tri1 id_28
);
  wire id_30;
  always_latch id_7 <= 1;
  assign id_1 = 1;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_3 = 0;
  assign id_5 = 1;
  nor primCall (
      id_8,
      id_22,
      id_0,
      id_12,
      id_17,
      id_24,
      id_21,
      id_3,
      id_13,
      id_26,
      id_25,
      id_11,
      id_30,
      id_4,
      id_2,
      id_28,
      id_16
  );
endmodule
