/*
 * Copyright (c) 2015-2018, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/** 
 * @file  emmc_cmd.c
 * @brief MMC card send command operation.
 *
 */

/* ************************ HEADER (INCLUDE) SECTION *********************** */

#include "emmc_config.h"
#include "emmc_hal.h"
#include "emmc_std.h"
#include "emmc_registers.h"
#include "emmc_def.h"
#include "cpudrv.h"
#include "common.h"
/* ***************** MACROS, CONSTANTS, COMPILATION FLAGS ****************** */
#ifdef EMMC_DEBUG
const int8_t* stateName[ESTATE_END+1] = {
	"[ESTATE_BEGIN]",
	"[ESTATE_ISSUE_CMD]",
	"[ESTATE_NON_RESP_CMD]",
	"[ESTATE_RCV_RESP]",
	"[ESTATE_RCV_RESPONSE_BUSY]",
	"[ESTATE_CHECK_RESPONSE_COMPLETE]",
	"[ESTATE_DATA_TRANSFER]",
	"[ESTATE_DATA_TRANSFER_COMPLETE]",
	"[ESTATE_ACCESS_END]",
	"[ESTATE_TRANSFER_ERROR]",
	"[ESTATE_ERROR]",
	"[ESTATE_END]" };
#endif /* EMMC_DEBUG */

/* ********************** STRUCTURES, TYPE DEFINITIONS ********************* */

/* ********************** DECLARATION OF EXTERNAL DATA ********************* */

/* ************************** FUNCTION PROTOTYPES ************************** */
static void emmc_read_response(uint32_t *response);
static void emmc_little_to_big(uint8_t *p, uint32_t value);
static void emmc_data_transfer_dma (void);
static EMMC_ERROR_CODE emmc_response_check(uint32_t *response, uint32_t error_mask);
static void emmc_softreset(void);
static void emmc_WaitCmd2Cmd_8Cycle(void);

static void cmdStateLog(EMMC_INT_STATE state);
static void cmdErrLog(EMMC_INT_STATE state);
static void cmdErrSdInfo2Log(void);

/* ********************************* CODE ********************************** */

/** @brief execute MMC command.
 *
 * - Pre-conditions:<BR>
 *  * Clock to memory card IF is enabled.
 * - Post-conditions:<BR>
 * Requested command is executed successfully
 * 
 * @param[in] error_mask Errors to be checked (error values; HAL_MEMCARD_ERRORS)
 * @param[in,out] *response Response from the card  (virtual address)
 * @return eMMC error code.
 */
EMMC_ERROR_CODE emmc_exec_cmd (
    uint32_t error_mask,
    uint32_t *response        /**<  virtual address */
    )
{
    EMMC_ERROR_CODE rtn_code = EMMC_SUCCESS;
    HAL_MEMCARD_RESPONSE_TYPE response_type;
    HAL_MEMCARD_COMMAND_TYPE cmd_type;
    EMMC_INT_STATE state;
#ifdef EMMC_DEBUG
	char str[16];
	int32_t chCnt;
#endif /* EMMC_DEBUG */

    /* parameter check */
    if (response == NULL)
    {
        emmc_write_error_info(EMMC_FUNCNO_EXEC_CMD, EMMC_ERR_PARAM);
        return EMMC_ERR_PARAM;
    }

    /* state check */
    if (mmc_drv_obj.clock_enable != TRUE)
    {
        emmc_write_error_info(EMMC_FUNCNO_EXEC_CMD, EMMC_ERR_STATE);
        return EMMC_ERR_STATE;
    }

    if (mmc_drv_obj.state_machine_blocking == TRUE)
    {
        emmc_write_error_info(EMMC_FUNCNO_EXEC_CMD, EMMC_ERR);
        return EMMC_ERR;
    }

    state = ESTATE_BEGIN;
    response_type = (HAL_MEMCARD_RESPONSE_TYPE)(mmc_drv_obj.cmd_info.cmd&HAL_MEMCARD_RESPONSE_TYPE_MASK);
    cmd_type = (HAL_MEMCARD_COMMAND_TYPE)(mmc_drv_obj.cmd_info.cmd&HAL_MEMCARD_COMMAND_TYPE_MASK);

	/* state machine */
    while ( (mmc_drv_obj.force_terminate != TRUE) && (state != ESTATE_END) )
    {
        /* The interrupt factor flag is observed. */
    	emmc_interrupt();

        /* wait interrupt */
        if (mmc_drv_obj.state_machine_blocking == TRUE)
        {
            continue;
        }

    	cmdStateLog(state);

    	switch (state)
        {
            case ESTATE_BEGIN:
                /* Busy check */
				if( ( mmc_drv_obj.error_info.info2 & SD_INFO2_CBSY ) != 0 )
                {
                	cmdErrLog(state);
                    emmc_write_error_info(EMMC_FUNCNO_EXEC_CMD, EMMC_ERR_CARD_BUSY);
                    return EMMC_ERR_CARD_BUSY;
                }

				/* clear register */
                SETR_32( SD_INFO1, 0x00000000U );
                SETR_32( SD_INFO2, SD_INFO2_CLEAR );
                SETR_32( SD_INFO1_MASK, SD_INFO1_INFO0 );
                SETR_32( SD_INFO2_MASK, ( SD_INFO2_ALL_ERR | SD_INFO2_CLEAR ) );

                state = ESTATE_ISSUE_CMD;
                /* through */

            case ESTATE_ISSUE_CMD:
                /* ARG */
                SETR_32( SD_ARG, mmc_drv_obj.cmd_info.arg );
                /* issue cmd */
                SETR_32(SD_CMD, mmc_drv_obj.cmd_info.hw);
                /* Set driver flag */
                mmc_drv_obj.during_cmd_processing = TRUE;
                mmc_drv_obj.state_machine_blocking = TRUE;

#ifdef EMMC_DEBUG
	        	PutStr("SD_ARG = 0x", 0);
				Hex2Ascii(GETR_32( SD_ARG ), str, &chCnt);
    			PutStr(str, 1);
	        	PutStr("SD_CMD = 0x", 0);
				Hex2Ascii(GETR_32( SD_CMD ), str, &chCnt);
    			PutStr(str, 1);
#endif /* EMMC_DEBUG */

                if (response_type == HAL_MEMCARD_RESPONSE_NONE)
                {
                    state = ESTATE_NON_RESP_CMD;
                }
                else
                {
                    state = ESTATE_RCV_RESP;
                }

                break;

            case ESTATE_NON_RESP_CMD:
                /* interrupt disable */
                SETR_32(SD_INFO1_MASK, 0x00000000U);
                SETR_32(SD_INFO2_MASK, SD_INFO2_CLEAR );

                /* check interrupt */
                if ((mmc_drv_obj.int_event2 & SD_INFO2_ALL_ERR) != 0)
                {
                	cmdErrLog(state);
                    /* error interrupt */
                	cmdErrSdInfo2Log();
                    rtn_code = EMMC_ERR_INFO2;
                    state = ESTATE_ERROR;
                }
                else if((mmc_drv_obj.int_event1 & SD_INFO1_INFO0) == 0)
                {
                	cmdErrLog(state);
                    /* not receive expected interrupt */
                    rtn_code = EMMC_ERR_RESPONSE;
                    state = ESTATE_ERROR;
                }
                else
                {
                    emmc_WaitCmd2Cmd_8Cycle();
                    state = ESTATE_END;
                }
                break;

            case ESTATE_RCV_RESP:
                /* interrupt disable */
                SETR_32(SD_INFO1_MASK, 0x00000000U);
                SETR_32(SD_INFO2_MASK, SD_INFO2_CLEAR );

                /* check interrupt */
                if((mmc_drv_obj.int_event2 & SD_INFO2_ALL_ERR) != 0)
                {
                	cmdErrLog(state);
                    /* error interrupt */
                	cmdErrSdInfo2Log();
                    rtn_code = EMMC_ERR_INFO2;
                    state = ESTATE_ERROR;
                    break;
                }
                else if((mmc_drv_obj.int_event1 & SD_INFO1_INFO0) == 0)
                {
                    cmdErrLog(state);
                    /* not receive expected interrupt */
                    rtn_code = EMMC_ERR_RESPONSE;
                    state = ESTATE_ERROR;
                    break;
                }

                /* read response */
                emmc_read_response(response);

				/* check response */
                rtn_code = emmc_response_check(response, error_mask);
                if (rtn_code != EMMC_SUCCESS)
                {
                	cmdErrLog(state);
                    state = ESTATE_ERROR;
                    break;
                }

                if (response_type == HAL_MEMCARD_RESPONSE_R1b)
                {
#ifdef EMMC_DEBUG
                    PutStr("RESPONSE_R1b",1);
#endif /* EMMC_DEBUG */
                    /* R1b */
	                SETR_32( SD_INFO2_MASK, ( SD_INFO2_ALL_ERR | SD_INFO2_CLEAR ) );
                    state = ESTATE_RCV_RESPONSE_BUSY;
                }
                else
                {
                    state = ESTATE_CHECK_RESPONSE_COMPLETE;
                }
                break;

            case ESTATE_RCV_RESPONSE_BUSY:
                /* check interrupt */
                if ((mmc_drv_obj.int_event2 & SD_INFO2_ALL_ERR) != 0)
                {
                	cmdErrLog(state);
                    /* error interrupt */
                	cmdErrSdInfo2Log();
                    rtn_code = EMMC_ERR_INFO2;
                    state = ESTATE_ERROR;
                    break;
                }
        		/* DAT0 not Busy */
                if( (SD_INFO2_DAT0 & mmc_drv_obj.error_info.info2) != 0 )
			    {
                	state = ESTATE_CHECK_RESPONSE_COMPLETE;
			    	break;
			    }
            	break;

            case ESTATE_CHECK_RESPONSE_COMPLETE:
                if (cmd_type >= HAL_MEMCARD_COMMAND_TYPE_ADTC_WRITE)
                {
                    state = ESTATE_DATA_TRANSFER;
                }
                else
                {
					emmc_WaitCmd2Cmd_8Cycle();
                	state = ESTATE_END;
                }
                break;

            case ESTATE_DATA_TRANSFER:
                /* ADTC command  */
                mmc_drv_obj.during_transfer = TRUE;
                mmc_drv_obj.state_machine_blocking = TRUE;

                if (mmc_drv_obj.transfer_mode == HAL_MEMCARD_DMA)
                {
                   /* DMA */
                    emmc_data_transfer_dma();
                }
                else
                {
                    /* PIO */
                    /* interrupt enable (FIFO read/write enable) */
                    if (mmc_drv_obj.cmd_info.dir == HAL_MEMCARD_WRITE)
                    {
                        SETR_32(SD_INFO2_MASK, ( SD_INFO2_BWE | SD_INFO2_ALL_ERR | SD_INFO2_CLEAR ) );
                    }
                    else
                    {
                        SETR_32(SD_INFO2_MASK, ( SD_INFO2_BRE | SD_INFO2_ALL_ERR | SD_INFO2_CLEAR ) );
                    }
                }
                state = ESTATE_DATA_TRANSFER_COMPLETE;
                break;

            case  ESTATE_DATA_TRANSFER_COMPLETE:
				/* check interrupt */
                if( ( mmc_drv_obj.int_event2 & SD_INFO2_ALL_ERR ) != 0)
                {
                	cmdErrLog(state);
                    /* error interrupt */
                	cmdErrSdInfo2Log();
                    rtn_code = EMMC_ERR_INFO2;
                    state = ESTATE_TRANSFER_ERROR;
                    break;
                }
				else
                {
                    /* success. nothing to do. */
                }

                /* DMAC error ? */
                if (mmc_drv_obj.dma_error_flag == TRUE)
                {
                	cmdErrLog(state);
                    /* Error occurred in DMAC driver. */
                    rtn_code = EMMC_ERR_FROM_DMAC_TRANSFER;
                    state = ESTATE_TRANSFER_ERROR;
                }
                else if (mmc_drv_obj.during_dma_transfer == TRUE)
                {
                	cmdErrLog(state);
                    /* DMAC not finished. unknown error */
                    rtn_code = EMMC_ERR;
                    state = ESTATE_TRANSFER_ERROR;
                }
    			else
                {
	                SETR_32( SD_INFO1_MASK, SD_INFO1_INFO2 );
                    SETR_32( SD_INFO2_MASK, ( SD_INFO2_ALL_ERR | SD_INFO2_CLEAR ) );

	                mmc_drv_obj.state_machine_blocking = TRUE;

                    state = ESTATE_ACCESS_END;
                }
                break;

            case ESTATE_ACCESS_END:

				/* clear flag */
                if(HAL_MEMCARD_DMA == mmc_drv_obj.transfer_mode)
        		{
	        		SETR_32( CC_EXT_MODE, CC_EXT_MODE_CLEAR );			/* W (CC_EXT_MODE, H'0000_1010) SD_BUF DMA transfer disabled */
		            SETR_32( SD_STOP, 0x00000000U );
#ifdef EMMC_DEBUG
		        	PutStr("SD_STOP = 0x", 0);
					Hex2Ascii(GETR_32( SD_STOP ), str, &chCnt);
	    			PutStr(str, 1);
#endif /* EMMC_DEBUG */
       			    mmc_drv_obj.during_dma_transfer = FALSE;
        		}

	            SETR_32( SD_INFO1_MASK, 0x00000000U );
	            SETR_32( SD_INFO2_MASK, SD_INFO2_CLEAR );
	            SETR_32( SD_INFO1, 0x00000000U );
	            SETR_32( SD_INFO2, SD_INFO2_CLEAR );

        		if(( mmc_drv_obj.int_event1 & SD_INFO1_INFO2 ) != 0 )
        		{
                    emmc_WaitCmd2Cmd_8Cycle();
                    state = ESTATE_END;
        		}
        		else
        		{
                	cmdErrLog(state);
        			state = ESTATE_ERROR;
        		}
        		break;

            case ESTATE_TRANSFER_ERROR:
                /* The error occurred in the Data transfer.  */
                if(HAL_MEMCARD_DMA == mmc_drv_obj.transfer_mode)
                {
	        		SETR_32( CC_EXT_MODE, CC_EXT_MODE_CLEAR );			/* W (CC_EXT_MODE, H'0000_1010) SD_BUF DMA transfer disabled */
		            SETR_32( SD_STOP, 0x00000000U );
#ifdef EMMC_DEBUG
		        	PutStr("SD_STOP = 0x", 0);
					Hex2Ascii(GETR_32( SD_STOP ), str, &chCnt);
	    			PutStr(str, 1);
#endif /* EMMC_DEBUG */
       			    mmc_drv_obj.during_dma_transfer = FALSE;
                }
                /* through */

            case ESTATE_ERROR:
                emmc_softreset();
                emmc_write_error_info(EMMC_FUNCNO_EXEC_CMD, rtn_code);
                return rtn_code;

            default:
                state = ESTATE_END;
                break;
        }   /* switch (state) */
    }   /*  while ( (mmc_drv_obj.force_terminate != TRUE) && (state != ESTATE_END) ) */

    /* force terminate */
    if (mmc_drv_obj.force_terminate == TRUE)
    {
        /* timeout timer is expired. Or, PIO data transfer error. */
        /* Timeout occurred in the DMA transfer. */
        if (mmc_drv_obj.during_dma_transfer == TRUE)
        {
            mmc_drv_obj.during_dma_transfer = FALSE;
        }
        PutStr("exec_cmd:EMMC_ERR_FORCE_TERMINATE",1);
        emmc_softreset();

        return EMMC_ERR_FORCE_TERMINATE;    /* error information has already been written. */ 
    }

    /* success */
    mmc_drv_obj.during_cmd_processing = FALSE;
    mmc_drv_obj.during_transfer = FALSE;

    return EMMC_SUCCESS;
}

/** @brief host controller softrest. 
 *
 * - Pre-conditions:<BR>
 * .
 * - Post-conditions:<BR>
 * .
 *
 * @param None.
 * @return None.
 */
static void emmc_softreset(void)
{
    int32_t     loop = 10000;
    int32_t     retry = 1000;

    /* flag clear */
    mmc_drv_obj.during_cmd_processing   = FALSE;
    mmc_drv_obj.during_transfer         = FALSE;
    mmc_drv_obj.during_dma_transfer     = FALSE;
    mmc_drv_obj.state_machine_blocking  = FALSE;
    mmc_drv_obj.force_terminate         = FALSE;
    mmc_drv_obj.dma_error_flag          = FALSE;

    /* during operation ? */
    if ((GETR_32(SD_INFO2) & SD_INFO2_CBSY) != 0)
    {
        /* wait CMDSEQ = 0 */
        while (loop > 0)
        {
            if((GETR_32(SD_INFO2) & SD_INFO2_CBSY) == 0)
            {
                break;  /* ready */
            }

            loop--;
            if ((loop == 0) && (retry > 0) )
            {
				StartTMU0usec(100);			/* wait 1ms */
                loop = 10000;
                retry--;
            }
        }
    }

    /* reset */
	SETR_32(SOFT_RST, ( GETR_32(SOFT_RST) & (~SOFT_RST_SDRST) ) );		/* Soft reset */
	SETR_32(SOFT_RST, ( GETR_32(SOFT_RST) | SOFT_RST_SDRST ) );		/* Soft reset released */

    /* initialize */
    SETR_32(SD_INFO1, 0x00000000U);
    SETR_32(SD_INFO2, SD_INFO2_CLEAR );
    SETR_32(SD_INFO1_MASK, 0x00000000U);      /* all interrupt disable */
    SETR_32(SD_INFO2_MASK, SD_INFO2_CLEAR );  /* all interrupt disable */

}

/** @brief read response
 *
 * - Pre-conditions:<BR>
 * Called from emmc_exec_cmd().
 * - Post-conditions:<BR>
 * .
 * 
 * @param[in,out] *response Response from the card
 * @return None.
 */
static void emmc_read_response(
    uint32_t *response
    )
{

    uint8_t   *p;
#ifdef EMMC_DEBUG
	char str[16];
	int32_t chCnt;
#endif /* EMMC_DEBUG */

    if (response == NULL)
    {
        return;
    }

    /* read response */
    if (mmc_drv_obj.response_length == EMMC_MAX_RESPONSE_LENGTH)
    {
        /* CSD or CID */
        p = (uint8_t *)(response);
        emmc_little_to_big(p	, ((GETR_32(SD_RSP76)<<8)|(GETR_32(SD_RSP54)>>24)));	/* [127:96]	*/
        emmc_little_to_big(p+4	, ((GETR_32(SD_RSP54)<<8)|(GETR_32(SD_RSP32)>>24)));	/* [95:64]	*/
        emmc_little_to_big(p+8	, ((GETR_32(SD_RSP32)<<8)|(GETR_32(SD_RSP10)>>24)));	/* [63:32]	*/
        emmc_little_to_big(p+12	, (GETR_32(SD_RSP10)<<8));								/* [31:0]	*/
    } 
    else
    {
        *response = GETR_32(SD_RSP10);  /* [39:8] */
#ifdef EMMC_DEBUG
    	PutStr("Response = 0x", 0);
		Hex2Ascii(*response, str, &chCnt);
		PutStr(str, 1);
#endif /* EMMC_DEBUG */
    }
}

/** @brief response check 
 *
 * - Pre-conditions:<BR>
 * Called from emmc_exec_cmd().
 * - Post-conditions:<BR>
 * .
 * 
 * @param[in] *response Response from the card
 * @param[in] error_mask  Errors to be checked (for R1/R1b response)
 * @return error code.
 */
static EMMC_ERROR_CODE emmc_response_check(
    uint32_t *response,
    uint32_t error_mask
    )
{
#ifdef EMMC_DEBUG
	char buf[16];
	int32_t chCnt;
#endif /* EMMC_DEBUG */

    HAL_MEMCARD_RESPONSE_TYPE response_type = (HAL_MEMCARD_RESPONSE_TYPE)(mmc_drv_obj.cmd_info.cmd&HAL_MEMCARD_RESPONSE_TYPE_MASK);

    if (response == NULL)
    {
        return EMMC_ERR_PARAM;
    }

    if (response_type == HAL_MEMCARD_RESPONSE_NONE)
    {
        return EMMC_SUCCESS;
    }

    /* response check */
    if (response_type <= HAL_MEMCARD_RESPONSE_R1b)
    {
        /* R1 or R1b */
        mmc_drv_obj.current_state = (EMMC_R1_STATE)((*response & EMMC_R1_STATE_MASK) >> EMMC_R1_STATE_SHIFT);
        if ( (*response & error_mask) != 0)
        {
#ifdef EMMC_DEBUG
			PutStr("R1 error_mask = 0x",0);
			Hex2Ascii((int32_t)(*response & error_mask),buf,&chCnt);
			PutStr(buf,1);
#endif /* EMMC_DEBUG */
        	if((0x80 & *response) != 0)
        	{
				PutStr("SWITCH_ERROR",1);
        	}
            return EMMC_ERR_CARD_STATUS_BIT;
        }
    }
    else if (response_type == HAL_MEMCARD_RESPONSE_R4)
    {
        /* R4 */
        if ( (*response & EMMC_R4_STATUS) != 0)
        {
#ifdef EMMC_DEBUG
			PutStr("R4 STATUS = 0x",0);
			Hex2Ascii((long)(*response & EMMC_R4_STATUS),buf,&chCnt);
			PutStr(buf,1);
#endif /* EMMC_DEBUG */
            return EMMC_ERR_CARD_STATUS_BIT;
        }
    }
    else
    {
        /* nothing to do. other type does not have status bit */
    }

    return EMMC_SUCCESS;
}

/** @brief converts endian from little to big
 *
 * - Pre-conditions:<BR>
 * .
 * - Post-conditions:<BR>
 * .
 *
 * @param[in,out] p destination buffer address.
 * @param[in] value convert data.(little)
 * @return None.
 */
static void emmc_little_to_big(
    uint8_t *p,
    uint32_t value
    )
{
    if (p == NULL)
    {
        return;
    }

    p[0] = (uint8_t)(value >> 24);
    p[1] = (uint8_t)(value >> 16);
    p[2] = (uint8_t)(value >> 8);
    p[3] = (uint8_t)value;
}

/** @brief data transfer with DMA.
 * 
 * - Pre-conditions:<BR>
 * Called from emmc_exec_cmd().
 * - Post-conditions:<BR>
 * .
 *
 * @return error code.
 */
static void emmc_data_transfer_dma(void)
{
#ifdef EMMC_DEBUG
	char str[16];
	int32_t chCnt;
#endif /* EMMC_DEBUG */

	mmc_drv_obj.during_dma_transfer = TRUE;
    mmc_drv_obj.dma_error_flag = FALSE;

    SETR_32( SD_INFO1_MASK, 0x00000000U );
    SETR_32( SD_INFO2_MASK, ( SD_INFO2_ALL_ERR | SD_INFO2_CLEAR ) );

	/* DMAC setting */
    if (mmc_drv_obj.cmd_info.dir == HAL_MEMCARD_WRITE)
    {
        /* transfer complete interrupt enable */
        SETR_32( DM_CM_INFO1_MASK, ( DM_CM_INFO_MASK_CLEAR | DM_CM_INFO_CH0_ENABLE ) );
        SETR_32( DM_CM_INFO2_MASK, ( DM_CM_INFO_MASK_CLEAR | DM_CM_INFO_CH0_ENABLE ) );
        /* BUFF --> FIFO */
    	SETR_32( DM_CM_DTRAN_MODE, ( DM_CM_DTRAN_MODE_CH0 | DM_CM_DTRAN_MODE_BIT_WIDTH ) );     /* CH0(downstream), 64-bit width */
    }
    else
    {
        /* transfer complete interrupt enable */
        SETR_32( DM_CM_INFO1_MASK, ( DM_CM_INFO_MASK_CLEAR | DM_CM_INFO_CH1_ENABLE ) );
        SETR_32( DM_CM_INFO2_MASK, ( DM_CM_INFO_MASK_CLEAR | DM_CM_INFO_CH1_ENABLE ) );
        /* FIFO --> BUFF */
    	SETR_32( DM_CM_DTRAN_MODE, ( DM_CM_DTRAN_MODE_CH1 | DM_CM_DTRAN_MODE_BIT_WIDTH ) );     /* CH0(downstream), 64-bit width */
    }
	SETR_32( DM_DTRAN_ADDR, ( ( (uintptr_t)mmc_drv_obj.buff_address_virtual & DM_DTRAN_ADDR_WRITE_MASK ) ) );    /* Set address */
#ifdef EMMC_DEBUG
	PutStr("DM_DTRAN_ADDR = 0x", 0);
	Hex2Ascii(GETR_32( DM_DTRAN_ADDR ), str, &chCnt);
	PutStr(str, 1);
#endif /* EMMC_DEBUG */

	SETR_32( DM_CM_DTRAN_CTRL, DM_CM_DTRAN_CTRL_START );     /* DMAC Start */
}

/** @brief wait cmd-cmd 8cycle
 * 
 * - Pre-conditions:<BR>
 *
 * - Post-conditions:<BR>
 * .
 *
 * @return None.
 */
static void emmc_WaitCmd2Cmd_8Cycle(void)
{
	uint32_t dataL,wait=0;

	dataL = *((volatile uint32_t*)SD_CLK_CTRL);
	dataL &= 0x000000FF;

	switch(dataL){
		case 0xFF: wait = 1U;  break;  // 1/1    10 us wait  (  1/200MHz)*8=  0.04 us(min)
		case 0x00: wait = 1U;  break;  // 1/2    10 us wait  (  2/200MHz)*8=  0.08 us(min)
		case 0x01: wait = 1U;  break;  // 1/4    10 us wait  (  4/200MHz)*8=  0.16 us(min)
		case 0x02: wait = 1U;  break;  // 1/8    10 us wait  (  8/200MHz)*8=  0.32 us(min)
		case 0x04: wait = 1U;  break;  // 1/16   10 us wait  ( 16/200MHz)*8=  0.64 us(min)
		case 0x08: wait = 1U;  break;  // 1/32   10 us wait  ( 32/200MHz)*8=  1.28 us(min)
		case 0x10: wait = 1U;  break;  // 1/64   10 us wait  ( 64/200MHz)*8=  2.56 us(min)
		case 0x20: wait = 1U;  break;  // 1/128  10 us wait  (128/200MHz)*8=  5.12 us(min)
		case 0x40: wait = 2U;  break;  // 1/256  20 us wait  (256/200MHz)*8= 10.24 us(min)
		case 0x80: wait = 3U;  break;  // 1/512  30 us wait  (512/200MHz)*8= 20.48 us(min)
	}
	StartTMU0usec(wait);

}

/** @brief debug log cmd state
 * 
 * - Pre-conditions:<BR>
 *
 * - Post-conditions:<BR>
 * .
 *
 * @param[in] cmd state.
 * @return None.
 */
static void cmdStateLog(EMMC_INT_STATE state)
{
#ifdef EMMC_DEBUG
	PutStr(stateName[state],1 );
#endif /* EMMC_DEBUG */
}

/** @brief debug log cmd register
 * 
 * - Pre-conditions:<BR>
 *
 * - Post-conditions:<BR>
 * .
 *
 * @param[in] cmd state.
 * @return None.
 */
static void cmdErrLog(EMMC_INT_STATE state)
{
#ifdef EMMC_DEBUG
	char str[16];
	int32_t chCnt;

	/* cmd state */
	PutStr(stateName[state],1 );
	/* CMD REG */
	PutStr("SD_CMD            =0x",0);
	Hex2Ascii(GETR_32( SD_CMD ), str, &chCnt);
	PutStr(str, 1);
	PutStr("SD_ARG            =0x",0);
	Hex2Ascii(GETR_32( SD_ARG ), str, &chCnt);
	PutStr(str, 1);

	/* SD_INFO */
    PutStr("info  SD_INFO1    = 0x", 0);
	Hex2Ascii(mmc_drv_obj.error_info.info1, str, &chCnt);
    PutStr(str, 1);
	PutStr("info  SD_INFO2    = 0x", 0);
	Hex2Ascii(mmc_drv_obj.error_info.info2, str, &chCnt);
    PutStr(str, 1);
	/* SD_INFO EVENT */
    PutStr("event SD_INFO1    = 0x", 0);
	Hex2Ascii(mmc_drv_obj.int_event1, str, &chCnt);
    PutStr(str, 1);
	PutStr("event SD_INFO2    = 0x", 0);
	Hex2Ascii(mmc_drv_obj.int_event2, str, &chCnt);
    PutStr(str, 1);
	/* ERR_STS */
    PutStr("error ERR_STS1    = 0x", 0);
	Hex2Ascii(mmc_drv_obj.error_info.status1, str, &chCnt);
    PutStr(str, 1);
    PutStr("error ERR_STS2    = 0x", 0);
	Hex2Ascii(mmc_drv_obj.error_info.status2, str, &chCnt);
    PutStr(str, 1);
	/* DM_CM_INFO */
    PutStr("info  DM_CM_INFO1 = 0x", 0);
	Hex2Ascii(mmc_drv_obj.error_info.dm_info1, str, &chCnt);
    PutStr(str, 1);
    PutStr("info  DM_CM_INFO2 = 0x", 0);
	Hex2Ascii(mmc_drv_obj.error_info.dm_info2, str, &chCnt);
    PutStr(str, 1);
	/* DM_CM_INFO EVENT */
    PutStr("event DM_CM_INFO1 = 0x", 0);
	Hex2Ascii(mmc_drv_obj.dm_event1, str, &chCnt);
    PutStr(str, 1);
    PutStr("event DM_CM_INFO2 = 0x", 0);
	Hex2Ascii(mmc_drv_obj.dm_event2, str, &chCnt);
    PutStr(str, 1);
#endif /* EMMC_DEBUG */

}

/** @brief debug log SD_INFO2
 * 
 * - Pre-conditions:<BR>
 *
 * - Post-conditions:<BR>
 * .
 *
 * @return None.
 */
static void cmdErrSdInfo2Log( void )
{
	char str[16];
	int32_t chCnt;

	PutStr("ERR SD_INFO2    = 0x", 0);
	Hex2Ascii(mmc_drv_obj.error_info.info2, str, &chCnt);
    PutStr(str, 1);
}
/* ******************************** END ************************************ */

