// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nlms_module_3tap_nlms_module_3tap,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.272000,HLS_SYN_LAT=102,HLS_SYN_TPT=37,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=57130,HLS_SYN_LUT=32804,HLS_VERSION=2021_1}" *)

module nlms_module_3tap (
        ap_clk,
        ap_rst_n,
        main_in_TDATA,
        main_in_TVALID,
        main_in_TREADY,
        main_in_TKEEP,
        main_in_TSTRB,
        main_in_TLAST,
        aux_in_TDATA,
        aux_in_TVALID,
        aux_in_TREADY,
        aux_in_TKEEP,
        aux_in_TSTRB,
        aux_in_TLAST,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TLAST,
        mu
);

parameter    ap_ST_iter0_fsm_state1 = 37'd1;
parameter    ap_ST_iter0_fsm_state2 = 37'd2;
parameter    ap_ST_iter0_fsm_state3 = 37'd4;
parameter    ap_ST_iter0_fsm_state4 = 37'd8;
parameter    ap_ST_iter0_fsm_state5 = 37'd16;
parameter    ap_ST_iter0_fsm_state6 = 37'd32;
parameter    ap_ST_iter0_fsm_state7 = 37'd64;
parameter    ap_ST_iter0_fsm_state8 = 37'd128;
parameter    ap_ST_iter0_fsm_state9 = 37'd256;
parameter    ap_ST_iter0_fsm_state10 = 37'd512;
parameter    ap_ST_iter0_fsm_state11 = 37'd1024;
parameter    ap_ST_iter0_fsm_state12 = 37'd2048;
parameter    ap_ST_iter0_fsm_state13 = 37'd4096;
parameter    ap_ST_iter0_fsm_state14 = 37'd8192;
parameter    ap_ST_iter0_fsm_state15 = 37'd16384;
parameter    ap_ST_iter0_fsm_state16 = 37'd32768;
parameter    ap_ST_iter0_fsm_state17 = 37'd65536;
parameter    ap_ST_iter0_fsm_state18 = 37'd131072;
parameter    ap_ST_iter0_fsm_state19 = 37'd262144;
parameter    ap_ST_iter0_fsm_state20 = 37'd524288;
parameter    ap_ST_iter0_fsm_state21 = 37'd1048576;
parameter    ap_ST_iter0_fsm_state22 = 37'd2097152;
parameter    ap_ST_iter0_fsm_state23 = 37'd4194304;
parameter    ap_ST_iter0_fsm_state24 = 37'd8388608;
parameter    ap_ST_iter0_fsm_state25 = 37'd16777216;
parameter    ap_ST_iter0_fsm_state26 = 37'd33554432;
parameter    ap_ST_iter0_fsm_state27 = 37'd67108864;
parameter    ap_ST_iter0_fsm_state28 = 37'd134217728;
parameter    ap_ST_iter0_fsm_state29 = 37'd268435456;
parameter    ap_ST_iter0_fsm_state30 = 37'd536870912;
parameter    ap_ST_iter0_fsm_state31 = 37'd1073741824;
parameter    ap_ST_iter0_fsm_state32 = 37'd2147483648;
parameter    ap_ST_iter0_fsm_state33 = 37'd4294967296;
parameter    ap_ST_iter0_fsm_state34 = 37'd8589934592;
parameter    ap_ST_iter0_fsm_state35 = 37'd17179869184;
parameter    ap_ST_iter0_fsm_state36 = 37'd34359738368;
parameter    ap_ST_iter0_fsm_state37 = 37'd68719476736;
parameter    ap_ST_iter1_fsm_state38 = 38'd2;
parameter    ap_ST_iter1_fsm_state39 = 38'd4;
parameter    ap_ST_iter1_fsm_state40 = 38'd8;
parameter    ap_ST_iter1_fsm_state41 = 38'd16;
parameter    ap_ST_iter1_fsm_state42 = 38'd32;
parameter    ap_ST_iter1_fsm_state43 = 38'd64;
parameter    ap_ST_iter1_fsm_state44 = 38'd128;
parameter    ap_ST_iter1_fsm_state45 = 38'd256;
parameter    ap_ST_iter1_fsm_state46 = 38'd512;
parameter    ap_ST_iter1_fsm_state47 = 38'd1024;
parameter    ap_ST_iter1_fsm_state48 = 38'd2048;
parameter    ap_ST_iter1_fsm_state49 = 38'd4096;
parameter    ap_ST_iter1_fsm_state50 = 38'd8192;
parameter    ap_ST_iter1_fsm_state51 = 38'd16384;
parameter    ap_ST_iter1_fsm_state52 = 38'd32768;
parameter    ap_ST_iter1_fsm_state53 = 38'd65536;
parameter    ap_ST_iter1_fsm_state54 = 38'd131072;
parameter    ap_ST_iter1_fsm_state55 = 38'd262144;
parameter    ap_ST_iter1_fsm_state56 = 38'd524288;
parameter    ap_ST_iter1_fsm_state57 = 38'd1048576;
parameter    ap_ST_iter1_fsm_state58 = 38'd2097152;
parameter    ap_ST_iter1_fsm_state59 = 38'd4194304;
parameter    ap_ST_iter1_fsm_state60 = 38'd8388608;
parameter    ap_ST_iter1_fsm_state61 = 38'd16777216;
parameter    ap_ST_iter1_fsm_state62 = 38'd33554432;
parameter    ap_ST_iter1_fsm_state63 = 38'd67108864;
parameter    ap_ST_iter1_fsm_state64 = 38'd134217728;
parameter    ap_ST_iter1_fsm_state65 = 38'd268435456;
parameter    ap_ST_iter1_fsm_state66 = 38'd536870912;
parameter    ap_ST_iter1_fsm_state67 = 38'd1073741824;
parameter    ap_ST_iter1_fsm_state68 = 38'd2147483648;
parameter    ap_ST_iter1_fsm_state69 = 38'd4294967296;
parameter    ap_ST_iter1_fsm_state70 = 38'd8589934592;
parameter    ap_ST_iter1_fsm_state71 = 38'd17179869184;
parameter    ap_ST_iter1_fsm_state72 = 38'd34359738368;
parameter    ap_ST_iter1_fsm_state73 = 38'd68719476736;
parameter    ap_ST_iter1_fsm_state74 = 38'd137438953472;
parameter    ap_ST_iter2_fsm_state75 = 30'd2;
parameter    ap_ST_iter2_fsm_state76 = 30'd4;
parameter    ap_ST_iter2_fsm_state77 = 30'd8;
parameter    ap_ST_iter2_fsm_state78 = 30'd16;
parameter    ap_ST_iter2_fsm_state79 = 30'd32;
parameter    ap_ST_iter2_fsm_state80 = 30'd64;
parameter    ap_ST_iter2_fsm_state81 = 30'd128;
parameter    ap_ST_iter2_fsm_state82 = 30'd256;
parameter    ap_ST_iter2_fsm_state83 = 30'd512;
parameter    ap_ST_iter2_fsm_state84 = 30'd1024;
parameter    ap_ST_iter2_fsm_state85 = 30'd2048;
parameter    ap_ST_iter2_fsm_state86 = 30'd4096;
parameter    ap_ST_iter2_fsm_state87 = 30'd8192;
parameter    ap_ST_iter2_fsm_state88 = 30'd16384;
parameter    ap_ST_iter2_fsm_state89 = 30'd32768;
parameter    ap_ST_iter2_fsm_state90 = 30'd65536;
parameter    ap_ST_iter2_fsm_state91 = 30'd131072;
parameter    ap_ST_iter2_fsm_state92 = 30'd262144;
parameter    ap_ST_iter2_fsm_state93 = 30'd524288;
parameter    ap_ST_iter2_fsm_state94 = 30'd1048576;
parameter    ap_ST_iter2_fsm_state95 = 30'd2097152;
parameter    ap_ST_iter2_fsm_state96 = 30'd4194304;
parameter    ap_ST_iter2_fsm_state97 = 30'd8388608;
parameter    ap_ST_iter2_fsm_state98 = 30'd16777216;
parameter    ap_ST_iter2_fsm_state99 = 30'd33554432;
parameter    ap_ST_iter2_fsm_state100 = 30'd67108864;
parameter    ap_ST_iter2_fsm_state101 = 30'd134217728;
parameter    ap_ST_iter2_fsm_state102 = 30'd268435456;
parameter    ap_ST_iter2_fsm_state103 = 30'd536870912;
parameter    ap_ST_iter1_fsm_state0 = 38'd1;
parameter    ap_ST_iter2_fsm_state0 = 30'd1;

input   ap_clk;
input   ap_rst_n;
input  [31:0] main_in_TDATA;
input   main_in_TVALID;
output   main_in_TREADY;
input  [3:0] main_in_TKEEP;
input  [3:0] main_in_TSTRB;
input  [0:0] main_in_TLAST;
input  [31:0] aux_in_TDATA;
input   aux_in_TVALID;
output   aux_in_TREADY;
input  [3:0] aux_in_TKEEP;
input  [3:0] aux_in_TSTRB;
input  [0:0] aux_in_TLAST;
output  [31:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [3:0] output_r_TKEEP;
output  [3:0] output_r_TSTRB;
output  [0:0] output_r_TLAST;
input  [31:0] mu;

 reg    ap_rst_n_inv;
reg   [15:0] lms_aux_reg_M_real_V_9;
reg  signed [15:0] lms_aux_reg_M_imag_V_9;
reg   [63:0] lms_weights_real_V_10;
reg  signed [63:0] lms_weights_imag_V_10;
reg   [15:0] lms_aux_reg_M_real_V_8;
reg   [15:0] lms_aux_reg_M_imag_V_8;
reg   [63:0] lms_weights_real_V_9;
reg   [63:0] lms_weights_imag_V_9;
reg   [15:0] lms_aux_reg_M_real_V_7;
reg   [15:0] lms_aux_reg_M_imag_V_7;
reg   [63:0] lms_weights_real_V_8;
reg  signed [63:0] lms_weights_imag_V_8;
reg   [15:0] lms_aux_reg_M_real_V_6;
reg   [15:0] lms_aux_reg_M_imag_V_6;
reg   [63:0] lms_weights_real_V_7;
reg  signed [63:0] lms_weights_imag_V_7;
reg   [15:0] lms_aux_reg_M_real_V_5;
reg   [15:0] lms_aux_reg_M_imag_V_5;
reg   [63:0] lms_weights_real_V_6;
reg  signed [63:0] lms_weights_imag_V_6;
reg   [15:0] lms_aux_reg_M_real_V_4;
reg   [15:0] lms_aux_reg_M_imag_V_4;
reg   [63:0] lms_weights_real_V_5;
reg  signed [63:0] lms_weights_imag_V_5;
reg   [15:0] lms_aux_reg_M_real_V_3;
reg   [15:0] lms_aux_reg_M_imag_V_3;
reg   [63:0] lms_weights_real_V_4;
reg  signed [63:0] lms_weights_imag_V_4;
reg   [15:0] lms_aux_reg_M_real_V_2;
reg   [15:0] lms_aux_reg_M_imag_V_2;
reg   [63:0] lms_weights_real_V_3;
reg  signed [63:0] lms_weights_imag_V_3;
reg   [15:0] lms_aux_reg_M_real_V_1;
reg   [15:0] lms_aux_reg_M_imag_V_1;
reg   [63:0] lms_weights_real_V_2;
reg  signed [63:0] lms_weights_imag_V_2;
reg   [15:0] lms_aux_reg_M_real_V_0;
reg   [15:0] lms_aux_reg_M_imag_V_0;
reg   [63:0] lms_weights_real_V_1;
reg  signed [63:0] lms_weights_imag_V_1;
reg   [63:0] lms_weights_real_V_0;
reg  signed [63:0] lms_weights_imag_V_0;
reg    main_in_TDATA_blk_n;
reg   [36:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [37:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state38;
wire    ap_CS_iter1_fsm_state39;
wire    ap_CS_iter1_fsm_state40;
wire    ap_CS_iter1_fsm_state41;
wire    ap_CS_iter1_fsm_state42;
wire    ap_CS_iter1_fsm_state43;
wire    ap_CS_iter1_fsm_state44;
wire    ap_CS_iter1_fsm_state45;
wire    ap_CS_iter1_fsm_state46;
wire    ap_CS_iter1_fsm_state47;
wire    ap_CS_iter1_fsm_state48;
wire    ap_CS_iter1_fsm_state49;
wire    ap_CS_iter1_fsm_state50;
wire    ap_CS_iter1_fsm_state51;
wire    ap_CS_iter1_fsm_state52;
wire    ap_CS_iter1_fsm_state53;
wire    ap_CS_iter1_fsm_state54;
wire    ap_CS_iter1_fsm_state55;
wire    ap_CS_iter1_fsm_state56;
wire    ap_CS_iter1_fsm_state57;
wire    ap_CS_iter1_fsm_state58;
wire    ap_CS_iter1_fsm_state59;
wire    ap_CS_iter1_fsm_state60;
wire    ap_CS_iter1_fsm_state61;
wire    ap_CS_iter1_fsm_state62;
wire    ap_CS_iter1_fsm_state63;
wire    ap_CS_iter1_fsm_state64;
wire    ap_CS_iter1_fsm_state65;
wire    ap_CS_iter1_fsm_state66;
wire    ap_CS_iter1_fsm_state67;
wire    ap_CS_iter1_fsm_state68;
wire    ap_CS_iter1_fsm_state69;
wire    ap_CS_iter1_fsm_state70;
wire    ap_CS_iter1_fsm_state71;
wire    ap_CS_iter1_fsm_state72;
wire    ap_CS_iter1_fsm_state73;
wire    ap_CS_iter1_fsm_state74;
reg   [29:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state75;
wire    ap_CS_iter2_fsm_state76;
wire    ap_CS_iter2_fsm_state77;
wire    ap_CS_iter2_fsm_state78;
wire    ap_CS_iter2_fsm_state79;
wire    ap_CS_iter2_fsm_state80;
wire    ap_CS_iter2_fsm_state81;
wire    ap_CS_iter2_fsm_state82;
wire    ap_CS_iter2_fsm_state83;
wire    ap_CS_iter2_fsm_state84;
wire    ap_CS_iter2_fsm_state85;
wire    ap_CS_iter2_fsm_state86;
wire    ap_CS_iter2_fsm_state87;
wire    ap_CS_iter2_fsm_state88;
wire    ap_CS_iter2_fsm_state89;
wire    ap_CS_iter2_fsm_state90;
wire    ap_CS_iter2_fsm_state91;
wire    ap_CS_iter2_fsm_state92;
wire    ap_CS_iter2_fsm_state93;
wire    ap_CS_iter2_fsm_state94;
wire    ap_CS_iter2_fsm_state95;
wire    ap_CS_iter2_fsm_state96;
wire    ap_CS_iter2_fsm_state97;
wire    ap_CS_iter2_fsm_state98;
wire    ap_CS_iter2_fsm_state99;
wire    ap_CS_iter2_fsm_state100;
wire    ap_CS_iter2_fsm_state101;
wire    ap_CS_iter2_fsm_state102;
wire    ap_CS_iter2_fsm_state103;
reg    aux_in_TDATA_blk_n;
reg    output_r_TDATA_blk_n;
reg   [31:0] p_0_reg_7922;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state38_pp0_stage0_iter1;
wire    ap_block_state39_pp0_stage1_iter1;
wire    ap_block_state40_pp0_stage2_iter1;
wire    ap_block_state41_pp0_stage3_iter1;
wire    ap_block_state42_pp0_stage4_iter1;
wire    ap_block_state43_pp0_stage5_iter1;
wire    ap_block_state44_pp0_stage6_iter1;
wire    ap_block_state45_pp0_stage7_iter1;
wire    ap_block_state46_pp0_stage8_iter1;
wire    ap_block_state47_pp0_stage9_iter1;
wire    ap_block_state48_pp0_stage10_iter1;
wire    ap_block_state49_pp0_stage11_iter1;
wire    ap_block_state50_pp0_stage12_iter1;
wire    ap_block_state51_pp0_stage13_iter1;
wire    ap_block_state52_pp0_stage14_iter1;
wire    ap_block_state53_pp0_stage15_iter1;
wire    ap_block_state54_pp0_stage16_iter1;
wire    ap_block_state55_pp0_stage17_iter1;
wire    ap_block_state56_pp0_stage18_iter1;
wire    ap_block_state57_pp0_stage19_iter1;
wire    ap_block_state58_pp0_stage20_iter1;
wire    ap_block_state59_pp0_stage21_iter1;
wire    ap_block_state60_pp0_stage22_iter1;
wire    ap_block_state61_pp0_stage23_iter1;
wire    ap_block_state62_pp0_stage24_iter1;
wire    ap_block_state63_pp0_stage25_iter1;
wire    ap_block_state64_pp0_stage26_iter1;
wire    ap_block_state65_pp0_stage27_iter1;
wire    ap_block_state66_pp0_stage28_iter1;
wire    ap_block_state67_pp0_stage29_iter1;
wire    ap_block_state68_pp0_stage30_iter1;
wire    ap_block_state69_pp0_stage31_iter1;
wire    ap_block_state70_pp0_stage32_iter1;
wire    ap_block_state71_pp0_stage33_iter1;
wire    ap_block_state72_pp0_stage34_iter1;
wire    ap_block_state73_pp0_stage35_iter1;
wire    ap_block_state74_pp0_stage36_iter1;
wire    ap_block_state75_pp0_stage0_iter2;
wire    ap_block_state76_pp0_stage1_iter2;
wire    ap_block_state77_pp0_stage2_iter2;
wire    ap_block_state78_pp0_stage3_iter2;
wire    ap_block_state79_pp0_stage4_iter2;
wire    ap_block_state80_pp0_stage5_iter2;
wire    ap_block_state81_pp0_stage6_iter2;
wire    ap_block_state82_pp0_stage7_iter2;
wire    ap_block_state83_pp0_stage8_iter2;
wire    ap_block_state84_pp0_stage9_iter2;
wire    ap_block_state85_pp0_stage10_iter2;
wire    ap_block_state86_pp0_stage11_iter2;
wire    ap_block_state87_pp0_stage12_iter2;
wire    ap_block_state88_pp0_stage13_iter2;
wire    ap_block_state89_pp0_stage14_iter2;
wire    ap_block_state90_pp0_stage15_iter2;
wire    ap_block_state91_pp0_stage16_iter2;
wire    ap_block_state92_pp0_stage17_iter2;
reg    ap_block_state93_pp0_stage18_iter2;
reg    ap_block_state94_pp0_stage19_iter2;
wire    ap_block_state95_pp0_stage20_iter2;
wire    ap_block_state96_pp0_stage21_iter2;
wire    ap_block_state97_pp0_stage22_iter2;
wire    ap_block_state98_pp0_stage23_iter2;
wire    ap_block_state99_pp0_stage24_iter2;
wire    ap_block_state100_pp0_stage25_iter2;
wire    ap_block_state101_pp0_stage26_iter2;
wire    ap_block_state102_pp0_stage27_iter2;
wire    regslice_both_output_V_data_V_U_apdone_blk;
reg    ap_block_state103_pp0_stage28_iter2;
reg   [31:0] p_0_reg_7922_pp0_iter0_reg;
wire    ap_CS_iter0_fsm_state37;
wire    ap_block_state37_pp0_stage36_iter0;
reg   [31:0] p_0_reg_7922_pp0_iter1_reg;
reg   [0:0] p_s_reg_7928;
reg   [0:0] p_s_reg_7928_pp0_iter0_reg;
reg   [0:0] p_s_reg_7928_pp0_iter1_reg;
wire  signed [15:0] aux_tmp_data_M_real_V_fu_311_p1;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_7933;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_7933_pp0_iter0_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_7940;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_7940_pp0_iter0_reg;
wire  signed [79:0] sext_ln1169_fu_333_p1;
wire  signed [79:0] sext_ln1171_fu_341_p1;
reg  signed [15:0] r_V_14_reg_7980;
reg  signed [15:0] r_V_14_reg_7980_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_18_fu_393_p1;
reg  signed [15:0] r_V_4_reg_7993;
wire    ap_CS_iter0_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
reg  signed [15:0] r_V_4_reg_7993_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_13_fu_558_p1;
wire   [79:0] grp_fu_345_p2;
reg   [79:0] mul_ln1171_reg_8005;
wire    ap_CS_iter0_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire   [78:0] grp_fu_371_p2;
reg   [78:0] mul_ln1171_1_reg_8010;
wire   [79:0] grp_fu_377_p2;
reg   [79:0] mul_ln1171_2_reg_8015;
wire   [79:0] grp_fu_383_p2;
reg   [79:0] mul_ln1171_3_reg_8020;
reg  signed [15:0] r_V_8_reg_8025;
reg  signed [15:0] r_V_8_reg_8025_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_15_fu_571_p1;
wire   [78:0] sub_ln1171_fu_575_p2;
reg   [78:0] sub_ln1171_reg_8037;
wire    ap_CS_iter0_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire   [79:0] sub_ln1245_fu_580_p2;
reg   [79:0] sub_ln1245_reg_8042;
reg   [0:0] tmp_23_reg_8047;
reg   [0:0] tmp_45_reg_8053;
reg   [15:0] tmp_1_reg_8059;
reg  signed [15:0] r_V_26_reg_8065;
reg  signed [15:0] r_V_26_reg_8065_pp0_iter0_reg;
wire  signed [31:0] grp_fu_7790_p2;
reg  signed [31:0] r_V_15_reg_8072;
wire  signed [31:0] sext_ln1169_24_fu_614_p1;
wire   [80:0] sub_ln1246_fu_624_p2;
reg   [80:0] sub_ln1246_reg_8083;
wire    ap_CS_iter0_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
reg   [0:0] tmp_2_reg_8088;
reg   [0:0] tmp_3_reg_8094;
reg   [16:0] tmp_reg_8100;
wire  signed [63:0] select_ln384_3_fu_715_p3;
reg  signed [63:0] select_ln384_3_reg_8106;
reg  signed [63:0] select_ln384_3_reg_8106_pp0_iter0_reg;
reg  signed [15:0] r_V_30_reg_8112;
reg  signed [15:0] r_V_30_reg_8112_pp0_iter0_reg;
wire  signed [31:0] grp_fu_7796_p2;
reg  signed [31:0] r_V_5_reg_8119;
wire  signed [31:0] sext_ln1169_26_fu_732_p1;
wire  signed [63:0] select_ln384_1_fu_795_p3;
reg  signed [63:0] select_ln384_1_reg_8130;
wire    ap_CS_iter0_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
reg  signed [63:0] select_ln384_1_reg_8130_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_11_fu_803_p1;
wire  signed [31:0] grp_fu_7802_p2;
reg  signed [31:0] r_V_9_reg_8142;
reg  signed [15:0] r_V_38_reg_8147;
wire    ap_CS_iter0_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg  signed [15:0] r_V_38_reg_8147_pp0_iter0_reg;
reg  signed [15:0] r_V_20_reg_8153;
reg  signed [15:0] r_V_20_reg_8153_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_21_fu_820_p1;
wire  signed [31:0] grp_fu_7808_p2;
reg  signed [31:0] r_V_27_reg_8165;
wire  signed [31:0] sext_ln1169_30_fu_824_p1;
reg  signed [15:0] r_V_34_reg_8176;
wire    ap_CS_iter0_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
reg  signed [15:0] r_V_34_reg_8176_pp0_iter0_reg;
reg  signed [15:0] r_V_28_reg_8182;
reg  signed [15:0] r_V_28_reg_8182_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_25_fu_847_p1;
wire  signed [31:0] grp_fu_7814_p2;
reg  signed [31:0] r_V_31_reg_8194;
wire  signed [31:0] sext_ln1169_28_fu_851_p1;
reg  signed [15:0] r_V_24_reg_8205;
wire    ap_CS_iter0_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
reg  signed [15:0] r_V_24_reg_8205_pp0_iter0_reg;
wire  signed [31:0] grp_fu_7820_p2;
reg  signed [31:0] r_V_1_reg_8210;
wire  signed [31:0] sext_ln1169_23_fu_870_p1;
reg  signed [15:0] r_V_10_reg_8221;
wire    ap_CS_iter0_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
reg  signed [15:0] r_V_10_reg_8221_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_16_fu_884_p1;
wire  signed [31:0] grp_fu_7826_p2;
reg  signed [31:0] r_V_21_reg_8233;
wire  signed [31:0] grp_fu_7832_p3;
reg   [31:0] add_ln737_15_reg_8238;
reg  signed [15:0] r_V_12_reg_8243;
wire    ap_CS_iter0_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
reg  signed [15:0] r_V_12_reg_8243_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_17_fu_897_p1;
wire  signed [31:0] grp_fu_7846_p2;
reg  signed [31:0] r_V_35_reg_8255;
wire  signed [31:0] grp_fu_7839_p3;
reg   [31:0] add_ln737_2_reg_8260;
reg  signed [15:0] r_V_16_reg_8265;
wire    ap_CS_iter0_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
reg  signed [15:0] r_V_16_reg_8265_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_19_fu_916_p1;
wire  signed [31:0] grp_fu_7852_p3;
reg   [31:0] add_ln737_6_reg_8276;
reg  signed [15:0] r_V_36_reg_8281;
wire    ap_CS_iter0_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
reg  signed [15:0] r_V_36_reg_8281_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_29_fu_930_p1;
wire  signed [31:0] grp_fu_7859_p3;
reg   [31:0] add_ln737_11_reg_8292;
reg  signed [15:0] r_V_18_reg_8297;
wire    ap_CS_iter0_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
reg  signed [15:0] r_V_18_reg_8297_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_20_fu_943_p1;
wire  signed [31:0] grp_fu_7866_p3;
reg  signed [31:0] add_ln737_14_reg_8310;
wire  signed [31:0] sext_ln1169_12_fu_947_p1;
wire    ap_CS_iter0_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
wire   [31:0] grp_fu_7873_p3;
reg  signed [31:0] add_ln737_16_reg_8321;
reg  signed [15:0] r_V_32_reg_8326;
wire    ap_CS_iter0_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
reg  signed [15:0] r_V_32_reg_8326_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_27_fu_965_p1;
wire  signed [31:0] grp_fu_7880_p3;
reg  signed [31:0] add_ln737_1_reg_8337;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_17_fu_969_p2;
reg   [31:0] add_ln737_17_reg_8342;
reg  signed [15:0] r_V_22_reg_8347;
wire    ap_CS_iter0_fsm_state17;
wire    ap_block_state17_pp0_stage16_iter0;
reg  signed [15:0] r_V_22_reg_8347_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_22_fu_988_p1;
wire  signed [31:0] grp_fu_7887_p3;
reg  signed [31:0] add_ln737_5_reg_8359;
reg  signed [15:0] r_V_6_reg_8364;
wire    ap_CS_iter0_fsm_state18;
wire    ap_block_state18_pp0_stage17_iter0;
reg  signed [15:0] r_V_6_reg_8364_pp0_iter0_reg;
wire  signed [31:0] sext_ln1169_14_fu_1007_p1;
wire  signed [31:0] grp_fu_7894_p3;
reg  signed [31:0] add_ln737_10_reg_8376;
wire   [31:0] grp_fu_7901_p3;
reg  signed [31:0] add_ln737_3_reg_8381;
wire    ap_CS_iter0_fsm_state19;
wire    ap_block_state19_pp0_stage18_iter0;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_4_fu_1011_p2;
reg   [31:0] add_ln737_4_reg_8386;
wire    ap_CS_iter0_fsm_state20;
wire    ap_block_state20_pp0_stage19_iter0;
wire   [31:0] grp_fu_7908_p3;
reg  signed [31:0] add_ln737_7_reg_8391;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_8_fu_1015_p2;
reg   [31:0] add_ln737_8_reg_8396;
wire    ap_CS_iter0_fsm_state21;
wire    ap_block_state21_pp0_stage20_iter0;
wire   [31:0] grp_fu_7915_p3;
reg  signed [31:0] add_ln737_12_reg_8401;
wire   [31:0] add_ln737_18_fu_1023_p2;
reg   [31:0] add_ln737_18_reg_8406;
wire    ap_CS_iter0_fsm_state22;
wire    ap_block_state22_pp0_stage21_iter0;
wire   [31:0] add_ln737_fu_1032_p2;
reg   [31:0] add_ln737_reg_8411;
wire    ap_CS_iter0_fsm_state23;
wire    ap_block_state23_pp0_stage22_iter0;
wire   [0:0] icmp_ln1551_fu_1044_p2;
reg   [0:0] icmp_ln1551_reg_8417;
wire    ap_CS_iter0_fsm_state24;
wire    ap_block_state24_pp0_stage23_iter0;
reg   [0:0] icmp_ln1551_reg_8417_pp0_iter0_reg;
reg   [0:0] icmp_ln1551_reg_8417_pp0_iter1_reg;
reg   [31:0] mu_read_reg_8426;
reg   [31:0] mu_read_reg_8426_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_1_fu_1059_p1;
reg  signed [79:0] sext_ln1169_1_reg_8431;
reg  signed [79:0] sext_ln1169_1_reg_8431_pp0_iter1_reg;
reg  signed [63:0] lms_weights_imag_V_9_load_reg_8439;
reg  signed [63:0] lms_weights_imag_V_9_load_reg_8439_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_9_load_reg_8459;
reg  signed [63:0] lms_weights_real_V_9_load_reg_8459_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_1_fu_1093_p1;
wire  signed [79:0] sext_ln1171_13_fu_1102_p1;
reg  signed [79:0] sext_ln1171_13_reg_8470;
reg  signed [79:0] sext_ln1171_13_reg_8470_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_2_fu_1111_p1;
reg  signed [79:0] sext_ln1169_2_reg_8477;
reg  signed [79:0] sext_ln1169_2_reg_8477_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_8_load_reg_8485;
reg  signed [63:0] lms_weights_real_V_8_load_reg_8485_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_15_fu_1118_p1;
reg  signed [63:0] lms_weights_imag_V_8_load_reg_8496;
reg  signed [63:0] lms_weights_imag_V_8_load_reg_8496_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_17_fu_1140_p1;
reg  signed [79:0] sext_ln1171_17_reg_8511;
reg  signed [79:0] sext_ln1171_17_reg_8511_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_3_fu_1164_p1;
reg  signed [79:0] sext_ln1169_3_reg_8523;
reg  signed [79:0] sext_ln1169_3_reg_8523_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_7_load_reg_8531;
reg  signed [63:0] lms_weights_real_V_7_load_reg_8531_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_19_fu_1171_p1;
reg  signed [63:0] lms_weights_imag_V_7_load_reg_8542;
reg  signed [63:0] lms_weights_imag_V_7_load_reg_8542_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_21_fu_1193_p1;
reg  signed [79:0] sext_ln1171_21_reg_8557;
reg  signed [79:0] sext_ln1171_21_reg_8557_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_4_fu_1217_p1;
reg  signed [79:0] sext_ln1169_4_reg_8569;
reg  signed [79:0] sext_ln1169_4_reg_8569_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_6_load_reg_8577;
reg  signed [63:0] lms_weights_real_V_6_load_reg_8577_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_4_fu_1224_p1;
reg  signed [63:0] lms_weights_imag_V_6_load_reg_8588;
reg  signed [63:0] lms_weights_imag_V_6_load_reg_8588_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_24_fu_1246_p1;
reg  signed [79:0] sext_ln1171_24_reg_8603;
reg  signed [79:0] sext_ln1171_24_reg_8603_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_5_fu_1270_p1;
reg  signed [79:0] sext_ln1169_5_reg_8615;
reg  signed [79:0] sext_ln1169_5_reg_8615_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_5_load_reg_8623;
reg  signed [63:0] lms_weights_real_V_5_load_reg_8623_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_5_fu_1277_p1;
reg  signed [63:0] lms_weights_imag_V_5_load_reg_8634;
reg  signed [63:0] lms_weights_imag_V_5_load_reg_8634_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_27_fu_1299_p1;
reg  signed [79:0] sext_ln1171_27_reg_8649;
reg  signed [79:0] sext_ln1171_27_reg_8649_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_6_fu_1323_p1;
reg  signed [79:0] sext_ln1169_6_reg_8661;
reg  signed [79:0] sext_ln1169_6_reg_8661_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_4_load_reg_8669;
reg  signed [63:0] lms_weights_real_V_4_load_reg_8669_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_6_fu_1330_p1;
reg  signed [63:0] lms_weights_imag_V_4_load_reg_8680;
reg  signed [63:0] lms_weights_imag_V_4_load_reg_8680_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_30_fu_1352_p1;
reg  signed [79:0] sext_ln1171_30_reg_8695;
reg  signed [79:0] sext_ln1171_30_reg_8695_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_7_fu_1376_p1;
reg  signed [79:0] sext_ln1169_7_reg_8707;
reg  signed [79:0] sext_ln1169_7_reg_8707_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_3_load_reg_8715;
reg  signed [63:0] lms_weights_real_V_3_load_reg_8715_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_7_fu_1383_p1;
reg  signed [63:0] lms_weights_imag_V_3_load_reg_8726;
reg  signed [63:0] lms_weights_imag_V_3_load_reg_8726_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_33_fu_1405_p1;
reg  signed [79:0] sext_ln1171_33_reg_8741;
reg  signed [79:0] sext_ln1171_33_reg_8741_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_8_fu_1429_p1;
reg  signed [79:0] sext_ln1169_8_reg_8753;
reg  signed [79:0] sext_ln1169_8_reg_8753_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_2_load_reg_8761;
reg  signed [63:0] lms_weights_real_V_2_load_reg_8761_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_8_fu_1436_p1;
reg  signed [63:0] lms_weights_imag_V_2_load_reg_8772;
reg  signed [63:0] lms_weights_imag_V_2_load_reg_8772_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_36_fu_1458_p1;
reg  signed [79:0] sext_ln1171_36_reg_8787;
reg  signed [79:0] sext_ln1171_36_reg_8787_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_9_fu_1482_p1;
reg  signed [79:0] sext_ln1169_9_reg_8799;
reg  signed [79:0] sext_ln1169_9_reg_8799_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_1_load_reg_8807;
reg  signed [63:0] lms_weights_real_V_1_load_reg_8807_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_9_fu_1489_p1;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_8818;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_8818_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_39_fu_1511_p1;
reg  signed [79:0] sext_ln1171_39_reg_8833;
reg  signed [79:0] sext_ln1171_39_reg_8833_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_10_fu_1535_p1;
reg  signed [79:0] sext_ln1169_10_reg_8845;
reg  signed [79:0] sext_ln1169_10_reg_8845_pp0_iter1_reg;
reg  signed [63:0] lms_weights_real_V_0_load_reg_8853;
reg  signed [63:0] lms_weights_real_V_0_load_reg_8853_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_10_fu_1542_p1;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_8864;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_8864_pp0_iter1_reg;
wire  signed [79:0] sext_ln1171_42_fu_1564_p1;
reg  signed [79:0] sext_ln1171_42_reg_8879;
reg  signed [79:0] sext_ln1171_42_reg_8879_pp0_iter1_reg;
wire   [78:0] grp_fu_1077_p2;
reg   [78:0] mul_ln1171_5_reg_8891;
wire   [79:0] grp_fu_1083_p2;
reg   [79:0] mul_ln1171_6_reg_8896;
wire   [79:0] grp_fu_1097_p2;
reg   [79:0] mul_ln1171_4_reg_8901;
wire   [78:0] sub_ln1171_1_fu_1588_p2;
reg   [78:0] sub_ln1171_1_reg_8906;
wire   [79:0] grp_fu_1105_p2;
reg   [79:0] mul_ln1171_7_reg_8911;
wire   [79:0] grp_fu_1122_p2;
reg   [79:0] mul_ln1171_8_reg_8916;
wire   [78:0] grp_fu_1146_p2;
reg   [78:0] mul_ln1171_9_reg_8921;
wire   [79:0] grp_fu_1152_p2;
reg   [79:0] mul_ln1171_10_reg_8926;
wire   [79:0] grp_fu_1158_p2;
reg   [79:0] mul_ln1171_11_reg_8931;
wire   [79:0] grp_fu_1175_p2;
reg   [79:0] mul_ln1171_12_reg_8936;
wire   [78:0] grp_fu_1199_p2;
reg   [78:0] mul_ln1171_13_reg_8941;
wire   [79:0] grp_fu_1205_p2;
reg   [79:0] mul_ln1171_14_reg_8946;
wire   [79:0] grp_fu_1211_p2;
reg   [79:0] mul_ln1171_15_reg_8951;
wire   [79:0] grp_fu_1228_p2;
reg   [79:0] mul_ln1171_16_reg_8956;
wire   [78:0] grp_fu_1252_p2;
reg   [78:0] mul_ln1171_17_reg_8961;
wire   [79:0] grp_fu_1258_p2;
reg   [79:0] mul_ln1171_18_reg_8966;
wire   [79:0] grp_fu_1264_p2;
reg   [79:0] mul_ln1171_19_reg_8971;
wire   [79:0] grp_fu_1281_p2;
reg   [79:0] mul_ln1171_20_reg_8976;
wire   [78:0] grp_fu_1305_p2;
reg   [78:0] mul_ln1171_21_reg_8981;
wire   [79:0] grp_fu_1311_p2;
reg   [79:0] mul_ln1171_22_reg_8986;
wire   [79:0] grp_fu_1317_p2;
reg   [79:0] mul_ln1171_23_reg_8991;
wire   [79:0] grp_fu_1334_p2;
reg   [79:0] mul_ln1171_24_reg_8996;
wire   [78:0] grp_fu_1358_p2;
reg   [78:0] mul_ln1171_25_reg_9001;
wire   [79:0] grp_fu_1364_p2;
reg   [79:0] mul_ln1171_26_reg_9006;
wire   [79:0] grp_fu_1370_p2;
reg   [79:0] mul_ln1171_27_reg_9011;
wire   [79:0] grp_fu_1387_p2;
reg   [79:0] mul_ln1171_28_reg_9016;
wire   [78:0] grp_fu_1411_p2;
reg   [78:0] mul_ln1171_29_reg_9021;
wire   [79:0] grp_fu_1417_p2;
reg   [79:0] mul_ln1171_30_reg_9026;
wire   [79:0] grp_fu_1423_p2;
reg   [79:0] mul_ln1171_31_reg_9031;
wire   [79:0] grp_fu_1440_p2;
reg   [79:0] mul_ln1171_32_reg_9036;
wire   [78:0] grp_fu_1464_p2;
reg   [78:0] mul_ln1171_33_reg_9041;
wire   [79:0] grp_fu_1470_p2;
reg   [79:0] mul_ln1171_34_reg_9046;
wire   [79:0] grp_fu_1476_p2;
reg   [79:0] mul_ln1171_35_reg_9051;
wire   [79:0] grp_fu_1493_p2;
reg   [79:0] mul_ln1171_36_reg_9056;
wire   [78:0] grp_fu_1517_p2;
reg   [78:0] mul_ln1171_37_reg_9061;
wire   [79:0] grp_fu_1523_p2;
reg   [79:0] mul_ln1171_38_reg_9066;
wire   [79:0] grp_fu_1529_p2;
reg   [79:0] mul_ln1171_39_reg_9071;
wire   [79:0] grp_fu_1546_p2;
reg   [79:0] mul_ln1171_40_reg_9076;
wire   [78:0] grp_fu_1570_p2;
reg   [78:0] mul_ln1171_41_reg_9081;
wire   [79:0] grp_fu_1576_p2;
reg   [79:0] mul_ln1171_42_reg_9086;
wire   [79:0] grp_fu_1582_p2;
reg   [79:0] mul_ln1171_43_reg_9091;
wire   [80:0] sub_ln1246_1_fu_1599_p2;
reg   [80:0] sub_ln1246_1_reg_9096;
wire   [63:0] trunc_ln1245_2_fu_1605_p1;
reg   [63:0] trunc_ln1245_2_reg_9101;
wire  signed [79:0] sub_ln1245_1_fu_1609_p2;
reg  signed [79:0] sub_ln1245_1_reg_9106;
wire   [63:0] trunc_ln1245_3_fu_1613_p1;
reg   [63:0] trunc_ln1245_3_reg_9111;
wire   [78:0] sub_ln1171_2_fu_1617_p2;
reg   [78:0] sub_ln1171_2_reg_9116;
wire  signed [79:0] sub_ln1245_2_fu_1622_p2;
reg  signed [79:0] sub_ln1245_2_reg_9121;
wire   [63:0] trunc_ln1245_5_fu_1626_p1;
reg   [63:0] trunc_ln1245_5_reg_9126;
wire   [78:0] sub_ln1171_3_fu_1630_p2;
reg   [78:0] sub_ln1171_3_reg_9131;
wire  signed [79:0] sub_ln1245_3_fu_1635_p2;
reg  signed [79:0] sub_ln1245_3_reg_9136;
reg  signed [79:0] sub_ln1245_3_reg_9136_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_7_fu_1639_p1;
reg   [63:0] trunc_ln1245_7_reg_9141;
reg   [63:0] trunc_ln1245_7_reg_9141_pp0_iter1_reg;
wire   [78:0] sub_ln1171_4_fu_1643_p2;
reg   [78:0] sub_ln1171_4_reg_9146;
wire  signed [79:0] sub_ln1245_4_fu_1648_p2;
reg  signed [79:0] sub_ln1245_4_reg_9151;
reg  signed [79:0] sub_ln1245_4_reg_9151_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_9_fu_1652_p1;
reg   [63:0] trunc_ln1245_9_reg_9156;
reg   [63:0] trunc_ln1245_9_reg_9156_pp0_iter1_reg;
wire   [78:0] sub_ln1171_5_fu_1656_p2;
reg   [78:0] sub_ln1171_5_reg_9161;
wire  signed [79:0] sub_ln1245_5_fu_1661_p2;
reg  signed [79:0] sub_ln1245_5_reg_9166;
reg  signed [79:0] sub_ln1245_5_reg_9166_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_11_fu_1665_p1;
reg   [63:0] trunc_ln1245_11_reg_9171;
reg   [63:0] trunc_ln1245_11_reg_9171_pp0_iter1_reg;
wire   [78:0] sub_ln1171_6_fu_1669_p2;
reg   [78:0] sub_ln1171_6_reg_9176;
wire  signed [79:0] sub_ln1245_6_fu_1674_p2;
reg  signed [79:0] sub_ln1245_6_reg_9181;
reg  signed [79:0] sub_ln1245_6_reg_9181_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_13_fu_1678_p1;
reg   [63:0] trunc_ln1245_13_reg_9186;
reg   [63:0] trunc_ln1245_13_reg_9186_pp0_iter1_reg;
wire   [78:0] sub_ln1171_7_fu_1682_p2;
reg   [78:0] sub_ln1171_7_reg_9191;
wire  signed [79:0] sub_ln1245_7_fu_1687_p2;
reg  signed [79:0] sub_ln1245_7_reg_9196;
reg  signed [79:0] sub_ln1245_7_reg_9196_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_15_fu_1691_p1;
reg   [63:0] trunc_ln1245_15_reg_9201;
reg   [63:0] trunc_ln1245_15_reg_9201_pp0_iter1_reg;
wire   [78:0] sub_ln1171_8_fu_1695_p2;
reg   [78:0] sub_ln1171_8_reg_9206;
wire  signed [79:0] sub_ln1245_8_fu_1700_p2;
reg  signed [79:0] sub_ln1245_8_reg_9211;
reg  signed [79:0] sub_ln1245_8_reg_9211_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_17_fu_1704_p1;
reg   [63:0] trunc_ln1245_17_reg_9216;
reg   [63:0] trunc_ln1245_17_reg_9216_pp0_iter1_reg;
wire   [78:0] sub_ln1171_9_fu_1708_p2;
reg   [78:0] sub_ln1171_9_reg_9221;
wire  signed [79:0] sub_ln1245_9_fu_1713_p2;
reg  signed [79:0] sub_ln1245_9_reg_9226;
reg  signed [79:0] sub_ln1245_9_reg_9226_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_19_fu_1717_p1;
reg   [63:0] trunc_ln1245_19_reg_9231;
reg   [63:0] trunc_ln1245_19_reg_9231_pp0_iter1_reg;
wire   [78:0] sub_ln1171_10_fu_1721_p2;
reg   [78:0] sub_ln1171_10_reg_9236;
wire  signed [79:0] sub_ln1245_10_fu_1726_p2;
reg  signed [79:0] sub_ln1245_10_reg_9241;
reg  signed [79:0] sub_ln1245_10_reg_9241_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_21_fu_1730_p1;
reg   [63:0] trunc_ln1245_21_reg_9246;
reg   [63:0] trunc_ln1245_21_reg_9246_pp0_iter1_reg;
reg   [0:0] tmp_46_reg_9251;
wire   [63:0] add_ln712_fu_1750_p2;
reg   [63:0] add_ln712_reg_9257;
reg   [0:0] tmp_47_reg_9262;
reg   [16:0] tmp_4_reg_9268;
reg   [0:0] tmp_48_reg_9274;
wire   [63:0] add_ln712_1_fu_1792_p2;
reg   [63:0] add_ln712_1_reg_9280;
reg   [0:0] tmp_49_reg_9285;
reg   [16:0] tmp_5_reg_9291;
wire   [80:0] sub_ln1246_2_fu_1820_p2;
reg   [80:0] sub_ln1246_2_reg_9297;
wire   [63:0] trunc_ln1245_4_fu_1826_p1;
reg   [63:0] trunc_ln1245_4_reg_9302;
wire   [80:0] sub_ln1246_3_fu_1836_p2;
reg   [80:0] sub_ln1246_3_reg_9307;
reg   [80:0] sub_ln1246_3_reg_9307_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_6_fu_1842_p1;
reg   [63:0] trunc_ln1245_6_reg_9312;
reg   [63:0] trunc_ln1245_6_reg_9312_pp0_iter1_reg;
wire   [80:0] sub_ln1246_4_fu_1852_p2;
reg   [80:0] sub_ln1246_4_reg_9317;
reg   [80:0] sub_ln1246_4_reg_9317_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_8_fu_1858_p1;
reg   [63:0] trunc_ln1245_8_reg_9322;
reg   [63:0] trunc_ln1245_8_reg_9322_pp0_iter1_reg;
wire   [80:0] sub_ln1246_5_fu_1868_p2;
reg   [80:0] sub_ln1246_5_reg_9327;
reg   [80:0] sub_ln1246_5_reg_9327_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_10_fu_1874_p1;
reg   [63:0] trunc_ln1245_10_reg_9332;
reg   [63:0] trunc_ln1245_10_reg_9332_pp0_iter1_reg;
wire   [80:0] sub_ln1246_6_fu_1884_p2;
reg   [80:0] sub_ln1246_6_reg_9337;
reg   [80:0] sub_ln1246_6_reg_9337_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_12_fu_1890_p1;
reg   [63:0] trunc_ln1245_12_reg_9342;
reg   [63:0] trunc_ln1245_12_reg_9342_pp0_iter1_reg;
wire   [80:0] sub_ln1246_7_fu_1900_p2;
reg   [80:0] sub_ln1246_7_reg_9347;
reg   [80:0] sub_ln1246_7_reg_9347_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_14_fu_1906_p1;
reg   [63:0] trunc_ln1245_14_reg_9352;
reg   [63:0] trunc_ln1245_14_reg_9352_pp0_iter1_reg;
wire   [80:0] sub_ln1246_8_fu_1916_p2;
reg   [80:0] sub_ln1246_8_reg_9357;
reg   [80:0] sub_ln1246_8_reg_9357_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_16_fu_1922_p1;
reg   [63:0] trunc_ln1245_16_reg_9362;
reg   [63:0] trunc_ln1245_16_reg_9362_pp0_iter1_reg;
wire   [80:0] sub_ln1246_9_fu_1932_p2;
reg   [80:0] sub_ln1246_9_reg_9367;
reg   [80:0] sub_ln1246_9_reg_9367_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_18_fu_1938_p1;
reg   [63:0] trunc_ln1245_18_reg_9372;
reg   [63:0] trunc_ln1245_18_reg_9372_pp0_iter1_reg;
wire   [80:0] sub_ln1246_10_fu_1948_p2;
reg   [80:0] sub_ln1246_10_reg_9377;
reg   [80:0] sub_ln1246_10_reg_9377_pp0_iter1_reg;
wire   [63:0] trunc_ln1245_20_fu_1954_p1;
reg   [63:0] trunc_ln1245_20_reg_9382;
reg   [63:0] trunc_ln1245_20_reg_9382_pp0_iter1_reg;
wire  signed [63:0] select_ln384_5_fu_2014_p3;
reg  signed [63:0] select_ln384_5_reg_9387;
wire  signed [63:0] select_ln384_7_fu_2077_p3;
reg  signed [63:0] select_ln384_7_reg_9393;
reg   [0:0] tmp_50_reg_9399;
wire   [63:0] add_ln712_2_fu_2100_p2;
reg   [63:0] add_ln712_2_reg_9405;
reg   [0:0] tmp_51_reg_9410;
reg   [16:0] tmp_6_reg_9416;
reg   [0:0] tmp_52_reg_9422;
wire   [63:0] add_ln712_3_fu_2142_p2;
reg   [63:0] add_ln712_3_reg_9428;
reg   [0:0] tmp_53_reg_9433;
reg   [16:0] tmp_7_reg_9439;
wire  signed [63:0] select_ln384_9_fu_2220_p3;
reg  signed [63:0] select_ln384_9_reg_9445;
wire  signed [63:0] select_ln384_11_fu_2283_p3;
reg  signed [63:0] select_ln384_11_reg_9451;
reg   [0:0] tmp_54_reg_9457;
wire   [63:0] add_ln712_4_fu_2306_p2;
reg   [63:0] add_ln712_4_reg_9463;
reg   [0:0] tmp_55_reg_9468;
reg   [16:0] tmp_8_reg_9474;
reg   [0:0] tmp_56_reg_9480;
wire   [63:0] add_ln712_5_fu_2348_p2;
reg   [63:0] add_ln712_5_reg_9486;
reg   [0:0] tmp_57_reg_9491;
reg   [16:0] tmp_9_reg_9497;
wire  signed [63:0] select_ln384_13_fu_2426_p3;
reg  signed [63:0] select_ln384_13_reg_9503;
wire  signed [63:0] select_ln384_15_fu_2489_p3;
reg  signed [63:0] select_ln384_15_reg_9509;
reg   [0:0] tmp_58_reg_9515;
wire   [63:0] add_ln712_6_fu_2512_p2;
reg   [63:0] add_ln712_6_reg_9521;
reg   [0:0] tmp_59_reg_9526;
reg   [16:0] tmp_s_reg_9532;
reg   [0:0] tmp_60_reg_9538;
wire   [63:0] add_ln712_7_fu_2554_p2;
reg   [63:0] add_ln712_7_reg_9544;
reg   [0:0] tmp_61_reg_9549;
reg   [16:0] tmp_10_reg_9555;
wire  signed [63:0] select_ln384_17_fu_2632_p3;
reg  signed [63:0] select_ln384_17_reg_9561;
wire  signed [63:0] select_ln384_19_fu_2695_p3;
reg  signed [63:0] select_ln384_19_reg_9567;
reg   [0:0] tmp_62_reg_9573;
wire   [63:0] add_ln712_8_fu_2718_p2;
reg   [63:0] add_ln712_8_reg_9579;
reg   [0:0] tmp_63_reg_9584;
reg   [16:0] tmp_11_reg_9590;
reg   [0:0] tmp_64_reg_9596;
wire   [63:0] add_ln712_9_fu_2760_p2;
reg   [63:0] add_ln712_9_reg_9602;
reg   [0:0] tmp_65_reg_9607;
reg   [16:0] tmp_12_reg_9613;
wire  signed [63:0] select_ln384_21_fu_2838_p3;
reg  signed [63:0] select_ln384_21_reg_9619;
wire  signed [63:0] select_ln384_23_fu_2901_p3;
reg  signed [63:0] select_ln384_23_reg_9625;
reg   [0:0] tmp_66_reg_9631;
wire   [63:0] add_ln712_10_fu_2924_p2;
reg   [63:0] add_ln712_10_reg_9637;
reg   [0:0] tmp_67_reg_9642;
reg   [16:0] tmp_13_reg_9648;
reg   [0:0] tmp_68_reg_9654;
wire   [63:0] add_ln712_11_fu_2966_p2;
reg   [63:0] add_ln712_11_reg_9660;
reg   [0:0] tmp_69_reg_9665;
reg   [16:0] tmp_14_reg_9671;
wire  signed [63:0] select_ln384_25_fu_3044_p3;
reg  signed [63:0] select_ln384_25_reg_9677;
wire  signed [63:0] select_ln384_27_fu_3107_p3;
reg  signed [63:0] select_ln384_27_reg_9683;
reg   [0:0] tmp_70_reg_9689;
wire   [63:0] add_ln712_12_fu_3130_p2;
reg   [63:0] add_ln712_12_reg_9695;
reg   [0:0] tmp_71_reg_9700;
reg   [16:0] tmp_15_reg_9706;
reg   [0:0] tmp_72_reg_9712;
wire   [63:0] add_ln712_13_fu_3172_p2;
reg   [63:0] add_ln712_13_reg_9718;
reg   [0:0] tmp_73_reg_9723;
reg   [16:0] tmp_16_reg_9729;
wire  signed [63:0] select_ln384_29_fu_3250_p3;
reg  signed [63:0] select_ln384_29_reg_9735;
wire  signed [63:0] select_ln384_31_fu_3313_p3;
reg  signed [63:0] select_ln384_31_reg_9741;
reg   [0:0] tmp_74_reg_9747;
wire   [63:0] add_ln712_14_fu_3336_p2;
reg   [63:0] add_ln712_14_reg_9753;
reg   [0:0] tmp_75_reg_9758;
reg   [16:0] tmp_17_reg_9764;
reg   [0:0] tmp_76_reg_9770;
wire   [63:0] add_ln712_15_fu_3378_p2;
reg   [63:0] add_ln712_15_reg_9776;
reg   [0:0] tmp_77_reg_9781;
reg   [16:0] tmp_18_reg_9787;
wire  signed [63:0] select_ln384_33_fu_3456_p3;
reg  signed [63:0] select_ln384_33_reg_9793;
wire  signed [63:0] select_ln384_35_fu_3519_p3;
reg  signed [63:0] select_ln384_35_reg_9799;
reg   [0:0] tmp_78_reg_9805;
wire   [63:0] add_ln712_16_fu_3542_p2;
reg   [63:0] add_ln712_16_reg_9811;
reg   [0:0] tmp_79_reg_9816;
reg   [16:0] tmp_19_reg_9822;
reg   [0:0] tmp_80_reg_9828;
wire   [63:0] add_ln712_17_fu_3584_p2;
reg   [63:0] add_ln712_17_reg_9834;
reg   [0:0] tmp_81_reg_9839;
reg   [16:0] tmp_20_reg_9845;
wire  signed [63:0] select_ln384_37_fu_3662_p3;
reg  signed [63:0] select_ln384_37_reg_9851;
wire  signed [63:0] select_ln384_39_fu_3725_p3;
reg  signed [63:0] select_ln384_39_reg_9857;
reg   [0:0] tmp_82_reg_9863;
wire   [63:0] add_ln712_18_fu_3748_p2;
reg   [63:0] add_ln712_18_reg_9869;
reg   [0:0] tmp_83_reg_9874;
reg   [16:0] tmp_21_reg_9880;
reg   [0:0] tmp_84_reg_9886;
wire   [63:0] add_ln712_19_fu_3790_p2;
reg   [63:0] add_ln712_19_reg_9892;
reg   [0:0] tmp_85_reg_9897;
reg   [16:0] tmp_22_reg_9903;
wire   [63:0] rhs_fu_3868_p3;
reg   [63:0] rhs_reg_9909;
wire   [63:0] rhs_1_fu_3931_p3;
reg   [63:0] rhs_1_reg_9914;
wire   [64:0] ret_V_fu_3956_p2;
reg   [64:0] ret_V_reg_9919;
reg   [0:0] p_Result_s_reg_9931;
reg   [0:0] p_Result_4_reg_9939;
wire   [64:0] ret_V_1_fu_4002_p2;
reg   [64:0] ret_V_1_reg_9945;
reg   [0:0] p_Result_5_reg_9957;
reg   [0:0] p_Result_6_reg_9965;
wire   [0:0] xor_ln794_fu_4027_p2;
reg   [0:0] xor_ln794_reg_9971;
wire   [63:0] error_real_V_fu_4049_p3;
reg   [63:0] error_real_V_reg_9976;
wire   [0:0] xor_ln794_1_fu_4060_p2;
reg   [0:0] xor_ln794_1_reg_9981;
wire   [63:0] error_imag_V_fu_4082_p3;
reg   [63:0] error_imag_V_reg_9986;
wire   [63:0] grp_fu_1053_p2;
reg   [63:0] udiv_ln712_reg_9991;
wire   [15:0] p_Val2_6_fu_4130_p2;
reg   [15:0] p_Val2_6_reg_9996;
reg   [0:0] p_Result_10_reg_10001;
wire   [0:0] Range2_all_ones_fu_4153_p2;
reg   [0:0] Range2_all_ones_reg_10008;
wire   [0:0] Range1_all_ones_fu_4168_p2;
reg   [0:0] Range1_all_ones_reg_10013;
wire   [0:0] Range1_all_zeros_fu_4174_p2;
reg   [0:0] Range1_all_zeros_reg_10020;
wire   [15:0] p_Val2_9_fu_4220_p2;
reg   [15:0] p_Val2_9_reg_10025;
reg   [0:0] p_Result_13_reg_10030;
wire   [0:0] Range2_all_ones_1_fu_4243_p2;
reg   [0:0] Range2_all_ones_1_reg_10037;
wire   [0:0] Range1_all_ones_3_fu_4258_p2;
reg   [0:0] Range1_all_ones_3_reg_10042;
wire   [0:0] Range1_all_zeros_1_fu_4264_p2;
reg   [0:0] Range1_all_zeros_1_reg_10049;
wire   [62:0] select_ln340_fu_4286_p3;
reg   [62:0] select_ln340_reg_10054;
wire  signed [79:0] conv7_i251_i_fu_4294_p1;
wire  signed [79:0] conv7_i235_i_fu_4297_p1;
wire   [79:0] grp_fu_4300_p2;
reg   [79:0] mul_ln1171_64_reg_10122;
wire   [79:0] grp_fu_4305_p2;
reg   [79:0] mul_ln1171_65_reg_10127;
wire   [79:0] grp_fu_4310_p2;
reg   [79:0] mul_ln1171_67_reg_10132;
wire   [79:0] grp_fu_4315_p2;
reg   [79:0] mul_ln1171_68_reg_10137;
wire   [79:0] grp_fu_4320_p2;
reg   [79:0] mul_ln1171_70_reg_10142;
wire   [79:0] grp_fu_4325_p2;
reg   [79:0] mul_ln1171_71_reg_10147;
wire   [79:0] grp_fu_4330_p2;
reg   [79:0] mul_ln1171_73_reg_10152;
wire   [79:0] grp_fu_4335_p2;
reg   [79:0] mul_ln1171_74_reg_10157;
wire   [79:0] grp_fu_4340_p2;
reg   [79:0] mul_ln1171_76_reg_10162;
wire   [79:0] grp_fu_4345_p2;
reg   [79:0] mul_ln1171_77_reg_10167;
wire   [79:0] grp_fu_4350_p2;
reg   [79:0] mul_ln1171_79_reg_10172;
wire   [79:0] grp_fu_4355_p2;
reg   [79:0] mul_ln1171_80_reg_10177;
wire   [79:0] grp_fu_4360_p2;
reg   [79:0] mul_ln1171_82_reg_10182;
wire   [79:0] grp_fu_4365_p2;
reg   [79:0] mul_ln1171_83_reg_10187;
wire   [79:0] grp_fu_4370_p2;
reg   [79:0] mul_ln1171_85_reg_10192;
wire   [79:0] grp_fu_4375_p2;
reg   [79:0] mul_ln1171_86_reg_10197;
wire   [79:0] grp_fu_4380_p2;
reg   [79:0] mul_ln1171_88_reg_10202;
wire   [79:0] grp_fu_4385_p2;
reg   [79:0] mul_ln1171_89_reg_10207;
wire   [79:0] grp_fu_4390_p2;
reg   [79:0] mul_ln1171_91_reg_10212;
wire   [79:0] grp_fu_4395_p2;
reg   [79:0] mul_ln1171_92_reg_10217;
wire   [79:0] grp_fu_4400_p2;
reg   [79:0] mul_ln1171_94_reg_10222;
wire   [79:0] grp_fu_4405_p2;
reg   [79:0] mul_ln1171_95_reg_10227;
wire   [79:0] grp_fu_4410_p2;
reg   [79:0] mul_ln1171_97_reg_10232;
wire   [79:0] grp_fu_4415_p2;
reg   [79:0] mul_ln1171_98_reg_10237;
wire   [79:0] grp_fu_4420_p2;
reg   [79:0] mul_ln1171_100_reg_10242;
wire   [79:0] grp_fu_4425_p2;
reg   [79:0] mul_ln1171_101_reg_10247;
wire   [79:0] grp_fu_4430_p2;
reg   [79:0] mul_ln1171_103_reg_10252;
wire   [79:0] grp_fu_4435_p2;
reg   [79:0] mul_ln1171_104_reg_10257;
wire   [79:0] grp_fu_4440_p2;
reg   [79:0] mul_ln1171_106_reg_10262;
wire   [79:0] grp_fu_4445_p2;
reg   [79:0] mul_ln1171_107_reg_10267;
wire   [79:0] grp_fu_4450_p2;
reg   [79:0] mul_ln1171_109_reg_10272;
wire   [79:0] grp_fu_4455_p2;
reg   [79:0] mul_ln1171_110_reg_10277;
wire   [79:0] grp_fu_4460_p2;
reg   [79:0] mul_ln1171_112_reg_10282;
wire   [79:0] grp_fu_4465_p2;
reg   [79:0] mul_ln1171_113_reg_10287;
wire   [79:0] grp_fu_4470_p2;
reg   [79:0] mul_ln1171_115_reg_10292;
wire   [79:0] grp_fu_4475_p2;
reg   [79:0] mul_ln1171_116_reg_10297;
wire   [79:0] grp_fu_4480_p2;
reg   [79:0] mul_ln1171_118_reg_10302;
wire   [79:0] grp_fu_4485_p2;
reg   [79:0] mul_ln1171_119_reg_10307;
wire   [79:0] grp_fu_4490_p2;
reg   [79:0] mul_ln1171_121_reg_10312;
wire   [79:0] grp_fu_4495_p2;
reg   [79:0] mul_ln1171_122_reg_10317;
wire   [94:0] grp_fu_4741_p2;
reg   [94:0] r_V_40_reg_10322;
wire   [80:0] add_ln1245_20_fu_4753_p2;
reg  signed [80:0] add_ln1245_20_reg_10327;
wire   [79:0] sub_ln1246_13_fu_4759_p2;
reg  signed [79:0] sub_ln1246_13_reg_10332;
wire   [80:0] add_ln1245_23_fu_4769_p2;
reg  signed [80:0] add_ln1245_23_reg_10337;
wire   [79:0] sub_ln1246_14_fu_4775_p2;
reg  signed [79:0] sub_ln1246_14_reg_10342;
wire   [80:0] add_ln1245_26_fu_4785_p2;
reg  signed [80:0] add_ln1245_26_reg_10347;
wire   [79:0] sub_ln1246_15_fu_4791_p2;
reg  signed [79:0] sub_ln1246_15_reg_10352;
wire   [80:0] add_ln1245_29_fu_4801_p2;
reg  signed [80:0] add_ln1245_29_reg_10357;
wire   [79:0] sub_ln1246_16_fu_4807_p2;
reg  signed [79:0] sub_ln1246_16_reg_10362;
wire   [80:0] add_ln1245_32_fu_4817_p2;
reg  signed [80:0] add_ln1245_32_reg_10367;
wire   [79:0] sub_ln1246_17_fu_4823_p2;
reg  signed [79:0] sub_ln1246_17_reg_10372;
wire   [80:0] add_ln1245_35_fu_4833_p2;
reg  signed [80:0] add_ln1245_35_reg_10377;
wire   [79:0] sub_ln1246_18_fu_4839_p2;
reg  signed [79:0] sub_ln1246_18_reg_10382;
wire   [80:0] add_ln1245_38_fu_4849_p2;
reg  signed [80:0] add_ln1245_38_reg_10387;
wire   [79:0] sub_ln1246_19_fu_4855_p2;
reg  signed [79:0] sub_ln1246_19_reg_10392;
wire   [80:0] add_ln1245_41_fu_4865_p2;
reg  signed [80:0] add_ln1245_41_reg_10397;
wire   [79:0] sub_ln1246_20_fu_4871_p2;
reg  signed [79:0] sub_ln1246_20_reg_10402;
wire   [80:0] add_ln1245_44_fu_4881_p2;
reg  signed [80:0] add_ln1245_44_reg_10407;
wire   [79:0] sub_ln1246_21_fu_4887_p2;
reg  signed [79:0] sub_ln1246_21_reg_10412;
wire   [80:0] add_ln1245_47_fu_4897_p2;
reg  signed [80:0] add_ln1245_47_reg_10417;
wire   [79:0] sub_ln1246_22_fu_4903_p2;
reg  signed [79:0] sub_ln1246_22_reg_10422;
wire   [174:0] zext_ln1171_fu_4907_p1;
wire   [174:0] grp_fu_4913_p2;
reg   [174:0] mul_ln1171_66_reg_10551;
wire   [174:0] grp_fu_4922_p2;
reg   [174:0] mul_ln1171_69_reg_10556;
wire   [174:0] grp_fu_4931_p2;
reg   [174:0] mul_ln1171_72_reg_10561;
wire   [174:0] grp_fu_4940_p2;
reg   [174:0] mul_ln1171_75_reg_10566;
wire   [174:0] grp_fu_4949_p2;
reg   [174:0] mul_ln1171_78_reg_10571;
wire   [174:0] grp_fu_4958_p2;
reg   [174:0] mul_ln1171_81_reg_10576;
wire   [174:0] grp_fu_4967_p2;
reg   [174:0] mul_ln1171_84_reg_10581;
wire   [174:0] grp_fu_4976_p2;
reg   [174:0] mul_ln1171_87_reg_10586;
wire   [174:0] grp_fu_4985_p2;
reg   [174:0] mul_ln1171_90_reg_10591;
wire   [174:0] grp_fu_4994_p2;
reg   [174:0] mul_ln1171_93_reg_10596;
wire   [174:0] grp_fu_5003_p2;
reg   [174:0] mul_ln1171_96_reg_10601;
wire   [174:0] grp_fu_5012_p2;
reg   [174:0] mul_ln1171_99_reg_10606;
wire   [174:0] grp_fu_5021_p2;
reg   [174:0] mul_ln1171_102_reg_10611;
wire   [174:0] grp_fu_5030_p2;
reg   [174:0] mul_ln1171_105_reg_10616;
wire   [174:0] grp_fu_5039_p2;
reg   [174:0] mul_ln1171_108_reg_10621;
wire   [174:0] grp_fu_5048_p2;
reg   [174:0] mul_ln1171_111_reg_10626;
wire   [174:0] grp_fu_5057_p2;
reg   [174:0] mul_ln1171_114_reg_10631;
wire   [174:0] grp_fu_5066_p2;
reg   [174:0] mul_ln1171_117_reg_10636;
wire   [174:0] grp_fu_5075_p2;
reg   [174:0] mul_ln1171_120_reg_10641;
wire   [174:0] grp_fu_5084_p2;
reg   [174:0] mul_ln1171_123_reg_10646;
reg   [0:0] tmp_91_reg_10751;
reg   [63:0] trunc_ln4_reg_10757;
reg   [0:0] tmp_92_reg_10763;
reg   [46:0] tmp_24_reg_10769;
reg   [0:0] tmp_93_reg_10775;
reg   [63:0] trunc_ln717_1_reg_10781;
reg   [0:0] tmp_94_reg_10787;
reg   [46:0] tmp_25_reg_10793;
reg   [0:0] tmp_95_reg_10799;
reg   [63:0] trunc_ln717_2_reg_10805;
reg   [0:0] tmp_96_reg_10811;
reg   [46:0] tmp_26_reg_10817;
reg   [0:0] tmp_97_reg_10823;
reg   [63:0] trunc_ln717_3_reg_10829;
reg   [0:0] tmp_98_reg_10835;
reg   [46:0] tmp_27_reg_10841;
reg   [0:0] tmp_99_reg_10847;
reg   [63:0] trunc_ln717_4_reg_10853;
reg   [0:0] tmp_100_reg_10859;
reg   [46:0] tmp_28_reg_10865;
reg   [0:0] tmp_101_reg_10871;
reg   [63:0] trunc_ln717_5_reg_10877;
reg   [0:0] tmp_102_reg_10883;
reg   [46:0] tmp_29_reg_10889;
reg   [0:0] tmp_103_reg_10895;
reg   [63:0] trunc_ln717_6_reg_10901;
reg   [0:0] tmp_104_reg_10907;
reg   [46:0] tmp_30_reg_10913;
reg   [0:0] tmp_105_reg_10919;
reg   [63:0] trunc_ln717_7_reg_10925;
reg   [0:0] tmp_106_reg_10931;
reg   [46:0] tmp_31_reg_10937;
reg   [0:0] tmp_107_reg_10943;
reg   [63:0] trunc_ln717_8_reg_10949;
reg   [0:0] tmp_108_reg_10955;
reg   [46:0] tmp_32_reg_10961;
reg   [0:0] tmp_109_reg_10967;
reg   [63:0] trunc_ln717_9_reg_10973;
reg   [0:0] tmp_110_reg_10979;
reg   [46:0] tmp_33_reg_10985;
reg   [0:0] tmp_111_reg_10991;
reg   [63:0] trunc_ln717_s_reg_10997;
reg   [0:0] tmp_112_reg_11003;
reg   [46:0] tmp_34_reg_11009;
reg   [0:0] tmp_113_reg_11015;
reg   [63:0] trunc_ln717_10_reg_11021;
reg   [0:0] tmp_114_reg_11027;
reg   [46:0] tmp_35_reg_11033;
reg   [0:0] tmp_115_reg_11039;
reg   [63:0] trunc_ln717_11_reg_11045;
reg   [0:0] tmp_116_reg_11051;
reg   [46:0] tmp_36_reg_11057;
reg   [0:0] tmp_117_reg_11063;
reg   [63:0] trunc_ln717_12_reg_11069;
reg   [0:0] tmp_118_reg_11075;
reg   [46:0] tmp_37_reg_11081;
reg   [0:0] tmp_119_reg_11087;
reg   [63:0] trunc_ln717_13_reg_11093;
reg   [0:0] tmp_120_reg_11099;
reg   [46:0] tmp_38_reg_11105;
reg   [0:0] tmp_121_reg_11111;
reg   [63:0] trunc_ln717_14_reg_11117;
reg   [0:0] tmp_122_reg_11123;
reg   [46:0] tmp_39_reg_11129;
reg   [0:0] tmp_123_reg_11135;
reg   [63:0] trunc_ln717_15_reg_11141;
reg   [0:0] tmp_124_reg_11147;
reg   [46:0] tmp_40_reg_11153;
reg   [0:0] tmp_125_reg_11159;
reg   [63:0] trunc_ln717_16_reg_11165;
reg   [0:0] tmp_126_reg_11171;
reg   [46:0] tmp_41_reg_11177;
reg   [0:0] tmp_127_reg_11183;
reg   [63:0] trunc_ln717_17_reg_11189;
reg   [0:0] tmp_128_reg_11195;
reg   [46:0] tmp_42_reg_11201;
reg   [0:0] tmp_129_reg_11207;
reg   [63:0] trunc_ln717_18_reg_11213;
reg   [0:0] tmp_130_reg_11219;
reg   [46:0] tmp_43_reg_11225;
wire   [0:0] and_ln794_24_fu_6145_p2;
reg   [0:0] and_ln794_24_reg_11231;
wire   [0:0] and_ln795_24_fu_6167_p2;
reg   [0:0] and_ln795_24_reg_11237;
wire   [0:0] and_ln794_25_fu_6187_p2;
reg   [0:0] and_ln794_25_reg_11244;
wire   [0:0] and_ln795_25_fu_6209_p2;
reg   [0:0] and_ln795_25_reg_11250;
wire   [0:0] and_ln794_26_fu_6229_p2;
reg   [0:0] and_ln794_26_reg_11257;
wire   [0:0] and_ln795_26_fu_6251_p2;
reg   [0:0] and_ln795_26_reg_11263;
wire   [0:0] and_ln794_27_fu_6271_p2;
reg   [0:0] and_ln794_27_reg_11270;
wire   [0:0] and_ln795_27_fu_6293_p2;
reg   [0:0] and_ln795_27_reg_11276;
wire   [0:0] and_ln794_28_fu_6313_p2;
reg   [0:0] and_ln794_28_reg_11283;
wire   [0:0] and_ln795_28_fu_6335_p2;
reg   [0:0] and_ln795_28_reg_11289;
wire   [0:0] and_ln794_29_fu_6355_p2;
reg   [0:0] and_ln794_29_reg_11296;
wire   [0:0] and_ln795_29_fu_6377_p2;
reg   [0:0] and_ln795_29_reg_11302;
wire   [0:0] and_ln794_30_fu_6397_p2;
reg   [0:0] and_ln794_30_reg_11309;
wire   [0:0] and_ln795_30_fu_6419_p2;
reg   [0:0] and_ln795_30_reg_11315;
wire   [0:0] and_ln794_31_fu_6439_p2;
reg   [0:0] and_ln794_31_reg_11322;
wire   [0:0] and_ln795_31_fu_6461_p2;
reg   [0:0] and_ln795_31_reg_11328;
wire   [0:0] and_ln794_32_fu_6481_p2;
reg   [0:0] and_ln794_32_reg_11335;
wire   [0:0] and_ln795_32_fu_6503_p2;
reg   [0:0] and_ln795_32_reg_11341;
wire   [0:0] and_ln794_33_fu_6523_p2;
reg   [0:0] and_ln794_33_reg_11348;
wire   [0:0] and_ln795_33_fu_6545_p2;
reg   [0:0] and_ln795_33_reg_11354;
wire   [0:0] and_ln794_34_fu_6565_p2;
reg   [0:0] and_ln794_34_reg_11361;
wire   [0:0] and_ln795_34_fu_6587_p2;
reg   [0:0] and_ln795_34_reg_11367;
wire   [0:0] and_ln794_35_fu_6607_p2;
reg   [0:0] and_ln794_35_reg_11374;
wire   [0:0] and_ln795_35_fu_6629_p2;
reg   [0:0] and_ln795_35_reg_11380;
wire   [0:0] and_ln794_36_fu_6649_p2;
reg   [0:0] and_ln794_36_reg_11387;
wire   [0:0] and_ln795_36_fu_6671_p2;
reg   [0:0] and_ln795_36_reg_11393;
wire   [0:0] and_ln794_37_fu_6691_p2;
reg   [0:0] and_ln794_37_reg_11400;
wire   [0:0] and_ln795_37_fu_6713_p2;
reg   [0:0] and_ln795_37_reg_11406;
wire   [0:0] and_ln794_38_fu_6733_p2;
reg   [0:0] and_ln794_38_reg_11413;
wire   [0:0] and_ln795_38_fu_6755_p2;
reg   [0:0] and_ln795_38_reg_11419;
wire   [0:0] and_ln794_39_fu_6775_p2;
reg   [0:0] and_ln794_39_reg_11426;
wire   [0:0] and_ln795_39_fu_6797_p2;
reg   [0:0] and_ln795_39_reg_11432;
wire   [0:0] and_ln794_40_fu_6817_p2;
reg   [0:0] and_ln794_40_reg_11439;
wire   [0:0] and_ln795_40_fu_6839_p2;
reg   [0:0] and_ln795_40_reg_11445;
wire   [0:0] and_ln794_41_fu_6859_p2;
reg   [0:0] and_ln794_41_reg_11452;
wire   [0:0] and_ln795_41_fu_6881_p2;
reg   [0:0] and_ln795_41_reg_11458;
wire   [0:0] and_ln794_42_fu_6901_p2;
reg   [0:0] and_ln794_42_reg_11465;
wire   [0:0] and_ln795_42_fu_6923_p2;
reg   [0:0] and_ln795_42_reg_11471;
wire   [0:0] and_ln794_43_fu_6943_p2;
reg   [0:0] and_ln794_43_reg_11478;
wire   [0:0] and_ln795_43_fu_6965_p2;
reg   [0:0] and_ln795_43_reg_11484;
reg   [63:0] ap_phi_mux_p_Val2_4_phi_fu_292_p4;
wire   [63:0] trunc_ln56_fu_4270_p1;
wire   [63:0] select_ln340_45_fu_459_p3;
wire   [63:0] select_ln340_46_fu_535_p3;
wire   [63:0] select_ln340_43_fu_7735_p3;
wire   [63:0] select_ln340_44_fu_7776_p3;
reg  signed [63:0] ap_sig_allocacmp_lms_weights_imag_V_9_load;
wire   [63:0] select_ln340_41_fu_7653_p3;
wire   [63:0] select_ln340_42_fu_7694_p3;
wire   [63:0] select_ln340_39_fu_7571_p3;
wire   [63:0] select_ln340_40_fu_7612_p3;
wire   [63:0] select_ln340_37_fu_7489_p3;
wire   [63:0] select_ln340_38_fu_7530_p3;
wire   [63:0] select_ln340_35_fu_7407_p3;
wire   [63:0] select_ln340_36_fu_7448_p3;
wire   [63:0] select_ln340_33_fu_7325_p3;
wire   [63:0] select_ln340_34_fu_7366_p3;
wire   [63:0] select_ln340_31_fu_7243_p3;
wire   [63:0] select_ln340_32_fu_7284_p3;
wire   [63:0] select_ln340_29_fu_7161_p3;
wire   [63:0] select_ln340_30_fu_7202_p3;
wire   [63:0] select_ln340_27_fu_7079_p3;
wire   [63:0] select_ln340_28_fu_7120_p3;
wire   [63:0] select_ln340_25_fu_6997_p3;
wire   [63:0] select_ln340_26_fu_7038_p3;
wire  signed [15:0] sext_ln1169_fu_333_p0;
wire  signed [63:0] sext_ln1171_fu_341_p0;
wire  signed [63:0] grp_fu_345_p0;
wire  signed [15:0] grp_fu_345_p1;
wire  signed [15:0] grp_fu_377_p1;
wire  signed [63:0] grp_fu_383_p0;
wire  signed [15:0] sext_ln1169_18_fu_393_p0;
wire  signed [63:0] tmp_131_fu_397_p1;
wire  signed [63:0] tmp_132_fu_405_p1;
wire   [0:0] tmp_131_fu_397_p3;
wire   [0:0] tmp_132_fu_405_p3;
wire   [0:0] xor_ln795_42_fu_419_p2;
wire   [0:0] xor_ln794_46_fu_413_p2;
wire   [0:0] xor_ln340_22_fu_431_p2;
wire  signed [63:0] select_ln340_23_fu_443_p2;
wire   [0:0] and_ln795_44_fu_425_p2;
wire  signed [63:0] select_ln388_20_fu_451_p2;
wire   [0:0] or_ln340_40_fu_437_p2;
wire   [63:0] select_ln340_23_fu_443_p3;
wire   [63:0] select_ln388_20_fu_451_p3;
wire  signed [63:0] tmp_133_fu_467_p1;
wire  signed [63:0] tmp_134_fu_475_p1;
wire   [0:0] tmp_133_fu_467_p3;
wire   [0:0] tmp_134_fu_475_p3;
wire   [0:0] xor_ln795_43_fu_489_p2;
wire   [0:0] xor_ln794_47_fu_483_p2;
wire   [0:0] xor_ln340_23_fu_501_p2;
wire  signed [63:0] select_ln340_24_fu_519_p2;
wire   [0:0] and_ln795_45_fu_495_p2;
wire  signed [63:0] select_ln388_21_fu_527_p2;
wire   [0:0] or_ln340_41_fu_513_p2;
wire   [63:0] select_ln340_24_fu_519_p3;
wire   [63:0] select_ln388_21_fu_527_p3;
wire  signed [15:0] sext_ln1169_13_fu_558_p0;
wire  signed [15:0] sext_ln1169_15_fu_571_p0;
wire  signed [15:0] sext_ln1169_24_fu_614_p0;
wire  signed [80:0] sext_ln712_fu_618_p1;
wire  signed [80:0] sext_ln1246_fu_621_p1;
wire   [0:0] icmp_ln777_1_fu_659_p2;
wire   [0:0] or_ln794_1_fu_664_p2;
wire   [0:0] xor_ln794_3_fu_669_p2;
wire   [0:0] icmp_ln795_1_fu_685_p2;
wire   [0:0] xor_ln795_1_fu_680_p2;
wire   [0:0] or_ln795_1_fu_690_p2;
wire   [0:0] and_ln794_1_fu_674_p2;
wire   [0:0] and_ln795_3_fu_696_p2;
wire   [0:0] or_ln384_1_fu_709_p2;
wire   [63:0] select_ln384_2_fu_701_p3;
wire   [63:0] trunc_ln1245_1_fu_656_p1;
wire  signed [15:0] sext_ln1169_26_fu_732_p0;
wire   [0:0] icmp_ln777_fu_739_p2;
wire   [0:0] or_ln794_fu_744_p2;
wire   [0:0] xor_ln794_2_fu_749_p2;
wire   [0:0] icmp_ln795_fu_765_p2;
wire   [0:0] xor_ln795_fu_760_p2;
wire   [0:0] or_ln795_fu_770_p2;
wire   [0:0] and_ln794_fu_754_p2;
wire   [0:0] and_ln795_1_fu_776_p2;
wire   [0:0] or_ln384_fu_789_p2;
wire   [63:0] select_ln384_fu_781_p3;
wire   [63:0] trunc_ln1245_fu_736_p1;
wire  signed [15:0] sext_ln1169_21_fu_820_p0;
wire  signed [15:0] sext_ln1169_30_fu_824_p0;
wire  signed [15:0] sext_ln1169_25_fu_847_p0;
wire  signed [15:0] sext_ln1169_28_fu_851_p0;
wire  signed [15:0] sext_ln1169_23_fu_870_p0;
wire  signed [15:0] sext_ln1169_16_fu_884_p0;
wire  signed [15:0] sext_ln1169_17_fu_897_p0;
wire  signed [15:0] sext_ln1169_19_fu_916_p0;
wire  signed [15:0] sext_ln1169_29_fu_930_p0;
wire  signed [15:0] sext_ln1169_20_fu_943_p0;
wire  signed [15:0] sext_ln1169_27_fu_965_p0;
wire  signed [15:0] sext_ln1169_22_fu_988_p0;
wire  signed [15:0] sext_ln1169_14_fu_1007_p0;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_13_fu_1019_p2;
wire   [31:0] add_ln737_9_fu_1028_p2;
wire   [63:0] y_V_fu_1037_p3;
wire   [63:0] grp_fu_1053_p1;
wire  signed [63:0] sext_ln1171_1_fu_1093_p0;
wire  signed [63:0] grp_fu_1097_p0;
wire  signed [15:0] grp_fu_1097_p1;
wire  signed [63:0] grp_fu_1105_p0;
wire  signed [63:0] sext_ln1171_15_fu_1118_p0;
wire  signed [63:0] grp_fu_1122_p0;
wire  signed [15:0] grp_fu_1122_p1;
wire  signed [15:0] grp_fu_1152_p1;
wire  signed [63:0] grp_fu_1158_p0;
wire  signed [63:0] sext_ln1171_19_fu_1171_p0;
wire  signed [63:0] grp_fu_1175_p0;
wire  signed [15:0] grp_fu_1175_p1;
wire  signed [15:0] grp_fu_1205_p1;
wire  signed [63:0] grp_fu_1211_p0;
wire  signed [63:0] sext_ln1171_4_fu_1224_p0;
wire  signed [63:0] grp_fu_1228_p0;
wire  signed [15:0] grp_fu_1228_p1;
wire  signed [15:0] grp_fu_1258_p1;
wire  signed [63:0] grp_fu_1264_p0;
wire  signed [63:0] sext_ln1171_5_fu_1277_p0;
wire  signed [63:0] grp_fu_1281_p0;
wire  signed [15:0] grp_fu_1281_p1;
wire  signed [15:0] grp_fu_1311_p1;
wire  signed [63:0] grp_fu_1317_p0;
wire  signed [63:0] sext_ln1171_6_fu_1330_p0;
wire  signed [63:0] grp_fu_1334_p0;
wire  signed [15:0] grp_fu_1334_p1;
wire  signed [15:0] grp_fu_1364_p1;
wire  signed [63:0] grp_fu_1370_p0;
wire  signed [63:0] sext_ln1171_7_fu_1383_p0;
wire  signed [63:0] grp_fu_1387_p0;
wire  signed [15:0] grp_fu_1387_p1;
wire  signed [15:0] grp_fu_1417_p1;
wire  signed [63:0] grp_fu_1423_p0;
wire  signed [63:0] sext_ln1171_8_fu_1436_p0;
wire  signed [63:0] grp_fu_1440_p0;
wire  signed [15:0] grp_fu_1440_p1;
wire  signed [15:0] grp_fu_1470_p1;
wire  signed [63:0] grp_fu_1476_p0;
wire  signed [63:0] sext_ln1171_9_fu_1489_p0;
wire  signed [63:0] grp_fu_1493_p0;
wire  signed [15:0] grp_fu_1493_p1;
wire  signed [15:0] grp_fu_1523_p1;
wire  signed [63:0] grp_fu_1529_p0;
wire  signed [63:0] sext_ln1171_10_fu_1542_p0;
wire  signed [63:0] grp_fu_1546_p0;
wire  signed [15:0] grp_fu_1546_p1;
wire  signed [15:0] grp_fu_1576_p1;
wire  signed [63:0] grp_fu_1582_p0;
wire  signed [80:0] sext_ln712_1_fu_1593_p1;
wire  signed [80:0] sext_ln1246_1_fu_1596_p1;
wire  signed [80:0] sext_ln712_2_fu_1734_p1;
wire   [80:0] add_ln1245_fu_1737_p2;
wire  signed [80:0] sext_ln1245_fu_1775_p1;
wire  signed [80:0] sext_ln712_3_fu_1772_p1;
wire   [80:0] add_ln1245_1_fu_1778_p2;
wire  signed [80:0] sext_ln712_4_fu_1814_p1;
wire  signed [80:0] sext_ln1246_2_fu_1817_p1;
wire  signed [80:0] sext_ln712_7_fu_1830_p1;
wire  signed [80:0] sext_ln1246_3_fu_1833_p1;
wire  signed [80:0] sext_ln712_10_fu_1846_p1;
wire  signed [80:0] sext_ln1246_4_fu_1849_p1;
wire  signed [80:0] sext_ln712_13_fu_1862_p1;
wire  signed [80:0] sext_ln1246_5_fu_1865_p1;
wire  signed [80:0] sext_ln712_16_fu_1878_p1;
wire  signed [80:0] sext_ln1246_6_fu_1881_p1;
wire  signed [80:0] sext_ln712_19_fu_1894_p1;
wire  signed [80:0] sext_ln1246_7_fu_1897_p1;
wire  signed [80:0] sext_ln712_22_fu_1910_p1;
wire  signed [80:0] sext_ln1246_8_fu_1913_p1;
wire  signed [80:0] sext_ln712_25_fu_1926_p1;
wire  signed [80:0] sext_ln1246_9_fu_1929_p1;
wire  signed [80:0] sext_ln712_28_fu_1942_p1;
wire  signed [80:0] sext_ln1246_10_fu_1945_p1;
wire   [0:0] icmp_ln777_3_fu_1958_p2;
wire   [0:0] or_ln794_2_fu_1963_p2;
wire   [0:0] xor_ln794_4_fu_1968_p2;
wire   [0:0] icmp_ln795_2_fu_1984_p2;
wire   [0:0] xor_ln795_2_fu_1979_p2;
wire   [0:0] or_ln795_2_fu_1989_p2;
wire   [0:0] and_ln794_2_fu_1973_p2;
wire   [0:0] and_ln795_4_fu_1995_p2;
wire   [0:0] or_ln384_2_fu_2008_p2;
wire   [63:0] select_ln384_4_fu_2000_p3;
wire   [0:0] icmp_ln777_5_fu_2021_p2;
wire   [0:0] or_ln794_5_fu_2026_p2;
wire   [0:0] xor_ln794_7_fu_2031_p2;
wire   [0:0] icmp_ln795_3_fu_2047_p2;
wire   [0:0] xor_ln795_3_fu_2042_p2;
wire   [0:0] or_ln795_3_fu_2052_p2;
wire   [0:0] and_ln794_3_fu_2036_p2;
wire   [0:0] and_ln795_5_fu_2058_p2;
wire   [0:0] or_ln384_3_fu_2071_p2;
wire   [63:0] select_ln384_6_fu_2063_p3;
wire  signed [80:0] sext_ln712_5_fu_2084_p1;
wire   [80:0] add_ln1245_2_fu_2087_p2;
wire  signed [80:0] sext_ln1245_1_fu_2125_p1;
wire  signed [80:0] sext_ln712_6_fu_2122_p1;
wire   [80:0] add_ln1245_3_fu_2128_p2;
wire   [0:0] icmp_ln777_2_fu_2164_p2;
wire   [0:0] or_ln794_11_fu_2169_p2;
wire   [0:0] xor_ln794_8_fu_2174_p2;
wire   [0:0] icmp_ln795_11_fu_2190_p2;
wire   [0:0] xor_ln795_4_fu_2185_p2;
wire   [0:0] or_ln795_11_fu_2195_p2;
wire   [0:0] and_ln794_4_fu_2179_p2;
wire   [0:0] and_ln795_6_fu_2201_p2;
wire   [0:0] or_ln384_4_fu_2214_p2;
wire   [63:0] select_ln384_8_fu_2206_p3;
wire   [0:0] icmp_ln777_11_fu_2227_p2;
wire   [0:0] or_ln794_12_fu_2232_p2;
wire   [0:0] xor_ln794_9_fu_2237_p2;
wire   [0:0] icmp_ln795_12_fu_2253_p2;
wire   [0:0] xor_ln795_5_fu_2248_p2;
wire   [0:0] or_ln795_12_fu_2258_p2;
wire   [0:0] and_ln794_5_fu_2242_p2;
wire   [0:0] and_ln795_7_fu_2264_p2;
wire   [0:0] or_ln384_5_fu_2277_p2;
wire   [63:0] select_ln384_10_fu_2269_p3;
wire  signed [80:0] sext_ln712_8_fu_2290_p1;
wire   [80:0] add_ln1245_4_fu_2293_p2;
wire  signed [80:0] sext_ln1245_2_fu_2331_p1;
wire  signed [80:0] sext_ln712_9_fu_2328_p1;
wire   [80:0] add_ln1245_5_fu_2334_p2;
wire   [0:0] icmp_ln777_12_fu_2370_p2;
wire   [0:0] or_ln794_13_fu_2375_p2;
wire   [0:0] xor_ln794_10_fu_2380_p2;
wire   [0:0] icmp_ln795_13_fu_2396_p2;
wire   [0:0] xor_ln795_6_fu_2391_p2;
wire   [0:0] or_ln795_13_fu_2401_p2;
wire   [0:0] and_ln794_6_fu_2385_p2;
wire   [0:0] and_ln795_8_fu_2407_p2;
wire   [0:0] or_ln384_6_fu_2420_p2;
wire   [63:0] select_ln384_12_fu_2412_p3;
wire   [0:0] icmp_ln777_13_fu_2433_p2;
wire   [0:0] or_ln794_14_fu_2438_p2;
wire   [0:0] xor_ln794_11_fu_2443_p2;
wire   [0:0] icmp_ln795_14_fu_2459_p2;
wire   [0:0] xor_ln795_7_fu_2454_p2;
wire   [0:0] or_ln795_14_fu_2464_p2;
wire   [0:0] and_ln794_7_fu_2448_p2;
wire   [0:0] and_ln795_9_fu_2470_p2;
wire   [0:0] or_ln384_7_fu_2483_p2;
wire   [63:0] select_ln384_14_fu_2475_p3;
wire  signed [80:0] sext_ln712_11_fu_2496_p1;
wire   [80:0] add_ln1245_6_fu_2499_p2;
wire  signed [80:0] sext_ln1245_3_fu_2537_p1;
wire  signed [80:0] sext_ln712_12_fu_2534_p1;
wire   [80:0] add_ln1245_7_fu_2540_p2;
wire   [0:0] icmp_ln777_4_fu_2576_p2;
wire   [0:0] or_ln794_15_fu_2581_p2;
wire   [0:0] xor_ln794_12_fu_2586_p2;
wire   [0:0] icmp_ln795_4_fu_2602_p2;
wire   [0:0] xor_ln795_8_fu_2597_p2;
wire   [0:0] or_ln795_4_fu_2607_p2;
wire   [0:0] and_ln794_8_fu_2591_p2;
wire   [0:0] and_ln795_10_fu_2613_p2;
wire   [0:0] or_ln384_8_fu_2626_p2;
wire   [63:0] select_ln384_16_fu_2618_p3;
wire   [0:0] icmp_ln777_14_fu_2639_p2;
wire   [0:0] or_ln794_16_fu_2644_p2;
wire   [0:0] xor_ln794_13_fu_2649_p2;
wire   [0:0] icmp_ln795_15_fu_2665_p2;
wire   [0:0] xor_ln795_9_fu_2660_p2;
wire   [0:0] or_ln795_15_fu_2670_p2;
wire   [0:0] and_ln794_9_fu_2654_p2;
wire   [0:0] and_ln795_11_fu_2676_p2;
wire   [0:0] or_ln384_9_fu_2689_p2;
wire   [63:0] select_ln384_18_fu_2681_p3;
wire  signed [80:0] sext_ln712_14_fu_2702_p1;
wire   [80:0] add_ln1245_8_fu_2705_p2;
wire  signed [80:0] sext_ln1245_4_fu_2743_p1;
wire  signed [80:0] sext_ln712_15_fu_2740_p1;
wire   [80:0] add_ln1245_9_fu_2746_p2;
wire   [0:0] icmp_ln777_15_fu_2782_p2;
wire   [0:0] or_ln794_17_fu_2787_p2;
wire   [0:0] xor_ln794_14_fu_2792_p2;
wire   [0:0] icmp_ln795_5_fu_2808_p2;
wire   [0:0] xor_ln795_10_fu_2803_p2;
wire   [0:0] or_ln795_5_fu_2813_p2;
wire   [0:0] and_ln794_10_fu_2797_p2;
wire   [0:0] and_ln795_12_fu_2819_p2;
wire   [0:0] or_ln384_10_fu_2832_p2;
wire   [63:0] select_ln384_20_fu_2824_p3;
wire   [0:0] icmp_ln777_16_fu_2845_p2;
wire   [0:0] or_ln794_18_fu_2850_p2;
wire   [0:0] xor_ln794_15_fu_2855_p2;
wire   [0:0] icmp_ln795_16_fu_2871_p2;
wire   [0:0] xor_ln795_11_fu_2866_p2;
wire   [0:0] or_ln795_16_fu_2876_p2;
wire   [0:0] and_ln794_11_fu_2860_p2;
wire   [0:0] and_ln795_13_fu_2882_p2;
wire   [0:0] or_ln384_11_fu_2895_p2;
wire   [63:0] select_ln384_22_fu_2887_p3;
wire  signed [80:0] sext_ln712_17_fu_2908_p1;
wire   [80:0] add_ln1245_10_fu_2911_p2;
wire  signed [80:0] sext_ln1245_5_fu_2949_p1;
wire  signed [80:0] sext_ln712_18_fu_2946_p1;
wire   [80:0] add_ln1245_11_fu_2952_p2;
wire   [0:0] icmp_ln777_6_fu_2988_p2;
wire   [0:0] or_ln794_6_fu_2993_p2;
wire   [0:0] xor_ln794_16_fu_2998_p2;
wire   [0:0] icmp_ln795_6_fu_3014_p2;
wire   [0:0] xor_ln795_12_fu_3009_p2;
wire   [0:0] or_ln795_6_fu_3019_p2;
wire   [0:0] and_ln794_12_fu_3003_p2;
wire   [0:0] and_ln795_14_fu_3025_p2;
wire   [0:0] or_ln384_12_fu_3038_p2;
wire   [63:0] select_ln384_24_fu_3030_p3;
wire   [0:0] icmp_ln777_17_fu_3051_p2;
wire   [0:0] or_ln794_19_fu_3056_p2;
wire   [0:0] xor_ln794_17_fu_3061_p2;
wire   [0:0] icmp_ln795_17_fu_3077_p2;
wire   [0:0] xor_ln795_13_fu_3072_p2;
wire   [0:0] or_ln795_17_fu_3082_p2;
wire   [0:0] and_ln794_13_fu_3066_p2;
wire   [0:0] and_ln795_15_fu_3088_p2;
wire   [0:0] or_ln384_13_fu_3101_p2;
wire   [63:0] select_ln384_26_fu_3093_p3;
wire  signed [80:0] sext_ln712_20_fu_3114_p1;
wire   [80:0] add_ln1245_12_fu_3117_p2;
wire  signed [80:0] sext_ln1245_6_fu_3155_p1;
wire  signed [80:0] sext_ln712_21_fu_3152_p1;
wire   [80:0] add_ln1245_13_fu_3158_p2;
wire   [0:0] icmp_ln777_7_fu_3194_p2;
wire   [0:0] or_ln794_7_fu_3199_p2;
wire   [0:0] xor_ln794_18_fu_3204_p2;
wire   [0:0] icmp_ln795_7_fu_3220_p2;
wire   [0:0] xor_ln795_14_fu_3215_p2;
wire   [0:0] or_ln795_7_fu_3225_p2;
wire   [0:0] and_ln794_14_fu_3209_p2;
wire   [0:0] and_ln795_16_fu_3231_p2;
wire   [0:0] or_ln384_14_fu_3244_p2;
wire   [63:0] select_ln384_28_fu_3236_p3;
wire   [0:0] icmp_ln777_18_fu_3257_p2;
wire   [0:0] or_ln794_20_fu_3262_p2;
wire   [0:0] xor_ln794_19_fu_3267_p2;
wire   [0:0] icmp_ln795_18_fu_3283_p2;
wire   [0:0] xor_ln795_15_fu_3278_p2;
wire   [0:0] or_ln795_18_fu_3288_p2;
wire   [0:0] and_ln794_15_fu_3272_p2;
wire   [0:0] and_ln795_17_fu_3294_p2;
wire   [0:0] or_ln384_15_fu_3307_p2;
wire   [63:0] select_ln384_30_fu_3299_p3;
wire  signed [80:0] sext_ln712_23_fu_3320_p1;
wire   [80:0] add_ln1245_14_fu_3323_p2;
wire  signed [80:0] sext_ln1245_7_fu_3361_p1;
wire  signed [80:0] sext_ln712_24_fu_3358_p1;
wire   [80:0] add_ln1245_15_fu_3364_p2;
wire   [0:0] icmp_ln777_8_fu_3400_p2;
wire   [0:0] or_ln794_8_fu_3405_p2;
wire   [0:0] xor_ln794_20_fu_3410_p2;
wire   [0:0] icmp_ln795_8_fu_3426_p2;
wire   [0:0] xor_ln795_16_fu_3421_p2;
wire   [0:0] or_ln795_8_fu_3431_p2;
wire   [0:0] and_ln794_16_fu_3415_p2;
wire   [0:0] and_ln795_18_fu_3437_p2;
wire   [0:0] or_ln384_16_fu_3450_p2;
wire   [63:0] select_ln384_32_fu_3442_p3;
wire   [0:0] icmp_ln777_19_fu_3463_p2;
wire   [0:0] or_ln794_21_fu_3468_p2;
wire   [0:0] xor_ln794_21_fu_3473_p2;
wire   [0:0] icmp_ln795_19_fu_3489_p2;
wire   [0:0] xor_ln795_17_fu_3484_p2;
wire   [0:0] or_ln795_19_fu_3494_p2;
wire   [0:0] and_ln794_17_fu_3478_p2;
wire   [0:0] and_ln795_19_fu_3500_p2;
wire   [0:0] or_ln384_17_fu_3513_p2;
wire   [63:0] select_ln384_34_fu_3505_p3;
wire  signed [80:0] sext_ln712_26_fu_3526_p1;
wire   [80:0] add_ln1245_16_fu_3529_p2;
wire  signed [80:0] sext_ln1245_8_fu_3567_p1;
wire  signed [80:0] sext_ln712_27_fu_3564_p1;
wire   [80:0] add_ln1245_17_fu_3570_p2;
wire   [0:0] icmp_ln777_9_fu_3606_p2;
wire   [0:0] or_ln794_9_fu_3611_p2;
wire   [0:0] xor_ln794_22_fu_3616_p2;
wire   [0:0] icmp_ln795_9_fu_3632_p2;
wire   [0:0] xor_ln795_18_fu_3627_p2;
wire   [0:0] or_ln795_9_fu_3637_p2;
wire   [0:0] and_ln794_18_fu_3621_p2;
wire   [0:0] and_ln795_20_fu_3643_p2;
wire   [0:0] or_ln384_18_fu_3656_p2;
wire   [63:0] select_ln384_36_fu_3648_p3;
wire   [0:0] icmp_ln777_20_fu_3669_p2;
wire   [0:0] or_ln794_22_fu_3674_p2;
wire   [0:0] xor_ln794_23_fu_3679_p2;
wire   [0:0] icmp_ln795_20_fu_3695_p2;
wire   [0:0] xor_ln795_19_fu_3690_p2;
wire   [0:0] or_ln795_20_fu_3700_p2;
wire   [0:0] and_ln794_19_fu_3684_p2;
wire   [0:0] and_ln795_21_fu_3706_p2;
wire   [0:0] or_ln384_19_fu_3719_p2;
wire   [63:0] select_ln384_38_fu_3711_p3;
wire  signed [80:0] sext_ln712_29_fu_3732_p1;
wire   [80:0] add_ln1245_18_fu_3735_p2;
wire  signed [80:0] sext_ln1245_9_fu_3773_p1;
wire  signed [80:0] sext_ln712_30_fu_3770_p1;
wire   [80:0] add_ln1245_19_fu_3776_p2;
wire   [0:0] icmp_ln777_10_fu_3812_p2;
wire   [0:0] or_ln794_10_fu_3817_p2;
wire   [0:0] xor_ln794_24_fu_3822_p2;
wire   [0:0] icmp_ln795_10_fu_3838_p2;
wire   [0:0] xor_ln795_20_fu_3833_p2;
wire   [0:0] or_ln795_10_fu_3843_p2;
wire   [0:0] and_ln794_20_fu_3827_p2;
wire   [0:0] and_ln795_22_fu_3849_p2;
wire   [0:0] or_ln384_20_fu_3862_p2;
wire   [63:0] select_ln384_40_fu_3854_p3;
wire   [0:0] icmp_ln777_21_fu_3875_p2;
wire   [0:0] or_ln794_23_fu_3880_p2;
wire   [0:0] xor_ln794_25_fu_3885_p2;
wire   [0:0] icmp_ln795_21_fu_3901_p2;
wire   [0:0] xor_ln795_21_fu_3896_p2;
wire   [0:0] or_ln795_21_fu_3906_p2;
wire   [0:0] and_ln794_21_fu_3890_p2;
wire   [0:0] and_ln795_23_fu_3912_p2;
wire   [0:0] or_ln384_21_fu_3925_p2;
wire   [63:0] select_ln384_42_fu_3917_p3;
wire   [15:0] trunc_ln737_fu_3938_p1;
wire   [47:0] lhs_fu_3941_p3;
wire  signed [64:0] sext_ln1246_11_fu_3949_p1;
wire  signed [64:0] sext_ln712_31_fu_3953_p1;
wire   [15:0] tmp_44_fu_3978_p4;
wire   [47:0] lhs_2_fu_3987_p3;
wire  signed [64:0] sext_ln1246_12_fu_3995_p1;
wire  signed [64:0] sext_ln712_32_fu_3999_p1;
wire   [0:0] overflow_fu_4032_p2;
wire   [0:0] xor_ln340_fu_4037_p2;
wire   [63:0] select_ln384_44_fu_4041_p3;
wire   [63:0] p_Val2_1_fu_4024_p1;
wire   [0:0] overflow_1_fu_4065_p2;
wire   [0:0] xor_ln340_1_fu_4070_p2;
wire   [63:0] select_ln384_45_fu_4074_p3;
wire   [63:0] p_Val2_3_fu_4057_p1;
wire   [30:0] trunc_ln727_fu_4106_p1;
wire   [0:0] r_fu_4109_p2;
wire   [0:0] or_ln406_fu_4115_p2;
wire   [0:0] p_Result_8_fu_4099_p3;
wire   [0:0] and_ln406_fu_4120_p2;
wire   [15:0] p_Val2_5_fu_4090_p4;
wire   [15:0] zext_ln415_fu_4126_p1;
wire   [15:0] p_Result_s_18_fu_4144_p4;
wire   [16:0] p_Result_1_fu_4159_p4;
wire   [30:0] trunc_ln727_1_fu_4196_p1;
wire   [0:0] r_1_fu_4199_p2;
wire   [0:0] or_ln406_1_fu_4205_p2;
wire   [0:0] p_Result_11_fu_4189_p3;
wire   [0:0] and_ln406_1_fu_4210_p2;
wire   [15:0] p_Val2_8_fu_4180_p4;
wire   [15:0] zext_ln415_1_fu_4216_p1;
wire   [15:0] p_Result_2_fu_4234_p4;
wire   [16:0] p_Result_3_fu_4249_p4;
wire   [0:0] p_Result_7_fu_4278_p3;
wire   [62:0] trunc_ln755_fu_4274_p1;
wire  signed [63:0] grp_fu_4300_p0;
wire  signed [15:0] grp_fu_4300_p1;
wire  signed [63:0] grp_fu_4305_p0;
wire  signed [15:0] grp_fu_4305_p1;
wire  signed [63:0] grp_fu_4310_p0;
wire  signed [15:0] grp_fu_4310_p1;
wire  signed [63:0] grp_fu_4315_p0;
wire  signed [15:0] grp_fu_4315_p1;
wire  signed [63:0] grp_fu_4320_p0;
wire  signed [15:0] grp_fu_4320_p1;
wire  signed [63:0] grp_fu_4325_p0;
wire  signed [15:0] grp_fu_4325_p1;
wire  signed [63:0] grp_fu_4330_p0;
wire  signed [15:0] grp_fu_4330_p1;
wire  signed [63:0] grp_fu_4335_p0;
wire  signed [15:0] grp_fu_4335_p1;
wire  signed [63:0] grp_fu_4340_p0;
wire  signed [15:0] grp_fu_4340_p1;
wire  signed [63:0] grp_fu_4345_p0;
wire  signed [15:0] grp_fu_4345_p1;
wire  signed [63:0] grp_fu_4350_p0;
wire  signed [15:0] grp_fu_4350_p1;
wire  signed [63:0] grp_fu_4355_p0;
wire  signed [15:0] grp_fu_4355_p1;
wire  signed [63:0] grp_fu_4360_p0;
wire  signed [15:0] grp_fu_4360_p1;
wire  signed [63:0] grp_fu_4365_p0;
wire  signed [15:0] grp_fu_4365_p1;
wire  signed [63:0] grp_fu_4370_p0;
wire  signed [15:0] grp_fu_4370_p1;
wire  signed [63:0] grp_fu_4375_p0;
wire  signed [15:0] grp_fu_4375_p1;
wire  signed [63:0] grp_fu_4380_p0;
wire  signed [15:0] grp_fu_4380_p1;
wire  signed [63:0] grp_fu_4385_p0;
wire  signed [15:0] grp_fu_4385_p1;
wire  signed [63:0] grp_fu_4390_p0;
wire  signed [15:0] grp_fu_4390_p1;
wire  signed [63:0] grp_fu_4395_p0;
wire  signed [15:0] grp_fu_4395_p1;
wire  signed [63:0] grp_fu_4400_p0;
wire  signed [15:0] grp_fu_4400_p1;
wire  signed [63:0] grp_fu_4405_p0;
wire  signed [15:0] grp_fu_4405_p1;
wire  signed [63:0] grp_fu_4410_p0;
wire  signed [15:0] grp_fu_4410_p1;
wire  signed [63:0] grp_fu_4415_p0;
wire  signed [15:0] grp_fu_4415_p1;
wire  signed [63:0] grp_fu_4420_p0;
wire  signed [15:0] grp_fu_4420_p1;
wire  signed [63:0] grp_fu_4425_p0;
wire  signed [15:0] grp_fu_4425_p1;
wire  signed [63:0] grp_fu_4430_p0;
wire  signed [15:0] grp_fu_4430_p1;
wire  signed [63:0] grp_fu_4435_p0;
wire  signed [15:0] grp_fu_4435_p1;
wire  signed [63:0] grp_fu_4440_p0;
wire  signed [15:0] grp_fu_4440_p1;
wire  signed [63:0] grp_fu_4445_p0;
wire  signed [15:0] grp_fu_4445_p1;
wire  signed [63:0] grp_fu_4450_p0;
wire  signed [15:0] grp_fu_4450_p1;
wire  signed [63:0] grp_fu_4455_p0;
wire  signed [15:0] grp_fu_4455_p1;
wire  signed [63:0] grp_fu_4460_p0;
wire  signed [15:0] grp_fu_4460_p1;
wire  signed [63:0] grp_fu_4465_p0;
wire  signed [15:0] grp_fu_4465_p1;
wire  signed [63:0] grp_fu_4470_p0;
wire  signed [15:0] grp_fu_4470_p1;
wire  signed [63:0] grp_fu_4475_p0;
wire  signed [15:0] grp_fu_4475_p1;
wire  signed [63:0] grp_fu_4480_p0;
wire  signed [15:0] grp_fu_4480_p1;
wire  signed [63:0] grp_fu_4485_p0;
wire  signed [15:0] grp_fu_4485_p1;
wire  signed [63:0] grp_fu_4490_p0;
wire  signed [15:0] grp_fu_4490_p1;
wire  signed [63:0] grp_fu_4495_p0;
wire  signed [15:0] grp_fu_4495_p1;
wire   [0:0] p_Result_9_fu_4500_p3;
wire   [0:0] xor_ln416_fu_4507_p2;
wire   [0:0] carry_1_fu_4512_p2;
wire   [0:0] tmp_138_fu_4524_p3;
wire   [0:0] xor_ln789_fu_4531_p2;
wire   [0:0] and_ln789_fu_4537_p2;
wire   [0:0] deleted_zeros_fu_4518_p3;
wire   [0:0] xor_ln794_5_fu_4554_p2;
wire   [0:0] or_ln794_3_fu_4560_p2;
wire   [0:0] deleted_ones_fu_4542_p3;
wire   [0:0] and_ln790_fu_4549_p2;
wire   [0:0] and_ln795_fu_4570_p2;
wire   [0:0] or_ln795_42_fu_4575_p2;
wire   [0:0] xor_ln795_44_fu_4581_p2;
wire   [0:0] overflow_3_fu_4565_p2;
wire   [0:0] underflow_fu_4587_p2;
wire   [0:0] or_ln384_22_fu_4600_p2;
wire   [15:0] select_ln384_46_fu_4592_p3;
wire   [0:0] p_Result_12_fu_4613_p3;
wire   [0:0] xor_ln416_1_fu_4620_p2;
wire   [0:0] carry_3_fu_4625_p2;
wire   [0:0] tmp_142_fu_4637_p3;
wire   [0:0] xor_ln789_1_fu_4644_p2;
wire   [0:0] and_ln789_1_fu_4650_p2;
wire   [0:0] deleted_zeros_1_fu_4631_p3;
wire   [0:0] xor_ln794_6_fu_4667_p2;
wire   [0:0] or_ln794_4_fu_4673_p2;
wire   [0:0] deleted_ones_3_fu_4655_p3;
wire   [0:0] and_ln790_1_fu_4662_p2;
wire   [0:0] and_ln795_2_fu_4683_p2;
wire   [0:0] or_ln795_43_fu_4688_p2;
wire   [0:0] xor_ln795_45_fu_4694_p2;
wire   [0:0] overflow_4_fu_4678_p2;
wire   [0:0] underflow_1_fu_4700_p2;
wire   [0:0] or_ln384_23_fu_4713_p2;
wire   [15:0] select_ln384_48_fu_4705_p3;
wire   [15:0] output_tmp_data_M_imag_V_fu_4719_p3;
wire   [15:0] output_tmp_data_M_real_V_fu_4606_p3;
wire   [62:0] grp_fu_4741_p0;
wire   [31:0] grp_fu_4741_p1;
wire  signed [80:0] sext_ln712_34_fu_4750_p1;
wire  signed [80:0] sext_ln712_33_fu_4747_p1;
wire  signed [80:0] sext_ln712_38_fu_4766_p1;
wire  signed [80:0] sext_ln712_37_fu_4763_p1;
wire  signed [80:0] sext_ln712_42_fu_4782_p1;
wire  signed [80:0] sext_ln712_41_fu_4779_p1;
wire  signed [80:0] sext_ln712_46_fu_4798_p1;
wire  signed [80:0] sext_ln712_45_fu_4795_p1;
wire  signed [80:0] sext_ln712_50_fu_4814_p1;
wire  signed [80:0] sext_ln712_49_fu_4811_p1;
wire  signed [80:0] sext_ln712_54_fu_4830_p1;
wire  signed [80:0] sext_ln712_53_fu_4827_p1;
wire  signed [80:0] sext_ln712_58_fu_4846_p1;
wire  signed [80:0] sext_ln712_57_fu_4843_p1;
wire  signed [80:0] sext_ln712_62_fu_4862_p1;
wire  signed [80:0] sext_ln712_61_fu_4859_p1;
wire  signed [80:0] sext_ln712_66_fu_4878_p1;
wire  signed [80:0] sext_ln712_65_fu_4875_p1;
wire  signed [80:0] sext_ln712_70_fu_4894_p1;
wire  signed [80:0] sext_ln712_69_fu_4891_p1;
wire   [94:0] grp_fu_4913_p0;
wire   [94:0] grp_fu_4922_p0;
wire   [94:0] grp_fu_4931_p0;
wire   [94:0] grp_fu_4940_p0;
wire   [94:0] grp_fu_4949_p0;
wire   [94:0] grp_fu_4958_p0;
wire   [94:0] grp_fu_4967_p0;
wire   [94:0] grp_fu_4976_p0;
wire   [94:0] grp_fu_4985_p0;
wire   [94:0] grp_fu_4994_p0;
wire   [94:0] grp_fu_5003_p0;
wire   [94:0] grp_fu_5012_p0;
wire   [94:0] grp_fu_5021_p0;
wire   [94:0] grp_fu_5030_p0;
wire   [94:0] grp_fu_5039_p0;
wire   [94:0] grp_fu_5048_p0;
wire   [94:0] grp_fu_5057_p0;
wire   [94:0] grp_fu_5066_p0;
wire   [94:0] grp_fu_5075_p0;
wire   [94:0] grp_fu_5084_p0;
wire   [127:0] shl_ln_fu_5090_p3;
wire  signed [174:0] grp_fu_5101_p0;
wire   [127:0] shl_ln737_1_fu_5106_p3;
wire  signed [174:0] grp_fu_5117_p0;
wire   [127:0] shl_ln737_2_fu_5122_p3;
wire  signed [174:0] grp_fu_5133_p0;
wire   [127:0] shl_ln737_3_fu_5138_p3;
wire  signed [174:0] grp_fu_5149_p0;
wire   [127:0] shl_ln737_4_fu_5154_p3;
wire  signed [174:0] grp_fu_5165_p0;
wire   [127:0] shl_ln737_5_fu_5170_p3;
wire  signed [174:0] grp_fu_5181_p0;
wire   [127:0] shl_ln737_6_fu_5186_p3;
wire  signed [174:0] grp_fu_5197_p0;
wire   [127:0] shl_ln737_7_fu_5202_p3;
wire  signed [174:0] grp_fu_5213_p0;
wire   [127:0] shl_ln737_8_fu_5218_p3;
wire  signed [174:0] grp_fu_5229_p0;
wire   [127:0] shl_ln737_9_fu_5234_p3;
wire  signed [174:0] grp_fu_5245_p0;
wire   [127:0] shl_ln737_s_fu_5250_p3;
wire  signed [174:0] grp_fu_5261_p0;
wire   [127:0] shl_ln737_10_fu_5266_p3;
wire  signed [174:0] grp_fu_5277_p0;
wire   [127:0] shl_ln737_11_fu_5282_p3;
wire  signed [174:0] grp_fu_5293_p0;
wire   [127:0] shl_ln737_12_fu_5298_p3;
wire  signed [174:0] grp_fu_5309_p0;
wire   [127:0] shl_ln737_13_fu_5314_p3;
wire  signed [174:0] grp_fu_5325_p0;
wire   [127:0] shl_ln737_14_fu_5330_p3;
wire  signed [174:0] grp_fu_5341_p0;
wire   [127:0] shl_ln737_15_fu_5346_p3;
wire  signed [174:0] grp_fu_5357_p0;
wire   [127:0] shl_ln737_16_fu_5362_p3;
wire  signed [174:0] grp_fu_5373_p0;
wire   [127:0] shl_ln737_17_fu_5378_p3;
wire  signed [174:0] grp_fu_5389_p0;
wire   [127:0] shl_ln737_18_fu_5394_p3;
wire  signed [174:0] grp_fu_5405_p0;
wire   [174:0] grp_fu_5101_p2;
wire   [174:0] grp_fu_5117_p2;
wire   [174:0] grp_fu_5133_p2;
wire   [174:0] grp_fu_5149_p2;
wire   [174:0] grp_fu_5165_p2;
wire   [174:0] grp_fu_5181_p2;
wire   [174:0] grp_fu_5197_p2;
wire   [174:0] grp_fu_5213_p2;
wire   [174:0] grp_fu_5229_p2;
wire   [174:0] grp_fu_5245_p2;
wire   [174:0] grp_fu_5261_p2;
wire   [174:0] grp_fu_5277_p2;
wire   [174:0] grp_fu_5293_p2;
wire   [174:0] grp_fu_5309_p2;
wire   [174:0] grp_fu_5325_p2;
wire   [174:0] grp_fu_5341_p2;
wire   [174:0] grp_fu_5357_p2;
wire   [174:0] grp_fu_5373_p2;
wire   [174:0] grp_fu_5389_p2;
wire   [174:0] grp_fu_5405_p2;
wire   [0:0] icmp_ln777_22_fu_6130_p2;
wire   [0:0] or_ln794_24_fu_6135_p2;
wire   [0:0] xor_ln794_26_fu_6140_p2;
wire   [0:0] icmp_ln795_22_fu_6156_p2;
wire   [0:0] xor_ln795_22_fu_6151_p2;
wire   [0:0] or_ln795_22_fu_6161_p2;
wire   [0:0] icmp_ln777_23_fu_6172_p2;
wire   [0:0] or_ln794_25_fu_6177_p2;
wire   [0:0] xor_ln794_27_fu_6182_p2;
wire   [0:0] icmp_ln795_23_fu_6198_p2;
wire   [0:0] xor_ln795_23_fu_6193_p2;
wire   [0:0] or_ln795_23_fu_6203_p2;
wire   [0:0] icmp_ln777_24_fu_6214_p2;
wire   [0:0] or_ln794_26_fu_6219_p2;
wire   [0:0] xor_ln794_28_fu_6224_p2;
wire   [0:0] icmp_ln795_24_fu_6240_p2;
wire   [0:0] xor_ln795_24_fu_6235_p2;
wire   [0:0] or_ln795_24_fu_6245_p2;
wire   [0:0] icmp_ln777_25_fu_6256_p2;
wire   [0:0] or_ln794_27_fu_6261_p2;
wire   [0:0] xor_ln794_29_fu_6266_p2;
wire   [0:0] icmp_ln795_25_fu_6282_p2;
wire   [0:0] xor_ln795_25_fu_6277_p2;
wire   [0:0] or_ln795_25_fu_6287_p2;
wire   [0:0] icmp_ln777_26_fu_6298_p2;
wire   [0:0] or_ln794_28_fu_6303_p2;
wire   [0:0] xor_ln794_30_fu_6308_p2;
wire   [0:0] icmp_ln795_26_fu_6324_p2;
wire   [0:0] xor_ln795_26_fu_6319_p2;
wire   [0:0] or_ln795_26_fu_6329_p2;
wire   [0:0] icmp_ln777_27_fu_6340_p2;
wire   [0:0] or_ln794_29_fu_6345_p2;
wire   [0:0] xor_ln794_31_fu_6350_p2;
wire   [0:0] icmp_ln795_27_fu_6366_p2;
wire   [0:0] xor_ln795_27_fu_6361_p2;
wire   [0:0] or_ln795_27_fu_6371_p2;
wire   [0:0] icmp_ln777_28_fu_6382_p2;
wire   [0:0] or_ln794_30_fu_6387_p2;
wire   [0:0] xor_ln794_32_fu_6392_p2;
wire   [0:0] icmp_ln795_28_fu_6408_p2;
wire   [0:0] xor_ln795_28_fu_6403_p2;
wire   [0:0] or_ln795_28_fu_6413_p2;
wire   [0:0] icmp_ln777_29_fu_6424_p2;
wire   [0:0] or_ln794_31_fu_6429_p2;
wire   [0:0] xor_ln794_33_fu_6434_p2;
wire   [0:0] icmp_ln795_29_fu_6450_p2;
wire   [0:0] xor_ln795_29_fu_6445_p2;
wire   [0:0] or_ln795_29_fu_6455_p2;
wire   [0:0] icmp_ln777_30_fu_6466_p2;
wire   [0:0] or_ln794_32_fu_6471_p2;
wire   [0:0] xor_ln794_34_fu_6476_p2;
wire   [0:0] icmp_ln795_30_fu_6492_p2;
wire   [0:0] xor_ln795_30_fu_6487_p2;
wire   [0:0] or_ln795_30_fu_6497_p2;
wire   [0:0] icmp_ln777_31_fu_6508_p2;
wire   [0:0] or_ln794_33_fu_6513_p2;
wire   [0:0] xor_ln794_35_fu_6518_p2;
wire   [0:0] icmp_ln795_31_fu_6534_p2;
wire   [0:0] xor_ln795_31_fu_6529_p2;
wire   [0:0] or_ln795_31_fu_6539_p2;
wire   [0:0] icmp_ln777_32_fu_6550_p2;
wire   [0:0] or_ln794_34_fu_6555_p2;
wire   [0:0] xor_ln794_36_fu_6560_p2;
wire   [0:0] icmp_ln795_32_fu_6576_p2;
wire   [0:0] xor_ln795_32_fu_6571_p2;
wire   [0:0] or_ln795_32_fu_6581_p2;
wire   [0:0] icmp_ln777_33_fu_6592_p2;
wire   [0:0] or_ln794_35_fu_6597_p2;
wire   [0:0] xor_ln794_37_fu_6602_p2;
wire   [0:0] icmp_ln795_33_fu_6618_p2;
wire   [0:0] xor_ln795_33_fu_6613_p2;
wire   [0:0] or_ln795_33_fu_6623_p2;
wire   [0:0] icmp_ln777_34_fu_6634_p2;
wire   [0:0] or_ln794_36_fu_6639_p2;
wire   [0:0] xor_ln794_38_fu_6644_p2;
wire   [0:0] icmp_ln795_34_fu_6660_p2;
wire   [0:0] xor_ln795_34_fu_6655_p2;
wire   [0:0] or_ln795_34_fu_6665_p2;
wire   [0:0] icmp_ln777_35_fu_6676_p2;
wire   [0:0] or_ln794_37_fu_6681_p2;
wire   [0:0] xor_ln794_39_fu_6686_p2;
wire   [0:0] icmp_ln795_35_fu_6702_p2;
wire   [0:0] xor_ln795_35_fu_6697_p2;
wire   [0:0] or_ln795_35_fu_6707_p2;
wire   [0:0] icmp_ln777_36_fu_6718_p2;
wire   [0:0] or_ln794_38_fu_6723_p2;
wire   [0:0] xor_ln794_40_fu_6728_p2;
wire   [0:0] icmp_ln795_36_fu_6744_p2;
wire   [0:0] xor_ln795_36_fu_6739_p2;
wire   [0:0] or_ln795_36_fu_6749_p2;
wire   [0:0] icmp_ln777_37_fu_6760_p2;
wire   [0:0] or_ln794_39_fu_6765_p2;
wire   [0:0] xor_ln794_41_fu_6770_p2;
wire   [0:0] icmp_ln795_37_fu_6786_p2;
wire   [0:0] xor_ln795_37_fu_6781_p2;
wire   [0:0] or_ln795_37_fu_6791_p2;
wire   [0:0] icmp_ln777_38_fu_6802_p2;
wire   [0:0] or_ln794_40_fu_6807_p2;
wire   [0:0] xor_ln794_42_fu_6812_p2;
wire   [0:0] icmp_ln795_38_fu_6828_p2;
wire   [0:0] xor_ln795_38_fu_6823_p2;
wire   [0:0] or_ln795_38_fu_6833_p2;
wire   [0:0] icmp_ln777_39_fu_6844_p2;
wire   [0:0] or_ln794_41_fu_6849_p2;
wire   [0:0] xor_ln794_43_fu_6854_p2;
wire   [0:0] icmp_ln795_39_fu_6870_p2;
wire   [0:0] xor_ln795_39_fu_6865_p2;
wire   [0:0] or_ln795_39_fu_6875_p2;
wire   [0:0] icmp_ln777_40_fu_6886_p2;
wire   [0:0] or_ln794_42_fu_6891_p2;
wire   [0:0] xor_ln794_44_fu_6896_p2;
wire   [0:0] icmp_ln795_40_fu_6912_p2;
wire   [0:0] xor_ln795_40_fu_6907_p2;
wire   [0:0] or_ln795_40_fu_6917_p2;
wire   [0:0] icmp_ln777_41_fu_6928_p2;
wire   [0:0] or_ln794_43_fu_6933_p2;
wire   [0:0] xor_ln794_45_fu_6938_p2;
wire   [0:0] icmp_ln795_41_fu_6954_p2;
wire   [0:0] xor_ln795_41_fu_6949_p2;
wire   [0:0] or_ln795_41_fu_6959_p2;
wire   [0:0] xor_ln340_2_fu_6974_p2;
wire   [0:0] or_ln340_fu_6970_p2;
wire   [0:0] or_ln340_20_fu_6979_p2;
wire   [63:0] select_ln340_3_fu_6984_p3;
wire   [63:0] select_ln388_fu_6991_p3;
wire   [0:0] xor_ln340_3_fu_7015_p2;
wire   [0:0] or_ln340_1_fu_7005_p2;
wire   [0:0] or_ln340_21_fu_7020_p2;
wire   [63:0] select_ln340_4_fu_7025_p3;
wire   [63:0] select_ln388_1_fu_7032_p3;
wire   [0:0] xor_ln340_4_fu_7056_p2;
wire   [0:0] or_ln340_2_fu_7046_p2;
wire   [0:0] or_ln340_22_fu_7061_p2;
wire   [63:0] select_ln340_5_fu_7066_p3;
wire   [63:0] select_ln388_2_fu_7073_p3;
wire   [0:0] xor_ln340_5_fu_7097_p2;
wire   [0:0] or_ln340_3_fu_7087_p2;
wire   [0:0] or_ln340_23_fu_7102_p2;
wire   [63:0] select_ln340_6_fu_7107_p3;
wire   [63:0] select_ln388_3_fu_7114_p3;
wire   [0:0] xor_ln340_6_fu_7138_p2;
wire   [0:0] or_ln340_4_fu_7128_p2;
wire   [0:0] or_ln340_24_fu_7143_p2;
wire   [63:0] select_ln340_7_fu_7148_p3;
wire   [63:0] select_ln388_4_fu_7155_p3;
wire   [0:0] xor_ln340_7_fu_7179_p2;
wire   [0:0] or_ln340_5_fu_7169_p2;
wire   [0:0] or_ln340_25_fu_7184_p2;
wire   [63:0] select_ln340_8_fu_7189_p3;
wire   [63:0] select_ln388_5_fu_7196_p3;
wire   [0:0] xor_ln340_8_fu_7220_p2;
wire   [0:0] or_ln340_6_fu_7210_p2;
wire   [0:0] or_ln340_26_fu_7225_p2;
wire   [63:0] select_ln340_9_fu_7230_p3;
wire   [63:0] select_ln388_6_fu_7237_p3;
wire   [0:0] xor_ln340_9_fu_7261_p2;
wire   [0:0] or_ln340_7_fu_7251_p2;
wire   [0:0] or_ln340_27_fu_7266_p2;
wire   [63:0] select_ln340_10_fu_7271_p3;
wire   [63:0] select_ln388_7_fu_7278_p3;
wire   [0:0] xor_ln340_10_fu_7302_p2;
wire   [0:0] or_ln340_8_fu_7292_p2;
wire   [0:0] or_ln340_28_fu_7307_p2;
wire   [63:0] select_ln340_11_fu_7312_p3;
wire   [63:0] select_ln388_8_fu_7319_p3;
wire   [0:0] xor_ln340_11_fu_7343_p2;
wire   [0:0] or_ln340_9_fu_7333_p2;
wire   [0:0] or_ln340_29_fu_7348_p2;
wire   [63:0] select_ln340_12_fu_7353_p3;
wire   [63:0] select_ln388_9_fu_7360_p3;
wire   [0:0] xor_ln340_12_fu_7384_p2;
wire   [0:0] or_ln340_10_fu_7374_p2;
wire   [0:0] or_ln340_30_fu_7389_p2;
wire   [63:0] select_ln340_13_fu_7394_p3;
wire   [63:0] select_ln388_10_fu_7401_p3;
wire   [0:0] xor_ln340_13_fu_7425_p2;
wire   [0:0] or_ln340_11_fu_7415_p2;
wire   [0:0] or_ln340_31_fu_7430_p2;
wire   [63:0] select_ln340_14_fu_7435_p3;
wire   [63:0] select_ln388_11_fu_7442_p3;
wire   [0:0] xor_ln340_14_fu_7466_p2;
wire   [0:0] or_ln340_12_fu_7456_p2;
wire   [0:0] or_ln340_32_fu_7471_p2;
wire   [63:0] select_ln340_15_fu_7476_p3;
wire   [63:0] select_ln388_12_fu_7483_p3;
wire   [0:0] xor_ln340_15_fu_7507_p2;
wire   [0:0] or_ln340_13_fu_7497_p2;
wire   [0:0] or_ln340_33_fu_7512_p2;
wire   [63:0] select_ln340_16_fu_7517_p3;
wire   [63:0] select_ln388_13_fu_7524_p3;
wire   [0:0] xor_ln340_16_fu_7548_p2;
wire   [0:0] or_ln340_14_fu_7538_p2;
wire   [0:0] or_ln340_34_fu_7553_p2;
wire   [63:0] select_ln340_17_fu_7558_p3;
wire   [63:0] select_ln388_14_fu_7565_p3;
wire   [0:0] xor_ln340_17_fu_7589_p2;
wire   [0:0] or_ln340_15_fu_7579_p2;
wire   [0:0] or_ln340_35_fu_7594_p2;
wire   [63:0] select_ln340_18_fu_7599_p3;
wire   [63:0] select_ln388_15_fu_7606_p3;
wire   [0:0] xor_ln340_18_fu_7630_p2;
wire   [0:0] or_ln340_16_fu_7620_p2;
wire   [0:0] or_ln340_36_fu_7635_p2;
wire   [63:0] select_ln340_19_fu_7640_p3;
wire   [63:0] select_ln388_16_fu_7647_p3;
wire   [0:0] xor_ln340_19_fu_7671_p2;
wire   [0:0] or_ln340_17_fu_7661_p2;
wire   [0:0] or_ln340_37_fu_7676_p2;
wire   [63:0] select_ln340_20_fu_7681_p3;
wire   [63:0] select_ln388_17_fu_7688_p3;
wire   [0:0] xor_ln340_20_fu_7712_p2;
wire   [0:0] or_ln340_18_fu_7702_p2;
wire   [0:0] or_ln340_38_fu_7717_p2;
wire   [63:0] select_ln340_21_fu_7722_p3;
wire   [63:0] select_ln388_18_fu_7729_p3;
wire   [0:0] xor_ln340_21_fu_7753_p2;
wire   [0:0] or_ln340_19_fu_7743_p2;
wire   [0:0] or_ln340_39_fu_7758_p2;
wire   [63:0] select_ln340_22_fu_7763_p3;
wire   [63:0] select_ln388_19_fu_7770_p3;
wire  signed [15:0] grp_fu_7790_p0;
wire  signed [15:0] grp_fu_7790_p1;
wire  signed [15:0] grp_fu_7796_p0;
wire  signed [15:0] grp_fu_7796_p1;
wire  signed [15:0] grp_fu_7802_p0;
wire  signed [15:0] grp_fu_7802_p1;
wire  signed [15:0] grp_fu_7808_p0;
wire  signed [15:0] grp_fu_7808_p1;
wire  signed [15:0] grp_fu_7814_p0;
wire  signed [15:0] grp_fu_7814_p1;
wire  signed [15:0] grp_fu_7820_p0;
wire  signed [15:0] grp_fu_7820_p1;
wire  signed [15:0] grp_fu_7826_p0;
wire  signed [15:0] grp_fu_7826_p1;
wire  signed [15:0] grp_fu_7832_p0;
wire  signed [15:0] grp_fu_7832_p1;
wire  signed [15:0] grp_fu_7839_p0;
wire  signed [15:0] grp_fu_7839_p1;
wire  signed [15:0] grp_fu_7846_p0;
wire  signed [15:0] grp_fu_7846_p1;
wire  signed [15:0] grp_fu_7852_p0;
wire  signed [15:0] grp_fu_7852_p1;
wire  signed [15:0] grp_fu_7859_p0;
wire  signed [15:0] grp_fu_7859_p1;
wire  signed [15:0] grp_fu_7866_p0;
wire  signed [15:0] grp_fu_7866_p1;
wire  signed [15:0] grp_fu_7873_p0;
wire  signed [15:0] grp_fu_7873_p1;
wire  signed [15:0] grp_fu_7880_p0;
wire  signed [15:0] grp_fu_7880_p1;
wire  signed [15:0] grp_fu_7887_p0;
wire  signed [15:0] grp_fu_7887_p1;
wire  signed [15:0] grp_fu_7894_p0;
wire  signed [15:0] grp_fu_7894_p1;
wire  signed [15:0] grp_fu_7901_p0;
wire  signed [15:0] grp_fu_7901_p1;
wire  signed [15:0] grp_fu_7908_p0;
wire  signed [15:0] grp_fu_7908_p1;
wire  signed [15:0] grp_fu_7915_p0;
wire  signed [15:0] grp_fu_7915_p1;
reg    grp_fu_345_ce;
reg    grp_fu_371_ce;
reg    grp_fu_377_ce;
reg    grp_fu_383_ce;
reg    grp_fu_1053_ce;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_CS_iter0_fsm_state25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_CS_iter0_fsm_state26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_CS_iter0_fsm_state27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_CS_iter0_fsm_state28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_CS_iter0_fsm_state29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_CS_iter0_fsm_state30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_CS_iter0_fsm_state31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_CS_iter0_fsm_state32;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_CS_iter0_fsm_state33;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_CS_iter0_fsm_state34;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_CS_iter0_fsm_state35;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_CS_iter0_fsm_state36;
reg    grp_fu_1077_ce;
reg    grp_fu_1083_ce;
reg    grp_fu_1097_ce;
reg    grp_fu_1105_ce;
reg    grp_fu_1122_ce;
reg    grp_fu_1146_ce;
reg    grp_fu_1152_ce;
reg    grp_fu_1158_ce;
reg    grp_fu_1175_ce;
reg    grp_fu_1199_ce;
reg    grp_fu_1205_ce;
reg    grp_fu_1211_ce;
reg    grp_fu_1228_ce;
reg    grp_fu_1252_ce;
reg    grp_fu_1258_ce;
reg    grp_fu_1264_ce;
reg    grp_fu_1281_ce;
reg    grp_fu_1305_ce;
reg    grp_fu_1311_ce;
reg    grp_fu_1317_ce;
reg    grp_fu_1334_ce;
reg    grp_fu_1358_ce;
reg    grp_fu_1364_ce;
reg    grp_fu_1370_ce;
reg    grp_fu_1387_ce;
reg    grp_fu_1411_ce;
reg    grp_fu_1417_ce;
reg    grp_fu_1423_ce;
reg    grp_fu_1440_ce;
reg    grp_fu_1464_ce;
reg    grp_fu_1470_ce;
reg    grp_fu_1476_ce;
reg    grp_fu_1493_ce;
reg    grp_fu_1517_ce;
reg    grp_fu_1523_ce;
reg    grp_fu_1529_ce;
reg    grp_fu_1546_ce;
reg    grp_fu_1570_ce;
reg    grp_fu_1576_ce;
reg    grp_fu_1582_ce;
reg    grp_fu_4300_ce;
reg    grp_fu_4305_ce;
reg    grp_fu_4310_ce;
reg    grp_fu_4315_ce;
reg    grp_fu_4320_ce;
reg    grp_fu_4325_ce;
reg    grp_fu_4330_ce;
reg    grp_fu_4335_ce;
reg    grp_fu_4340_ce;
reg    grp_fu_4345_ce;
reg    grp_fu_4350_ce;
reg    grp_fu_4355_ce;
reg    grp_fu_4360_ce;
reg    grp_fu_4365_ce;
reg    grp_fu_4370_ce;
reg    grp_fu_4375_ce;
reg    grp_fu_4380_ce;
reg    grp_fu_4385_ce;
reg    grp_fu_4390_ce;
reg    grp_fu_4395_ce;
reg    grp_fu_4400_ce;
reg    grp_fu_4405_ce;
reg    grp_fu_4410_ce;
reg    grp_fu_4415_ce;
reg    grp_fu_4420_ce;
reg    grp_fu_4425_ce;
reg    grp_fu_4430_ce;
reg    grp_fu_4435_ce;
reg    grp_fu_4440_ce;
reg    grp_fu_4445_ce;
reg    grp_fu_4450_ce;
reg    grp_fu_4455_ce;
reg    grp_fu_4460_ce;
reg    grp_fu_4465_ce;
reg    grp_fu_4470_ce;
reg    grp_fu_4475_ce;
reg    grp_fu_4480_ce;
reg    grp_fu_4485_ce;
reg    grp_fu_4490_ce;
reg    grp_fu_4495_ce;
reg    grp_fu_4741_ce;
reg    grp_fu_4913_ce;
reg    grp_fu_4922_ce;
reg    grp_fu_4931_ce;
reg    grp_fu_4940_ce;
reg    grp_fu_4949_ce;
reg    grp_fu_4958_ce;
reg    grp_fu_4967_ce;
reg    grp_fu_4976_ce;
reg    grp_fu_4985_ce;
reg    grp_fu_4994_ce;
reg    grp_fu_5003_ce;
reg    grp_fu_5012_ce;
reg    grp_fu_5021_ce;
reg    grp_fu_5030_ce;
reg    grp_fu_5039_ce;
reg    grp_fu_5048_ce;
reg    grp_fu_5057_ce;
reg    grp_fu_5066_ce;
reg    grp_fu_5075_ce;
reg    grp_fu_5084_ce;
reg    grp_fu_5101_ce;
reg    grp_fu_5117_ce;
reg    grp_fu_5133_ce;
reg    grp_fu_5149_ce;
reg    grp_fu_5165_ce;
reg    grp_fu_5181_ce;
reg    grp_fu_5197_ce;
reg    grp_fu_5213_ce;
reg    grp_fu_5229_ce;
reg    grp_fu_5245_ce;
reg    grp_fu_5261_ce;
reg    grp_fu_5277_ce;
reg    grp_fu_5293_ce;
reg    grp_fu_5309_ce;
reg    grp_fu_5325_ce;
reg    grp_fu_5341_ce;
reg    grp_fu_5357_ce;
reg    grp_fu_5373_ce;
reg    grp_fu_5389_ce;
reg    grp_fu_5405_ce;
reg    grp_fu_7790_ce;
reg    grp_fu_7796_ce;
reg    grp_fu_7802_ce;
reg    grp_fu_7808_ce;
reg    grp_fu_7814_ce;
reg    grp_fu_7820_ce;
reg    grp_fu_7826_ce;
reg    grp_fu_7832_ce;
reg    grp_fu_7839_ce;
reg    grp_fu_7846_ce;
reg    grp_fu_7852_ce;
reg    grp_fu_7859_ce;
reg    grp_fu_7866_ce;
reg    grp_fu_7873_ce;
reg    grp_fu_7880_ce;
reg    grp_fu_7887_ce;
reg    grp_fu_7894_ce;
reg    grp_fu_7901_ce;
reg    grp_fu_7908_ce;
reg    grp_fu_7915_ce;
reg   [36:0] ap_NS_iter0_fsm;
reg   [37:0] ap_NS_iter1_fsm;
reg   [29:0] ap_NS_iter2_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter0_fsm_state2_blk;
wire    ap_ST_iter0_fsm_state3_blk;
wire    ap_ST_iter0_fsm_state4_blk;
wire    ap_ST_iter0_fsm_state5_blk;
wire    ap_ST_iter0_fsm_state6_blk;
wire    ap_ST_iter0_fsm_state7_blk;
wire    ap_ST_iter0_fsm_state8_blk;
wire    ap_ST_iter0_fsm_state9_blk;
wire    ap_ST_iter0_fsm_state10_blk;
wire    ap_ST_iter0_fsm_state11_blk;
wire    ap_ST_iter0_fsm_state12_blk;
wire    ap_ST_iter0_fsm_state13_blk;
wire    ap_ST_iter0_fsm_state14_blk;
wire    ap_ST_iter0_fsm_state15_blk;
wire    ap_ST_iter0_fsm_state16_blk;
wire    ap_ST_iter0_fsm_state17_blk;
wire    ap_ST_iter0_fsm_state18_blk;
wire    ap_ST_iter0_fsm_state19_blk;
wire    ap_ST_iter0_fsm_state20_blk;
wire    ap_ST_iter0_fsm_state21_blk;
wire    ap_ST_iter0_fsm_state22_blk;
wire    ap_ST_iter0_fsm_state23_blk;
wire    ap_ST_iter0_fsm_state24_blk;
wire    ap_ST_iter0_fsm_state25_blk;
wire    ap_ST_iter0_fsm_state26_blk;
wire    ap_ST_iter0_fsm_state27_blk;
wire    ap_ST_iter0_fsm_state28_blk;
wire    ap_ST_iter0_fsm_state29_blk;
wire    ap_ST_iter0_fsm_state30_blk;
wire    ap_ST_iter0_fsm_state31_blk;
wire    ap_ST_iter0_fsm_state32_blk;
wire    ap_ST_iter0_fsm_state33_blk;
wire    ap_ST_iter0_fsm_state34_blk;
wire    ap_ST_iter0_fsm_state35_blk;
wire    ap_ST_iter0_fsm_state36_blk;
wire    ap_ST_iter0_fsm_state37_blk;
wire    ap_ST_iter1_fsm_state38_blk;
wire    ap_ST_iter1_fsm_state39_blk;
wire    ap_ST_iter1_fsm_state40_blk;
wire    ap_ST_iter1_fsm_state41_blk;
wire    ap_ST_iter1_fsm_state42_blk;
wire    ap_ST_iter1_fsm_state43_blk;
wire    ap_ST_iter1_fsm_state44_blk;
wire    ap_ST_iter1_fsm_state45_blk;
wire    ap_ST_iter1_fsm_state46_blk;
wire    ap_ST_iter1_fsm_state47_blk;
wire    ap_ST_iter1_fsm_state48_blk;
wire    ap_ST_iter1_fsm_state49_blk;
wire    ap_ST_iter1_fsm_state50_blk;
wire    ap_ST_iter1_fsm_state51_blk;
wire    ap_ST_iter1_fsm_state52_blk;
wire    ap_ST_iter1_fsm_state53_blk;
wire    ap_ST_iter1_fsm_state54_blk;
wire    ap_ST_iter1_fsm_state55_blk;
wire    ap_ST_iter1_fsm_state56_blk;
wire    ap_ST_iter1_fsm_state57_blk;
wire    ap_ST_iter1_fsm_state58_blk;
wire    ap_ST_iter1_fsm_state59_blk;
wire    ap_ST_iter1_fsm_state60_blk;
wire    ap_ST_iter1_fsm_state61_blk;
wire    ap_ST_iter1_fsm_state62_blk;
wire    ap_ST_iter1_fsm_state63_blk;
wire    ap_ST_iter1_fsm_state64_blk;
wire    ap_ST_iter1_fsm_state65_blk;
wire    ap_ST_iter1_fsm_state66_blk;
wire    ap_ST_iter1_fsm_state67_blk;
wire    ap_ST_iter1_fsm_state68_blk;
wire    ap_ST_iter1_fsm_state69_blk;
wire    ap_ST_iter1_fsm_state70_blk;
wire    ap_ST_iter1_fsm_state71_blk;
wire    ap_ST_iter1_fsm_state72_blk;
wire    ap_ST_iter1_fsm_state73_blk;
wire    ap_ST_iter1_fsm_state74_blk;
wire    ap_ST_iter2_fsm_state75_blk;
wire    ap_ST_iter2_fsm_state76_blk;
wire    ap_ST_iter2_fsm_state77_blk;
wire    ap_ST_iter2_fsm_state78_blk;
wire    ap_ST_iter2_fsm_state79_blk;
wire    ap_ST_iter2_fsm_state80_blk;
wire    ap_ST_iter2_fsm_state81_blk;
wire    ap_ST_iter2_fsm_state82_blk;
wire    ap_ST_iter2_fsm_state83_blk;
wire    ap_ST_iter2_fsm_state84_blk;
wire    ap_ST_iter2_fsm_state85_blk;
wire    ap_ST_iter2_fsm_state86_blk;
wire    ap_ST_iter2_fsm_state87_blk;
wire    ap_ST_iter2_fsm_state88_blk;
wire    ap_ST_iter2_fsm_state89_blk;
wire    ap_ST_iter2_fsm_state90_blk;
wire    ap_ST_iter2_fsm_state91_blk;
wire    ap_ST_iter2_fsm_state92_blk;
reg    ap_ST_iter2_fsm_state93_blk;
reg    ap_ST_iter2_fsm_state94_blk;
wire    ap_ST_iter2_fsm_state95_blk;
wire    ap_ST_iter2_fsm_state96_blk;
wire    ap_ST_iter2_fsm_state97_blk;
wire    ap_ST_iter2_fsm_state98_blk;
wire    ap_ST_iter2_fsm_state99_blk;
wire    ap_ST_iter2_fsm_state100_blk;
wire    ap_ST_iter2_fsm_state101_blk;
wire    ap_ST_iter2_fsm_state102_blk;
reg    ap_ST_iter2_fsm_state103_blk;
wire    regslice_both_main_in_V_data_V_U_apdone_blk;
wire   [31:0] main_in_TDATA_int_regslice;
wire    main_in_TVALID_int_regslice;
reg    main_in_TREADY_int_regslice;
wire    regslice_both_main_in_V_data_V_U_ack_in;
wire    regslice_both_main_in_V_keep_V_U_apdone_blk;
wire   [3:0] main_in_TKEEP_int_regslice;
wire    regslice_both_main_in_V_keep_V_U_vld_out;
wire    regslice_both_main_in_V_keep_V_U_ack_in;
wire    regslice_both_main_in_V_strb_V_U_apdone_blk;
wire   [3:0] main_in_TSTRB_int_regslice;
wire    regslice_both_main_in_V_strb_V_U_vld_out;
wire    regslice_both_main_in_V_strb_V_U_ack_in;
wire    regslice_both_main_in_V_last_V_U_apdone_blk;
wire   [0:0] main_in_TLAST_int_regslice;
wire    regslice_both_main_in_V_last_V_U_vld_out;
wire    regslice_both_main_in_V_last_V_U_ack_in;
wire    regslice_both_aux_in_V_data_V_U_apdone_blk;
wire   [31:0] aux_in_TDATA_int_regslice;
wire    aux_in_TVALID_int_regslice;
reg    aux_in_TREADY_int_regslice;
wire    regslice_both_aux_in_V_data_V_U_ack_in;
wire    regslice_both_aux_in_V_keep_V_U_apdone_blk;
wire   [3:0] aux_in_TKEEP_int_regslice;
wire    regslice_both_aux_in_V_keep_V_U_vld_out;
wire    regslice_both_aux_in_V_keep_V_U_ack_in;
wire    regslice_both_aux_in_V_strb_V_U_apdone_blk;
wire   [3:0] aux_in_TSTRB_int_regslice;
wire    regslice_both_aux_in_V_strb_V_U_vld_out;
wire    regslice_both_aux_in_V_strb_V_U_ack_in;
wire    regslice_both_aux_in_V_last_V_U_apdone_blk;
wire   [0:0] aux_in_TLAST_int_regslice;
wire    regslice_both_aux_in_V_last_V_U_vld_out;
wire    regslice_both_aux_in_V_last_V_U_ack_in;
wire   [31:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_V_data_V_U_vld_out;
wire    regslice_both_output_V_keep_V_U_apdone_blk;
wire    regslice_both_output_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_V_keep_V_U_vld_out;
wire    regslice_both_output_V_strb_V_U_apdone_blk;
wire    regslice_both_output_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_V_strb_V_U_vld_out;
wire    regslice_both_output_V_last_V_U_apdone_blk;
wire    regslice_both_output_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_V_last_V_U_vld_out;
wire   [64:0] grp_fu_1053_p10;
wire   [94:0] grp_fu_4741_p00;
wire   [94:0] grp_fu_4741_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 lms_aux_reg_M_real_V_9 = 16'd0;
#0 lms_aux_reg_M_imag_V_9 = 16'd0;
#0 lms_weights_real_V_10 = 64'd0;
#0 lms_weights_imag_V_10 = 64'd0;
#0 lms_aux_reg_M_real_V_8 = 16'd0;
#0 lms_aux_reg_M_imag_V_8 = 16'd0;
#0 lms_weights_real_V_9 = 64'd0;
#0 lms_weights_imag_V_9 = 64'd0;
#0 lms_aux_reg_M_real_V_7 = 16'd0;
#0 lms_aux_reg_M_imag_V_7 = 16'd0;
#0 lms_weights_real_V_8 = 64'd0;
#0 lms_weights_imag_V_8 = 64'd0;
#0 lms_aux_reg_M_real_V_6 = 16'd0;
#0 lms_aux_reg_M_imag_V_6 = 16'd0;
#0 lms_weights_real_V_7 = 64'd0;
#0 lms_weights_imag_V_7 = 64'd0;
#0 lms_aux_reg_M_real_V_5 = 16'd0;
#0 lms_aux_reg_M_imag_V_5 = 16'd0;
#0 lms_weights_real_V_6 = 64'd0;
#0 lms_weights_imag_V_6 = 64'd0;
#0 lms_aux_reg_M_real_V_4 = 16'd0;
#0 lms_aux_reg_M_imag_V_4 = 16'd0;
#0 lms_weights_real_V_5 = 64'd0;
#0 lms_weights_imag_V_5 = 64'd0;
#0 lms_aux_reg_M_real_V_3 = 16'd0;
#0 lms_aux_reg_M_imag_V_3 = 16'd0;
#0 lms_weights_real_V_4 = 64'd0;
#0 lms_weights_imag_V_4 = 64'd0;
#0 lms_aux_reg_M_real_V_2 = 16'd0;
#0 lms_aux_reg_M_imag_V_2 = 16'd0;
#0 lms_weights_real_V_3 = 64'd0;
#0 lms_weights_imag_V_3 = 64'd0;
#0 lms_aux_reg_M_real_V_1 = 16'd0;
#0 lms_aux_reg_M_imag_V_1 = 16'd0;
#0 lms_weights_real_V_2 = 64'd0;
#0 lms_weights_imag_V_2 = 64'd0;
#0 lms_aux_reg_M_real_V_0 = 16'd0;
#0 lms_aux_reg_M_imag_V_0 = 16'd0;
#0 lms_weights_real_V_1 = 64'd0;
#0 lms_weights_imag_V_1 = 64'd0;
#0 lms_weights_real_V_0 = 64'd0;
#0 lms_weights_imag_V_0 = 64'd0;
#0 ap_CS_iter0_fsm = 37'd1;
#0 ap_CS_iter1_fsm = 38'd1;
#0 ap_CS_iter2_fsm = 30'd1;
end

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_345_p0),
    .din1(grp_fu_345_p1),
    .ce(grp_fu_345_ce),
    .dout(grp_fu_345_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_10),
    .din1(lms_aux_reg_M_imag_V_9),
    .ce(grp_fu_371_ce),
    .dout(grp_fu_371_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_10),
    .din1(grp_fu_377_p1),
    .ce(grp_fu_377_ce),
    .dout(grp_fu_377_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_383_p0),
    .din1(lms_aux_reg_M_imag_V_9),
    .ce(grp_fu_383_ce),
    .dout(grp_fu_383_p2)
);

nlms_module_3tap_udiv_65s_64ns_64_69_1 #(
    .ID( 1 ),
    .NUM_STAGE( 69 ),
    .din0_WIDTH( 65 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
udiv_65s_64ns_64_69_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(65'd18446744073709551616),
    .din1(grp_fu_1053_p1),
    .ce(grp_fu_1053_ce),
    .dout(grp_fu_1053_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_9_load),
    .din1(r_V_38_reg_8147_pp0_iter0_reg),
    .ce(grp_fu_1077_ce),
    .dout(grp_fu_1077_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_9_load),
    .din1(r_V_36_reg_8281_pp0_iter0_reg),
    .ce(grp_fu_1083_ce),
    .dout(grp_fu_1083_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1097_p0),
    .din1(grp_fu_1097_p1),
    .ce(grp_fu_1097_ce),
    .dout(grp_fu_1097_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1105_p0),
    .din1(r_V_38_reg_8147_pp0_iter0_reg),
    .ce(grp_fu_1105_ce),
    .dout(grp_fu_1105_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1122_p0),
    .din1(grp_fu_1122_p1),
    .ce(grp_fu_1122_ce),
    .dout(grp_fu_1122_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_8),
    .din1(r_V_34_reg_8176_pp0_iter0_reg),
    .ce(grp_fu_1146_ce),
    .dout(grp_fu_1146_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_8),
    .din1(grp_fu_1152_p1),
    .ce(grp_fu_1152_ce),
    .dout(grp_fu_1152_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1158_p0),
    .din1(r_V_34_reg_8176_pp0_iter0_reg),
    .ce(grp_fu_1158_ce),
    .dout(grp_fu_1158_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1175_p0),
    .din1(grp_fu_1175_p1),
    .ce(grp_fu_1175_ce),
    .dout(grp_fu_1175_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_7),
    .din1(r_V_30_reg_8112_pp0_iter0_reg),
    .ce(grp_fu_1199_ce),
    .dout(grp_fu_1199_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_7),
    .din1(grp_fu_1205_p1),
    .ce(grp_fu_1205_ce),
    .dout(grp_fu_1205_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1211_p0),
    .din1(r_V_30_reg_8112_pp0_iter0_reg),
    .ce(grp_fu_1211_ce),
    .dout(grp_fu_1211_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1228_p0),
    .din1(grp_fu_1228_p1),
    .ce(grp_fu_1228_ce),
    .dout(grp_fu_1228_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_6),
    .din1(r_V_26_reg_8065_pp0_iter0_reg),
    .ce(grp_fu_1252_ce),
    .dout(grp_fu_1252_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_6),
    .din1(grp_fu_1258_p1),
    .ce(grp_fu_1258_ce),
    .dout(grp_fu_1258_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1264_p0),
    .din1(r_V_26_reg_8065_pp0_iter0_reg),
    .ce(grp_fu_1264_ce),
    .dout(grp_fu_1264_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1281_p0),
    .din1(grp_fu_1281_p1),
    .ce(grp_fu_1281_ce),
    .dout(grp_fu_1281_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_5),
    .din1(r_V_22_reg_8347_pp0_iter0_reg),
    .ce(grp_fu_1305_ce),
    .dout(grp_fu_1305_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_5),
    .din1(grp_fu_1311_p1),
    .ce(grp_fu_1311_ce),
    .dout(grp_fu_1311_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1317_p0),
    .din1(r_V_22_reg_8347_pp0_iter0_reg),
    .ce(grp_fu_1317_ce),
    .dout(grp_fu_1317_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1334_p0),
    .din1(grp_fu_1334_p1),
    .ce(grp_fu_1334_ce),
    .dout(grp_fu_1334_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_4),
    .din1(r_V_18_reg_8297_pp0_iter0_reg),
    .ce(grp_fu_1358_ce),
    .dout(grp_fu_1358_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_4),
    .din1(grp_fu_1364_p1),
    .ce(grp_fu_1364_ce),
    .dout(grp_fu_1364_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1370_p0),
    .din1(r_V_18_reg_8297_pp0_iter0_reg),
    .ce(grp_fu_1370_ce),
    .dout(grp_fu_1370_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1387_p0),
    .din1(grp_fu_1387_p1),
    .ce(grp_fu_1387_ce),
    .dout(grp_fu_1387_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_3),
    .din1(r_V_14_reg_7980_pp0_iter0_reg),
    .ce(grp_fu_1411_ce),
    .dout(grp_fu_1411_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_3),
    .din1(grp_fu_1417_p1),
    .ce(grp_fu_1417_ce),
    .dout(grp_fu_1417_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1423_p0),
    .din1(r_V_14_reg_7980_pp0_iter0_reg),
    .ce(grp_fu_1423_ce),
    .dout(grp_fu_1423_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1440_p0),
    .din1(grp_fu_1440_p1),
    .ce(grp_fu_1440_ce),
    .dout(grp_fu_1440_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(r_V_10_reg_8221_pp0_iter0_reg),
    .ce(grp_fu_1464_ce),
    .dout(grp_fu_1464_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(grp_fu_1470_p1),
    .ce(grp_fu_1470_ce),
    .dout(grp_fu_1470_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1476_p0),
    .din1(r_V_10_reg_8221_pp0_iter0_reg),
    .ce(grp_fu_1476_ce),
    .dout(grp_fu_1476_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1493_p0),
    .din1(grp_fu_1493_p1),
    .ce(grp_fu_1493_ce),
    .dout(grp_fu_1493_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_1),
    .din1(r_V_6_reg_8364_pp0_iter0_reg),
    .ce(grp_fu_1517_ce),
    .dout(grp_fu_1517_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U40(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_1),
    .din1(grp_fu_1523_p1),
    .ce(grp_fu_1523_ce),
    .dout(grp_fu_1523_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U41(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1529_p0),
    .din1(r_V_6_reg_8364_pp0_iter0_reg),
    .ce(grp_fu_1529_ce),
    .dout(grp_fu_1529_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U42(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1546_p0),
    .din1(grp_fu_1546_p1),
    .ce(grp_fu_1546_ce),
    .dout(grp_fu_1546_p2)
);

nlms_module_3tap_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U43(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(aux_tmp_data_M_imag_V_reg_7940_pp0_iter0_reg),
    .ce(grp_fu_1570_ce),
    .dout(grp_fu_1570_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U44(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(grp_fu_1576_p1),
    .ce(grp_fu_1576_ce),
    .dout(grp_fu_1576_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U45(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1582_p0),
    .din1(aux_tmp_data_M_imag_V_reg_7940_pp0_iter0_reg),
    .ce(grp_fu_1582_ce),
    .dout(grp_fu_1582_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U46(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4300_p0),
    .din1(grp_fu_4300_p1),
    .ce(grp_fu_4300_ce),
    .dout(grp_fu_4300_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U47(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4305_p0),
    .din1(grp_fu_4305_p1),
    .ce(grp_fu_4305_ce),
    .dout(grp_fu_4305_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U48(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4310_p0),
    .din1(grp_fu_4310_p1),
    .ce(grp_fu_4310_ce),
    .dout(grp_fu_4310_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U49(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4315_p0),
    .din1(grp_fu_4315_p1),
    .ce(grp_fu_4315_ce),
    .dout(grp_fu_4315_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U50(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4320_p0),
    .din1(grp_fu_4320_p1),
    .ce(grp_fu_4320_ce),
    .dout(grp_fu_4320_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U51(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4325_p0),
    .din1(grp_fu_4325_p1),
    .ce(grp_fu_4325_ce),
    .dout(grp_fu_4325_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U52(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4330_p0),
    .din1(grp_fu_4330_p1),
    .ce(grp_fu_4330_ce),
    .dout(grp_fu_4330_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U53(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4335_p0),
    .din1(grp_fu_4335_p1),
    .ce(grp_fu_4335_ce),
    .dout(grp_fu_4335_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U54(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4340_p0),
    .din1(grp_fu_4340_p1),
    .ce(grp_fu_4340_ce),
    .dout(grp_fu_4340_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U55(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4345_p0),
    .din1(grp_fu_4345_p1),
    .ce(grp_fu_4345_ce),
    .dout(grp_fu_4345_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U56(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4350_p0),
    .din1(grp_fu_4350_p1),
    .ce(grp_fu_4350_ce),
    .dout(grp_fu_4350_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U57(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4355_p0),
    .din1(grp_fu_4355_p1),
    .ce(grp_fu_4355_ce),
    .dout(grp_fu_4355_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4360_p0),
    .din1(grp_fu_4360_p1),
    .ce(grp_fu_4360_ce),
    .dout(grp_fu_4360_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4365_p0),
    .din1(grp_fu_4365_p1),
    .ce(grp_fu_4365_ce),
    .dout(grp_fu_4365_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4370_p0),
    .din1(grp_fu_4370_p1),
    .ce(grp_fu_4370_ce),
    .dout(grp_fu_4370_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U61(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4375_p0),
    .din1(grp_fu_4375_p1),
    .ce(grp_fu_4375_ce),
    .dout(grp_fu_4375_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U62(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4380_p0),
    .din1(grp_fu_4380_p1),
    .ce(grp_fu_4380_ce),
    .dout(grp_fu_4380_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U63(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4385_p0),
    .din1(grp_fu_4385_p1),
    .ce(grp_fu_4385_ce),
    .dout(grp_fu_4385_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U64(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4390_p0),
    .din1(grp_fu_4390_p1),
    .ce(grp_fu_4390_ce),
    .dout(grp_fu_4390_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U65(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4395_p0),
    .din1(grp_fu_4395_p1),
    .ce(grp_fu_4395_ce),
    .dout(grp_fu_4395_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U66(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4400_p0),
    .din1(grp_fu_4400_p1),
    .ce(grp_fu_4400_ce),
    .dout(grp_fu_4400_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U67(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4405_p0),
    .din1(grp_fu_4405_p1),
    .ce(grp_fu_4405_ce),
    .dout(grp_fu_4405_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U68(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4410_p0),
    .din1(grp_fu_4410_p1),
    .ce(grp_fu_4410_ce),
    .dout(grp_fu_4410_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U69(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4415_p0),
    .din1(grp_fu_4415_p1),
    .ce(grp_fu_4415_ce),
    .dout(grp_fu_4415_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U70(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4420_p0),
    .din1(grp_fu_4420_p1),
    .ce(grp_fu_4420_ce),
    .dout(grp_fu_4420_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4425_p0),
    .din1(grp_fu_4425_p1),
    .ce(grp_fu_4425_ce),
    .dout(grp_fu_4425_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U72(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4430_p0),
    .din1(grp_fu_4430_p1),
    .ce(grp_fu_4430_ce),
    .dout(grp_fu_4430_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U73(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4435_p0),
    .din1(grp_fu_4435_p1),
    .ce(grp_fu_4435_ce),
    .dout(grp_fu_4435_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U74(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4440_p0),
    .din1(grp_fu_4440_p1),
    .ce(grp_fu_4440_ce),
    .dout(grp_fu_4440_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U75(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4445_p0),
    .din1(grp_fu_4445_p1),
    .ce(grp_fu_4445_ce),
    .dout(grp_fu_4445_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U76(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4450_p0),
    .din1(grp_fu_4450_p1),
    .ce(grp_fu_4450_ce),
    .dout(grp_fu_4450_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U77(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4455_p0),
    .din1(grp_fu_4455_p1),
    .ce(grp_fu_4455_ce),
    .dout(grp_fu_4455_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U78(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4460_p0),
    .din1(grp_fu_4460_p1),
    .ce(grp_fu_4460_ce),
    .dout(grp_fu_4460_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U79(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4465_p0),
    .din1(grp_fu_4465_p1),
    .ce(grp_fu_4465_ce),
    .dout(grp_fu_4465_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U80(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4470_p0),
    .din1(grp_fu_4470_p1),
    .ce(grp_fu_4470_ce),
    .dout(grp_fu_4470_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U81(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4475_p0),
    .din1(grp_fu_4475_p1),
    .ce(grp_fu_4475_ce),
    .dout(grp_fu_4475_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U82(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4480_p0),
    .din1(grp_fu_4480_p1),
    .ce(grp_fu_4480_ce),
    .dout(grp_fu_4480_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U83(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4485_p0),
    .din1(grp_fu_4485_p1),
    .ce(grp_fu_4485_ce),
    .dout(grp_fu_4485_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U84(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4490_p0),
    .din1(grp_fu_4490_p1),
    .ce(grp_fu_4490_ce),
    .dout(grp_fu_4490_p2)
);

nlms_module_3tap_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U85(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4495_p0),
    .din1(grp_fu_4495_p1),
    .ce(grp_fu_4495_ce),
    .dout(grp_fu_4495_p2)
);

nlms_module_3tap_mul_63ns_32ns_95_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 63 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 95 ))
mul_63ns_32ns_95_3_1_U86(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4741_p0),
    .din1(grp_fu_4741_p1),
    .ce(grp_fu_4741_ce),
    .dout(grp_fu_4741_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U87(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4913_p0),
    .din1(add_ln1245_20_reg_10327),
    .ce(grp_fu_4913_ce),
    .dout(grp_fu_4913_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U88(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4922_p0),
    .din1(sub_ln1246_13_reg_10332),
    .ce(grp_fu_4922_ce),
    .dout(grp_fu_4922_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U89(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4931_p0),
    .din1(add_ln1245_23_reg_10337),
    .ce(grp_fu_4931_ce),
    .dout(grp_fu_4931_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U90(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4940_p0),
    .din1(sub_ln1246_14_reg_10342),
    .ce(grp_fu_4940_ce),
    .dout(grp_fu_4940_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U91(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4949_p0),
    .din1(add_ln1245_26_reg_10347),
    .ce(grp_fu_4949_ce),
    .dout(grp_fu_4949_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U92(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4958_p0),
    .din1(sub_ln1246_15_reg_10352),
    .ce(grp_fu_4958_ce),
    .dout(grp_fu_4958_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U93(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4967_p0),
    .din1(add_ln1245_29_reg_10357),
    .ce(grp_fu_4967_ce),
    .dout(grp_fu_4967_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U94(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4976_p0),
    .din1(sub_ln1246_16_reg_10362),
    .ce(grp_fu_4976_ce),
    .dout(grp_fu_4976_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U95(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4985_p0),
    .din1(add_ln1245_32_reg_10367),
    .ce(grp_fu_4985_ce),
    .dout(grp_fu_4985_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U96(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4994_p0),
    .din1(sub_ln1246_17_reg_10372),
    .ce(grp_fu_4994_ce),
    .dout(grp_fu_4994_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U97(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5003_p0),
    .din1(add_ln1245_35_reg_10377),
    .ce(grp_fu_5003_ce),
    .dout(grp_fu_5003_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U98(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5012_p0),
    .din1(sub_ln1246_18_reg_10382),
    .ce(grp_fu_5012_ce),
    .dout(grp_fu_5012_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U99(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5021_p0),
    .din1(add_ln1245_38_reg_10387),
    .ce(grp_fu_5021_ce),
    .dout(grp_fu_5021_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U100(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5030_p0),
    .din1(sub_ln1246_19_reg_10392),
    .ce(grp_fu_5030_ce),
    .dout(grp_fu_5030_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U101(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5039_p0),
    .din1(add_ln1245_41_reg_10397),
    .ce(grp_fu_5039_ce),
    .dout(grp_fu_5039_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U102(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5048_p0),
    .din1(sub_ln1246_20_reg_10402),
    .ce(grp_fu_5048_ce),
    .dout(grp_fu_5048_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U103(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5057_p0),
    .din1(add_ln1245_44_reg_10407),
    .ce(grp_fu_5057_ce),
    .dout(grp_fu_5057_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U104(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5066_p0),
    .din1(sub_ln1246_21_reg_10412),
    .ce(grp_fu_5066_ce),
    .dout(grp_fu_5066_p2)
);

nlms_module_3tap_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U105(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5075_p0),
    .din1(add_ln1245_47_reg_10417),
    .ce(grp_fu_5075_ce),
    .dout(grp_fu_5075_p2)
);

nlms_module_3tap_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U106(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5084_p0),
    .din1(sub_ln1246_22_reg_10422),
    .ce(grp_fu_5084_ce),
    .dout(grp_fu_5084_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U107(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5101_p0),
    .din1(mul_ln1171_66_reg_10551),
    .ce(grp_fu_5101_ce),
    .dout(grp_fu_5101_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U108(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5117_p0),
    .din1(mul_ln1171_69_reg_10556),
    .ce(grp_fu_5117_ce),
    .dout(grp_fu_5117_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U109(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5133_p0),
    .din1(mul_ln1171_72_reg_10561),
    .ce(grp_fu_5133_ce),
    .dout(grp_fu_5133_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U110(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5149_p0),
    .din1(mul_ln1171_75_reg_10566),
    .ce(grp_fu_5149_ce),
    .dout(grp_fu_5149_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U111(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5165_p0),
    .din1(mul_ln1171_78_reg_10571),
    .ce(grp_fu_5165_ce),
    .dout(grp_fu_5165_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U112(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5181_p0),
    .din1(mul_ln1171_81_reg_10576),
    .ce(grp_fu_5181_ce),
    .dout(grp_fu_5181_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U113(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5197_p0),
    .din1(mul_ln1171_84_reg_10581),
    .ce(grp_fu_5197_ce),
    .dout(grp_fu_5197_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U114(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5213_p0),
    .din1(mul_ln1171_87_reg_10586),
    .ce(grp_fu_5213_ce),
    .dout(grp_fu_5213_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U115(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5229_p0),
    .din1(mul_ln1171_90_reg_10591),
    .ce(grp_fu_5229_ce),
    .dout(grp_fu_5229_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U116(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5245_p0),
    .din1(mul_ln1171_93_reg_10596),
    .ce(grp_fu_5245_ce),
    .dout(grp_fu_5245_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U117(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5261_p0),
    .din1(mul_ln1171_96_reg_10601),
    .ce(grp_fu_5261_ce),
    .dout(grp_fu_5261_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U118(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5277_p0),
    .din1(mul_ln1171_99_reg_10606),
    .ce(grp_fu_5277_ce),
    .dout(grp_fu_5277_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U119(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5293_p0),
    .din1(mul_ln1171_102_reg_10611),
    .ce(grp_fu_5293_ce),
    .dout(grp_fu_5293_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U120(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5309_p0),
    .din1(mul_ln1171_105_reg_10616),
    .ce(grp_fu_5309_ce),
    .dout(grp_fu_5309_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U121(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5325_p0),
    .din1(mul_ln1171_108_reg_10621),
    .ce(grp_fu_5325_ce),
    .dout(grp_fu_5325_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U122(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5341_p0),
    .din1(mul_ln1171_111_reg_10626),
    .ce(grp_fu_5341_ce),
    .dout(grp_fu_5341_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U123(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5357_p0),
    .din1(mul_ln1171_114_reg_10631),
    .ce(grp_fu_5357_ce),
    .dout(grp_fu_5357_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U124(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5373_p0),
    .din1(mul_ln1171_117_reg_10636),
    .ce(grp_fu_5373_ce),
    .dout(grp_fu_5373_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U125(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5389_p0),
    .din1(mul_ln1171_120_reg_10641),
    .ce(grp_fu_5389_ce),
    .dout(grp_fu_5389_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U126(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5405_p0),
    .din1(mul_ln1171_123_reg_10646),
    .ce(grp_fu_5405_ce),
    .dout(grp_fu_5405_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7790_p0),
    .din1(grp_fu_7790_p1),
    .ce(grp_fu_7790_ce),
    .dout(grp_fu_7790_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7796_p0),
    .din1(grp_fu_7796_p1),
    .ce(grp_fu_7796_ce),
    .dout(grp_fu_7796_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7802_p0),
    .din1(grp_fu_7802_p1),
    .ce(grp_fu_7802_ce),
    .dout(grp_fu_7802_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7808_p0),
    .din1(grp_fu_7808_p1),
    .ce(grp_fu_7808_ce),
    .dout(grp_fu_7808_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7814_p0),
    .din1(grp_fu_7814_p1),
    .ce(grp_fu_7814_ce),
    .dout(grp_fu_7814_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7820_p0),
    .din1(grp_fu_7820_p1),
    .ce(grp_fu_7820_ce),
    .dout(grp_fu_7820_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7826_p0),
    .din1(grp_fu_7826_p1),
    .ce(grp_fu_7826_ce),
    .dout(grp_fu_7826_p2)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7832_p0),
    .din1(grp_fu_7832_p1),
    .din2(r_V_15_reg_8072),
    .ce(grp_fu_7832_ce),
    .dout(grp_fu_7832_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7839_p0),
    .din1(grp_fu_7839_p1),
    .din2(r_V_31_reg_8194),
    .ce(grp_fu_7839_ce),
    .dout(grp_fu_7839_p3)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7846_p0),
    .din1(grp_fu_7846_p1),
    .ce(grp_fu_7846_ce),
    .dout(grp_fu_7846_p2)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7852_p0),
    .din1(grp_fu_7852_p1),
    .din2(r_V_27_reg_8165),
    .ce(grp_fu_7852_ce),
    .dout(grp_fu_7852_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7859_p0),
    .din1(grp_fu_7859_p1),
    .din2(r_V_5_reg_8119),
    .ce(grp_fu_7859_ce),
    .dout(grp_fu_7859_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7866_p0),
    .din1(grp_fu_7866_p1),
    .din2(r_V_9_reg_8142),
    .ce(grp_fu_7866_ce),
    .dout(grp_fu_7866_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7873_p0),
    .din1(grp_fu_7873_p1),
    .din2(add_ln737_15_reg_8238),
    .ce(grp_fu_7873_ce),
    .dout(grp_fu_7873_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7880_p0),
    .din1(grp_fu_7880_p1),
    .din2(r_V_35_reg_8255),
    .ce(grp_fu_7880_ce),
    .dout(grp_fu_7880_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7887_p0),
    .din1(grp_fu_7887_p1),
    .din2(r_V_21_reg_8233),
    .ce(grp_fu_7887_ce),
    .dout(grp_fu_7887_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7894_p0),
    .din1(grp_fu_7894_p1),
    .din2(r_V_1_reg_8210),
    .ce(grp_fu_7894_ce),
    .dout(grp_fu_7894_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7901_p0),
    .din1(grp_fu_7901_p1),
    .din2(add_ln737_2_reg_8260),
    .ce(grp_fu_7901_ce),
    .dout(grp_fu_7901_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7908_p0),
    .din1(grp_fu_7908_p1),
    .din2(add_ln737_6_reg_8276),
    .ce(grp_fu_7908_ce),
    .dout(grp_fu_7908_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7915_p0),
    .din1(grp_fu_7915_p1),
    .din2(add_ln737_11_reg_8292),
    .ce(grp_fu_7915_ce),
    .dout(grp_fu_7915_p3)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_main_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TDATA),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_data_V_U_ack_in),
    .data_out(main_in_TDATA_int_regslice),
    .vld_out(main_in_TVALID_int_regslice),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_data_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TKEEP),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_keep_V_U_ack_in),
    .data_out(main_in_TKEEP_int_regslice),
    .vld_out(regslice_both_main_in_V_keep_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_keep_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TSTRB),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_strb_V_U_ack_in),
    .data_out(main_in_TSTRB_int_regslice),
    .vld_out(regslice_both_main_in_V_strb_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_strb_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_main_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TLAST),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_last_V_U_ack_in),
    .data_out(main_in_TLAST_int_regslice),
    .vld_out(regslice_both_main_in_V_last_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_last_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_aux_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TDATA),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_data_V_U_ack_in),
    .data_out(aux_in_TDATA_int_regslice),
    .vld_out(aux_in_TVALID_int_regslice),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_data_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TKEEP),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_keep_V_U_ack_in),
    .data_out(aux_in_TKEEP_int_regslice),
    .vld_out(regslice_both_aux_in_V_keep_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_keep_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TSTRB),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_strb_V_U_ack_in),
    .data_out(aux_in_TSTRB_int_regslice),
    .vld_out(regslice_both_aux_in_V_strb_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_strb_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_aux_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TLAST),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_last_V_U_ack_in),
    .data_out(aux_in_TLAST_int_regslice),
    .vld_out(regslice_both_aux_in_V_last_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_last_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_output_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_data_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_keep_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_strb_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_s_reg_7928_pp0_iter1_reg),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state92)) begin
        Range1_all_ones_3_reg_10042 <= Range1_all_ones_3_fu_4258_p2;
        Range1_all_ones_reg_10013 <= Range1_all_ones_fu_4168_p2;
        Range1_all_zeros_1_reg_10049 <= Range1_all_zeros_1_fu_4264_p2;
        Range1_all_zeros_reg_10020 <= Range1_all_zeros_fu_4174_p2;
        Range2_all_ones_1_reg_10037 <= Range2_all_ones_1_fu_4243_p2;
        Range2_all_ones_reg_10008 <= Range2_all_ones_fu_4153_p2;
        error_imag_V_reg_9986 <= error_imag_V_fu_4082_p3;
        error_real_V_reg_9976 <= error_real_V_fu_4049_p3;
        p_Result_10_reg_10001 <= p_Val2_6_fu_4130_p2[32'd15];
        p_Result_13_reg_10030 <= p_Val2_9_fu_4220_p2[32'd15];
        p_Val2_6_reg_9996 <= p_Val2_6_fu_4130_p2;
        p_Val2_9_reg_10025 <= p_Val2_9_fu_4220_p2;
        xor_ln794_1_reg_9981 <= xor_ln794_1_fu_4060_p2;
        xor_ln794_reg_9971 <= xor_ln794_fu_4027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state96)) begin
        add_ln1245_20_reg_10327 <= add_ln1245_20_fu_4753_p2;
        add_ln1245_23_reg_10337 <= add_ln1245_23_fu_4769_p2;
        add_ln1245_26_reg_10347 <= add_ln1245_26_fu_4785_p2;
        add_ln1245_29_reg_10357 <= add_ln1245_29_fu_4801_p2;
        add_ln1245_32_reg_10367 <= add_ln1245_32_fu_4817_p2;
        add_ln1245_35_reg_10377 <= add_ln1245_35_fu_4833_p2;
        add_ln1245_38_reg_10387 <= add_ln1245_38_fu_4849_p2;
        add_ln1245_41_reg_10397 <= add_ln1245_41_fu_4865_p2;
        add_ln1245_44_reg_10407 <= add_ln1245_44_fu_4881_p2;
        add_ln1245_47_reg_10417 <= add_ln1245_47_fu_4897_p2;
        r_V_40_reg_10322 <= grp_fu_4741_p2;
        sub_ln1246_13_reg_10332 <= sub_ln1246_13_fu_4759_p2;
        sub_ln1246_14_reg_10342 <= sub_ln1246_14_fu_4775_p2;
        sub_ln1246_15_reg_10352 <= sub_ln1246_15_fu_4791_p2;
        sub_ln1246_16_reg_10362 <= sub_ln1246_16_fu_4807_p2;
        sub_ln1246_17_reg_10372 <= sub_ln1246_17_fu_4823_p2;
        sub_ln1246_18_reg_10382 <= sub_ln1246_18_fu_4839_p2;
        sub_ln1246_19_reg_10392 <= sub_ln1246_19_fu_4855_p2;
        sub_ln1246_20_reg_10402 <= sub_ln1246_20_fu_4871_p2;
        sub_ln1246_21_reg_10412 <= sub_ln1246_21_fu_4887_p2;
        sub_ln1246_22_reg_10422 <= sub_ln1246_22_fu_4903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state81)) begin
        add_ln712_10_reg_9637 <= add_ln712_10_fu_2924_p2;
        add_ln712_11_reg_9660 <= add_ln712_11_fu_2966_p2;
        tmp_13_reg_9648 <= {{add_ln1245_10_fu_2911_p2[80:64]}};
        tmp_14_reg_9671 <= {{add_ln1245_11_fu_2952_p2[80:64]}};
        tmp_66_reg_9631 <= add_ln1245_10_fu_2911_p2[32'd80];
        tmp_67_reg_9642 <= add_ln712_10_fu_2924_p2[32'd63];
        tmp_68_reg_9654 <= add_ln1245_11_fu_2952_p2[32'd80];
        tmp_69_reg_9665 <= add_ln712_11_fu_2966_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state83)) begin
        add_ln712_12_reg_9695 <= add_ln712_12_fu_3130_p2;
        add_ln712_13_reg_9718 <= add_ln712_13_fu_3172_p2;
        tmp_15_reg_9706 <= {{add_ln1245_12_fu_3117_p2[80:64]}};
        tmp_16_reg_9729 <= {{add_ln1245_13_fu_3158_p2[80:64]}};
        tmp_70_reg_9689 <= add_ln1245_12_fu_3117_p2[32'd80];
        tmp_71_reg_9700 <= add_ln712_12_fu_3130_p2[32'd63];
        tmp_72_reg_9712 <= add_ln1245_13_fu_3158_p2[32'd80];
        tmp_73_reg_9723 <= add_ln712_13_fu_3172_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state85)) begin
        add_ln712_14_reg_9753 <= add_ln712_14_fu_3336_p2;
        add_ln712_15_reg_9776 <= add_ln712_15_fu_3378_p2;
        tmp_17_reg_9764 <= {{add_ln1245_14_fu_3323_p2[80:64]}};
        tmp_18_reg_9787 <= {{add_ln1245_15_fu_3364_p2[80:64]}};
        tmp_74_reg_9747 <= add_ln1245_14_fu_3323_p2[32'd80];
        tmp_75_reg_9758 <= add_ln712_14_fu_3336_p2[32'd63];
        tmp_76_reg_9770 <= add_ln1245_15_fu_3364_p2[32'd80];
        tmp_77_reg_9781 <= add_ln712_15_fu_3378_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state87)) begin
        add_ln712_16_reg_9811 <= add_ln712_16_fu_3542_p2;
        add_ln712_17_reg_9834 <= add_ln712_17_fu_3584_p2;
        tmp_19_reg_9822 <= {{add_ln1245_16_fu_3529_p2[80:64]}};
        tmp_20_reg_9845 <= {{add_ln1245_17_fu_3570_p2[80:64]}};
        tmp_78_reg_9805 <= add_ln1245_16_fu_3529_p2[32'd80];
        tmp_79_reg_9816 <= add_ln712_16_fu_3542_p2[32'd63];
        tmp_80_reg_9828 <= add_ln1245_17_fu_3570_p2[32'd80];
        tmp_81_reg_9839 <= add_ln712_17_fu_3584_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state89)) begin
        add_ln712_18_reg_9869 <= add_ln712_18_fu_3748_p2;
        add_ln712_19_reg_9892 <= add_ln712_19_fu_3790_p2;
        tmp_21_reg_9880 <= {{add_ln1245_18_fu_3735_p2[80:64]}};
        tmp_22_reg_9903 <= {{add_ln1245_19_fu_3776_p2[80:64]}};
        tmp_82_reg_9863 <= add_ln1245_18_fu_3735_p2[32'd80];
        tmp_83_reg_9874 <= add_ln712_18_fu_3748_p2[32'd63];
        tmp_84_reg_9886 <= add_ln1245_19_fu_3776_p2[32'd80];
        tmp_85_reg_9897 <= add_ln712_19_fu_3790_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state71))) begin
        add_ln712_1_reg_9280 <= add_ln712_1_fu_1792_p2;
        add_ln712_reg_9257 <= add_ln712_fu_1750_p2;
        sub_ln1246_10_reg_9377 <= sub_ln1246_10_fu_1948_p2;
        sub_ln1246_2_reg_9297 <= sub_ln1246_2_fu_1820_p2;
        sub_ln1246_3_reg_9307 <= sub_ln1246_3_fu_1836_p2;
        sub_ln1246_4_reg_9317 <= sub_ln1246_4_fu_1852_p2;
        sub_ln1246_5_reg_9327 <= sub_ln1246_5_fu_1868_p2;
        sub_ln1246_6_reg_9337 <= sub_ln1246_6_fu_1884_p2;
        sub_ln1246_7_reg_9347 <= sub_ln1246_7_fu_1900_p2;
        sub_ln1246_8_reg_9357 <= sub_ln1246_8_fu_1916_p2;
        sub_ln1246_9_reg_9367 <= sub_ln1246_9_fu_1932_p2;
        tmp_46_reg_9251 <= add_ln1245_fu_1737_p2[32'd80];
        tmp_47_reg_9262 <= add_ln712_fu_1750_p2[32'd63];
        tmp_48_reg_9274 <= add_ln1245_1_fu_1778_p2[32'd80];
        tmp_49_reg_9285 <= add_ln712_1_fu_1792_p2[32'd63];
        tmp_4_reg_9268 <= {{add_ln1245_fu_1737_p2[80:64]}};
        tmp_5_reg_9291 <= {{add_ln1245_1_fu_1778_p2[80:64]}};
        trunc_ln1245_10_reg_9332 <= trunc_ln1245_10_fu_1874_p1;
        trunc_ln1245_12_reg_9342 <= trunc_ln1245_12_fu_1890_p1;
        trunc_ln1245_14_reg_9352 <= trunc_ln1245_14_fu_1906_p1;
        trunc_ln1245_16_reg_9362 <= trunc_ln1245_16_fu_1922_p1;
        trunc_ln1245_18_reg_9372 <= trunc_ln1245_18_fu_1938_p1;
        trunc_ln1245_20_reg_9382 <= trunc_ln1245_20_fu_1954_p1;
        trunc_ln1245_4_reg_9302 <= trunc_ln1245_4_fu_1826_p1;
        trunc_ln1245_6_reg_9312 <= trunc_ln1245_6_fu_1842_p1;
        trunc_ln1245_8_reg_9322 <= trunc_ln1245_8_fu_1858_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state73))) begin
        add_ln712_2_reg_9405 <= add_ln712_2_fu_2100_p2;
        add_ln712_3_reg_9428 <= add_ln712_3_fu_2142_p2;
        tmp_50_reg_9399 <= add_ln1245_2_fu_2087_p2[32'd80];
        tmp_51_reg_9410 <= add_ln712_2_fu_2100_p2[32'd63];
        tmp_52_reg_9422 <= add_ln1245_3_fu_2128_p2[32'd80];
        tmp_53_reg_9433 <= add_ln712_3_fu_2142_p2[32'd63];
        tmp_6_reg_9416 <= {{add_ln1245_2_fu_2087_p2[80:64]}};
        tmp_7_reg_9439 <= {{add_ln1245_3_fu_2128_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state75)) begin
        add_ln712_4_reg_9463 <= add_ln712_4_fu_2306_p2;
        add_ln712_5_reg_9486 <= add_ln712_5_fu_2348_p2;
        tmp_54_reg_9457 <= add_ln1245_4_fu_2293_p2[32'd80];
        tmp_55_reg_9468 <= add_ln712_4_fu_2306_p2[32'd63];
        tmp_56_reg_9480 <= add_ln1245_5_fu_2334_p2[32'd80];
        tmp_57_reg_9491 <= add_ln712_5_fu_2348_p2[32'd63];
        tmp_8_reg_9474 <= {{add_ln1245_4_fu_2293_p2[80:64]}};
        tmp_9_reg_9497 <= {{add_ln1245_5_fu_2334_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state77)) begin
        add_ln712_6_reg_9521 <= add_ln712_6_fu_2512_p2;
        add_ln712_7_reg_9544 <= add_ln712_7_fu_2554_p2;
        tmp_10_reg_9555 <= {{add_ln1245_7_fu_2540_p2[80:64]}};
        tmp_58_reg_9515 <= add_ln1245_6_fu_2499_p2[32'd80];
        tmp_59_reg_9526 <= add_ln712_6_fu_2512_p2[32'd63];
        tmp_60_reg_9538 <= add_ln1245_7_fu_2540_p2[32'd80];
        tmp_61_reg_9549 <= add_ln712_7_fu_2554_p2[32'd63];
        tmp_s_reg_9532 <= {{add_ln1245_6_fu_2499_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state79)) begin
        add_ln712_8_reg_9579 <= add_ln712_8_fu_2718_p2;
        add_ln712_9_reg_9602 <= add_ln712_9_fu_2760_p2;
        tmp_11_reg_9590 <= {{add_ln1245_8_fu_2705_p2[80:64]}};
        tmp_12_reg_9613 <= {{add_ln1245_9_fu_2746_p2[80:64]}};
        tmp_62_reg_9573 <= add_ln1245_8_fu_2705_p2[32'd80];
        tmp_63_reg_9584 <= add_ln712_8_fu_2718_p2[32'd63];
        tmp_64_reg_9596 <= add_ln1245_9_fu_2746_p2[32'd80];
        tmp_65_reg_9607 <= add_ln712_9_fu_2760_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state18))) begin
        add_ln737_10_reg_8376 <= grp_fu_7894_p3;
        lms_aux_reg_M_imag_V_0 <= aux_tmp_data_M_imag_V_reg_7940;
        lms_aux_reg_M_imag_V_1 <= lms_aux_reg_M_imag_V_0;
        r_V_6_reg_8364 <= lms_aux_reg_M_imag_V_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
        add_ln737_11_reg_8292 <= grp_fu_7859_p3;
        lms_aux_reg_M_real_V_9 <= lms_aux_reg_M_real_V_8;
        r_V_36_reg_8281 <= lms_aux_reg_M_real_V_8;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state21))) begin
        add_ln737_12_reg_8401 <= grp_fu_7915_p3;
        add_ln737_8_reg_8396 <= add_ln737_8_fu_1015_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
        add_ln737_14_reg_8310 <= grp_fu_7866_p3;
        lms_aux_reg_M_imag_V_3 <= r_V_14_reg_7980;
        r_V_18_reg_8297 <= lms_aux_reg_M_imag_V_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
        add_ln737_15_reg_8238 <= grp_fu_7832_p3;
        lms_aux_reg_M_imag_V_2 <= lms_aux_reg_M_imag_V_1;
        r_V_10_reg_8221 <= lms_aux_reg_M_imag_V_1;
        r_V_21_reg_8233 <= grp_fu_7826_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
        add_ln737_16_reg_8321 <= grp_fu_7873_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state16))) begin
        add_ln737_17_reg_8342 <= add_ln737_17_fu_969_p2;
        add_ln737_1_reg_8337 <= grp_fu_7880_p3;
        lms_aux_reg_M_real_V_7 <= r_V_28_reg_8182;
        lms_aux_reg_M_real_V_8 <= lms_aux_reg_M_real_V_7;
        r_V_32_reg_8326 <= lms_aux_reg_M_real_V_7;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state22))) begin
        add_ln737_18_reg_8406 <= add_ln737_18_fu_1023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
        add_ln737_2_reg_8260 <= grp_fu_7839_p3;
        lms_aux_reg_M_real_V_2 <= r_V_8_reg_8025;
        r_V_12_reg_8243 <= lms_aux_reg_M_real_V_2;
        r_V_35_reg_8255 <= grp_fu_7846_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state19))) begin
        add_ln737_3_reg_8381 <= grp_fu_7901_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
        add_ln737_4_reg_8386 <= add_ln737_4_fu_1011_p2;
        add_ln737_7_reg_8391 <= grp_fu_7908_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state17))) begin
        add_ln737_5_reg_8359 <= grp_fu_7887_p3;
        lms_aux_reg_M_imag_V_4 <= r_V_18_reg_8297;
        lms_aux_reg_M_imag_V_5 <= lms_aux_reg_M_imag_V_4;
        r_V_22_reg_8347 <= lms_aux_reg_M_imag_V_4;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
        add_ln737_6_reg_8276 <= grp_fu_7852_p3;
        lms_aux_reg_M_real_V_3 <= r_V_12_reg_8243;
        lms_aux_reg_M_real_V_4 <= lms_aux_reg_M_real_V_3;
        r_V_16_reg_8265 <= lms_aux_reg_M_real_V_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state23))) begin
        add_ln737_reg_8411 <= add_ln737_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state102)) begin
        and_ln794_24_reg_11231 <= and_ln794_24_fu_6145_p2;
        and_ln794_25_reg_11244 <= and_ln794_25_fu_6187_p2;
        and_ln794_26_reg_11257 <= and_ln794_26_fu_6229_p2;
        and_ln794_27_reg_11270 <= and_ln794_27_fu_6271_p2;
        and_ln794_28_reg_11283 <= and_ln794_28_fu_6313_p2;
        and_ln794_29_reg_11296 <= and_ln794_29_fu_6355_p2;
        and_ln794_30_reg_11309 <= and_ln794_30_fu_6397_p2;
        and_ln794_31_reg_11322 <= and_ln794_31_fu_6439_p2;
        and_ln794_32_reg_11335 <= and_ln794_32_fu_6481_p2;
        and_ln794_33_reg_11348 <= and_ln794_33_fu_6523_p2;
        and_ln794_34_reg_11361 <= and_ln794_34_fu_6565_p2;
        and_ln794_35_reg_11374 <= and_ln794_35_fu_6607_p2;
        and_ln794_36_reg_11387 <= and_ln794_36_fu_6649_p2;
        and_ln794_37_reg_11400 <= and_ln794_37_fu_6691_p2;
        and_ln794_38_reg_11413 <= and_ln794_38_fu_6733_p2;
        and_ln794_39_reg_11426 <= and_ln794_39_fu_6775_p2;
        and_ln794_40_reg_11439 <= and_ln794_40_fu_6817_p2;
        and_ln794_41_reg_11452 <= and_ln794_41_fu_6859_p2;
        and_ln794_42_reg_11465 <= and_ln794_42_fu_6901_p2;
        and_ln794_43_reg_11478 <= and_ln794_43_fu_6943_p2;
        and_ln795_24_reg_11237 <= and_ln795_24_fu_6167_p2;
        and_ln795_25_reg_11250 <= and_ln795_25_fu_6209_p2;
        and_ln795_26_reg_11263 <= and_ln795_26_fu_6251_p2;
        and_ln795_27_reg_11276 <= and_ln795_27_fu_6293_p2;
        and_ln795_28_reg_11289 <= and_ln795_28_fu_6335_p2;
        and_ln795_29_reg_11302 <= and_ln795_29_fu_6377_p2;
        and_ln795_30_reg_11315 <= and_ln795_30_fu_6419_p2;
        and_ln795_31_reg_11328 <= and_ln795_31_fu_6461_p2;
        and_ln795_32_reg_11341 <= and_ln795_32_fu_6503_p2;
        and_ln795_33_reg_11354 <= and_ln795_33_fu_6545_p2;
        and_ln795_34_reg_11367 <= and_ln795_34_fu_6587_p2;
        and_ln795_35_reg_11380 <= and_ln795_35_fu_6629_p2;
        and_ln795_36_reg_11393 <= and_ln795_36_fu_6671_p2;
        and_ln795_37_reg_11406 <= and_ln795_37_fu_6713_p2;
        and_ln795_38_reg_11419 <= and_ln795_38_fu_6755_p2;
        and_ln795_39_reg_11432 <= and_ln795_39_fu_6797_p2;
        and_ln795_40_reg_11445 <= and_ln795_40_fu_6839_p2;
        and_ln795_41_reg_11458 <= and_ln795_41_fu_6881_p2;
        and_ln795_42_reg_11471 <= and_ln795_42_fu_6923_p2;
        and_ln795_43_reg_11484 <= and_ln795_43_fu_6965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_tmp_data_M_imag_V_reg_7940 <= {{aux_in_TDATA_int_regslice[31:16]}};
        aux_tmp_data_M_real_V_reg_7933 <= aux_tmp_data_M_real_V_fu_311_p1;
        lms_weights_imag_V_10 <= select_ln340_46_fu_535_p3;
        lms_weights_real_V_10 <= select_ln340_45_fu_459_p3;
        p_0_reg_7922 <= main_in_TDATA_int_regslice;
        p_s_reg_7928 <= main_in_TLAST_int_regslice;
        r_V_14_reg_7980 <= lms_aux_reg_M_imag_V_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state37))) begin
        aux_tmp_data_M_imag_V_reg_7940_pp0_iter0_reg <= aux_tmp_data_M_imag_V_reg_7940;
        aux_tmp_data_M_real_V_reg_7933_pp0_iter0_reg <= aux_tmp_data_M_real_V_reg_7933;
        icmp_ln1551_reg_8417_pp0_iter0_reg <= icmp_ln1551_reg_8417;
        mu_read_reg_8426 <= mu;
        p_0_reg_7922_pp0_iter0_reg <= p_0_reg_7922;
        p_s_reg_7928_pp0_iter0_reg <= p_s_reg_7928;
        r_V_10_reg_8221_pp0_iter0_reg <= r_V_10_reg_8221;
        r_V_12_reg_8243_pp0_iter0_reg <= r_V_12_reg_8243;
        r_V_14_reg_7980_pp0_iter0_reg <= r_V_14_reg_7980;
        r_V_16_reg_8265_pp0_iter0_reg <= r_V_16_reg_8265;
        r_V_18_reg_8297_pp0_iter0_reg <= r_V_18_reg_8297;
        r_V_20_reg_8153_pp0_iter0_reg <= r_V_20_reg_8153;
        r_V_22_reg_8347_pp0_iter0_reg <= r_V_22_reg_8347;
        r_V_24_reg_8205_pp0_iter0_reg <= r_V_24_reg_8205;
        r_V_26_reg_8065_pp0_iter0_reg <= r_V_26_reg_8065;
        r_V_28_reg_8182_pp0_iter0_reg <= r_V_28_reg_8182;
        r_V_30_reg_8112_pp0_iter0_reg <= r_V_30_reg_8112;
        r_V_32_reg_8326_pp0_iter0_reg <= r_V_32_reg_8326;
        r_V_34_reg_8176_pp0_iter0_reg <= r_V_34_reg_8176;
        r_V_36_reg_8281_pp0_iter0_reg <= r_V_36_reg_8281;
        r_V_38_reg_8147_pp0_iter0_reg <= r_V_38_reg_8147;
        r_V_4_reg_7993_pp0_iter0_reg <= r_V_4_reg_7993;
        r_V_6_reg_8364_pp0_iter0_reg <= r_V_6_reg_8364;
        r_V_8_reg_8025_pp0_iter0_reg <= r_V_8_reg_8025;
        select_ln384_1_reg_8130_pp0_iter0_reg <= select_ln384_1_reg_8130;
        select_ln384_3_reg_8106_pp0_iter0_reg <= select_ln384_3_reg_8106;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state24))) begin
        icmp_ln1551_reg_8417 <= icmp_ln1551_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state74))) begin
        icmp_ln1551_reg_8417_pp0_iter1_reg <= icmp_ln1551_reg_8417_pp0_iter0_reg;
        lms_weights_imag_V_0_load_reg_8864_pp0_iter1_reg <= lms_weights_imag_V_0_load_reg_8864;
        lms_weights_imag_V_1_load_reg_8818_pp0_iter1_reg <= lms_weights_imag_V_1_load_reg_8818;
        lms_weights_imag_V_2_load_reg_8772_pp0_iter1_reg <= lms_weights_imag_V_2_load_reg_8772;
        lms_weights_imag_V_3_load_reg_8726_pp0_iter1_reg <= lms_weights_imag_V_3_load_reg_8726;
        lms_weights_imag_V_4_load_reg_8680_pp0_iter1_reg <= lms_weights_imag_V_4_load_reg_8680;
        lms_weights_imag_V_5_load_reg_8634_pp0_iter1_reg <= lms_weights_imag_V_5_load_reg_8634;
        lms_weights_imag_V_6_load_reg_8588_pp0_iter1_reg <= lms_weights_imag_V_6_load_reg_8588;
        lms_weights_imag_V_7_load_reg_8542_pp0_iter1_reg <= lms_weights_imag_V_7_load_reg_8542;
        lms_weights_imag_V_8_load_reg_8496_pp0_iter1_reg <= lms_weights_imag_V_8_load_reg_8496;
        lms_weights_imag_V_9_load_reg_8439_pp0_iter1_reg <= lms_weights_imag_V_9_load_reg_8439;
        lms_weights_real_V_0_load_reg_8853_pp0_iter1_reg <= lms_weights_real_V_0_load_reg_8853;
        lms_weights_real_V_1_load_reg_8807_pp0_iter1_reg <= lms_weights_real_V_1_load_reg_8807;
        lms_weights_real_V_2_load_reg_8761_pp0_iter1_reg <= lms_weights_real_V_2_load_reg_8761;
        lms_weights_real_V_3_load_reg_8715_pp0_iter1_reg <= lms_weights_real_V_3_load_reg_8715;
        lms_weights_real_V_4_load_reg_8669_pp0_iter1_reg <= lms_weights_real_V_4_load_reg_8669;
        lms_weights_real_V_5_load_reg_8623_pp0_iter1_reg <= lms_weights_real_V_5_load_reg_8623;
        lms_weights_real_V_6_load_reg_8577_pp0_iter1_reg <= lms_weights_real_V_6_load_reg_8577;
        lms_weights_real_V_7_load_reg_8531_pp0_iter1_reg <= lms_weights_real_V_7_load_reg_8531;
        lms_weights_real_V_8_load_reg_8485_pp0_iter1_reg <= lms_weights_real_V_8_load_reg_8485;
        lms_weights_real_V_9_load_reg_8459_pp0_iter1_reg <= lms_weights_real_V_9_load_reg_8459;
        mu_read_reg_8426_pp0_iter1_reg <= mu_read_reg_8426;
        p_0_reg_7922_pp0_iter1_reg <= p_0_reg_7922_pp0_iter0_reg;
        p_s_reg_7928_pp0_iter1_reg <= p_s_reg_7928_pp0_iter0_reg;
        select_ln384_11_reg_9451 <= select_ln384_11_fu_2283_p3;
        select_ln384_9_reg_9445 <= select_ln384_9_fu_2220_p3;
        sext_ln1169_10_reg_8845_pp0_iter1_reg <= sext_ln1169_10_reg_8845;
        sext_ln1169_1_reg_8431_pp0_iter1_reg <= sext_ln1169_1_reg_8431;
        sext_ln1169_2_reg_8477_pp0_iter1_reg <= sext_ln1169_2_reg_8477;
        sext_ln1169_3_reg_8523_pp0_iter1_reg <= sext_ln1169_3_reg_8523;
        sext_ln1169_4_reg_8569_pp0_iter1_reg <= sext_ln1169_4_reg_8569;
        sext_ln1169_5_reg_8615_pp0_iter1_reg <= sext_ln1169_5_reg_8615;
        sext_ln1169_6_reg_8661_pp0_iter1_reg <= sext_ln1169_6_reg_8661;
        sext_ln1169_7_reg_8707_pp0_iter1_reg <= sext_ln1169_7_reg_8707;
        sext_ln1169_8_reg_8753_pp0_iter1_reg <= sext_ln1169_8_reg_8753;
        sext_ln1169_9_reg_8799_pp0_iter1_reg <= sext_ln1169_9_reg_8799;
        sext_ln1171_13_reg_8470_pp0_iter1_reg <= sext_ln1171_13_reg_8470;
        sext_ln1171_17_reg_8511_pp0_iter1_reg <= sext_ln1171_17_reg_8511;
        sext_ln1171_21_reg_8557_pp0_iter1_reg <= sext_ln1171_21_reg_8557;
        sext_ln1171_24_reg_8603_pp0_iter1_reg <= sext_ln1171_24_reg_8603;
        sext_ln1171_27_reg_8649_pp0_iter1_reg <= sext_ln1171_27_reg_8649;
        sext_ln1171_30_reg_8695_pp0_iter1_reg <= sext_ln1171_30_reg_8695;
        sext_ln1171_33_reg_8741_pp0_iter1_reg <= sext_ln1171_33_reg_8741;
        sext_ln1171_36_reg_8787_pp0_iter1_reg <= sext_ln1171_36_reg_8787;
        sext_ln1171_39_reg_8833_pp0_iter1_reg <= sext_ln1171_39_reg_8833;
        sext_ln1171_42_reg_8879_pp0_iter1_reg <= sext_ln1171_42_reg_8879;
        sub_ln1245_10_reg_9241_pp0_iter1_reg <= sub_ln1245_10_reg_9241;
        sub_ln1245_3_reg_9136_pp0_iter1_reg <= sub_ln1245_3_reg_9136;
        sub_ln1245_4_reg_9151_pp0_iter1_reg <= sub_ln1245_4_reg_9151;
        sub_ln1245_5_reg_9166_pp0_iter1_reg <= sub_ln1245_5_reg_9166;
        sub_ln1245_6_reg_9181_pp0_iter1_reg <= sub_ln1245_6_reg_9181;
        sub_ln1245_7_reg_9196_pp0_iter1_reg <= sub_ln1245_7_reg_9196;
        sub_ln1245_8_reg_9211_pp0_iter1_reg <= sub_ln1245_8_reg_9211;
        sub_ln1245_9_reg_9226_pp0_iter1_reg <= sub_ln1245_9_reg_9226;
        sub_ln1246_10_reg_9377_pp0_iter1_reg <= sub_ln1246_10_reg_9377;
        sub_ln1246_3_reg_9307_pp0_iter1_reg <= sub_ln1246_3_reg_9307;
        sub_ln1246_4_reg_9317_pp0_iter1_reg <= sub_ln1246_4_reg_9317;
        sub_ln1246_5_reg_9327_pp0_iter1_reg <= sub_ln1246_5_reg_9327;
        sub_ln1246_6_reg_9337_pp0_iter1_reg <= sub_ln1246_6_reg_9337;
        sub_ln1246_7_reg_9347_pp0_iter1_reg <= sub_ln1246_7_reg_9347;
        sub_ln1246_8_reg_9357_pp0_iter1_reg <= sub_ln1246_8_reg_9357;
        sub_ln1246_9_reg_9367_pp0_iter1_reg <= sub_ln1246_9_reg_9367;
        trunc_ln1245_10_reg_9332_pp0_iter1_reg <= trunc_ln1245_10_reg_9332;
        trunc_ln1245_11_reg_9171_pp0_iter1_reg <= trunc_ln1245_11_reg_9171;
        trunc_ln1245_12_reg_9342_pp0_iter1_reg <= trunc_ln1245_12_reg_9342;
        trunc_ln1245_13_reg_9186_pp0_iter1_reg <= trunc_ln1245_13_reg_9186;
        trunc_ln1245_14_reg_9352_pp0_iter1_reg <= trunc_ln1245_14_reg_9352;
        trunc_ln1245_15_reg_9201_pp0_iter1_reg <= trunc_ln1245_15_reg_9201;
        trunc_ln1245_16_reg_9362_pp0_iter1_reg <= trunc_ln1245_16_reg_9362;
        trunc_ln1245_17_reg_9216_pp0_iter1_reg <= trunc_ln1245_17_reg_9216;
        trunc_ln1245_18_reg_9372_pp0_iter1_reg <= trunc_ln1245_18_reg_9372;
        trunc_ln1245_19_reg_9231_pp0_iter1_reg <= trunc_ln1245_19_reg_9231;
        trunc_ln1245_20_reg_9382_pp0_iter1_reg <= trunc_ln1245_20_reg_9382;
        trunc_ln1245_21_reg_9246_pp0_iter1_reg <= trunc_ln1245_21_reg_9246;
        trunc_ln1245_6_reg_9312_pp0_iter1_reg <= trunc_ln1245_6_reg_9312;
        trunc_ln1245_7_reg_9141_pp0_iter1_reg <= trunc_ln1245_7_reg_9141;
        trunc_ln1245_8_reg_9322_pp0_iter1_reg <= trunc_ln1245_8_reg_9322;
        trunc_ln1245_9_reg_9156_pp0_iter1_reg <= trunc_ln1245_9_reg_9156;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
        lms_aux_reg_M_imag_V_6 <= r_V_26_reg_8065;
        r_V_30_reg_8112 <= lms_aux_reg_M_imag_V_6;
        r_V_5_reg_8119 <= grp_fu_7796_p2;
        select_ln384_3_reg_8106 <= select_ln384_3_fu_715_p3;
        sub_ln1246_reg_8083 <= sub_ln1246_fu_624_p2;
        tmp_2_reg_8088 <= sub_ln1246_fu_624_p2[32'd80];
        tmp_3_reg_8094 <= sub_ln1246_fu_624_p2[32'd63];
        tmp_reg_8100 <= {{sub_ln1246_fu_624_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
        lms_aux_reg_M_imag_V_7 <= r_V_30_reg_8112;
        lms_aux_reg_M_imag_V_8 <= lms_aux_reg_M_imag_V_7;
        r_V_28_reg_8182 <= lms_aux_reg_M_real_V_6;
        r_V_31_reg_8194 <= grp_fu_7814_p2;
        r_V_34_reg_8176 <= lms_aux_reg_M_imag_V_7;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
        lms_aux_reg_M_imag_V_9 <= lms_aux_reg_M_imag_V_8;
        r_V_20_reg_8153 <= lms_aux_reg_M_real_V_4;
        r_V_27_reg_8165 <= grp_fu_7808_p2;
        r_V_38_reg_8147 <= lms_aux_reg_M_imag_V_8;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        lms_aux_reg_M_real_V_0 <= aux_tmp_data_M_real_V_reg_7933;
        r_V_4_reg_7993 <= lms_aux_reg_M_real_V_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        lms_aux_reg_M_real_V_1 <= r_V_4_reg_7993;
        mul_ln1171_1_reg_8010 <= grp_fu_371_p2;
        mul_ln1171_2_reg_8015 <= grp_fu_377_p2;
        mul_ln1171_3_reg_8020 <= grp_fu_383_p2;
        mul_ln1171_reg_8005 <= grp_fu_345_p2;
        r_V_8_reg_8025 <= lms_aux_reg_M_real_V_1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
        lms_aux_reg_M_real_V_5 <= r_V_20_reg_8153;
        lms_aux_reg_M_real_V_6 <= lms_aux_reg_M_real_V_5;
        r_V_1_reg_8210 <= grp_fu_7820_p2;
        r_V_24_reg_8205 <= lms_aux_reg_M_real_V_5;
    end
end

always @ (posedge ap_clk) begin
    if (((regslice_both_output_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state103))) begin
        lms_weights_imag_V_0 <= select_ln340_26_fu_7038_p3;
        lms_weights_imag_V_1 <= select_ln340_28_fu_7120_p3;
        lms_weights_imag_V_2 <= select_ln340_30_fu_7202_p3;
        lms_weights_imag_V_3 <= select_ln340_32_fu_7284_p3;
        lms_weights_imag_V_4 <= select_ln340_34_fu_7366_p3;
        lms_weights_imag_V_5 <= select_ln340_36_fu_7448_p3;
        lms_weights_imag_V_6 <= select_ln340_38_fu_7530_p3;
        lms_weights_imag_V_7 <= select_ln340_40_fu_7612_p3;
        lms_weights_imag_V_8 <= select_ln340_42_fu_7694_p3;
        lms_weights_imag_V_9 <= select_ln340_44_fu_7776_p3;
        lms_weights_real_V_0 <= select_ln340_25_fu_6997_p3;
        lms_weights_real_V_1 <= select_ln340_27_fu_7079_p3;
        lms_weights_real_V_2 <= select_ln340_29_fu_7161_p3;
        lms_weights_real_V_3 <= select_ln340_31_fu_7243_p3;
        lms_weights_real_V_4 <= select_ln340_33_fu_7325_p3;
        lms_weights_real_V_5 <= select_ln340_35_fu_7407_p3;
        lms_weights_real_V_6 <= select_ln340_37_fu_7489_p3;
        lms_weights_real_V_7 <= select_ln340_39_fu_7571_p3;
        lms_weights_real_V_8 <= select_ln340_41_fu_7653_p3;
        lms_weights_real_V_9 <= select_ln340_43_fu_7735_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67))) begin
        lms_weights_imag_V_0_load_reg_8864 <= lms_weights_imag_V_0;
        lms_weights_imag_V_1_load_reg_8818 <= lms_weights_imag_V_1;
        lms_weights_imag_V_2_load_reg_8772 <= lms_weights_imag_V_2;
        lms_weights_imag_V_3_load_reg_8726 <= lms_weights_imag_V_3;
        lms_weights_imag_V_4_load_reg_8680 <= lms_weights_imag_V_4;
        lms_weights_imag_V_5_load_reg_8634 <= lms_weights_imag_V_5;
        lms_weights_imag_V_6_load_reg_8588 <= lms_weights_imag_V_6;
        lms_weights_imag_V_7_load_reg_8542 <= lms_weights_imag_V_7;
        lms_weights_imag_V_8_load_reg_8496 <= lms_weights_imag_V_8;
        lms_weights_real_V_0_load_reg_8853 <= lms_weights_real_V_0;
        lms_weights_real_V_1_load_reg_8807 <= lms_weights_real_V_1;
        lms_weights_real_V_2_load_reg_8761 <= lms_weights_real_V_2;
        lms_weights_real_V_3_load_reg_8715 <= lms_weights_real_V_3;
        lms_weights_real_V_4_load_reg_8669 <= lms_weights_real_V_4;
        lms_weights_real_V_5_load_reg_8623 <= lms_weights_real_V_5;
        lms_weights_real_V_6_load_reg_8577 <= lms_weights_real_V_6;
        lms_weights_real_V_7_load_reg_8531 <= lms_weights_real_V_7;
        lms_weights_real_V_8_load_reg_8485 <= lms_weights_real_V_8;
        lms_weights_real_V_9_load_reg_8459 <= lms_weights_real_V_9;
        sext_ln1169_10_reg_8845 <= sext_ln1169_10_fu_1535_p1;
        sext_ln1169_2_reg_8477 <= sext_ln1169_2_fu_1111_p1;
        sext_ln1169_3_reg_8523 <= sext_ln1169_3_fu_1164_p1;
        sext_ln1169_4_reg_8569 <= sext_ln1169_4_fu_1217_p1;
        sext_ln1169_5_reg_8615 <= sext_ln1169_5_fu_1270_p1;
        sext_ln1169_6_reg_8661 <= sext_ln1169_6_fu_1323_p1;
        sext_ln1169_7_reg_8707 <= sext_ln1169_7_fu_1376_p1;
        sext_ln1169_8_reg_8753 <= sext_ln1169_8_fu_1429_p1;
        sext_ln1169_9_reg_8799 <= sext_ln1169_9_fu_1482_p1;
        sext_ln1171_13_reg_8470 <= sext_ln1171_13_fu_1102_p1;
        sext_ln1171_17_reg_8511 <= sext_ln1171_17_fu_1140_p1;
        sext_ln1171_21_reg_8557 <= sext_ln1171_21_fu_1193_p1;
        sext_ln1171_24_reg_8603 <= sext_ln1171_24_fu_1246_p1;
        sext_ln1171_27_reg_8649 <= sext_ln1171_27_fu_1299_p1;
        sext_ln1171_30_reg_8695 <= sext_ln1171_30_fu_1352_p1;
        sext_ln1171_33_reg_8741 <= sext_ln1171_33_fu_1405_p1;
        sext_ln1171_36_reg_8787 <= sext_ln1171_36_fu_1458_p1;
        sext_ln1171_39_reg_8833 <= sext_ln1171_39_fu_1511_p1;
        sext_ln1171_42_reg_8879 <= sext_ln1171_42_fu_1564_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state66))) begin
        lms_weights_imag_V_9_load_reg_8439 <= ap_sig_allocacmp_lms_weights_imag_V_9_load;
        sext_ln1169_1_reg_8431 <= sext_ln1169_1_fu_1059_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state95)) begin
        mul_ln1171_100_reg_10242 <= grp_fu_4420_p2;
        mul_ln1171_101_reg_10247 <= grp_fu_4425_p2;
        mul_ln1171_103_reg_10252 <= grp_fu_4430_p2;
        mul_ln1171_104_reg_10257 <= grp_fu_4435_p2;
        mul_ln1171_106_reg_10262 <= grp_fu_4440_p2;
        mul_ln1171_107_reg_10267 <= grp_fu_4445_p2;
        mul_ln1171_109_reg_10272 <= grp_fu_4450_p2;
        mul_ln1171_110_reg_10277 <= grp_fu_4455_p2;
        mul_ln1171_112_reg_10282 <= grp_fu_4460_p2;
        mul_ln1171_113_reg_10287 <= grp_fu_4465_p2;
        mul_ln1171_115_reg_10292 <= grp_fu_4470_p2;
        mul_ln1171_116_reg_10297 <= grp_fu_4475_p2;
        mul_ln1171_118_reg_10302 <= grp_fu_4480_p2;
        mul_ln1171_119_reg_10307 <= grp_fu_4485_p2;
        mul_ln1171_121_reg_10312 <= grp_fu_4490_p2;
        mul_ln1171_122_reg_10317 <= grp_fu_4495_p2;
        mul_ln1171_64_reg_10122 <= grp_fu_4300_p2;
        mul_ln1171_65_reg_10127 <= grp_fu_4305_p2;
        mul_ln1171_67_reg_10132 <= grp_fu_4310_p2;
        mul_ln1171_68_reg_10137 <= grp_fu_4315_p2;
        mul_ln1171_70_reg_10142 <= grp_fu_4320_p2;
        mul_ln1171_71_reg_10147 <= grp_fu_4325_p2;
        mul_ln1171_73_reg_10152 <= grp_fu_4330_p2;
        mul_ln1171_74_reg_10157 <= grp_fu_4335_p2;
        mul_ln1171_76_reg_10162 <= grp_fu_4340_p2;
        mul_ln1171_77_reg_10167 <= grp_fu_4345_p2;
        mul_ln1171_79_reg_10172 <= grp_fu_4350_p2;
        mul_ln1171_80_reg_10177 <= grp_fu_4355_p2;
        mul_ln1171_82_reg_10182 <= grp_fu_4360_p2;
        mul_ln1171_83_reg_10187 <= grp_fu_4365_p2;
        mul_ln1171_85_reg_10192 <= grp_fu_4370_p2;
        mul_ln1171_86_reg_10197 <= grp_fu_4375_p2;
        mul_ln1171_88_reg_10202 <= grp_fu_4380_p2;
        mul_ln1171_89_reg_10207 <= grp_fu_4385_p2;
        mul_ln1171_91_reg_10212 <= grp_fu_4390_p2;
        mul_ln1171_92_reg_10217 <= grp_fu_4395_p2;
        mul_ln1171_94_reg_10222 <= grp_fu_4400_p2;
        mul_ln1171_95_reg_10227 <= grp_fu_4405_p2;
        mul_ln1171_97_reg_10232 <= grp_fu_4410_p2;
        mul_ln1171_98_reg_10237 <= grp_fu_4415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state99)) begin
        mul_ln1171_102_reg_10611 <= grp_fu_5021_p2;
        mul_ln1171_105_reg_10616 <= grp_fu_5030_p2;
        mul_ln1171_108_reg_10621 <= grp_fu_5039_p2;
        mul_ln1171_111_reg_10626 <= grp_fu_5048_p2;
        mul_ln1171_114_reg_10631 <= grp_fu_5057_p2;
        mul_ln1171_117_reg_10636 <= grp_fu_5066_p2;
        mul_ln1171_120_reg_10641 <= grp_fu_5075_p2;
        mul_ln1171_123_reg_10646 <= grp_fu_5084_p2;
        mul_ln1171_66_reg_10551 <= grp_fu_4913_p2;
        mul_ln1171_69_reg_10556 <= grp_fu_4922_p2;
        mul_ln1171_72_reg_10561 <= grp_fu_4931_p2;
        mul_ln1171_75_reg_10566 <= grp_fu_4940_p2;
        mul_ln1171_78_reg_10571 <= grp_fu_4949_p2;
        mul_ln1171_81_reg_10576 <= grp_fu_4958_p2;
        mul_ln1171_84_reg_10581 <= grp_fu_4967_p2;
        mul_ln1171_87_reg_10586 <= grp_fu_4976_p2;
        mul_ln1171_90_reg_10591 <= grp_fu_4985_p2;
        mul_ln1171_93_reg_10596 <= grp_fu_4994_p2;
        mul_ln1171_96_reg_10601 <= grp_fu_5003_p2;
        mul_ln1171_99_reg_10606 <= grp_fu_5012_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69))) begin
        mul_ln1171_10_reg_8926 <= grp_fu_1152_p2;
        mul_ln1171_11_reg_8931 <= grp_fu_1158_p2;
        mul_ln1171_12_reg_8936 <= grp_fu_1175_p2;
        mul_ln1171_13_reg_8941 <= grp_fu_1199_p2;
        mul_ln1171_14_reg_8946 <= grp_fu_1205_p2;
        mul_ln1171_15_reg_8951 <= grp_fu_1211_p2;
        mul_ln1171_16_reg_8956 <= grp_fu_1228_p2;
        mul_ln1171_17_reg_8961 <= grp_fu_1252_p2;
        mul_ln1171_18_reg_8966 <= grp_fu_1258_p2;
        mul_ln1171_19_reg_8971 <= grp_fu_1264_p2;
        mul_ln1171_20_reg_8976 <= grp_fu_1281_p2;
        mul_ln1171_21_reg_8981 <= grp_fu_1305_p2;
        mul_ln1171_22_reg_8986 <= grp_fu_1311_p2;
        mul_ln1171_23_reg_8991 <= grp_fu_1317_p2;
        mul_ln1171_24_reg_8996 <= grp_fu_1334_p2;
        mul_ln1171_25_reg_9001 <= grp_fu_1358_p2;
        mul_ln1171_26_reg_9006 <= grp_fu_1364_p2;
        mul_ln1171_27_reg_9011 <= grp_fu_1370_p2;
        mul_ln1171_28_reg_9016 <= grp_fu_1387_p2;
        mul_ln1171_29_reg_9021 <= grp_fu_1411_p2;
        mul_ln1171_30_reg_9026 <= grp_fu_1417_p2;
        mul_ln1171_31_reg_9031 <= grp_fu_1423_p2;
        mul_ln1171_32_reg_9036 <= grp_fu_1440_p2;
        mul_ln1171_33_reg_9041 <= grp_fu_1464_p2;
        mul_ln1171_34_reg_9046 <= grp_fu_1470_p2;
        mul_ln1171_35_reg_9051 <= grp_fu_1476_p2;
        mul_ln1171_36_reg_9056 <= grp_fu_1493_p2;
        mul_ln1171_37_reg_9061 <= grp_fu_1517_p2;
        mul_ln1171_38_reg_9066 <= grp_fu_1523_p2;
        mul_ln1171_39_reg_9071 <= grp_fu_1529_p2;
        mul_ln1171_40_reg_9076 <= grp_fu_1546_p2;
        mul_ln1171_41_reg_9081 <= grp_fu_1570_p2;
        mul_ln1171_42_reg_9086 <= grp_fu_1576_p2;
        mul_ln1171_43_reg_9091 <= grp_fu_1582_p2;
        mul_ln1171_4_reg_8901 <= grp_fu_1097_p2;
        mul_ln1171_7_reg_8911 <= grp_fu_1105_p2;
        mul_ln1171_8_reg_8916 <= grp_fu_1122_p2;
        mul_ln1171_9_reg_8921 <= grp_fu_1146_p2;
        sub_ln1171_1_reg_8906 <= sub_ln1171_1_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68))) begin
        mul_ln1171_5_reg_8891 <= grp_fu_1077_p2;
        mul_ln1171_6_reg_8896 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state91)) begin
        p_Result_4_reg_9939 <= ret_V_fu_3956_p2[32'd63];
        p_Result_5_reg_9957 <= ret_V_1_fu_4002_p2[32'd64];
        p_Result_6_reg_9965 <= ret_V_1_fu_4002_p2[32'd63];
        p_Result_s_reg_9931 <= ret_V_fu_3956_p2[32'd64];
        ret_V_1_reg_9945 <= ret_V_1_fu_4002_p2;
        ret_V_reg_9919 <= ret_V_fu_3956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        r_V_15_reg_8072 <= grp_fu_7790_p2;
        r_V_26_reg_8065 <= lms_aux_reg_M_imag_V_5;
        sub_ln1171_reg_8037 <= sub_ln1171_fu_575_p2;
        sub_ln1245_reg_8042 <= sub_ln1245_fu_580_p2;
        tmp_1_reg_8059 <= {{sub_ln1245_fu_580_p2[79:64]}};
        tmp_23_reg_8047 <= sub_ln1245_fu_580_p2[32'd79];
        tmp_45_reg_8053 <= sub_ln1245_fu_580_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
        r_V_9_reg_8142 <= grp_fu_7802_p2;
        select_ln384_1_reg_8130 <= select_ln384_1_fu_795_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state90)) begin
        rhs_1_reg_9914 <= rhs_1_fu_3931_p3;
        rhs_reg_9909 <= rhs_fu_3868_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93))) begin
        select_ln340_reg_10054 <= select_ln340_fu_4286_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state76)) begin
        select_ln384_13_reg_9503 <= select_ln384_13_fu_2426_p3;
        select_ln384_15_reg_9509 <= select_ln384_15_fu_2489_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state78)) begin
        select_ln384_17_reg_9561 <= select_ln384_17_fu_2632_p3;
        select_ln384_19_reg_9567 <= select_ln384_19_fu_2695_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state80)) begin
        select_ln384_21_reg_9619 <= select_ln384_21_fu_2838_p3;
        select_ln384_23_reg_9625 <= select_ln384_23_fu_2901_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state82)) begin
        select_ln384_25_reg_9677 <= select_ln384_25_fu_3044_p3;
        select_ln384_27_reg_9683 <= select_ln384_27_fu_3107_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state84)) begin
        select_ln384_29_reg_9735 <= select_ln384_29_fu_3250_p3;
        select_ln384_31_reg_9741 <= select_ln384_31_fu_3313_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state86)) begin
        select_ln384_33_reg_9793 <= select_ln384_33_fu_3456_p3;
        select_ln384_35_reg_9799 <= select_ln384_35_fu_3519_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state88)) begin
        select_ln384_37_reg_9851 <= select_ln384_37_fu_3662_p3;
        select_ln384_39_reg_9857 <= select_ln384_39_fu_3725_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state72))) begin
        select_ln384_5_reg_9387 <= select_ln384_5_fu_2014_p3;
        select_ln384_7_reg_9393 <= select_ln384_7_fu_2077_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state70))) begin
        sub_ln1171_10_reg_9236 <= sub_ln1171_10_fu_1721_p2;
        sub_ln1171_2_reg_9116 <= sub_ln1171_2_fu_1617_p2;
        sub_ln1171_3_reg_9131 <= sub_ln1171_3_fu_1630_p2;
        sub_ln1171_4_reg_9146 <= sub_ln1171_4_fu_1643_p2;
        sub_ln1171_5_reg_9161 <= sub_ln1171_5_fu_1656_p2;
        sub_ln1171_6_reg_9176 <= sub_ln1171_6_fu_1669_p2;
        sub_ln1171_7_reg_9191 <= sub_ln1171_7_fu_1682_p2;
        sub_ln1171_8_reg_9206 <= sub_ln1171_8_fu_1695_p2;
        sub_ln1171_9_reg_9221 <= sub_ln1171_9_fu_1708_p2;
        sub_ln1245_10_reg_9241 <= sub_ln1245_10_fu_1726_p2;
        sub_ln1245_1_reg_9106 <= sub_ln1245_1_fu_1609_p2;
        sub_ln1245_2_reg_9121 <= sub_ln1245_2_fu_1622_p2;
        sub_ln1245_3_reg_9136 <= sub_ln1245_3_fu_1635_p2;
        sub_ln1245_4_reg_9151 <= sub_ln1245_4_fu_1648_p2;
        sub_ln1245_5_reg_9166 <= sub_ln1245_5_fu_1661_p2;
        sub_ln1245_6_reg_9181 <= sub_ln1245_6_fu_1674_p2;
        sub_ln1245_7_reg_9196 <= sub_ln1245_7_fu_1687_p2;
        sub_ln1245_8_reg_9211 <= sub_ln1245_8_fu_1700_p2;
        sub_ln1245_9_reg_9226 <= sub_ln1245_9_fu_1713_p2;
        sub_ln1246_1_reg_9096 <= sub_ln1246_1_fu_1599_p2;
        trunc_ln1245_11_reg_9171 <= trunc_ln1245_11_fu_1665_p1;
        trunc_ln1245_13_reg_9186 <= trunc_ln1245_13_fu_1678_p1;
        trunc_ln1245_15_reg_9201 <= trunc_ln1245_15_fu_1691_p1;
        trunc_ln1245_17_reg_9216 <= trunc_ln1245_17_fu_1704_p1;
        trunc_ln1245_19_reg_9231 <= trunc_ln1245_19_fu_1717_p1;
        trunc_ln1245_21_reg_9246 <= trunc_ln1245_21_fu_1730_p1;
        trunc_ln1245_2_reg_9101 <= trunc_ln1245_2_fu_1605_p1;
        trunc_ln1245_3_reg_9111 <= trunc_ln1245_3_fu_1613_p1;
        trunc_ln1245_5_reg_9126 <= trunc_ln1245_5_fu_1626_p1;
        trunc_ln1245_7_reg_9141 <= trunc_ln1245_7_fu_1639_p1;
        trunc_ln1245_9_reg_9156 <= trunc_ln1245_9_fu_1652_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter2_fsm_state101)) begin
        tmp_100_reg_10859 <= grp_fu_5165_p2[32'd127];
        tmp_101_reg_10871 <= grp_fu_5181_p2[32'd174];
        tmp_102_reg_10883 <= grp_fu_5181_p2[32'd127];
        tmp_103_reg_10895 <= grp_fu_5197_p2[32'd174];
        tmp_104_reg_10907 <= grp_fu_5197_p2[32'd127];
        tmp_105_reg_10919 <= grp_fu_5213_p2[32'd174];
        tmp_106_reg_10931 <= grp_fu_5213_p2[32'd127];
        tmp_107_reg_10943 <= grp_fu_5229_p2[32'd174];
        tmp_108_reg_10955 <= grp_fu_5229_p2[32'd127];
        tmp_109_reg_10967 <= grp_fu_5245_p2[32'd174];
        tmp_110_reg_10979 <= grp_fu_5245_p2[32'd127];
        tmp_111_reg_10991 <= grp_fu_5261_p2[32'd174];
        tmp_112_reg_11003 <= grp_fu_5261_p2[32'd127];
        tmp_113_reg_11015 <= grp_fu_5277_p2[32'd174];
        tmp_114_reg_11027 <= grp_fu_5277_p2[32'd127];
        tmp_115_reg_11039 <= grp_fu_5293_p2[32'd174];
        tmp_116_reg_11051 <= grp_fu_5293_p2[32'd127];
        tmp_117_reg_11063 <= grp_fu_5309_p2[32'd174];
        tmp_118_reg_11075 <= grp_fu_5309_p2[32'd127];
        tmp_119_reg_11087 <= grp_fu_5325_p2[32'd174];
        tmp_120_reg_11099 <= grp_fu_5325_p2[32'd127];
        tmp_121_reg_11111 <= grp_fu_5341_p2[32'd174];
        tmp_122_reg_11123 <= grp_fu_5341_p2[32'd127];
        tmp_123_reg_11135 <= grp_fu_5357_p2[32'd174];
        tmp_124_reg_11147 <= grp_fu_5357_p2[32'd127];
        tmp_125_reg_11159 <= grp_fu_5373_p2[32'd174];
        tmp_126_reg_11171 <= grp_fu_5373_p2[32'd127];
        tmp_127_reg_11183 <= grp_fu_5389_p2[32'd174];
        tmp_128_reg_11195 <= grp_fu_5389_p2[32'd127];
        tmp_129_reg_11207 <= grp_fu_5405_p2[32'd174];
        tmp_130_reg_11219 <= grp_fu_5405_p2[32'd127];
        tmp_24_reg_10769 <= {{grp_fu_5101_p2[174:128]}};
        tmp_25_reg_10793 <= {{grp_fu_5117_p2[174:128]}};
        tmp_26_reg_10817 <= {{grp_fu_5133_p2[174:128]}};
        tmp_27_reg_10841 <= {{grp_fu_5149_p2[174:128]}};
        tmp_28_reg_10865 <= {{grp_fu_5165_p2[174:128]}};
        tmp_29_reg_10889 <= {{grp_fu_5181_p2[174:128]}};
        tmp_30_reg_10913 <= {{grp_fu_5197_p2[174:128]}};
        tmp_31_reg_10937 <= {{grp_fu_5213_p2[174:128]}};
        tmp_32_reg_10961 <= {{grp_fu_5229_p2[174:128]}};
        tmp_33_reg_10985 <= {{grp_fu_5245_p2[174:128]}};
        tmp_34_reg_11009 <= {{grp_fu_5261_p2[174:128]}};
        tmp_35_reg_11033 <= {{grp_fu_5277_p2[174:128]}};
        tmp_36_reg_11057 <= {{grp_fu_5293_p2[174:128]}};
        tmp_37_reg_11081 <= {{grp_fu_5309_p2[174:128]}};
        tmp_38_reg_11105 <= {{grp_fu_5325_p2[174:128]}};
        tmp_39_reg_11129 <= {{grp_fu_5341_p2[174:128]}};
        tmp_40_reg_11153 <= {{grp_fu_5357_p2[174:128]}};
        tmp_41_reg_11177 <= {{grp_fu_5373_p2[174:128]}};
        tmp_42_reg_11201 <= {{grp_fu_5389_p2[174:128]}};
        tmp_43_reg_11225 <= {{grp_fu_5405_p2[174:128]}};
        tmp_91_reg_10751 <= grp_fu_5101_p2[32'd174];
        tmp_92_reg_10763 <= grp_fu_5101_p2[32'd127];
        tmp_93_reg_10775 <= grp_fu_5117_p2[32'd174];
        tmp_94_reg_10787 <= grp_fu_5117_p2[32'd127];
        tmp_95_reg_10799 <= grp_fu_5133_p2[32'd174];
        tmp_96_reg_10811 <= grp_fu_5133_p2[32'd127];
        tmp_97_reg_10823 <= grp_fu_5149_p2[32'd174];
        tmp_98_reg_10835 <= grp_fu_5149_p2[32'd127];
        tmp_99_reg_10847 <= grp_fu_5165_p2[32'd174];
        trunc_ln4_reg_10757 <= {{grp_fu_5101_p2[127:64]}};
        trunc_ln717_10_reg_11021 <= {{grp_fu_5277_p2[127:64]}};
        trunc_ln717_11_reg_11045 <= {{grp_fu_5293_p2[127:64]}};
        trunc_ln717_12_reg_11069 <= {{grp_fu_5309_p2[127:64]}};
        trunc_ln717_13_reg_11093 <= {{grp_fu_5325_p2[127:64]}};
        trunc_ln717_14_reg_11117 <= {{grp_fu_5341_p2[127:64]}};
        trunc_ln717_15_reg_11141 <= {{grp_fu_5357_p2[127:64]}};
        trunc_ln717_16_reg_11165 <= {{grp_fu_5373_p2[127:64]}};
        trunc_ln717_17_reg_11189 <= {{grp_fu_5389_p2[127:64]}};
        trunc_ln717_18_reg_11213 <= {{grp_fu_5405_p2[127:64]}};
        trunc_ln717_1_reg_10781 <= {{grp_fu_5117_p2[127:64]}};
        trunc_ln717_2_reg_10805 <= {{grp_fu_5133_p2[127:64]}};
        trunc_ln717_3_reg_10829 <= {{grp_fu_5149_p2[127:64]}};
        trunc_ln717_4_reg_10853 <= {{grp_fu_5165_p2[127:64]}};
        trunc_ln717_5_reg_10877 <= {{grp_fu_5181_p2[127:64]}};
        trunc_ln717_6_reg_10901 <= {{grp_fu_5197_p2[127:64]}};
        trunc_ln717_7_reg_10925 <= {{grp_fu_5213_p2[127:64]}};
        trunc_ln717_8_reg_10949 <= {{grp_fu_5229_p2[127:64]}};
        trunc_ln717_9_reg_10973 <= {{grp_fu_5245_p2[127:64]}};
        trunc_ln717_s_reg_10997 <= {{grp_fu_5261_p2[127:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1551_reg_8417_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state92))) begin
        udiv_ln712_reg_9991 <= grp_fu_1053_p2;
    end
end

assign ap_ST_iter0_fsm_state10_blk = 1'b0;

assign ap_ST_iter0_fsm_state11_blk = 1'b0;

assign ap_ST_iter0_fsm_state12_blk = 1'b0;

assign ap_ST_iter0_fsm_state13_blk = 1'b0;

assign ap_ST_iter0_fsm_state14_blk = 1'b0;

assign ap_ST_iter0_fsm_state15_blk = 1'b0;

assign ap_ST_iter0_fsm_state16_blk = 1'b0;

assign ap_ST_iter0_fsm_state17_blk = 1'b0;

assign ap_ST_iter0_fsm_state18_blk = 1'b0;

assign ap_ST_iter0_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter0_fsm_state20_blk = 1'b0;

assign ap_ST_iter0_fsm_state21_blk = 1'b0;

assign ap_ST_iter0_fsm_state22_blk = 1'b0;

assign ap_ST_iter0_fsm_state23_blk = 1'b0;

assign ap_ST_iter0_fsm_state24_blk = 1'b0;

assign ap_ST_iter0_fsm_state25_blk = 1'b0;

assign ap_ST_iter0_fsm_state26_blk = 1'b0;

assign ap_ST_iter0_fsm_state27_blk = 1'b0;

assign ap_ST_iter0_fsm_state28_blk = 1'b0;

assign ap_ST_iter0_fsm_state29_blk = 1'b0;

assign ap_ST_iter0_fsm_state2_blk = 1'b0;

assign ap_ST_iter0_fsm_state30_blk = 1'b0;

assign ap_ST_iter0_fsm_state31_blk = 1'b0;

assign ap_ST_iter0_fsm_state32_blk = 1'b0;

assign ap_ST_iter0_fsm_state33_blk = 1'b0;

assign ap_ST_iter0_fsm_state34_blk = 1'b0;

assign ap_ST_iter0_fsm_state35_blk = 1'b0;

assign ap_ST_iter0_fsm_state36_blk = 1'b0;

assign ap_ST_iter0_fsm_state37_blk = 1'b0;

assign ap_ST_iter0_fsm_state3_blk = 1'b0;

assign ap_ST_iter0_fsm_state4_blk = 1'b0;

assign ap_ST_iter0_fsm_state5_blk = 1'b0;

assign ap_ST_iter0_fsm_state6_blk = 1'b0;

assign ap_ST_iter0_fsm_state7_blk = 1'b0;

assign ap_ST_iter0_fsm_state8_blk = 1'b0;

assign ap_ST_iter0_fsm_state9_blk = 1'b0;

assign ap_ST_iter1_fsm_state38_blk = 1'b0;

assign ap_ST_iter1_fsm_state39_blk = 1'b0;

assign ap_ST_iter1_fsm_state40_blk = 1'b0;

assign ap_ST_iter1_fsm_state41_blk = 1'b0;

assign ap_ST_iter1_fsm_state42_blk = 1'b0;

assign ap_ST_iter1_fsm_state43_blk = 1'b0;

assign ap_ST_iter1_fsm_state44_blk = 1'b0;

assign ap_ST_iter1_fsm_state45_blk = 1'b0;

assign ap_ST_iter1_fsm_state46_blk = 1'b0;

assign ap_ST_iter1_fsm_state47_blk = 1'b0;

assign ap_ST_iter1_fsm_state48_blk = 1'b0;

assign ap_ST_iter1_fsm_state49_blk = 1'b0;

assign ap_ST_iter1_fsm_state50_blk = 1'b0;

assign ap_ST_iter1_fsm_state51_blk = 1'b0;

assign ap_ST_iter1_fsm_state52_blk = 1'b0;

assign ap_ST_iter1_fsm_state53_blk = 1'b0;

assign ap_ST_iter1_fsm_state54_blk = 1'b0;

assign ap_ST_iter1_fsm_state55_blk = 1'b0;

assign ap_ST_iter1_fsm_state56_blk = 1'b0;

assign ap_ST_iter1_fsm_state57_blk = 1'b0;

assign ap_ST_iter1_fsm_state58_blk = 1'b0;

assign ap_ST_iter1_fsm_state59_blk = 1'b0;

assign ap_ST_iter1_fsm_state60_blk = 1'b0;

assign ap_ST_iter1_fsm_state61_blk = 1'b0;

assign ap_ST_iter1_fsm_state62_blk = 1'b0;

assign ap_ST_iter1_fsm_state63_blk = 1'b0;

assign ap_ST_iter1_fsm_state64_blk = 1'b0;

assign ap_ST_iter1_fsm_state65_blk = 1'b0;

assign ap_ST_iter1_fsm_state66_blk = 1'b0;

assign ap_ST_iter1_fsm_state67_blk = 1'b0;

assign ap_ST_iter1_fsm_state68_blk = 1'b0;

assign ap_ST_iter1_fsm_state69_blk = 1'b0;

assign ap_ST_iter1_fsm_state70_blk = 1'b0;

assign ap_ST_iter1_fsm_state71_blk = 1'b0;

assign ap_ST_iter1_fsm_state72_blk = 1'b0;

assign ap_ST_iter1_fsm_state73_blk = 1'b0;

assign ap_ST_iter1_fsm_state74_blk = 1'b0;

assign ap_ST_iter2_fsm_state100_blk = 1'b0;

assign ap_ST_iter2_fsm_state101_blk = 1'b0;

assign ap_ST_iter2_fsm_state102_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_iter2_fsm_state103_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state103_blk = 1'b0;
    end
end

assign ap_ST_iter2_fsm_state75_blk = 1'b0;

assign ap_ST_iter2_fsm_state76_blk = 1'b0;

assign ap_ST_iter2_fsm_state77_blk = 1'b0;

assign ap_ST_iter2_fsm_state78_blk = 1'b0;

assign ap_ST_iter2_fsm_state79_blk = 1'b0;

assign ap_ST_iter2_fsm_state80_blk = 1'b0;

assign ap_ST_iter2_fsm_state81_blk = 1'b0;

assign ap_ST_iter2_fsm_state82_blk = 1'b0;

assign ap_ST_iter2_fsm_state83_blk = 1'b0;

assign ap_ST_iter2_fsm_state84_blk = 1'b0;

assign ap_ST_iter2_fsm_state85_blk = 1'b0;

assign ap_ST_iter2_fsm_state86_blk = 1'b0;

assign ap_ST_iter2_fsm_state87_blk = 1'b0;

assign ap_ST_iter2_fsm_state88_blk = 1'b0;

assign ap_ST_iter2_fsm_state89_blk = 1'b0;

assign ap_ST_iter2_fsm_state90_blk = 1'b0;

assign ap_ST_iter2_fsm_state91_blk = 1'b0;

assign ap_ST_iter2_fsm_state92_blk = 1'b0;

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter2_fsm_state93_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state93_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter2_fsm_state94_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state94_blk = 1'b0;
    end
end

assign ap_ST_iter2_fsm_state95_blk = 1'b0;

assign ap_ST_iter2_fsm_state96_blk = 1'b0;

assign ap_ST_iter2_fsm_state97_blk = 1'b0;

assign ap_ST_iter2_fsm_state98_blk = 1'b0;

assign ap_ST_iter2_fsm_state99_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln1551_reg_8417_pp0_iter1_reg == 1'd0)) begin
        ap_phi_mux_p_Val2_4_phi_fu_292_p4 = trunc_ln56_fu_4270_p1;
    end else begin
        ap_phi_mux_p_Val2_4_phi_fu_292_p4 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter2_fsm_state103)) begin
        ap_sig_allocacmp_lms_weights_imag_V_9_load = select_ln340_44_fu_7776_p3;
    end else begin
        ap_sig_allocacmp_lms_weights_imag_V_9_load = lms_weights_imag_V_9;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        aux_in_TDATA_blk_n = aux_in_TVALID_int_regslice;
    end else begin
        aux_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_in_TREADY_int_regslice = 1'b1;
    end else begin
        aux_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state92) | (1'b1 == ap_CS_iter2_fsm_state91) | (1'b1 == ap_CS_iter2_fsm_state90) | (1'b1 == ap_CS_iter2_fsm_state89) | (1'b1 == ap_CS_iter2_fsm_state88) | (1'b1 == ap_CS_iter2_fsm_state87) | (1'b1 == ap_CS_iter2_fsm_state86) | (1'b1 == ap_CS_iter2_fsm_state85) | (1'b1 == ap_CS_iter2_fsm_state84) | (1'b1 == ap_CS_iter2_fsm_state83) | (1'b1 == ap_CS_iter2_fsm_state82) | (1'b1 == ap_CS_iter2_fsm_state81) | (1'b1 == ap_CS_iter2_fsm_state80) | (1'b1 == ap_CS_iter2_fsm_state79) | (1'b1 == ap_CS_iter2_fsm_state78) | (1'b1 == ap_CS_iter2_fsm_state77) | (1'b1 == ap_CS_iter2_fsm_state76) | (1'b1 == ap_CS_iter2_fsm_state75) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state24)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state37)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state36)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state35)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state34)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state33)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state32)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state31)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state30)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state29)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state28)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state27)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state26)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state25)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state73)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state72)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state71)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state70)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state66)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state65)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state64)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state63)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state62)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state61)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state60)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state59)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state58)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state57)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state56)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state55)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state54)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state53)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state52)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state51)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state50)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state49)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state48)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state47)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state46)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state45)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state44)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state43)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state42)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state41)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state40)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state39)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state38)))) begin
        grp_fu_1053_ce = 1'b1;
    end else begin
        grp_fu_1053_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state66)))) begin
        grp_fu_1077_ce = 1'b1;
    end else begin
        grp_fu_1077_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state66)))) begin
        grp_fu_1083_ce = 1'b1;
    end else begin
        grp_fu_1083_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1097_ce = 1'b1;
    end else begin
        grp_fu_1097_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1105_ce = 1'b1;
    end else begin
        grp_fu_1105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1122_ce = 1'b1;
    end else begin
        grp_fu_1122_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1146_ce = 1'b1;
    end else begin
        grp_fu_1146_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1152_ce = 1'b1;
    end else begin
        grp_fu_1152_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1158_ce = 1'b1;
    end else begin
        grp_fu_1158_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1175_ce = 1'b1;
    end else begin
        grp_fu_1175_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1199_ce = 1'b1;
    end else begin
        grp_fu_1199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1205_ce = 1'b1;
    end else begin
        grp_fu_1205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1211_ce = 1'b1;
    end else begin
        grp_fu_1211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1228_ce = 1'b1;
    end else begin
        grp_fu_1228_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1252_ce = 1'b1;
    end else begin
        grp_fu_1252_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1258_ce = 1'b1;
    end else begin
        grp_fu_1258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1264_ce = 1'b1;
    end else begin
        grp_fu_1264_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1281_ce = 1'b1;
    end else begin
        grp_fu_1281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1305_ce = 1'b1;
    end else begin
        grp_fu_1305_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1311_ce = 1'b1;
    end else begin
        grp_fu_1311_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1317_ce = 1'b1;
    end else begin
        grp_fu_1317_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1334_ce = 1'b1;
    end else begin
        grp_fu_1334_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1358_ce = 1'b1;
    end else begin
        grp_fu_1358_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1364_ce = 1'b1;
    end else begin
        grp_fu_1364_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1370_ce = 1'b1;
    end else begin
        grp_fu_1370_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1387_ce = 1'b1;
    end else begin
        grp_fu_1387_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1411_ce = 1'b1;
    end else begin
        grp_fu_1411_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1417_ce = 1'b1;
    end else begin
        grp_fu_1417_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1423_ce = 1'b1;
    end else begin
        grp_fu_1423_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1440_ce = 1'b1;
    end else begin
        grp_fu_1440_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1464_ce = 1'b1;
    end else begin
        grp_fu_1464_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1470_ce = 1'b1;
    end else begin
        grp_fu_1470_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1476_ce = 1'b1;
    end else begin
        grp_fu_1476_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1493_ce = 1'b1;
    end else begin
        grp_fu_1493_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1517_ce = 1'b1;
    end else begin
        grp_fu_1517_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1523_ce = 1'b1;
    end else begin
        grp_fu_1523_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1529_ce = 1'b1;
    end else begin
        grp_fu_1529_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1546_ce = 1'b1;
    end else begin
        grp_fu_1546_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1570_ce = 1'b1;
    end else begin
        grp_fu_1570_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1576_ce = 1'b1;
    end else begin
        grp_fu_1576_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67)))) begin
        grp_fu_1582_ce = 1'b1;
    end else begin
        grp_fu_1582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_345_ce = 1'b1;
    end else begin
        grp_fu_345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_371_ce = 1'b1;
    end else begin
        grp_fu_371_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_377_ce = 1'b1;
    end else begin
        grp_fu_377_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_383_ce = 1'b1;
    end else begin
        grp_fu_383_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4300_ce = 1'b1;
    end else begin
        grp_fu_4300_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4305_ce = 1'b1;
    end else begin
        grp_fu_4305_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4310_ce = 1'b1;
    end else begin
        grp_fu_4310_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4315_ce = 1'b1;
    end else begin
        grp_fu_4315_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4320_ce = 1'b1;
    end else begin
        grp_fu_4320_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4325_ce = 1'b1;
    end else begin
        grp_fu_4325_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4330_ce = 1'b1;
    end else begin
        grp_fu_4330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4335_ce = 1'b1;
    end else begin
        grp_fu_4335_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4340_ce = 1'b1;
    end else begin
        grp_fu_4340_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4345_ce = 1'b1;
    end else begin
        grp_fu_4345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4350_ce = 1'b1;
    end else begin
        grp_fu_4350_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4355_ce = 1'b1;
    end else begin
        grp_fu_4355_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4360_ce = 1'b1;
    end else begin
        grp_fu_4360_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4365_ce = 1'b1;
    end else begin
        grp_fu_4365_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4370_ce = 1'b1;
    end else begin
        grp_fu_4370_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4375_ce = 1'b1;
    end else begin
        grp_fu_4375_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4380_ce = 1'b1;
    end else begin
        grp_fu_4380_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4385_ce = 1'b1;
    end else begin
        grp_fu_4385_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4390_ce = 1'b1;
    end else begin
        grp_fu_4390_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4395_ce = 1'b1;
    end else begin
        grp_fu_4395_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4400_ce = 1'b1;
    end else begin
        grp_fu_4400_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4405_ce = 1'b1;
    end else begin
        grp_fu_4405_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4410_ce = 1'b1;
    end else begin
        grp_fu_4410_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4415_ce = 1'b1;
    end else begin
        grp_fu_4415_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4420_ce = 1'b1;
    end else begin
        grp_fu_4420_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4425_ce = 1'b1;
    end else begin
        grp_fu_4425_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4430_ce = 1'b1;
    end else begin
        grp_fu_4430_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4435_ce = 1'b1;
    end else begin
        grp_fu_4435_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4440_ce = 1'b1;
    end else begin
        grp_fu_4440_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4445_ce = 1'b1;
    end else begin
        grp_fu_4445_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4450_ce = 1'b1;
    end else begin
        grp_fu_4450_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4455_ce = 1'b1;
    end else begin
        grp_fu_4455_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4460_ce = 1'b1;
    end else begin
        grp_fu_4460_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4465_ce = 1'b1;
    end else begin
        grp_fu_4465_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4470_ce = 1'b1;
    end else begin
        grp_fu_4470_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4475_ce = 1'b1;
    end else begin
        grp_fu_4475_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4480_ce = 1'b1;
    end else begin
        grp_fu_4480_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4485_ce = 1'b1;
    end else begin
        grp_fu_4485_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4490_ce = 1'b1;
    end else begin
        grp_fu_4490_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93)))) begin
        grp_fu_4495_ce = 1'b1;
    end else begin
        grp_fu_4495_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state96) | (1'b1 == ap_CS_iter2_fsm_state95) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94)))) begin
        grp_fu_4741_ce = 1'b1;
    end else begin
        grp_fu_4741_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4913_ce = 1'b1;
    end else begin
        grp_fu_4913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4922_ce = 1'b1;
    end else begin
        grp_fu_4922_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4931_ce = 1'b1;
    end else begin
        grp_fu_4931_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4940_ce = 1'b1;
    end else begin
        grp_fu_4940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4949_ce = 1'b1;
    end else begin
        grp_fu_4949_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4958_ce = 1'b1;
    end else begin
        grp_fu_4958_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4967_ce = 1'b1;
    end else begin
        grp_fu_4967_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4976_ce = 1'b1;
    end else begin
        grp_fu_4976_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4985_ce = 1'b1;
    end else begin
        grp_fu_4985_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_4994_ce = 1'b1;
    end else begin
        grp_fu_4994_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5003_ce = 1'b1;
    end else begin
        grp_fu_5003_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5012_ce = 1'b1;
    end else begin
        grp_fu_5012_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5021_ce = 1'b1;
    end else begin
        grp_fu_5021_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5030_ce = 1'b1;
    end else begin
        grp_fu_5030_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5039_ce = 1'b1;
    end else begin
        grp_fu_5039_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5048_ce = 1'b1;
    end else begin
        grp_fu_5048_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5057_ce = 1'b1;
    end else begin
        grp_fu_5057_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5066_ce = 1'b1;
    end else begin
        grp_fu_5066_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5075_ce = 1'b1;
    end else begin
        grp_fu_5075_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state99) | (1'b1 == ap_CS_iter2_fsm_state98) | (1'b1 == ap_CS_iter2_fsm_state97))) begin
        grp_fu_5084_ce = 1'b1;
    end else begin
        grp_fu_5084_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5101_ce = 1'b1;
    end else begin
        grp_fu_5101_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5117_ce = 1'b1;
    end else begin
        grp_fu_5117_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5133_ce = 1'b1;
    end else begin
        grp_fu_5133_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5149_ce = 1'b1;
    end else begin
        grp_fu_5149_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5165_ce = 1'b1;
    end else begin
        grp_fu_5165_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5181_ce = 1'b1;
    end else begin
        grp_fu_5181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5197_ce = 1'b1;
    end else begin
        grp_fu_5197_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5213_ce = 1'b1;
    end else begin
        grp_fu_5213_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5229_ce = 1'b1;
    end else begin
        grp_fu_5229_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5245_ce = 1'b1;
    end else begin
        grp_fu_5245_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5261_ce = 1'b1;
    end else begin
        grp_fu_5261_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5277_ce = 1'b1;
    end else begin
        grp_fu_5277_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5293_ce = 1'b1;
    end else begin
        grp_fu_5293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5309_ce = 1'b1;
    end else begin
        grp_fu_5309_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5325_ce = 1'b1;
    end else begin
        grp_fu_5325_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5341_ce = 1'b1;
    end else begin
        grp_fu_5341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5357_ce = 1'b1;
    end else begin
        grp_fu_5357_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5373_ce = 1'b1;
    end else begin
        grp_fu_5373_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5389_ce = 1'b1;
    end else begin
        grp_fu_5389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state101) | (1'b1 == ap_CS_iter2_fsm_state100))) begin
        grp_fu_5405_ce = 1'b1;
    end else begin
        grp_fu_5405_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_7790_ce = 1'b1;
    end else begin
        grp_fu_7790_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_7796_ce = 1'b1;
    end else begin
        grp_fu_7796_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        grp_fu_7802_ce = 1'b1;
    end else begin
        grp_fu_7802_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state4)))) begin
        grp_fu_7808_ce = 1'b1;
    end else begin
        grp_fu_7808_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state5)))) begin
        grp_fu_7814_ce = 1'b1;
    end else begin
        grp_fu_7814_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state6)))) begin
        grp_fu_7820_ce = 1'b1;
    end else begin
        grp_fu_7820_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state7)))) begin
        grp_fu_7826_ce = 1'b1;
    end else begin
        grp_fu_7826_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state7)))) begin
        grp_fu_7832_ce = 1'b1;
    end else begin
        grp_fu_7832_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8)))) begin
        grp_fu_7839_ce = 1'b1;
    end else begin
        grp_fu_7839_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8)))) begin
        grp_fu_7846_ce = 1'b1;
    end else begin
        grp_fu_7846_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9)))) begin
        grp_fu_7852_ce = 1'b1;
    end else begin
        grp_fu_7852_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10)))) begin
        grp_fu_7859_ce = 1'b1;
    end else begin
        grp_fu_7859_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state11)))) begin
        grp_fu_7866_ce = 1'b1;
    end else begin
        grp_fu_7866_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state12)))) begin
        grp_fu_7873_ce = 1'b1;
    end else begin
        grp_fu_7873_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state13)))) begin
        grp_fu_7880_ce = 1'b1;
    end else begin
        grp_fu_7880_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state14)))) begin
        grp_fu_7887_ce = 1'b1;
    end else begin
        grp_fu_7887_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state15)))) begin
        grp_fu_7894_ce = 1'b1;
    end else begin
        grp_fu_7894_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state16)))) begin
        grp_fu_7901_ce = 1'b1;
    end else begin
        grp_fu_7901_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state17)))) begin
        grp_fu_7908_ce = 1'b1;
    end else begin
        grp_fu_7908_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state18)))) begin
        grp_fu_7915_ce = 1'b1;
    end else begin
        grp_fu_7915_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        main_in_TDATA_blk_n = main_in_TVALID_int_regslice;
    end else begin
        main_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        main_in_TREADY_int_regslice = 1'b1;
    end else begin
        main_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state94) | (1'b1 == ap_CS_iter2_fsm_state93))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end
        end
        ap_ST_iter0_fsm_state2 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end
        end
        ap_ST_iter0_fsm_state3 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end
        end
        ap_ST_iter0_fsm_state4 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end
        end
        ap_ST_iter0_fsm_state5 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end
        end
        ap_ST_iter0_fsm_state6 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end
        end
        ap_ST_iter0_fsm_state7 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end
        end
        ap_ST_iter0_fsm_state8 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end
        end
        ap_ST_iter0_fsm_state9 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end
        end
        ap_ST_iter0_fsm_state10 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end
        end
        ap_ST_iter0_fsm_state11 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end
        end
        ap_ST_iter0_fsm_state12 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end
        end
        ap_ST_iter0_fsm_state13 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end
        end
        ap_ST_iter0_fsm_state14 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end
        end
        ap_ST_iter0_fsm_state15 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end
        end
        ap_ST_iter0_fsm_state16 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state16))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end
        end
        ap_ST_iter0_fsm_state17 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state17))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end
        end
        ap_ST_iter0_fsm_state18 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state18))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end
        end
        ap_ST_iter0_fsm_state19 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state19))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end
        end
        ap_ST_iter0_fsm_state20 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state21;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end
        end
        ap_ST_iter0_fsm_state21 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state21))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state22;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state21;
            end
        end
        ap_ST_iter0_fsm_state22 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state22))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state23;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state22;
            end
        end
        ap_ST_iter0_fsm_state23 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state23))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state24;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state23;
            end
        end
        ap_ST_iter0_fsm_state24 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state24))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state25;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state24;
            end
        end
        ap_ST_iter0_fsm_state25 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state25))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state26;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state25;
            end
        end
        ap_ST_iter0_fsm_state26 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state26))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state27;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state26;
            end
        end
        ap_ST_iter0_fsm_state27 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state27))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state28;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state27;
            end
        end
        ap_ST_iter0_fsm_state28 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state28))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state29;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state28;
            end
        end
        ap_ST_iter0_fsm_state29 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state29))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state30;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state29;
            end
        end
        ap_ST_iter0_fsm_state30 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state30))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state31;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state30;
            end
        end
        ap_ST_iter0_fsm_state31 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state31))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state32;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state31;
            end
        end
        ap_ST_iter0_fsm_state32 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state32))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state33;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state32;
            end
        end
        ap_ST_iter0_fsm_state33 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state33))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state34;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state33;
            end
        end
        ap_ST_iter0_fsm_state34 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state34))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state35;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state34;
            end
        end
        ap_ST_iter0_fsm_state35 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state35))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state36;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state35;
            end
        end
        ap_ST_iter0_fsm_state36 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state36))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state37;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state36;
            end
        end
        ap_ST_iter0_fsm_state37 : begin
            if (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103)))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state37;
            end
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state38 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state38))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state39;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state38;
            end
        end
        ap_ST_iter1_fsm_state39 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state39))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state40;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state39;
            end
        end
        ap_ST_iter1_fsm_state40 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state40))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state41;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state40;
            end
        end
        ap_ST_iter1_fsm_state41 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state41))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state42;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state41;
            end
        end
        ap_ST_iter1_fsm_state42 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state42))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state43;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state42;
            end
        end
        ap_ST_iter1_fsm_state43 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state43))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state44;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state43;
            end
        end
        ap_ST_iter1_fsm_state44 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state44))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state45;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state44;
            end
        end
        ap_ST_iter1_fsm_state45 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state45))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state46;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state45;
            end
        end
        ap_ST_iter1_fsm_state46 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state46))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state47;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state46;
            end
        end
        ap_ST_iter1_fsm_state47 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state47))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state48;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state47;
            end
        end
        ap_ST_iter1_fsm_state48 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state48))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state49;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state48;
            end
        end
        ap_ST_iter1_fsm_state49 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state49))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state50;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state49;
            end
        end
        ap_ST_iter1_fsm_state50 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state50))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state51;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state50;
            end
        end
        ap_ST_iter1_fsm_state51 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state51))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state52;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state51;
            end
        end
        ap_ST_iter1_fsm_state52 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state52))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state53;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state52;
            end
        end
        ap_ST_iter1_fsm_state53 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state53))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state54;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state53;
            end
        end
        ap_ST_iter1_fsm_state54 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state54))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state55;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state54;
            end
        end
        ap_ST_iter1_fsm_state55 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state55))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state56;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state55;
            end
        end
        ap_ST_iter1_fsm_state56 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state56))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state57;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state56;
            end
        end
        ap_ST_iter1_fsm_state57 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state57))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state58;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state57;
            end
        end
        ap_ST_iter1_fsm_state58 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state58))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state59;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state58;
            end
        end
        ap_ST_iter1_fsm_state59 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state59))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state60;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state59;
            end
        end
        ap_ST_iter1_fsm_state60 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state60))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state61;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state60;
            end
        end
        ap_ST_iter1_fsm_state61 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state61))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state62;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state61;
            end
        end
        ap_ST_iter1_fsm_state62 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state62))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state63;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state62;
            end
        end
        ap_ST_iter1_fsm_state63 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state63))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state64;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state63;
            end
        end
        ap_ST_iter1_fsm_state64 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state64))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state65;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state64;
            end
        end
        ap_ST_iter1_fsm_state65 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state65))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state66;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state65;
            end
        end
        ap_ST_iter1_fsm_state66 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state66))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state67;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state66;
            end
        end
        ap_ST_iter1_fsm_state67 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state67))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state68;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state67;
            end
        end
        ap_ST_iter1_fsm_state68 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state68))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state69;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state68;
            end
        end
        ap_ST_iter1_fsm_state69 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state69))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state70;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state69;
            end
        end
        ap_ST_iter1_fsm_state70 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state70))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state71;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state70;
            end
        end
        ap_ST_iter1_fsm_state71 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state71))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state72;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state71;
            end
        end
        ap_ST_iter1_fsm_state72 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state72))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state73;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state72;
            end
        end
        ap_ST_iter1_fsm_state73 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state73))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state74;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state73;
            end
        end
        ap_ST_iter1_fsm_state74 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state37))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state38;
            end else if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b0 == ap_CS_iter0_fsm_state37))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state74;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter0_fsm_state37))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state38;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state75 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state76;
        end
        ap_ST_iter2_fsm_state76 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state77;
        end
        ap_ST_iter2_fsm_state77 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state78;
        end
        ap_ST_iter2_fsm_state78 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state79;
        end
        ap_ST_iter2_fsm_state79 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state80;
        end
        ap_ST_iter2_fsm_state80 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state81;
        end
        ap_ST_iter2_fsm_state81 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state82;
        end
        ap_ST_iter2_fsm_state82 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state83;
        end
        ap_ST_iter2_fsm_state83 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state84;
        end
        ap_ST_iter2_fsm_state84 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state85;
        end
        ap_ST_iter2_fsm_state85 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state86;
        end
        ap_ST_iter2_fsm_state86 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state87;
        end
        ap_ST_iter2_fsm_state87 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state88;
        end
        ap_ST_iter2_fsm_state88 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state89;
        end
        ap_ST_iter2_fsm_state89 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state90;
        end
        ap_ST_iter2_fsm_state90 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state91;
        end
        ap_ST_iter2_fsm_state91 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state92;
        end
        ap_ST_iter2_fsm_state92 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state93;
        end
        ap_ST_iter2_fsm_state93 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state93))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state94;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state93;
            end
        end
        ap_ST_iter2_fsm_state94 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state94))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state95;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state94;
            end
        end
        ap_ST_iter2_fsm_state95 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state96;
        end
        ap_ST_iter2_fsm_state96 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state97;
        end
        ap_ST_iter2_fsm_state97 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state98;
        end
        ap_ST_iter2_fsm_state98 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state99;
        end
        ap_ST_iter2_fsm_state99 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state100;
        end
        ap_ST_iter2_fsm_state100 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state101;
        end
        ap_ST_iter2_fsm_state101 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state102;
        end
        ap_ST_iter2_fsm_state102 : begin
            ap_NS_iter2_fsm = ap_ST_iter2_fsm_state103;
        end
        ap_ST_iter2_fsm_state103 : begin
            if (((regslice_both_output_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state74))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state75;
            end else if (((regslice_both_output_V_data_V_U_apdone_blk == 1'b0) & (1'b0 == ap_CS_iter1_fsm_state74))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state103;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state94)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state93)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state103))) & (1'b1 == ap_CS_iter1_fsm_state74))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state75;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_3_fu_4258_p2 = ((p_Result_3_fu_4249_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_4168_p2 = ((p_Result_1_fu_4159_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_4264_p2 = ((p_Result_3_fu_4249_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_4174_p2 = ((p_Result_1_fu_4159_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_4243_p2 = ((p_Result_2_fu_4234_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_4153_p2 = ((p_Result_s_18_fu_4144_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign add_ln1245_10_fu_2911_p2 = ($signed(sub_ln1246_6_reg_9337_pp0_iter1_reg) + $signed(sext_ln712_17_fu_2908_p1));

assign add_ln1245_11_fu_2952_p2 = ($signed(sext_ln1245_5_fu_2949_p1) + $signed(sext_ln712_18_fu_2946_p1));

assign add_ln1245_12_fu_3117_p2 = ($signed(sub_ln1246_7_reg_9347_pp0_iter1_reg) + $signed(sext_ln712_20_fu_3114_p1));

assign add_ln1245_13_fu_3158_p2 = ($signed(sext_ln1245_6_fu_3155_p1) + $signed(sext_ln712_21_fu_3152_p1));

assign add_ln1245_14_fu_3323_p2 = ($signed(sub_ln1246_8_reg_9357_pp0_iter1_reg) + $signed(sext_ln712_23_fu_3320_p1));

assign add_ln1245_15_fu_3364_p2 = ($signed(sext_ln1245_7_fu_3361_p1) + $signed(sext_ln712_24_fu_3358_p1));

assign add_ln1245_16_fu_3529_p2 = ($signed(sub_ln1246_9_reg_9367_pp0_iter1_reg) + $signed(sext_ln712_26_fu_3526_p1));

assign add_ln1245_17_fu_3570_p2 = ($signed(sext_ln1245_8_fu_3567_p1) + $signed(sext_ln712_27_fu_3564_p1));

assign add_ln1245_18_fu_3735_p2 = ($signed(sub_ln1246_10_reg_9377_pp0_iter1_reg) + $signed(sext_ln712_29_fu_3732_p1));

assign add_ln1245_19_fu_3776_p2 = ($signed(sext_ln1245_9_fu_3773_p1) + $signed(sext_ln712_30_fu_3770_p1));

assign add_ln1245_1_fu_1778_p2 = ($signed(sext_ln1245_fu_1775_p1) + $signed(sext_ln712_3_fu_1772_p1));

assign add_ln1245_20_fu_4753_p2 = ($signed(sext_ln712_34_fu_4750_p1) + $signed(sext_ln712_33_fu_4747_p1));

assign add_ln1245_23_fu_4769_p2 = ($signed(sext_ln712_38_fu_4766_p1) + $signed(sext_ln712_37_fu_4763_p1));

assign add_ln1245_26_fu_4785_p2 = ($signed(sext_ln712_42_fu_4782_p1) + $signed(sext_ln712_41_fu_4779_p1));

assign add_ln1245_29_fu_4801_p2 = ($signed(sext_ln712_46_fu_4798_p1) + $signed(sext_ln712_45_fu_4795_p1));

assign add_ln1245_2_fu_2087_p2 = ($signed(sub_ln1246_2_reg_9297) + $signed(sext_ln712_5_fu_2084_p1));

assign add_ln1245_32_fu_4817_p2 = ($signed(sext_ln712_50_fu_4814_p1) + $signed(sext_ln712_49_fu_4811_p1));

assign add_ln1245_35_fu_4833_p2 = ($signed(sext_ln712_54_fu_4830_p1) + $signed(sext_ln712_53_fu_4827_p1));

assign add_ln1245_38_fu_4849_p2 = ($signed(sext_ln712_58_fu_4846_p1) + $signed(sext_ln712_57_fu_4843_p1));

assign add_ln1245_3_fu_2128_p2 = ($signed(sext_ln1245_1_fu_2125_p1) + $signed(sext_ln712_6_fu_2122_p1));

assign add_ln1245_41_fu_4865_p2 = ($signed(sext_ln712_62_fu_4862_p1) + $signed(sext_ln712_61_fu_4859_p1));

assign add_ln1245_44_fu_4881_p2 = ($signed(sext_ln712_66_fu_4878_p1) + $signed(sext_ln712_65_fu_4875_p1));

assign add_ln1245_47_fu_4897_p2 = ($signed(sext_ln712_70_fu_4894_p1) + $signed(sext_ln712_69_fu_4891_p1));

assign add_ln1245_4_fu_2293_p2 = ($signed(sub_ln1246_3_reg_9307_pp0_iter1_reg) + $signed(sext_ln712_8_fu_2290_p1));

assign add_ln1245_5_fu_2334_p2 = ($signed(sext_ln1245_2_fu_2331_p1) + $signed(sext_ln712_9_fu_2328_p1));

assign add_ln1245_6_fu_2499_p2 = ($signed(sub_ln1246_4_reg_9317_pp0_iter1_reg) + $signed(sext_ln712_11_fu_2496_p1));

assign add_ln1245_7_fu_2540_p2 = ($signed(sext_ln1245_3_fu_2537_p1) + $signed(sext_ln712_12_fu_2534_p1));

assign add_ln1245_8_fu_2705_p2 = ($signed(sub_ln1246_5_reg_9327_pp0_iter1_reg) + $signed(sext_ln712_14_fu_2702_p1));

assign add_ln1245_9_fu_2746_p2 = ($signed(sext_ln1245_4_fu_2743_p1) + $signed(sext_ln712_15_fu_2740_p1));

assign add_ln1245_fu_1737_p2 = ($signed(sub_ln1246_1_reg_9096) + $signed(sext_ln712_2_fu_1734_p1));

assign add_ln712_10_fu_2924_p2 = ($signed(trunc_ln1245_12_reg_9342_pp0_iter1_reg) + $signed(select_ln384_21_reg_9619));

assign add_ln712_11_fu_2966_p2 = ($signed(trunc_ln1245_13_reg_9186_pp0_iter1_reg) + $signed(select_ln384_23_reg_9625));

assign add_ln712_12_fu_3130_p2 = ($signed(trunc_ln1245_14_reg_9352_pp0_iter1_reg) + $signed(select_ln384_25_reg_9677));

assign add_ln712_13_fu_3172_p2 = ($signed(trunc_ln1245_15_reg_9201_pp0_iter1_reg) + $signed(select_ln384_27_reg_9683));

assign add_ln712_14_fu_3336_p2 = ($signed(trunc_ln1245_16_reg_9362_pp0_iter1_reg) + $signed(select_ln384_29_reg_9735));

assign add_ln712_15_fu_3378_p2 = ($signed(trunc_ln1245_17_reg_9216_pp0_iter1_reg) + $signed(select_ln384_31_reg_9741));

assign add_ln712_16_fu_3542_p2 = ($signed(trunc_ln1245_18_reg_9372_pp0_iter1_reg) + $signed(select_ln384_33_reg_9793));

assign add_ln712_17_fu_3584_p2 = ($signed(trunc_ln1245_19_reg_9231_pp0_iter1_reg) + $signed(select_ln384_35_reg_9799));

assign add_ln712_18_fu_3748_p2 = ($signed(trunc_ln1245_20_reg_9382_pp0_iter1_reg) + $signed(select_ln384_37_reg_9851));

assign add_ln712_19_fu_3790_p2 = ($signed(trunc_ln1245_21_reg_9246_pp0_iter1_reg) + $signed(select_ln384_39_reg_9857));

assign add_ln712_1_fu_1792_p2 = ($signed(trunc_ln1245_3_reg_9111) + $signed(select_ln384_3_reg_8106_pp0_iter0_reg));

assign add_ln712_2_fu_2100_p2 = ($signed(trunc_ln1245_4_reg_9302) + $signed(select_ln384_5_reg_9387));

assign add_ln712_3_fu_2142_p2 = ($signed(trunc_ln1245_5_reg_9126) + $signed(select_ln384_7_reg_9393));

assign add_ln712_4_fu_2306_p2 = ($signed(trunc_ln1245_6_reg_9312_pp0_iter1_reg) + $signed(select_ln384_9_reg_9445));

assign add_ln712_5_fu_2348_p2 = ($signed(trunc_ln1245_7_reg_9141_pp0_iter1_reg) + $signed(select_ln384_11_reg_9451));

assign add_ln712_6_fu_2512_p2 = ($signed(trunc_ln1245_8_reg_9322_pp0_iter1_reg) + $signed(select_ln384_13_reg_9503));

assign add_ln712_7_fu_2554_p2 = ($signed(trunc_ln1245_9_reg_9156_pp0_iter1_reg) + $signed(select_ln384_15_reg_9509));

assign add_ln712_8_fu_2718_p2 = ($signed(trunc_ln1245_10_reg_9332_pp0_iter1_reg) + $signed(select_ln384_17_reg_9561));

assign add_ln712_9_fu_2760_p2 = ($signed(trunc_ln1245_11_reg_9171_pp0_iter1_reg) + $signed(select_ln384_19_reg_9567));

assign add_ln712_fu_1750_p2 = ($signed(trunc_ln1245_2_reg_9101) + $signed(select_ln384_1_reg_8130_pp0_iter0_reg));

assign add_ln737_13_fu_1019_p2 = ($signed(add_ln737_12_reg_8401) + $signed(add_ln737_10_reg_8376));

assign add_ln737_17_fu_969_p2 = ($signed(add_ln737_16_reg_8321) + $signed(add_ln737_14_reg_8310));

assign add_ln737_18_fu_1023_p2 = (add_ln737_17_reg_8342 + add_ln737_13_fu_1019_p2);

assign add_ln737_4_fu_1011_p2 = ($signed(add_ln737_3_reg_8381) + $signed(add_ln737_1_reg_8337));

assign add_ln737_8_fu_1015_p2 = ($signed(add_ln737_7_reg_8391) + $signed(add_ln737_5_reg_8359));

assign add_ln737_9_fu_1028_p2 = (add_ln737_8_reg_8396 + add_ln737_4_reg_8386);

assign add_ln737_fu_1032_p2 = (add_ln737_18_reg_8406 + add_ln737_9_fu_1028_p2);

assign and_ln406_1_fu_4210_p2 = (p_Result_11_fu_4189_p3 & or_ln406_1_fu_4205_p2);

assign and_ln406_fu_4120_p2 = (p_Result_8_fu_4099_p3 & or_ln406_fu_4115_p2);

assign and_ln789_1_fu_4650_p2 = (xor_ln789_1_fu_4644_p2 & Range2_all_ones_1_reg_10037);

assign and_ln789_fu_4537_p2 = (xor_ln789_fu_4531_p2 & Range2_all_ones_reg_10008);

assign and_ln790_1_fu_4662_p2 = (carry_3_fu_4625_p2 & Range1_all_ones_3_reg_10042);

assign and_ln790_fu_4549_p2 = (carry_1_fu_4512_p2 & Range1_all_ones_reg_10013);

assign and_ln794_10_fu_2797_p2 = (xor_ln794_14_fu_2792_p2 & or_ln794_17_fu_2787_p2);

assign and_ln794_11_fu_2860_p2 = (xor_ln794_15_fu_2855_p2 & or_ln794_18_fu_2850_p2);

assign and_ln794_12_fu_3003_p2 = (xor_ln794_16_fu_2998_p2 & or_ln794_6_fu_2993_p2);

assign and_ln794_13_fu_3066_p2 = (xor_ln794_17_fu_3061_p2 & or_ln794_19_fu_3056_p2);

assign and_ln794_14_fu_3209_p2 = (xor_ln794_18_fu_3204_p2 & or_ln794_7_fu_3199_p2);

assign and_ln794_15_fu_3272_p2 = (xor_ln794_19_fu_3267_p2 & or_ln794_20_fu_3262_p2);

assign and_ln794_16_fu_3415_p2 = (xor_ln794_20_fu_3410_p2 & or_ln794_8_fu_3405_p2);

assign and_ln794_17_fu_3478_p2 = (xor_ln794_21_fu_3473_p2 & or_ln794_21_fu_3468_p2);

assign and_ln794_18_fu_3621_p2 = (xor_ln794_22_fu_3616_p2 & or_ln794_9_fu_3611_p2);

assign and_ln794_19_fu_3684_p2 = (xor_ln794_23_fu_3679_p2 & or_ln794_22_fu_3674_p2);

assign and_ln794_1_fu_674_p2 = (xor_ln794_3_fu_669_p2 & or_ln794_1_fu_664_p2);

assign and_ln794_20_fu_3827_p2 = (xor_ln794_24_fu_3822_p2 & or_ln794_10_fu_3817_p2);

assign and_ln794_21_fu_3890_p2 = (xor_ln794_25_fu_3885_p2 & or_ln794_23_fu_3880_p2);

assign and_ln794_24_fu_6145_p2 = (xor_ln794_26_fu_6140_p2 & or_ln794_24_fu_6135_p2);

assign and_ln794_25_fu_6187_p2 = (xor_ln794_27_fu_6182_p2 & or_ln794_25_fu_6177_p2);

assign and_ln794_26_fu_6229_p2 = (xor_ln794_28_fu_6224_p2 & or_ln794_26_fu_6219_p2);

assign and_ln794_27_fu_6271_p2 = (xor_ln794_29_fu_6266_p2 & or_ln794_27_fu_6261_p2);

assign and_ln794_28_fu_6313_p2 = (xor_ln794_30_fu_6308_p2 & or_ln794_28_fu_6303_p2);

assign and_ln794_29_fu_6355_p2 = (xor_ln794_31_fu_6350_p2 & or_ln794_29_fu_6345_p2);

assign and_ln794_2_fu_1973_p2 = (xor_ln794_4_fu_1968_p2 & or_ln794_2_fu_1963_p2);

assign and_ln794_30_fu_6397_p2 = (xor_ln794_32_fu_6392_p2 & or_ln794_30_fu_6387_p2);

assign and_ln794_31_fu_6439_p2 = (xor_ln794_33_fu_6434_p2 & or_ln794_31_fu_6429_p2);

assign and_ln794_32_fu_6481_p2 = (xor_ln794_34_fu_6476_p2 & or_ln794_32_fu_6471_p2);

assign and_ln794_33_fu_6523_p2 = (xor_ln794_35_fu_6518_p2 & or_ln794_33_fu_6513_p2);

assign and_ln794_34_fu_6565_p2 = (xor_ln794_36_fu_6560_p2 & or_ln794_34_fu_6555_p2);

assign and_ln794_35_fu_6607_p2 = (xor_ln794_37_fu_6602_p2 & or_ln794_35_fu_6597_p2);

assign and_ln794_36_fu_6649_p2 = (xor_ln794_38_fu_6644_p2 & or_ln794_36_fu_6639_p2);

assign and_ln794_37_fu_6691_p2 = (xor_ln794_39_fu_6686_p2 & or_ln794_37_fu_6681_p2);

assign and_ln794_38_fu_6733_p2 = (xor_ln794_40_fu_6728_p2 & or_ln794_38_fu_6723_p2);

assign and_ln794_39_fu_6775_p2 = (xor_ln794_41_fu_6770_p2 & or_ln794_39_fu_6765_p2);

assign and_ln794_3_fu_2036_p2 = (xor_ln794_7_fu_2031_p2 & or_ln794_5_fu_2026_p2);

assign and_ln794_40_fu_6817_p2 = (xor_ln794_42_fu_6812_p2 & or_ln794_40_fu_6807_p2);

assign and_ln794_41_fu_6859_p2 = (xor_ln794_43_fu_6854_p2 & or_ln794_41_fu_6849_p2);

assign and_ln794_42_fu_6901_p2 = (xor_ln794_44_fu_6896_p2 & or_ln794_42_fu_6891_p2);

assign and_ln794_43_fu_6943_p2 = (xor_ln794_45_fu_6938_p2 & or_ln794_43_fu_6933_p2);

assign and_ln794_4_fu_2179_p2 = (xor_ln794_8_fu_2174_p2 & or_ln794_11_fu_2169_p2);

assign and_ln794_5_fu_2242_p2 = (xor_ln794_9_fu_2237_p2 & or_ln794_12_fu_2232_p2);

assign and_ln794_6_fu_2385_p2 = (xor_ln794_10_fu_2380_p2 & or_ln794_13_fu_2375_p2);

assign and_ln794_7_fu_2448_p2 = (xor_ln794_11_fu_2443_p2 & or_ln794_14_fu_2438_p2);

assign and_ln794_8_fu_2591_p2 = (xor_ln794_12_fu_2586_p2 & or_ln794_15_fu_2581_p2);

assign and_ln794_9_fu_2654_p2 = (xor_ln794_13_fu_2649_p2 & or_ln794_16_fu_2644_p2);

assign and_ln794_fu_754_p2 = (xor_ln794_2_fu_749_p2 & or_ln794_fu_744_p2);

assign and_ln795_10_fu_2613_p2 = (tmp_58_reg_9515 & or_ln795_4_fu_2607_p2);

assign and_ln795_11_fu_2676_p2 = (tmp_60_reg_9538 & or_ln795_15_fu_2670_p2);

assign and_ln795_12_fu_2819_p2 = (tmp_62_reg_9573 & or_ln795_5_fu_2813_p2);

assign and_ln795_13_fu_2882_p2 = (tmp_64_reg_9596 & or_ln795_16_fu_2876_p2);

assign and_ln795_14_fu_3025_p2 = (tmp_66_reg_9631 & or_ln795_6_fu_3019_p2);

assign and_ln795_15_fu_3088_p2 = (tmp_68_reg_9654 & or_ln795_17_fu_3082_p2);

assign and_ln795_16_fu_3231_p2 = (tmp_70_reg_9689 & or_ln795_7_fu_3225_p2);

assign and_ln795_17_fu_3294_p2 = (tmp_72_reg_9712 & or_ln795_18_fu_3288_p2);

assign and_ln795_18_fu_3437_p2 = (tmp_74_reg_9747 & or_ln795_8_fu_3431_p2);

assign and_ln795_19_fu_3500_p2 = (tmp_76_reg_9770 & or_ln795_19_fu_3494_p2);

assign and_ln795_1_fu_776_p2 = (tmp_2_reg_8088 & or_ln795_fu_770_p2);

assign and_ln795_20_fu_3643_p2 = (tmp_78_reg_9805 & or_ln795_9_fu_3637_p2);

assign and_ln795_21_fu_3706_p2 = (tmp_80_reg_9828 & or_ln795_20_fu_3700_p2);

assign and_ln795_22_fu_3849_p2 = (tmp_82_reg_9863 & or_ln795_10_fu_3843_p2);

assign and_ln795_23_fu_3912_p2 = (tmp_84_reg_9886 & or_ln795_21_fu_3906_p2);

assign and_ln795_24_fu_6167_p2 = (tmp_91_reg_10751 & or_ln795_22_fu_6161_p2);

assign and_ln795_25_fu_6209_p2 = (tmp_93_reg_10775 & or_ln795_23_fu_6203_p2);

assign and_ln795_26_fu_6251_p2 = (tmp_95_reg_10799 & or_ln795_24_fu_6245_p2);

assign and_ln795_27_fu_6293_p2 = (tmp_97_reg_10823 & or_ln795_25_fu_6287_p2);

assign and_ln795_28_fu_6335_p2 = (tmp_99_reg_10847 & or_ln795_26_fu_6329_p2);

assign and_ln795_29_fu_6377_p2 = (tmp_101_reg_10871 & or_ln795_27_fu_6371_p2);

assign and_ln795_2_fu_4683_p2 = (p_Result_13_reg_10030 & deleted_ones_3_fu_4655_p3);

assign and_ln795_30_fu_6419_p2 = (tmp_103_reg_10895 & or_ln795_28_fu_6413_p2);

assign and_ln795_31_fu_6461_p2 = (tmp_105_reg_10919 & or_ln795_29_fu_6455_p2);

assign and_ln795_32_fu_6503_p2 = (tmp_107_reg_10943 & or_ln795_30_fu_6497_p2);

assign and_ln795_33_fu_6545_p2 = (tmp_109_reg_10967 & or_ln795_31_fu_6539_p2);

assign and_ln795_34_fu_6587_p2 = (tmp_111_reg_10991 & or_ln795_32_fu_6581_p2);

assign and_ln795_35_fu_6629_p2 = (tmp_113_reg_11015 & or_ln795_33_fu_6623_p2);

assign and_ln795_36_fu_6671_p2 = (tmp_115_reg_11039 & or_ln795_34_fu_6665_p2);

assign and_ln795_37_fu_6713_p2 = (tmp_117_reg_11063 & or_ln795_35_fu_6707_p2);

assign and_ln795_38_fu_6755_p2 = (tmp_119_reg_11087 & or_ln795_36_fu_6749_p2);

assign and_ln795_39_fu_6797_p2 = (tmp_121_reg_11111 & or_ln795_37_fu_6791_p2);

assign and_ln795_3_fu_696_p2 = (tmp_23_reg_8047 & or_ln795_1_fu_690_p2);

assign and_ln795_40_fu_6839_p2 = (tmp_123_reg_11135 & or_ln795_38_fu_6833_p2);

assign and_ln795_41_fu_6881_p2 = (tmp_125_reg_11159 & or_ln795_39_fu_6875_p2);

assign and_ln795_42_fu_6923_p2 = (tmp_127_reg_11183 & or_ln795_40_fu_6917_p2);

assign and_ln795_43_fu_6965_p2 = (tmp_129_reg_11207 & or_ln795_41_fu_6959_p2);

assign and_ln795_44_fu_425_p2 = (xor_ln795_42_fu_419_p2 & tmp_131_fu_397_p3);

assign and_ln795_45_fu_495_p2 = (xor_ln795_43_fu_489_p2 & tmp_133_fu_467_p3);

assign and_ln795_4_fu_1995_p2 = (tmp_46_reg_9251 & or_ln795_2_fu_1989_p2);

assign and_ln795_5_fu_2058_p2 = (tmp_48_reg_9274 & or_ln795_3_fu_2052_p2);

assign and_ln795_6_fu_2201_p2 = (tmp_50_reg_9399 & or_ln795_11_fu_2195_p2);

assign and_ln795_7_fu_2264_p2 = (tmp_52_reg_9422 & or_ln795_12_fu_2258_p2);

assign and_ln795_8_fu_2407_p2 = (tmp_54_reg_9457 & or_ln795_13_fu_2401_p2);

assign and_ln795_9_fu_2470_p2 = (tmp_56_reg_9480 & or_ln795_14_fu_2464_p2);

assign and_ln795_fu_4570_p2 = (p_Result_10_reg_10001 & deleted_ones_fu_4542_p3);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter0_fsm_state10 = ap_CS_iter0_fsm[32'd9];

assign ap_CS_iter0_fsm_state11 = ap_CS_iter0_fsm[32'd10];

assign ap_CS_iter0_fsm_state12 = ap_CS_iter0_fsm[32'd11];

assign ap_CS_iter0_fsm_state13 = ap_CS_iter0_fsm[32'd12];

assign ap_CS_iter0_fsm_state14 = ap_CS_iter0_fsm[32'd13];

assign ap_CS_iter0_fsm_state15 = ap_CS_iter0_fsm[32'd14];

assign ap_CS_iter0_fsm_state16 = ap_CS_iter0_fsm[32'd15];

assign ap_CS_iter0_fsm_state17 = ap_CS_iter0_fsm[32'd16];

assign ap_CS_iter0_fsm_state18 = ap_CS_iter0_fsm[32'd17];

assign ap_CS_iter0_fsm_state19 = ap_CS_iter0_fsm[32'd18];

assign ap_CS_iter0_fsm_state2 = ap_CS_iter0_fsm[32'd1];

assign ap_CS_iter0_fsm_state20 = ap_CS_iter0_fsm[32'd19];

assign ap_CS_iter0_fsm_state21 = ap_CS_iter0_fsm[32'd20];

assign ap_CS_iter0_fsm_state22 = ap_CS_iter0_fsm[32'd21];

assign ap_CS_iter0_fsm_state23 = ap_CS_iter0_fsm[32'd22];

assign ap_CS_iter0_fsm_state24 = ap_CS_iter0_fsm[32'd23];

assign ap_CS_iter0_fsm_state25 = ap_CS_iter0_fsm[32'd24];

assign ap_CS_iter0_fsm_state26 = ap_CS_iter0_fsm[32'd25];

assign ap_CS_iter0_fsm_state27 = ap_CS_iter0_fsm[32'd26];

assign ap_CS_iter0_fsm_state28 = ap_CS_iter0_fsm[32'd27];

assign ap_CS_iter0_fsm_state29 = ap_CS_iter0_fsm[32'd28];

assign ap_CS_iter0_fsm_state3 = ap_CS_iter0_fsm[32'd2];

assign ap_CS_iter0_fsm_state30 = ap_CS_iter0_fsm[32'd29];

assign ap_CS_iter0_fsm_state31 = ap_CS_iter0_fsm[32'd30];

assign ap_CS_iter0_fsm_state32 = ap_CS_iter0_fsm[32'd31];

assign ap_CS_iter0_fsm_state33 = ap_CS_iter0_fsm[32'd32];

assign ap_CS_iter0_fsm_state34 = ap_CS_iter0_fsm[32'd33];

assign ap_CS_iter0_fsm_state35 = ap_CS_iter0_fsm[32'd34];

assign ap_CS_iter0_fsm_state36 = ap_CS_iter0_fsm[32'd35];

assign ap_CS_iter0_fsm_state37 = ap_CS_iter0_fsm[32'd36];

assign ap_CS_iter0_fsm_state4 = ap_CS_iter0_fsm[32'd3];

assign ap_CS_iter0_fsm_state5 = ap_CS_iter0_fsm[32'd4];

assign ap_CS_iter0_fsm_state6 = ap_CS_iter0_fsm[32'd5];

assign ap_CS_iter0_fsm_state7 = ap_CS_iter0_fsm[32'd6];

assign ap_CS_iter0_fsm_state8 = ap_CS_iter0_fsm[32'd7];

assign ap_CS_iter0_fsm_state9 = ap_CS_iter0_fsm[32'd8];

assign ap_CS_iter1_fsm_state38 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter1_fsm_state39 = ap_CS_iter1_fsm[32'd2];

assign ap_CS_iter1_fsm_state40 = ap_CS_iter1_fsm[32'd3];

assign ap_CS_iter1_fsm_state41 = ap_CS_iter1_fsm[32'd4];

assign ap_CS_iter1_fsm_state42 = ap_CS_iter1_fsm[32'd5];

assign ap_CS_iter1_fsm_state43 = ap_CS_iter1_fsm[32'd6];

assign ap_CS_iter1_fsm_state44 = ap_CS_iter1_fsm[32'd7];

assign ap_CS_iter1_fsm_state45 = ap_CS_iter1_fsm[32'd8];

assign ap_CS_iter1_fsm_state46 = ap_CS_iter1_fsm[32'd9];

assign ap_CS_iter1_fsm_state47 = ap_CS_iter1_fsm[32'd10];

assign ap_CS_iter1_fsm_state48 = ap_CS_iter1_fsm[32'd11];

assign ap_CS_iter1_fsm_state49 = ap_CS_iter1_fsm[32'd12];

assign ap_CS_iter1_fsm_state50 = ap_CS_iter1_fsm[32'd13];

assign ap_CS_iter1_fsm_state51 = ap_CS_iter1_fsm[32'd14];

assign ap_CS_iter1_fsm_state52 = ap_CS_iter1_fsm[32'd15];

assign ap_CS_iter1_fsm_state53 = ap_CS_iter1_fsm[32'd16];

assign ap_CS_iter1_fsm_state54 = ap_CS_iter1_fsm[32'd17];

assign ap_CS_iter1_fsm_state55 = ap_CS_iter1_fsm[32'd18];

assign ap_CS_iter1_fsm_state56 = ap_CS_iter1_fsm[32'd19];

assign ap_CS_iter1_fsm_state57 = ap_CS_iter1_fsm[32'd20];

assign ap_CS_iter1_fsm_state58 = ap_CS_iter1_fsm[32'd21];

assign ap_CS_iter1_fsm_state59 = ap_CS_iter1_fsm[32'd22];

assign ap_CS_iter1_fsm_state60 = ap_CS_iter1_fsm[32'd23];

assign ap_CS_iter1_fsm_state61 = ap_CS_iter1_fsm[32'd24];

assign ap_CS_iter1_fsm_state62 = ap_CS_iter1_fsm[32'd25];

assign ap_CS_iter1_fsm_state63 = ap_CS_iter1_fsm[32'd26];

assign ap_CS_iter1_fsm_state64 = ap_CS_iter1_fsm[32'd27];

assign ap_CS_iter1_fsm_state65 = ap_CS_iter1_fsm[32'd28];

assign ap_CS_iter1_fsm_state66 = ap_CS_iter1_fsm[32'd29];

assign ap_CS_iter1_fsm_state67 = ap_CS_iter1_fsm[32'd30];

assign ap_CS_iter1_fsm_state68 = ap_CS_iter1_fsm[32'd31];

assign ap_CS_iter1_fsm_state69 = ap_CS_iter1_fsm[32'd32];

assign ap_CS_iter1_fsm_state70 = ap_CS_iter1_fsm[32'd33];

assign ap_CS_iter1_fsm_state71 = ap_CS_iter1_fsm[32'd34];

assign ap_CS_iter1_fsm_state72 = ap_CS_iter1_fsm[32'd35];

assign ap_CS_iter1_fsm_state73 = ap_CS_iter1_fsm[32'd36];

assign ap_CS_iter1_fsm_state74 = ap_CS_iter1_fsm[32'd37];

assign ap_CS_iter2_fsm_state100 = ap_CS_iter2_fsm[32'd26];

assign ap_CS_iter2_fsm_state101 = ap_CS_iter2_fsm[32'd27];

assign ap_CS_iter2_fsm_state102 = ap_CS_iter2_fsm[32'd28];

assign ap_CS_iter2_fsm_state103 = ap_CS_iter2_fsm[32'd29];

assign ap_CS_iter2_fsm_state75 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter2_fsm_state76 = ap_CS_iter2_fsm[32'd2];

assign ap_CS_iter2_fsm_state77 = ap_CS_iter2_fsm[32'd3];

assign ap_CS_iter2_fsm_state78 = ap_CS_iter2_fsm[32'd4];

assign ap_CS_iter2_fsm_state79 = ap_CS_iter2_fsm[32'd5];

assign ap_CS_iter2_fsm_state80 = ap_CS_iter2_fsm[32'd6];

assign ap_CS_iter2_fsm_state81 = ap_CS_iter2_fsm[32'd7];

assign ap_CS_iter2_fsm_state82 = ap_CS_iter2_fsm[32'd8];

assign ap_CS_iter2_fsm_state83 = ap_CS_iter2_fsm[32'd9];

assign ap_CS_iter2_fsm_state84 = ap_CS_iter2_fsm[32'd10];

assign ap_CS_iter2_fsm_state85 = ap_CS_iter2_fsm[32'd11];

assign ap_CS_iter2_fsm_state86 = ap_CS_iter2_fsm[32'd12];

assign ap_CS_iter2_fsm_state87 = ap_CS_iter2_fsm[32'd13];

assign ap_CS_iter2_fsm_state88 = ap_CS_iter2_fsm[32'd14];

assign ap_CS_iter2_fsm_state89 = ap_CS_iter2_fsm[32'd15];

assign ap_CS_iter2_fsm_state90 = ap_CS_iter2_fsm[32'd16];

assign ap_CS_iter2_fsm_state91 = ap_CS_iter2_fsm[32'd17];

assign ap_CS_iter2_fsm_state92 = ap_CS_iter2_fsm[32'd18];

assign ap_CS_iter2_fsm_state93 = ap_CS_iter2_fsm[32'd19];

assign ap_CS_iter2_fsm_state94 = ap_CS_iter2_fsm[32'd20];

assign ap_CS_iter2_fsm_state95 = ap_CS_iter2_fsm[32'd21];

assign ap_CS_iter2_fsm_state96 = ap_CS_iter2_fsm[32'd22];

assign ap_CS_iter2_fsm_state97 = ap_CS_iter2_fsm[32'd23];

assign ap_CS_iter2_fsm_state98 = ap_CS_iter2_fsm[32'd24];

assign ap_CS_iter2_fsm_state99 = ap_CS_iter2_fsm[32'd25];

assign ap_block_state100_pp0_stage25_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage26_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage27_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state103_pp0_stage28_iter2 = (regslice_both_output_V_data_V_U_apdone_blk == 1'b1);
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage26_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage27_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage28_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage29_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage30_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage31_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage32_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage33_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage34_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage35_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage36_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state93_pp0_stage18_iter2 = (output_r_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state94_pp0_stage19_iter2 = (output_r_TREADY_int_regslice == 1'b0);
end

assign ap_block_state95_pp0_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign aux_in_TREADY = regslice_both_aux_in_V_data_V_U_ack_in;

assign aux_tmp_data_M_real_V_fu_311_p1 = aux_in_TDATA_int_regslice[15:0];

assign carry_1_fu_4512_p2 = (xor_ln416_fu_4507_p2 & p_Result_9_fu_4500_p3);

assign carry_3_fu_4625_p2 = (xor_ln416_1_fu_4620_p2 & p_Result_12_fu_4613_p3);

assign conv7_i235_i_fu_4297_p1 = $signed(error_imag_V_reg_9986);

assign conv7_i251_i_fu_4294_p1 = $signed(error_real_V_reg_9976);

assign deleted_ones_3_fu_4655_p3 = ((carry_3_fu_4625_p2[0:0] == 1'b1) ? and_ln789_1_fu_4650_p2 : Range1_all_ones_3_reg_10042);

assign deleted_ones_fu_4542_p3 = ((carry_1_fu_4512_p2[0:0] == 1'b1) ? and_ln789_fu_4537_p2 : Range1_all_ones_reg_10013);

assign deleted_zeros_1_fu_4631_p3 = ((carry_3_fu_4625_p2[0:0] == 1'b1) ? Range1_all_ones_3_reg_10042 : Range1_all_zeros_1_reg_10049);

assign deleted_zeros_fu_4518_p3 = ((carry_1_fu_4512_p2[0:0] == 1'b1) ? Range1_all_ones_reg_10013 : Range1_all_zeros_reg_10020);

assign error_imag_V_fu_4082_p3 = ((xor_ln340_1_fu_4070_p2[0:0] == 1'b1) ? select_ln384_45_fu_4074_p3 : p_Val2_3_fu_4057_p1);

assign error_real_V_fu_4049_p3 = ((xor_ln340_fu_4037_p2[0:0] == 1'b1) ? select_ln384_44_fu_4041_p3 : p_Val2_1_fu_4024_p1);

assign grp_fu_1053_p1 = grp_fu_1053_p10;

assign grp_fu_1053_p10 = y_V_fu_1037_p3;

assign grp_fu_1097_p0 = sext_ln1171_1_fu_1093_p1;

assign grp_fu_1097_p1 = sext_ln1169_1_reg_8431;

assign grp_fu_1105_p0 = sext_ln1171_1_fu_1093_p1;

assign grp_fu_1122_p0 = sext_ln1171_15_fu_1118_p1;

assign grp_fu_1122_p1 = sext_ln1169_2_fu_1111_p1;

assign grp_fu_1152_p1 = sext_ln1169_2_fu_1111_p1;

assign grp_fu_1158_p0 = sext_ln1171_15_fu_1118_p1;

assign grp_fu_1175_p0 = sext_ln1171_19_fu_1171_p1;

assign grp_fu_1175_p1 = sext_ln1169_3_fu_1164_p1;

assign grp_fu_1205_p1 = sext_ln1169_3_fu_1164_p1;

assign grp_fu_1211_p0 = sext_ln1171_19_fu_1171_p1;

assign grp_fu_1228_p0 = sext_ln1171_4_fu_1224_p1;

assign grp_fu_1228_p1 = sext_ln1169_4_fu_1217_p1;

assign grp_fu_1258_p1 = sext_ln1169_4_fu_1217_p1;

assign grp_fu_1264_p0 = sext_ln1171_4_fu_1224_p1;

assign grp_fu_1281_p0 = sext_ln1171_5_fu_1277_p1;

assign grp_fu_1281_p1 = sext_ln1169_5_fu_1270_p1;

assign grp_fu_1311_p1 = sext_ln1169_5_fu_1270_p1;

assign grp_fu_1317_p0 = sext_ln1171_5_fu_1277_p1;

assign grp_fu_1334_p0 = sext_ln1171_6_fu_1330_p1;

assign grp_fu_1334_p1 = sext_ln1169_6_fu_1323_p1;

assign grp_fu_1364_p1 = sext_ln1169_6_fu_1323_p1;

assign grp_fu_1370_p0 = sext_ln1171_6_fu_1330_p1;

assign grp_fu_1387_p0 = sext_ln1171_7_fu_1383_p1;

assign grp_fu_1387_p1 = sext_ln1169_7_fu_1376_p1;

assign grp_fu_1417_p1 = sext_ln1169_7_fu_1376_p1;

assign grp_fu_1423_p0 = sext_ln1171_7_fu_1383_p1;

assign grp_fu_1440_p0 = sext_ln1171_8_fu_1436_p1;

assign grp_fu_1440_p1 = sext_ln1169_8_fu_1429_p1;

assign grp_fu_1470_p1 = sext_ln1169_8_fu_1429_p1;

assign grp_fu_1476_p0 = sext_ln1171_8_fu_1436_p1;

assign grp_fu_1493_p0 = sext_ln1171_9_fu_1489_p1;

assign grp_fu_1493_p1 = sext_ln1169_9_fu_1482_p1;

assign grp_fu_1523_p1 = sext_ln1169_9_fu_1482_p1;

assign grp_fu_1529_p0 = sext_ln1171_9_fu_1489_p1;

assign grp_fu_1546_p0 = sext_ln1171_10_fu_1542_p1;

assign grp_fu_1546_p1 = sext_ln1169_10_fu_1535_p1;

assign grp_fu_1576_p1 = sext_ln1169_10_fu_1535_p1;

assign grp_fu_1582_p0 = sext_ln1171_10_fu_1542_p1;

assign grp_fu_345_p0 = sext_ln1171_fu_341_p1;

assign grp_fu_345_p1 = sext_ln1169_fu_333_p1;

assign grp_fu_377_p1 = sext_ln1169_fu_333_p1;

assign grp_fu_383_p0 = sext_ln1171_fu_341_p1;

assign grp_fu_4300_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4300_p1 = sext_ln1169_10_reg_8845_pp0_iter1_reg;

assign grp_fu_4305_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4305_p1 = sext_ln1171_42_reg_8879_pp0_iter1_reg;

assign grp_fu_4310_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4310_p1 = sext_ln1171_42_reg_8879_pp0_iter1_reg;

assign grp_fu_4315_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4315_p1 = sext_ln1169_10_reg_8845_pp0_iter1_reg;

assign grp_fu_4320_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4320_p1 = sext_ln1169_9_reg_8799_pp0_iter1_reg;

assign grp_fu_4325_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4325_p1 = sext_ln1171_39_reg_8833_pp0_iter1_reg;

assign grp_fu_4330_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4330_p1 = sext_ln1171_39_reg_8833_pp0_iter1_reg;

assign grp_fu_4335_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4335_p1 = sext_ln1169_9_reg_8799_pp0_iter1_reg;

assign grp_fu_4340_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4340_p1 = sext_ln1169_8_reg_8753_pp0_iter1_reg;

assign grp_fu_4345_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4345_p1 = sext_ln1171_36_reg_8787_pp0_iter1_reg;

assign grp_fu_4350_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4350_p1 = sext_ln1171_36_reg_8787_pp0_iter1_reg;

assign grp_fu_4355_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4355_p1 = sext_ln1169_8_reg_8753_pp0_iter1_reg;

assign grp_fu_4360_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4360_p1 = sext_ln1169_7_reg_8707_pp0_iter1_reg;

assign grp_fu_4365_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4365_p1 = sext_ln1171_33_reg_8741_pp0_iter1_reg;

assign grp_fu_4370_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4370_p1 = sext_ln1171_33_reg_8741_pp0_iter1_reg;

assign grp_fu_4375_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4375_p1 = sext_ln1169_7_reg_8707_pp0_iter1_reg;

assign grp_fu_4380_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4380_p1 = sext_ln1169_6_reg_8661_pp0_iter1_reg;

assign grp_fu_4385_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4385_p1 = sext_ln1171_30_reg_8695_pp0_iter1_reg;

assign grp_fu_4390_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4390_p1 = sext_ln1171_30_reg_8695_pp0_iter1_reg;

assign grp_fu_4395_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4395_p1 = sext_ln1169_6_reg_8661_pp0_iter1_reg;

assign grp_fu_4400_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4400_p1 = sext_ln1169_5_reg_8615_pp0_iter1_reg;

assign grp_fu_4405_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4405_p1 = sext_ln1171_27_reg_8649_pp0_iter1_reg;

assign grp_fu_4410_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4410_p1 = sext_ln1171_27_reg_8649_pp0_iter1_reg;

assign grp_fu_4415_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4415_p1 = sext_ln1169_5_reg_8615_pp0_iter1_reg;

assign grp_fu_4420_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4420_p1 = sext_ln1169_4_reg_8569_pp0_iter1_reg;

assign grp_fu_4425_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4425_p1 = sext_ln1171_24_reg_8603_pp0_iter1_reg;

assign grp_fu_4430_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4430_p1 = sext_ln1171_24_reg_8603_pp0_iter1_reg;

assign grp_fu_4435_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4435_p1 = sext_ln1169_4_reg_8569_pp0_iter1_reg;

assign grp_fu_4440_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4440_p1 = sext_ln1169_3_reg_8523_pp0_iter1_reg;

assign grp_fu_4445_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4445_p1 = sext_ln1171_21_reg_8557_pp0_iter1_reg;

assign grp_fu_4450_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4450_p1 = sext_ln1171_21_reg_8557_pp0_iter1_reg;

assign grp_fu_4455_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4455_p1 = sext_ln1169_3_reg_8523_pp0_iter1_reg;

assign grp_fu_4460_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4460_p1 = sext_ln1169_2_reg_8477_pp0_iter1_reg;

assign grp_fu_4465_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4465_p1 = sext_ln1171_17_reg_8511_pp0_iter1_reg;

assign grp_fu_4470_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4470_p1 = sext_ln1171_17_reg_8511_pp0_iter1_reg;

assign grp_fu_4475_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4475_p1 = sext_ln1169_2_reg_8477_pp0_iter1_reg;

assign grp_fu_4480_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4480_p1 = sext_ln1169_1_reg_8431_pp0_iter1_reg;

assign grp_fu_4485_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4485_p1 = sext_ln1171_13_reg_8470_pp0_iter1_reg;

assign grp_fu_4490_p0 = conv7_i251_i_fu_4294_p1;

assign grp_fu_4490_p1 = sext_ln1171_13_reg_8470_pp0_iter1_reg;

assign grp_fu_4495_p0 = conv7_i235_i_fu_4297_p1;

assign grp_fu_4495_p1 = sext_ln1169_1_reg_8431_pp0_iter1_reg;

assign grp_fu_4741_p0 = grp_fu_4741_p00;

assign grp_fu_4741_p00 = select_ln340_reg_10054;

assign grp_fu_4741_p1 = grp_fu_4741_p10;

assign grp_fu_4741_p10 = mu_read_reg_8426_pp0_iter1_reg;

assign grp_fu_4913_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4922_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4931_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4940_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4949_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4958_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4967_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4976_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4985_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_4994_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5003_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5012_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5021_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5030_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5039_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5048_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5057_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5066_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5075_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5084_p0 = zext_ln1171_fu_4907_p1;

assign grp_fu_5101_p0 = $signed(shl_ln_fu_5090_p3);

assign grp_fu_5117_p0 = $signed(shl_ln737_1_fu_5106_p3);

assign grp_fu_5133_p0 = $signed(shl_ln737_2_fu_5122_p3);

assign grp_fu_5149_p0 = $signed(shl_ln737_3_fu_5138_p3);

assign grp_fu_5165_p0 = $signed(shl_ln737_4_fu_5154_p3);

assign grp_fu_5181_p0 = $signed(shl_ln737_5_fu_5170_p3);

assign grp_fu_5197_p0 = $signed(shl_ln737_6_fu_5186_p3);

assign grp_fu_5213_p0 = $signed(shl_ln737_7_fu_5202_p3);

assign grp_fu_5229_p0 = $signed(shl_ln737_8_fu_5218_p3);

assign grp_fu_5245_p0 = $signed(shl_ln737_9_fu_5234_p3);

assign grp_fu_5261_p0 = $signed(shl_ln737_s_fu_5250_p3);

assign grp_fu_5277_p0 = $signed(shl_ln737_10_fu_5266_p3);

assign grp_fu_5293_p0 = $signed(shl_ln737_11_fu_5282_p3);

assign grp_fu_5309_p0 = $signed(shl_ln737_12_fu_5298_p3);

assign grp_fu_5325_p0 = $signed(shl_ln737_13_fu_5314_p3);

assign grp_fu_5341_p0 = $signed(shl_ln737_14_fu_5330_p3);

assign grp_fu_5357_p0 = $signed(shl_ln737_15_fu_5346_p3);

assign grp_fu_5373_p0 = $signed(shl_ln737_16_fu_5362_p3);

assign grp_fu_5389_p0 = $signed(shl_ln737_17_fu_5378_p3);

assign grp_fu_5405_p0 = $signed(shl_ln737_18_fu_5394_p3);

assign grp_fu_7790_p0 = sext_ln1169_18_fu_393_p1;

assign grp_fu_7790_p1 = sext_ln1169_18_fu_393_p1;

assign grp_fu_7796_p0 = sext_ln1169_13_fu_558_p1;

assign grp_fu_7796_p1 = sext_ln1169_13_fu_558_p1;

assign grp_fu_7802_p0 = sext_ln1169_15_fu_571_p1;

assign grp_fu_7802_p1 = sext_ln1169_15_fu_571_p1;

assign grp_fu_7808_p0 = sext_ln1169_24_fu_614_p1;

assign grp_fu_7808_p1 = sext_ln1169_24_fu_614_p1;

assign grp_fu_7814_p0 = sext_ln1169_26_fu_732_p1;

assign grp_fu_7814_p1 = sext_ln1169_26_fu_732_p1;

assign grp_fu_7820_p0 = sext_ln1169_11_fu_803_p1;

assign grp_fu_7820_p1 = sext_ln1169_11_fu_803_p1;

assign grp_fu_7826_p0 = sext_ln1169_21_fu_820_p1;

assign grp_fu_7826_p1 = sext_ln1169_21_fu_820_p1;

assign grp_fu_7832_p0 = sext_ln1169_30_fu_824_p1;

assign grp_fu_7832_p1 = sext_ln1169_30_fu_824_p1;

assign grp_fu_7839_p0 = sext_ln1169_25_fu_847_p1;

assign grp_fu_7839_p1 = sext_ln1169_25_fu_847_p1;

assign grp_fu_7846_p0 = sext_ln1169_28_fu_851_p1;

assign grp_fu_7846_p1 = sext_ln1169_28_fu_851_p1;

assign grp_fu_7852_p0 = sext_ln1169_23_fu_870_p1;

assign grp_fu_7852_p1 = sext_ln1169_23_fu_870_p1;

assign grp_fu_7859_p0 = sext_ln1169_16_fu_884_p1;

assign grp_fu_7859_p1 = sext_ln1169_16_fu_884_p1;

assign grp_fu_7866_p0 = sext_ln1169_17_fu_897_p1;

assign grp_fu_7866_p1 = sext_ln1169_17_fu_897_p1;

assign grp_fu_7873_p0 = sext_ln1169_19_fu_916_p1;

assign grp_fu_7873_p1 = sext_ln1169_19_fu_916_p1;

assign grp_fu_7880_p0 = sext_ln1169_29_fu_930_p1;

assign grp_fu_7880_p1 = sext_ln1169_29_fu_930_p1;

assign grp_fu_7887_p0 = sext_ln1169_20_fu_943_p1;

assign grp_fu_7887_p1 = sext_ln1169_20_fu_943_p1;

assign grp_fu_7894_p0 = sext_ln1169_12_fu_947_p1;

assign grp_fu_7894_p1 = sext_ln1169_12_fu_947_p1;

assign grp_fu_7901_p0 = sext_ln1169_27_fu_965_p1;

assign grp_fu_7901_p1 = sext_ln1169_27_fu_965_p1;

assign grp_fu_7908_p0 = sext_ln1169_22_fu_988_p1;

assign grp_fu_7908_p1 = sext_ln1169_22_fu_988_p1;

assign grp_fu_7915_p0 = sext_ln1169_14_fu_1007_p1;

assign grp_fu_7915_p1 = sext_ln1169_14_fu_1007_p1;

assign icmp_ln1551_fu_1044_p2 = ((add_ln737_reg_8411 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_10_fu_3812_p2 = ((tmp_21_reg_9880 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_11_fu_2227_p2 = ((tmp_7_reg_9439 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_12_fu_2370_p2 = ((tmp_8_reg_9474 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_13_fu_2433_p2 = ((tmp_9_reg_9497 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_14_fu_2639_p2 = ((tmp_10_reg_9555 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_15_fu_2782_p2 = ((tmp_11_reg_9590 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_16_fu_2845_p2 = ((tmp_12_reg_9613 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_17_fu_3051_p2 = ((tmp_14_reg_9671 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_18_fu_3257_p2 = ((tmp_16_reg_9729 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_19_fu_3463_p2 = ((tmp_18_reg_9787 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_659_p2 = ((tmp_1_reg_8059 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_20_fu_3669_p2 = ((tmp_20_reg_9845 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_21_fu_3875_p2 = ((tmp_22_reg_9903 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_22_fu_6130_p2 = ((tmp_24_reg_10769 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_23_fu_6172_p2 = ((tmp_25_reg_10793 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_24_fu_6214_p2 = ((tmp_26_reg_10817 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_25_fu_6256_p2 = ((tmp_27_reg_10841 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_26_fu_6298_p2 = ((tmp_28_reg_10865 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_27_fu_6340_p2 = ((tmp_29_reg_10889 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_28_fu_6382_p2 = ((tmp_30_reg_10913 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_29_fu_6424_p2 = ((tmp_31_reg_10937 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_2164_p2 = ((tmp_6_reg_9416 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_30_fu_6466_p2 = ((tmp_32_reg_10961 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_31_fu_6508_p2 = ((tmp_33_reg_10985 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_32_fu_6550_p2 = ((tmp_34_reg_11009 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_33_fu_6592_p2 = ((tmp_35_reg_11033 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_34_fu_6634_p2 = ((tmp_36_reg_11057 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_35_fu_6676_p2 = ((tmp_37_reg_11081 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_36_fu_6718_p2 = ((tmp_38_reg_11105 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_37_fu_6760_p2 = ((tmp_39_reg_11129 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_38_fu_6802_p2 = ((tmp_40_reg_11153 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_39_fu_6844_p2 = ((tmp_41_reg_11177 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_1958_p2 = ((tmp_4_reg_9268 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_40_fu_6886_p2 = ((tmp_42_reg_11201 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_41_fu_6928_p2 = ((tmp_43_reg_11225 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_2576_p2 = ((tmp_s_reg_9532 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_2021_p2 = ((tmp_5_reg_9291 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_6_fu_2988_p2 = ((tmp_13_reg_9648 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_7_fu_3194_p2 = ((tmp_15_reg_9706 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_8_fu_3400_p2 = ((tmp_17_reg_9764 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_9_fu_3606_p2 = ((tmp_19_reg_9822 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_739_p2 = ((tmp_reg_8100 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln795_10_fu_3838_p2 = ((tmp_21_reg_9880 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_11_fu_2190_p2 = ((tmp_6_reg_9416 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_12_fu_2253_p2 = ((tmp_7_reg_9439 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_13_fu_2396_p2 = ((tmp_8_reg_9474 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_14_fu_2459_p2 = ((tmp_9_reg_9497 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_15_fu_2665_p2 = ((tmp_10_reg_9555 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_16_fu_2871_p2 = ((tmp_12_reg_9613 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_17_fu_3077_p2 = ((tmp_14_reg_9671 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_18_fu_3283_p2 = ((tmp_16_reg_9729 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_19_fu_3489_p2 = ((tmp_18_reg_9787 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_1_fu_685_p2 = ((tmp_1_reg_8059 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln795_20_fu_3695_p2 = ((tmp_20_reg_9845 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_21_fu_3901_p2 = ((tmp_22_reg_9903 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_22_fu_6156_p2 = ((tmp_24_reg_10769 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_23_fu_6198_p2 = ((tmp_25_reg_10793 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_24_fu_6240_p2 = ((tmp_26_reg_10817 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_25_fu_6282_p2 = ((tmp_27_reg_10841 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_26_fu_6324_p2 = ((tmp_28_reg_10865 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_27_fu_6366_p2 = ((tmp_29_reg_10889 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_28_fu_6408_p2 = ((tmp_30_reg_10913 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_29_fu_6450_p2 = ((tmp_31_reg_10937 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_2_fu_1984_p2 = ((tmp_4_reg_9268 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_30_fu_6492_p2 = ((tmp_32_reg_10961 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_31_fu_6534_p2 = ((tmp_33_reg_10985 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_32_fu_6576_p2 = ((tmp_34_reg_11009 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_33_fu_6618_p2 = ((tmp_35_reg_11033 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_34_fu_6660_p2 = ((tmp_36_reg_11057 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_35_fu_6702_p2 = ((tmp_37_reg_11081 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_36_fu_6744_p2 = ((tmp_38_reg_11105 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_37_fu_6786_p2 = ((tmp_39_reg_11129 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_38_fu_6828_p2 = ((tmp_40_reg_11153 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_39_fu_6870_p2 = ((tmp_41_reg_11177 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_3_fu_2047_p2 = ((tmp_5_reg_9291 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_40_fu_6912_p2 = ((tmp_42_reg_11201 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_41_fu_6954_p2 = ((tmp_43_reg_11225 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_4_fu_2602_p2 = ((tmp_s_reg_9532 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_5_fu_2808_p2 = ((tmp_11_reg_9590 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_6_fu_3014_p2 = ((tmp_13_reg_9648 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_7_fu_3220_p2 = ((tmp_15_reg_9706 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_8_fu_3426_p2 = ((tmp_17_reg_9764 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_9_fu_3632_p2 = ((tmp_19_reg_9822 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_fu_765_p2 = ((tmp_reg_8100 != 17'd131071) ? 1'b1 : 1'b0);

assign lhs_2_fu_3987_p3 = {{tmp_44_fu_3978_p4}, {32'd0}};

assign lhs_fu_3941_p3 = {{trunc_ln737_fu_3938_p1}, {32'd0}};

assign main_in_TREADY = regslice_both_main_in_V_data_V_U_ack_in;

assign or_ln340_10_fu_7374_p2 = (and_ln795_34_reg_11367 | and_ln794_34_reg_11361);

assign or_ln340_11_fu_7415_p2 = (and_ln795_35_reg_11380 | and_ln794_35_reg_11374);

assign or_ln340_12_fu_7456_p2 = (and_ln795_36_reg_11393 | and_ln794_36_reg_11387);

assign or_ln340_13_fu_7497_p2 = (and_ln795_37_reg_11406 | and_ln794_37_reg_11400);

assign or_ln340_14_fu_7538_p2 = (and_ln795_38_reg_11419 | and_ln794_38_reg_11413);

assign or_ln340_15_fu_7579_p2 = (and_ln795_39_reg_11432 | and_ln794_39_reg_11426);

assign or_ln340_16_fu_7620_p2 = (and_ln795_40_reg_11445 | and_ln794_40_reg_11439);

assign or_ln340_17_fu_7661_p2 = (and_ln795_41_reg_11458 | and_ln794_41_reg_11452);

assign or_ln340_18_fu_7702_p2 = (and_ln795_42_reg_11471 | and_ln794_42_reg_11465);

assign or_ln340_19_fu_7743_p2 = (and_ln795_43_reg_11484 | and_ln794_43_reg_11478);

assign or_ln340_1_fu_7005_p2 = (and_ln795_25_reg_11250 | and_ln794_25_reg_11244);

assign or_ln340_20_fu_6979_p2 = (xor_ln340_2_fu_6974_p2 | and_ln794_24_reg_11231);

assign or_ln340_21_fu_7020_p2 = (xor_ln340_3_fu_7015_p2 | and_ln794_25_reg_11244);

assign or_ln340_22_fu_7061_p2 = (xor_ln340_4_fu_7056_p2 | and_ln794_26_reg_11257);

assign or_ln340_23_fu_7102_p2 = (xor_ln340_5_fu_7097_p2 | and_ln794_27_reg_11270);

assign or_ln340_24_fu_7143_p2 = (xor_ln340_6_fu_7138_p2 | and_ln794_28_reg_11283);

assign or_ln340_25_fu_7184_p2 = (xor_ln340_7_fu_7179_p2 | and_ln794_29_reg_11296);

assign or_ln340_26_fu_7225_p2 = (xor_ln340_8_fu_7220_p2 | and_ln794_30_reg_11309);

assign or_ln340_27_fu_7266_p2 = (xor_ln340_9_fu_7261_p2 | and_ln794_31_reg_11322);

assign or_ln340_28_fu_7307_p2 = (xor_ln340_10_fu_7302_p2 | and_ln794_32_reg_11335);

assign or_ln340_29_fu_7348_p2 = (xor_ln340_11_fu_7343_p2 | and_ln794_33_reg_11348);

assign or_ln340_2_fu_7046_p2 = (and_ln795_26_reg_11263 | and_ln794_26_reg_11257);

assign or_ln340_30_fu_7389_p2 = (xor_ln340_12_fu_7384_p2 | and_ln794_34_reg_11361);

assign or_ln340_31_fu_7430_p2 = (xor_ln340_13_fu_7425_p2 | and_ln794_35_reg_11374);

assign or_ln340_32_fu_7471_p2 = (xor_ln340_14_fu_7466_p2 | and_ln794_36_reg_11387);

assign or_ln340_33_fu_7512_p2 = (xor_ln340_15_fu_7507_p2 | and_ln794_37_reg_11400);

assign or_ln340_34_fu_7553_p2 = (xor_ln340_16_fu_7548_p2 | and_ln794_38_reg_11413);

assign or_ln340_35_fu_7594_p2 = (xor_ln340_17_fu_7589_p2 | and_ln794_39_reg_11426);

assign or_ln340_36_fu_7635_p2 = (xor_ln340_18_fu_7630_p2 | and_ln794_40_reg_11439);

assign or_ln340_37_fu_7676_p2 = (xor_ln340_19_fu_7671_p2 | and_ln794_41_reg_11452);

assign or_ln340_38_fu_7717_p2 = (xor_ln340_20_fu_7712_p2 | and_ln794_42_reg_11465);

assign or_ln340_39_fu_7758_p2 = (xor_ln340_21_fu_7753_p2 | and_ln794_43_reg_11478);

assign or_ln340_3_fu_7087_p2 = (and_ln795_27_reg_11276 | and_ln794_27_reg_11270);

assign or_ln340_40_fu_437_p2 = (xor_ln794_46_fu_413_p2 | tmp_132_fu_405_p3);

assign or_ln340_41_fu_513_p2 = (xor_ln794_47_fu_483_p2 | tmp_134_fu_475_p3);

assign or_ln340_4_fu_7128_p2 = (and_ln795_28_reg_11289 | and_ln794_28_reg_11283);

assign or_ln340_5_fu_7169_p2 = (and_ln795_29_reg_11302 | and_ln794_29_reg_11296);

assign or_ln340_6_fu_7210_p2 = (and_ln795_30_reg_11315 | and_ln794_30_reg_11309);

assign or_ln340_7_fu_7251_p2 = (and_ln795_31_reg_11328 | and_ln794_31_reg_11322);

assign or_ln340_8_fu_7292_p2 = (and_ln795_32_reg_11341 | and_ln794_32_reg_11335);

assign or_ln340_9_fu_7333_p2 = (and_ln795_33_reg_11354 | and_ln794_33_reg_11348);

assign or_ln340_fu_6970_p2 = (and_ln795_24_reg_11237 | and_ln794_24_reg_11231);

assign or_ln384_10_fu_2832_p2 = (and_ln795_12_fu_2819_p2 | and_ln794_10_fu_2797_p2);

assign or_ln384_11_fu_2895_p2 = (and_ln795_13_fu_2882_p2 | and_ln794_11_fu_2860_p2);

assign or_ln384_12_fu_3038_p2 = (and_ln795_14_fu_3025_p2 | and_ln794_12_fu_3003_p2);

assign or_ln384_13_fu_3101_p2 = (and_ln795_15_fu_3088_p2 | and_ln794_13_fu_3066_p2);

assign or_ln384_14_fu_3244_p2 = (and_ln795_16_fu_3231_p2 | and_ln794_14_fu_3209_p2);

assign or_ln384_15_fu_3307_p2 = (and_ln795_17_fu_3294_p2 | and_ln794_15_fu_3272_p2);

assign or_ln384_16_fu_3450_p2 = (and_ln795_18_fu_3437_p2 | and_ln794_16_fu_3415_p2);

assign or_ln384_17_fu_3513_p2 = (and_ln795_19_fu_3500_p2 | and_ln794_17_fu_3478_p2);

assign or_ln384_18_fu_3656_p2 = (and_ln795_20_fu_3643_p2 | and_ln794_18_fu_3621_p2);

assign or_ln384_19_fu_3719_p2 = (and_ln795_21_fu_3706_p2 | and_ln794_19_fu_3684_p2);

assign or_ln384_1_fu_709_p2 = (and_ln795_3_fu_696_p2 | and_ln794_1_fu_674_p2);

assign or_ln384_20_fu_3862_p2 = (and_ln795_22_fu_3849_p2 | and_ln794_20_fu_3827_p2);

assign or_ln384_21_fu_3925_p2 = (and_ln795_23_fu_3912_p2 | and_ln794_21_fu_3890_p2);

assign or_ln384_22_fu_4600_p2 = (underflow_fu_4587_p2 | overflow_3_fu_4565_p2);

assign or_ln384_23_fu_4713_p2 = (underflow_1_fu_4700_p2 | overflow_4_fu_4678_p2);

assign or_ln384_2_fu_2008_p2 = (and_ln795_4_fu_1995_p2 | and_ln794_2_fu_1973_p2);

assign or_ln384_3_fu_2071_p2 = (and_ln795_5_fu_2058_p2 | and_ln794_3_fu_2036_p2);

assign or_ln384_4_fu_2214_p2 = (and_ln795_6_fu_2201_p2 | and_ln794_4_fu_2179_p2);

assign or_ln384_5_fu_2277_p2 = (and_ln795_7_fu_2264_p2 | and_ln794_5_fu_2242_p2);

assign or_ln384_6_fu_2420_p2 = (and_ln795_8_fu_2407_p2 | and_ln794_6_fu_2385_p2);

assign or_ln384_7_fu_2483_p2 = (and_ln795_9_fu_2470_p2 | and_ln794_7_fu_2448_p2);

assign or_ln384_8_fu_2626_p2 = (and_ln795_10_fu_2613_p2 | and_ln794_8_fu_2591_p2);

assign or_ln384_9_fu_2689_p2 = (and_ln795_11_fu_2676_p2 | and_ln794_9_fu_2654_p2);

assign or_ln384_fu_789_p2 = (and_ln795_1_fu_776_p2 | and_ln794_fu_754_p2);

assign or_ln406_1_fu_4205_p2 = (r_1_fu_4199_p2 | p_Result_5_reg_9957);

assign or_ln406_fu_4115_p2 = (r_fu_4109_p2 | p_Result_s_reg_9931);

assign or_ln794_10_fu_3817_p2 = (tmp_83_reg_9874 | icmp_ln777_10_fu_3812_p2);

assign or_ln794_11_fu_2169_p2 = (tmp_51_reg_9410 | icmp_ln777_2_fu_2164_p2);

assign or_ln794_12_fu_2232_p2 = (tmp_53_reg_9433 | icmp_ln777_11_fu_2227_p2);

assign or_ln794_13_fu_2375_p2 = (tmp_55_reg_9468 | icmp_ln777_12_fu_2370_p2);

assign or_ln794_14_fu_2438_p2 = (tmp_57_reg_9491 | icmp_ln777_13_fu_2433_p2);

assign or_ln794_15_fu_2581_p2 = (tmp_59_reg_9526 | icmp_ln777_4_fu_2576_p2);

assign or_ln794_16_fu_2644_p2 = (tmp_61_reg_9549 | icmp_ln777_14_fu_2639_p2);

assign or_ln794_17_fu_2787_p2 = (tmp_63_reg_9584 | icmp_ln777_15_fu_2782_p2);

assign or_ln794_18_fu_2850_p2 = (tmp_65_reg_9607 | icmp_ln777_16_fu_2845_p2);

assign or_ln794_19_fu_3056_p2 = (tmp_69_reg_9665 | icmp_ln777_17_fu_3051_p2);

assign or_ln794_1_fu_664_p2 = (tmp_45_reg_8053 | icmp_ln777_1_fu_659_p2);

assign or_ln794_20_fu_3262_p2 = (tmp_73_reg_9723 | icmp_ln777_18_fu_3257_p2);

assign or_ln794_21_fu_3468_p2 = (tmp_77_reg_9781 | icmp_ln777_19_fu_3463_p2);

assign or_ln794_22_fu_3674_p2 = (tmp_81_reg_9839 | icmp_ln777_20_fu_3669_p2);

assign or_ln794_23_fu_3880_p2 = (tmp_85_reg_9897 | icmp_ln777_21_fu_3875_p2);

assign or_ln794_24_fu_6135_p2 = (tmp_92_reg_10763 | icmp_ln777_22_fu_6130_p2);

assign or_ln794_25_fu_6177_p2 = (tmp_94_reg_10787 | icmp_ln777_23_fu_6172_p2);

assign or_ln794_26_fu_6219_p2 = (tmp_96_reg_10811 | icmp_ln777_24_fu_6214_p2);

assign or_ln794_27_fu_6261_p2 = (tmp_98_reg_10835 | icmp_ln777_25_fu_6256_p2);

assign or_ln794_28_fu_6303_p2 = (tmp_100_reg_10859 | icmp_ln777_26_fu_6298_p2);

assign or_ln794_29_fu_6345_p2 = (tmp_102_reg_10883 | icmp_ln777_27_fu_6340_p2);

assign or_ln794_2_fu_1963_p2 = (tmp_47_reg_9262 | icmp_ln777_3_fu_1958_p2);

assign or_ln794_30_fu_6387_p2 = (tmp_104_reg_10907 | icmp_ln777_28_fu_6382_p2);

assign or_ln794_31_fu_6429_p2 = (tmp_106_reg_10931 | icmp_ln777_29_fu_6424_p2);

assign or_ln794_32_fu_6471_p2 = (tmp_108_reg_10955 | icmp_ln777_30_fu_6466_p2);

assign or_ln794_33_fu_6513_p2 = (tmp_110_reg_10979 | icmp_ln777_31_fu_6508_p2);

assign or_ln794_34_fu_6555_p2 = (tmp_112_reg_11003 | icmp_ln777_32_fu_6550_p2);

assign or_ln794_35_fu_6597_p2 = (tmp_114_reg_11027 | icmp_ln777_33_fu_6592_p2);

assign or_ln794_36_fu_6639_p2 = (tmp_116_reg_11051 | icmp_ln777_34_fu_6634_p2);

assign or_ln794_37_fu_6681_p2 = (tmp_118_reg_11075 | icmp_ln777_35_fu_6676_p2);

assign or_ln794_38_fu_6723_p2 = (tmp_120_reg_11099 | icmp_ln777_36_fu_6718_p2);

assign or_ln794_39_fu_6765_p2 = (tmp_122_reg_11123 | icmp_ln777_37_fu_6760_p2);

assign or_ln794_3_fu_4560_p2 = (xor_ln794_5_fu_4554_p2 | p_Result_10_reg_10001);

assign or_ln794_40_fu_6807_p2 = (tmp_124_reg_11147 | icmp_ln777_38_fu_6802_p2);

assign or_ln794_41_fu_6849_p2 = (tmp_126_reg_11171 | icmp_ln777_39_fu_6844_p2);

assign or_ln794_42_fu_6891_p2 = (tmp_128_reg_11195 | icmp_ln777_40_fu_6886_p2);

assign or_ln794_43_fu_6933_p2 = (tmp_130_reg_11219 | icmp_ln777_41_fu_6928_p2);

assign or_ln794_4_fu_4673_p2 = (xor_ln794_6_fu_4667_p2 | p_Result_13_reg_10030);

assign or_ln794_5_fu_2026_p2 = (tmp_49_reg_9285 | icmp_ln777_5_fu_2021_p2);

assign or_ln794_6_fu_2993_p2 = (tmp_67_reg_9642 | icmp_ln777_6_fu_2988_p2);

assign or_ln794_7_fu_3199_p2 = (tmp_71_reg_9700 | icmp_ln777_7_fu_3194_p2);

assign or_ln794_8_fu_3405_p2 = (tmp_75_reg_9758 | icmp_ln777_8_fu_3400_p2);

assign or_ln794_9_fu_3611_p2 = (tmp_79_reg_9816 | icmp_ln777_9_fu_3606_p2);

assign or_ln794_fu_744_p2 = (tmp_3_reg_8094 | icmp_ln777_fu_739_p2);

assign or_ln795_10_fu_3843_p2 = (xor_ln795_20_fu_3833_p2 | icmp_ln795_10_fu_3838_p2);

assign or_ln795_11_fu_2195_p2 = (xor_ln795_4_fu_2185_p2 | icmp_ln795_11_fu_2190_p2);

assign or_ln795_12_fu_2258_p2 = (xor_ln795_5_fu_2248_p2 | icmp_ln795_12_fu_2253_p2);

assign or_ln795_13_fu_2401_p2 = (xor_ln795_6_fu_2391_p2 | icmp_ln795_13_fu_2396_p2);

assign or_ln795_14_fu_2464_p2 = (xor_ln795_7_fu_2454_p2 | icmp_ln795_14_fu_2459_p2);

assign or_ln795_15_fu_2670_p2 = (xor_ln795_9_fu_2660_p2 | icmp_ln795_15_fu_2665_p2);

assign or_ln795_16_fu_2876_p2 = (xor_ln795_11_fu_2866_p2 | icmp_ln795_16_fu_2871_p2);

assign or_ln795_17_fu_3082_p2 = (xor_ln795_13_fu_3072_p2 | icmp_ln795_17_fu_3077_p2);

assign or_ln795_18_fu_3288_p2 = (xor_ln795_15_fu_3278_p2 | icmp_ln795_18_fu_3283_p2);

assign or_ln795_19_fu_3494_p2 = (xor_ln795_17_fu_3484_p2 | icmp_ln795_19_fu_3489_p2);

assign or_ln795_1_fu_690_p2 = (xor_ln795_1_fu_680_p2 | icmp_ln795_1_fu_685_p2);

assign or_ln795_20_fu_3700_p2 = (xor_ln795_19_fu_3690_p2 | icmp_ln795_20_fu_3695_p2);

assign or_ln795_21_fu_3906_p2 = (xor_ln795_21_fu_3896_p2 | icmp_ln795_21_fu_3901_p2);

assign or_ln795_22_fu_6161_p2 = (xor_ln795_22_fu_6151_p2 | icmp_ln795_22_fu_6156_p2);

assign or_ln795_23_fu_6203_p2 = (xor_ln795_23_fu_6193_p2 | icmp_ln795_23_fu_6198_p2);

assign or_ln795_24_fu_6245_p2 = (xor_ln795_24_fu_6235_p2 | icmp_ln795_24_fu_6240_p2);

assign or_ln795_25_fu_6287_p2 = (xor_ln795_25_fu_6277_p2 | icmp_ln795_25_fu_6282_p2);

assign or_ln795_26_fu_6329_p2 = (xor_ln795_26_fu_6319_p2 | icmp_ln795_26_fu_6324_p2);

assign or_ln795_27_fu_6371_p2 = (xor_ln795_27_fu_6361_p2 | icmp_ln795_27_fu_6366_p2);

assign or_ln795_28_fu_6413_p2 = (xor_ln795_28_fu_6403_p2 | icmp_ln795_28_fu_6408_p2);

assign or_ln795_29_fu_6455_p2 = (xor_ln795_29_fu_6445_p2 | icmp_ln795_29_fu_6450_p2);

assign or_ln795_2_fu_1989_p2 = (xor_ln795_2_fu_1979_p2 | icmp_ln795_2_fu_1984_p2);

assign or_ln795_30_fu_6497_p2 = (xor_ln795_30_fu_6487_p2 | icmp_ln795_30_fu_6492_p2);

assign or_ln795_31_fu_6539_p2 = (xor_ln795_31_fu_6529_p2 | icmp_ln795_31_fu_6534_p2);

assign or_ln795_32_fu_6581_p2 = (xor_ln795_32_fu_6571_p2 | icmp_ln795_32_fu_6576_p2);

assign or_ln795_33_fu_6623_p2 = (xor_ln795_33_fu_6613_p2 | icmp_ln795_33_fu_6618_p2);

assign or_ln795_34_fu_6665_p2 = (xor_ln795_34_fu_6655_p2 | icmp_ln795_34_fu_6660_p2);

assign or_ln795_35_fu_6707_p2 = (xor_ln795_35_fu_6697_p2 | icmp_ln795_35_fu_6702_p2);

assign or_ln795_36_fu_6749_p2 = (xor_ln795_36_fu_6739_p2 | icmp_ln795_36_fu_6744_p2);

assign or_ln795_37_fu_6791_p2 = (xor_ln795_37_fu_6781_p2 | icmp_ln795_37_fu_6786_p2);

assign or_ln795_38_fu_6833_p2 = (xor_ln795_38_fu_6823_p2 | icmp_ln795_38_fu_6828_p2);

assign or_ln795_39_fu_6875_p2 = (xor_ln795_39_fu_6865_p2 | icmp_ln795_39_fu_6870_p2);

assign or_ln795_3_fu_2052_p2 = (xor_ln795_3_fu_2042_p2 | icmp_ln795_3_fu_2047_p2);

assign or_ln795_40_fu_6917_p2 = (xor_ln795_40_fu_6907_p2 | icmp_ln795_40_fu_6912_p2);

assign or_ln795_41_fu_6959_p2 = (xor_ln795_41_fu_6949_p2 | icmp_ln795_41_fu_6954_p2);

assign or_ln795_42_fu_4575_p2 = (and_ln795_fu_4570_p2 | and_ln790_fu_4549_p2);

assign or_ln795_43_fu_4688_p2 = (and_ln795_2_fu_4683_p2 | and_ln790_1_fu_4662_p2);

assign or_ln795_4_fu_2607_p2 = (xor_ln795_8_fu_2597_p2 | icmp_ln795_4_fu_2602_p2);

assign or_ln795_5_fu_2813_p2 = (xor_ln795_10_fu_2803_p2 | icmp_ln795_5_fu_2808_p2);

assign or_ln795_6_fu_3019_p2 = (xor_ln795_12_fu_3009_p2 | icmp_ln795_6_fu_3014_p2);

assign or_ln795_7_fu_3225_p2 = (xor_ln795_14_fu_3215_p2 | icmp_ln795_7_fu_3220_p2);

assign or_ln795_8_fu_3431_p2 = (xor_ln795_16_fu_3421_p2 | icmp_ln795_8_fu_3426_p2);

assign or_ln795_9_fu_3637_p2 = (xor_ln795_18_fu_3627_p2 | icmp_ln795_9_fu_3632_p2);

assign or_ln795_fu_770_p2 = (xor_ln795_fu_760_p2 | icmp_ln795_fu_765_p2);

assign output_r_TDATA_int_regslice = {{output_tmp_data_M_imag_V_fu_4719_p3}, {output_tmp_data_M_real_V_fu_4606_p3}};

assign output_r_TVALID = regslice_both_output_V_data_V_U_vld_out;

assign output_tmp_data_M_imag_V_fu_4719_p3 = ((or_ln384_23_fu_4713_p2[0:0] == 1'b1) ? select_ln384_48_fu_4705_p3 : p_Val2_9_reg_10025);

assign output_tmp_data_M_real_V_fu_4606_p3 = ((or_ln384_22_fu_4600_p2[0:0] == 1'b1) ? select_ln384_46_fu_4592_p3 : p_Val2_6_reg_9996);

assign overflow_1_fu_4065_p2 = (xor_ln794_1_fu_4060_p2 & p_Result_6_reg_9965);

assign overflow_3_fu_4565_p2 = (xor_ln794_reg_9971 & or_ln794_3_fu_4560_p2);

assign overflow_4_fu_4678_p2 = (xor_ln794_1_reg_9981 & or_ln794_4_fu_4673_p2);

assign overflow_fu_4032_p2 = (xor_ln794_fu_4027_p2 & p_Result_4_reg_9939);

assign p_Result_11_fu_4189_p3 = ret_V_1_reg_9945[32'd31];

assign p_Result_12_fu_4613_p3 = ret_V_1_reg_9945[32'd47];

assign p_Result_1_fu_4159_p4 = {{ret_V_reg_9919[64:48]}};

assign p_Result_2_fu_4234_p4 = {{ret_V_1_reg_9945[64:49]}};

assign p_Result_3_fu_4249_p4 = {{ret_V_1_reg_9945[64:48]}};

assign p_Result_7_fu_4278_p3 = ap_phi_mux_p_Val2_4_phi_fu_292_p4[32'd63];

assign p_Result_8_fu_4099_p3 = ret_V_reg_9919[32'd31];

assign p_Result_9_fu_4500_p3 = ret_V_reg_9919[32'd47];

assign p_Result_s_18_fu_4144_p4 = {{ret_V_reg_9919[64:49]}};

assign p_Val2_1_fu_4024_p1 = ret_V_reg_9919[63:0];

assign p_Val2_3_fu_4057_p1 = ret_V_1_reg_9945[63:0];

assign p_Val2_5_fu_4090_p4 = {{ret_V_reg_9919[47:32]}};

assign p_Val2_6_fu_4130_p2 = (p_Val2_5_fu_4090_p4 + zext_ln415_fu_4126_p1);

assign p_Val2_8_fu_4180_p4 = {{ret_V_1_reg_9945[47:32]}};

assign p_Val2_9_fu_4220_p2 = (p_Val2_8_fu_4180_p4 + zext_ln415_1_fu_4216_p1);

assign r_1_fu_4199_p2 = ((trunc_ln727_1_fu_4196_p1 != 31'd0) ? 1'b1 : 1'b0);

assign r_fu_4109_p2 = ((trunc_ln727_fu_4106_p1 != 31'd0) ? 1'b1 : 1'b0);

assign ret_V_1_fu_4002_p2 = ($signed(sext_ln1246_12_fu_3995_p1) - $signed(sext_ln712_32_fu_3999_p1));

assign ret_V_fu_3956_p2 = ($signed(sext_ln1246_11_fu_3949_p1) - $signed(sext_ln712_31_fu_3953_p1));

assign rhs_1_fu_3931_p3 = ((or_ln384_21_fu_3925_p2[0:0] == 1'b1) ? select_ln384_42_fu_3917_p3 : add_ln712_19_reg_9892);

assign rhs_fu_3868_p3 = ((or_ln384_20_fu_3862_p2[0:0] == 1'b1) ? select_ln384_40_fu_3854_p3 : add_ln712_18_reg_9869);

assign select_ln340_10_fu_7271_p3 = ((or_ln340_7_fu_7251_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_7_reg_10925);

assign select_ln340_11_fu_7312_p3 = ((or_ln340_8_fu_7292_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_8_reg_10949);

assign select_ln340_12_fu_7353_p3 = ((or_ln340_9_fu_7333_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_9_reg_10973);

assign select_ln340_13_fu_7394_p3 = ((or_ln340_10_fu_7374_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_s_reg_10997);

assign select_ln340_14_fu_7435_p3 = ((or_ln340_11_fu_7415_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_10_reg_11021);

assign select_ln340_15_fu_7476_p3 = ((or_ln340_12_fu_7456_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_11_reg_11045);

assign select_ln340_16_fu_7517_p3 = ((or_ln340_13_fu_7497_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_12_reg_11069);

assign select_ln340_17_fu_7558_p3 = ((or_ln340_14_fu_7538_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_13_reg_11093);

assign select_ln340_18_fu_7599_p3 = ((or_ln340_15_fu_7579_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_14_reg_11117);

assign select_ln340_19_fu_7640_p3 = ((or_ln340_16_fu_7620_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_15_reg_11141);

assign select_ln340_20_fu_7681_p3 = ((or_ln340_17_fu_7661_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_16_reg_11165);

assign select_ln340_21_fu_7722_p3 = ((or_ln340_18_fu_7702_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_17_reg_11189);

assign select_ln340_22_fu_7763_p3 = ((or_ln340_19_fu_7743_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_18_reg_11213);

assign select_ln340_23_fu_443_p2 = lms_weights_real_V_10;

assign select_ln340_23_fu_443_p3 = ((xor_ln340_22_fu_431_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_23_fu_443_p2);

assign select_ln340_24_fu_519_p2 = lms_weights_imag_V_10;

assign select_ln340_24_fu_519_p3 = ((xor_ln340_23_fu_501_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_24_fu_519_p2);

assign select_ln340_25_fu_6997_p3 = ((or_ln340_20_fu_6979_p2[0:0] == 1'b1) ? select_ln340_3_fu_6984_p3 : select_ln388_fu_6991_p3);

assign select_ln340_26_fu_7038_p3 = ((or_ln340_21_fu_7020_p2[0:0] == 1'b1) ? select_ln340_4_fu_7025_p3 : select_ln388_1_fu_7032_p3);

assign select_ln340_27_fu_7079_p3 = ((or_ln340_22_fu_7061_p2[0:0] == 1'b1) ? select_ln340_5_fu_7066_p3 : select_ln388_2_fu_7073_p3);

assign select_ln340_28_fu_7120_p3 = ((or_ln340_23_fu_7102_p2[0:0] == 1'b1) ? select_ln340_6_fu_7107_p3 : select_ln388_3_fu_7114_p3);

assign select_ln340_29_fu_7161_p3 = ((or_ln340_24_fu_7143_p2[0:0] == 1'b1) ? select_ln340_7_fu_7148_p3 : select_ln388_4_fu_7155_p3);

assign select_ln340_30_fu_7202_p3 = ((or_ln340_25_fu_7184_p2[0:0] == 1'b1) ? select_ln340_8_fu_7189_p3 : select_ln388_5_fu_7196_p3);

assign select_ln340_31_fu_7243_p3 = ((or_ln340_26_fu_7225_p2[0:0] == 1'b1) ? select_ln340_9_fu_7230_p3 : select_ln388_6_fu_7237_p3);

assign select_ln340_32_fu_7284_p3 = ((or_ln340_27_fu_7266_p2[0:0] == 1'b1) ? select_ln340_10_fu_7271_p3 : select_ln388_7_fu_7278_p3);

assign select_ln340_33_fu_7325_p3 = ((or_ln340_28_fu_7307_p2[0:0] == 1'b1) ? select_ln340_11_fu_7312_p3 : select_ln388_8_fu_7319_p3);

assign select_ln340_34_fu_7366_p3 = ((or_ln340_29_fu_7348_p2[0:0] == 1'b1) ? select_ln340_12_fu_7353_p3 : select_ln388_9_fu_7360_p3);

assign select_ln340_35_fu_7407_p3 = ((or_ln340_30_fu_7389_p2[0:0] == 1'b1) ? select_ln340_13_fu_7394_p3 : select_ln388_10_fu_7401_p3);

assign select_ln340_36_fu_7448_p3 = ((or_ln340_31_fu_7430_p2[0:0] == 1'b1) ? select_ln340_14_fu_7435_p3 : select_ln388_11_fu_7442_p3);

assign select_ln340_37_fu_7489_p3 = ((or_ln340_32_fu_7471_p2[0:0] == 1'b1) ? select_ln340_15_fu_7476_p3 : select_ln388_12_fu_7483_p3);

assign select_ln340_38_fu_7530_p3 = ((or_ln340_33_fu_7512_p2[0:0] == 1'b1) ? select_ln340_16_fu_7517_p3 : select_ln388_13_fu_7524_p3);

assign select_ln340_39_fu_7571_p3 = ((or_ln340_34_fu_7553_p2[0:0] == 1'b1) ? select_ln340_17_fu_7558_p3 : select_ln388_14_fu_7565_p3);

assign select_ln340_3_fu_6984_p3 = ((or_ln340_fu_6970_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln4_reg_10757);

assign select_ln340_40_fu_7612_p3 = ((or_ln340_35_fu_7594_p2[0:0] == 1'b1) ? select_ln340_18_fu_7599_p3 : select_ln388_15_fu_7606_p3);

assign select_ln340_41_fu_7653_p3 = ((or_ln340_36_fu_7635_p2[0:0] == 1'b1) ? select_ln340_19_fu_7640_p3 : select_ln388_16_fu_7647_p3);

assign select_ln340_42_fu_7694_p3 = ((or_ln340_37_fu_7676_p2[0:0] == 1'b1) ? select_ln340_20_fu_7681_p3 : select_ln388_17_fu_7688_p3);

assign select_ln340_43_fu_7735_p3 = ((or_ln340_38_fu_7717_p2[0:0] == 1'b1) ? select_ln340_21_fu_7722_p3 : select_ln388_18_fu_7729_p3);

assign select_ln340_44_fu_7776_p3 = ((or_ln340_39_fu_7758_p2[0:0] == 1'b1) ? select_ln340_22_fu_7763_p3 : select_ln388_19_fu_7770_p3);

assign select_ln340_45_fu_459_p3 = ((or_ln340_40_fu_437_p2[0:0] == 1'b1) ? select_ln340_23_fu_443_p3 : select_ln388_20_fu_451_p3);

assign select_ln340_46_fu_535_p3 = ((or_ln340_41_fu_513_p2[0:0] == 1'b1) ? select_ln340_24_fu_519_p3 : select_ln388_21_fu_527_p3);

assign select_ln340_4_fu_7025_p3 = ((or_ln340_1_fu_7005_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_1_reg_10781);

assign select_ln340_5_fu_7066_p3 = ((or_ln340_2_fu_7046_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_2_reg_10805);

assign select_ln340_6_fu_7107_p3 = ((or_ln340_3_fu_7087_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_3_reg_10829);

assign select_ln340_7_fu_7148_p3 = ((or_ln340_4_fu_7128_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_4_reg_10853);

assign select_ln340_8_fu_7189_p3 = ((or_ln340_5_fu_7169_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_5_reg_10877);

assign select_ln340_9_fu_7230_p3 = ((or_ln340_6_fu_7210_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_6_reg_10901);

assign select_ln340_fu_4286_p3 = ((p_Result_7_fu_4278_p3[0:0] == 1'b1) ? 63'd9223372036854775807 : trunc_ln755_fu_4274_p1);

assign select_ln384_10_fu_2269_p3 = ((and_ln794_5_fu_2242_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_11_fu_2283_p3 = ((or_ln384_5_fu_2277_p2[0:0] == 1'b1) ? select_ln384_10_fu_2269_p3 : add_ln712_3_reg_9428);

assign select_ln384_12_fu_2412_p3 = ((and_ln794_6_fu_2385_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_13_fu_2426_p3 = ((or_ln384_6_fu_2420_p2[0:0] == 1'b1) ? select_ln384_12_fu_2412_p3 : add_ln712_4_reg_9463);

assign select_ln384_14_fu_2475_p3 = ((and_ln794_7_fu_2448_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_15_fu_2489_p3 = ((or_ln384_7_fu_2483_p2[0:0] == 1'b1) ? select_ln384_14_fu_2475_p3 : add_ln712_5_reg_9486);

assign select_ln384_16_fu_2618_p3 = ((and_ln794_8_fu_2591_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_17_fu_2632_p3 = ((or_ln384_8_fu_2626_p2[0:0] == 1'b1) ? select_ln384_16_fu_2618_p3 : add_ln712_6_reg_9521);

assign select_ln384_18_fu_2681_p3 = ((and_ln794_9_fu_2654_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_19_fu_2695_p3 = ((or_ln384_9_fu_2689_p2[0:0] == 1'b1) ? select_ln384_18_fu_2681_p3 : add_ln712_7_reg_9544);

assign select_ln384_1_fu_795_p3 = ((or_ln384_fu_789_p2[0:0] == 1'b1) ? select_ln384_fu_781_p3 : trunc_ln1245_fu_736_p1);

assign select_ln384_20_fu_2824_p3 = ((and_ln794_10_fu_2797_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_21_fu_2838_p3 = ((or_ln384_10_fu_2832_p2[0:0] == 1'b1) ? select_ln384_20_fu_2824_p3 : add_ln712_8_reg_9579);

assign select_ln384_22_fu_2887_p3 = ((and_ln794_11_fu_2860_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_23_fu_2901_p3 = ((or_ln384_11_fu_2895_p2[0:0] == 1'b1) ? select_ln384_22_fu_2887_p3 : add_ln712_9_reg_9602);

assign select_ln384_24_fu_3030_p3 = ((and_ln794_12_fu_3003_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_25_fu_3044_p3 = ((or_ln384_12_fu_3038_p2[0:0] == 1'b1) ? select_ln384_24_fu_3030_p3 : add_ln712_10_reg_9637);

assign select_ln384_26_fu_3093_p3 = ((and_ln794_13_fu_3066_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_27_fu_3107_p3 = ((or_ln384_13_fu_3101_p2[0:0] == 1'b1) ? select_ln384_26_fu_3093_p3 : add_ln712_11_reg_9660);

assign select_ln384_28_fu_3236_p3 = ((and_ln794_14_fu_3209_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_29_fu_3250_p3 = ((or_ln384_14_fu_3244_p2[0:0] == 1'b1) ? select_ln384_28_fu_3236_p3 : add_ln712_12_reg_9695);

assign select_ln384_2_fu_701_p3 = ((and_ln794_1_fu_674_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_30_fu_3299_p3 = ((and_ln794_15_fu_3272_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_31_fu_3313_p3 = ((or_ln384_15_fu_3307_p2[0:0] == 1'b1) ? select_ln384_30_fu_3299_p3 : add_ln712_13_reg_9718);

assign select_ln384_32_fu_3442_p3 = ((and_ln794_16_fu_3415_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_33_fu_3456_p3 = ((or_ln384_16_fu_3450_p2[0:0] == 1'b1) ? select_ln384_32_fu_3442_p3 : add_ln712_14_reg_9753);

assign select_ln384_34_fu_3505_p3 = ((and_ln794_17_fu_3478_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_35_fu_3519_p3 = ((or_ln384_17_fu_3513_p2[0:0] == 1'b1) ? select_ln384_34_fu_3505_p3 : add_ln712_15_reg_9776);

assign select_ln384_36_fu_3648_p3 = ((and_ln794_18_fu_3621_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_37_fu_3662_p3 = ((or_ln384_18_fu_3656_p2[0:0] == 1'b1) ? select_ln384_36_fu_3648_p3 : add_ln712_16_reg_9811);

assign select_ln384_38_fu_3711_p3 = ((and_ln794_19_fu_3684_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_39_fu_3725_p3 = ((or_ln384_19_fu_3719_p2[0:0] == 1'b1) ? select_ln384_38_fu_3711_p3 : add_ln712_17_reg_9834);

assign select_ln384_3_fu_715_p3 = ((or_ln384_1_fu_709_p2[0:0] == 1'b1) ? select_ln384_2_fu_701_p3 : trunc_ln1245_1_fu_656_p1);

assign select_ln384_40_fu_3854_p3 = ((and_ln794_20_fu_3827_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_42_fu_3917_p3 = ((and_ln794_21_fu_3890_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_44_fu_4041_p3 = ((overflow_fu_4032_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_45_fu_4074_p3 = ((overflow_1_fu_4065_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_46_fu_4592_p3 = ((overflow_3_fu_4565_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_48_fu_4705_p3 = ((overflow_4_fu_4678_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_4_fu_2000_p3 = ((and_ln794_2_fu_1973_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_5_fu_2014_p3 = ((or_ln384_2_fu_2008_p2[0:0] == 1'b1) ? select_ln384_4_fu_2000_p3 : add_ln712_reg_9257);

assign select_ln384_6_fu_2063_p3 = ((and_ln794_3_fu_2036_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_7_fu_2077_p3 = ((or_ln384_3_fu_2071_p2[0:0] == 1'b1) ? select_ln384_6_fu_2063_p3 : add_ln712_1_reg_9280);

assign select_ln384_8_fu_2206_p3 = ((and_ln794_4_fu_2179_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_9_fu_2220_p3 = ((or_ln384_4_fu_2214_p2[0:0] == 1'b1) ? select_ln384_8_fu_2206_p3 : add_ln712_2_reg_9405);

assign select_ln384_fu_781_p3 = ((and_ln794_fu_754_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln388_10_fu_7401_p3 = ((and_ln795_34_reg_11367[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_s_reg_10997);

assign select_ln388_11_fu_7442_p3 = ((and_ln795_35_reg_11380[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_10_reg_11021);

assign select_ln388_12_fu_7483_p3 = ((and_ln795_36_reg_11393[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_11_reg_11045);

assign select_ln388_13_fu_7524_p3 = ((and_ln795_37_reg_11406[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_12_reg_11069);

assign select_ln388_14_fu_7565_p3 = ((and_ln795_38_reg_11419[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_13_reg_11093);

assign select_ln388_15_fu_7606_p3 = ((and_ln795_39_reg_11432[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_14_reg_11117);

assign select_ln388_16_fu_7647_p3 = ((and_ln795_40_reg_11445[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_15_reg_11141);

assign select_ln388_17_fu_7688_p3 = ((and_ln795_41_reg_11458[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_16_reg_11165);

assign select_ln388_18_fu_7729_p3 = ((and_ln795_42_reg_11471[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_17_reg_11189);

assign select_ln388_19_fu_7770_p3 = ((and_ln795_43_reg_11484[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_18_reg_11213);

assign select_ln388_1_fu_7032_p3 = ((and_ln795_25_reg_11250[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_1_reg_10781);

assign select_ln388_20_fu_451_p2 = lms_weights_real_V_10;

assign select_ln388_20_fu_451_p3 = ((and_ln795_44_fu_425_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_20_fu_451_p2);

assign select_ln388_21_fu_527_p2 = lms_weights_imag_V_10;

assign select_ln388_21_fu_527_p3 = ((and_ln795_45_fu_495_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_21_fu_527_p2);

assign select_ln388_2_fu_7073_p3 = ((and_ln795_26_reg_11263[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_2_reg_10805);

assign select_ln388_3_fu_7114_p3 = ((and_ln795_27_reg_11276[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_3_reg_10829);

assign select_ln388_4_fu_7155_p3 = ((and_ln795_28_reg_11289[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_4_reg_10853);

assign select_ln388_5_fu_7196_p3 = ((and_ln795_29_reg_11302[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_5_reg_10877);

assign select_ln388_6_fu_7237_p3 = ((and_ln795_30_reg_11315[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_6_reg_10901);

assign select_ln388_7_fu_7278_p3 = ((and_ln795_31_reg_11328[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_7_reg_10925);

assign select_ln388_8_fu_7319_p3 = ((and_ln795_32_reg_11341[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_8_reg_10949);

assign select_ln388_9_fu_7360_p3 = ((and_ln795_33_reg_11354[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_9_reg_10973);

assign select_ln388_fu_6991_p3 = ((and_ln795_24_reg_11237[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln4_reg_10757);

assign sext_ln1169_10_fu_1535_p1 = aux_tmp_data_M_real_V_reg_7933_pp0_iter0_reg;

assign sext_ln1169_11_fu_803_p1 = aux_tmp_data_M_real_V_reg_7933;

assign sext_ln1169_12_fu_947_p1 = aux_tmp_data_M_imag_V_reg_7940;

assign sext_ln1169_13_fu_558_p0 = lms_aux_reg_M_real_V_0;

assign sext_ln1169_13_fu_558_p1 = sext_ln1169_13_fu_558_p0;

assign sext_ln1169_14_fu_1007_p0 = lms_aux_reg_M_imag_V_0;

assign sext_ln1169_14_fu_1007_p1 = sext_ln1169_14_fu_1007_p0;

assign sext_ln1169_15_fu_571_p0 = lms_aux_reg_M_real_V_1;

assign sext_ln1169_15_fu_571_p1 = sext_ln1169_15_fu_571_p0;

assign sext_ln1169_16_fu_884_p0 = lms_aux_reg_M_imag_V_1;

assign sext_ln1169_16_fu_884_p1 = sext_ln1169_16_fu_884_p0;

assign sext_ln1169_17_fu_897_p0 = lms_aux_reg_M_real_V_2;

assign sext_ln1169_17_fu_897_p1 = sext_ln1169_17_fu_897_p0;

assign sext_ln1169_18_fu_393_p0 = lms_aux_reg_M_imag_V_2;

assign sext_ln1169_18_fu_393_p1 = sext_ln1169_18_fu_393_p0;

assign sext_ln1169_19_fu_916_p0 = lms_aux_reg_M_real_V_3;

assign sext_ln1169_19_fu_916_p1 = sext_ln1169_19_fu_916_p0;

assign sext_ln1169_1_fu_1059_p1 = r_V_36_reg_8281_pp0_iter0_reg;

assign sext_ln1169_20_fu_943_p0 = lms_aux_reg_M_imag_V_3;

assign sext_ln1169_20_fu_943_p1 = sext_ln1169_20_fu_943_p0;

assign sext_ln1169_21_fu_820_p0 = lms_aux_reg_M_real_V_4;

assign sext_ln1169_21_fu_820_p1 = sext_ln1169_21_fu_820_p0;

assign sext_ln1169_22_fu_988_p0 = lms_aux_reg_M_imag_V_4;

assign sext_ln1169_22_fu_988_p1 = sext_ln1169_22_fu_988_p0;

assign sext_ln1169_23_fu_870_p0 = lms_aux_reg_M_real_V_5;

assign sext_ln1169_23_fu_870_p1 = sext_ln1169_23_fu_870_p0;

assign sext_ln1169_24_fu_614_p0 = lms_aux_reg_M_imag_V_5;

assign sext_ln1169_24_fu_614_p1 = sext_ln1169_24_fu_614_p0;

assign sext_ln1169_25_fu_847_p0 = lms_aux_reg_M_real_V_6;

assign sext_ln1169_25_fu_847_p1 = sext_ln1169_25_fu_847_p0;

assign sext_ln1169_26_fu_732_p0 = lms_aux_reg_M_imag_V_6;

assign sext_ln1169_26_fu_732_p1 = sext_ln1169_26_fu_732_p0;

assign sext_ln1169_27_fu_965_p0 = lms_aux_reg_M_real_V_7;

assign sext_ln1169_27_fu_965_p1 = sext_ln1169_27_fu_965_p0;

assign sext_ln1169_28_fu_851_p0 = lms_aux_reg_M_imag_V_7;

assign sext_ln1169_28_fu_851_p1 = sext_ln1169_28_fu_851_p0;

assign sext_ln1169_29_fu_930_p0 = lms_aux_reg_M_real_V_8;

assign sext_ln1169_29_fu_930_p1 = sext_ln1169_29_fu_930_p0;

assign sext_ln1169_2_fu_1111_p1 = r_V_32_reg_8326_pp0_iter0_reg;

assign sext_ln1169_30_fu_824_p0 = lms_aux_reg_M_imag_V_8;

assign sext_ln1169_30_fu_824_p1 = sext_ln1169_30_fu_824_p0;

assign sext_ln1169_3_fu_1164_p1 = r_V_28_reg_8182_pp0_iter0_reg;

assign sext_ln1169_4_fu_1217_p1 = r_V_24_reg_8205_pp0_iter0_reg;

assign sext_ln1169_5_fu_1270_p1 = r_V_20_reg_8153_pp0_iter0_reg;

assign sext_ln1169_6_fu_1323_p1 = r_V_16_reg_8265_pp0_iter0_reg;

assign sext_ln1169_7_fu_1376_p1 = r_V_12_reg_8243_pp0_iter0_reg;

assign sext_ln1169_8_fu_1429_p1 = r_V_8_reg_8025_pp0_iter0_reg;

assign sext_ln1169_9_fu_1482_p1 = r_V_4_reg_7993_pp0_iter0_reg;

assign sext_ln1169_fu_333_p0 = lms_aux_reg_M_real_V_9;

assign sext_ln1169_fu_333_p1 = sext_ln1169_fu_333_p0;

assign sext_ln1171_10_fu_1542_p0 = lms_weights_real_V_0;

assign sext_ln1171_10_fu_1542_p1 = sext_ln1171_10_fu_1542_p0;

assign sext_ln1171_13_fu_1102_p1 = r_V_38_reg_8147_pp0_iter0_reg;

assign sext_ln1171_15_fu_1118_p0 = lms_weights_real_V_8;

assign sext_ln1171_15_fu_1118_p1 = sext_ln1171_15_fu_1118_p0;

assign sext_ln1171_17_fu_1140_p1 = r_V_34_reg_8176_pp0_iter0_reg;

assign sext_ln1171_19_fu_1171_p0 = lms_weights_real_V_7;

assign sext_ln1171_19_fu_1171_p1 = sext_ln1171_19_fu_1171_p0;

assign sext_ln1171_1_fu_1093_p0 = lms_weights_real_V_9;

assign sext_ln1171_1_fu_1093_p1 = sext_ln1171_1_fu_1093_p0;

assign sext_ln1171_21_fu_1193_p1 = r_V_30_reg_8112_pp0_iter0_reg;

assign sext_ln1171_24_fu_1246_p1 = r_V_26_reg_8065_pp0_iter0_reg;

assign sext_ln1171_27_fu_1299_p1 = r_V_22_reg_8347_pp0_iter0_reg;

assign sext_ln1171_30_fu_1352_p1 = r_V_18_reg_8297_pp0_iter0_reg;

assign sext_ln1171_33_fu_1405_p1 = r_V_14_reg_7980_pp0_iter0_reg;

assign sext_ln1171_36_fu_1458_p1 = r_V_10_reg_8221_pp0_iter0_reg;

assign sext_ln1171_39_fu_1511_p1 = r_V_6_reg_8364_pp0_iter0_reg;

assign sext_ln1171_42_fu_1564_p1 = aux_tmp_data_M_imag_V_reg_7940_pp0_iter0_reg;

assign sext_ln1171_4_fu_1224_p0 = lms_weights_real_V_6;

assign sext_ln1171_4_fu_1224_p1 = sext_ln1171_4_fu_1224_p0;

assign sext_ln1171_5_fu_1277_p0 = lms_weights_real_V_5;

assign sext_ln1171_5_fu_1277_p1 = sext_ln1171_5_fu_1277_p0;

assign sext_ln1171_6_fu_1330_p0 = lms_weights_real_V_4;

assign sext_ln1171_6_fu_1330_p1 = sext_ln1171_6_fu_1330_p0;

assign sext_ln1171_7_fu_1383_p0 = lms_weights_real_V_3;

assign sext_ln1171_7_fu_1383_p1 = sext_ln1171_7_fu_1383_p0;

assign sext_ln1171_8_fu_1436_p0 = lms_weights_real_V_2;

assign sext_ln1171_8_fu_1436_p1 = sext_ln1171_8_fu_1436_p0;

assign sext_ln1171_9_fu_1489_p0 = lms_weights_real_V_1;

assign sext_ln1171_9_fu_1489_p1 = sext_ln1171_9_fu_1489_p0;

assign sext_ln1171_fu_341_p0 = lms_weights_real_V_10;

assign sext_ln1171_fu_341_p1 = sext_ln1171_fu_341_p0;

assign sext_ln1245_1_fu_2125_p1 = sub_ln1245_2_reg_9121;

assign sext_ln1245_2_fu_2331_p1 = sub_ln1245_3_reg_9136_pp0_iter1_reg;

assign sext_ln1245_3_fu_2537_p1 = sub_ln1245_4_reg_9151_pp0_iter1_reg;

assign sext_ln1245_4_fu_2743_p1 = sub_ln1245_5_reg_9166_pp0_iter1_reg;

assign sext_ln1245_5_fu_2949_p1 = sub_ln1245_6_reg_9181_pp0_iter1_reg;

assign sext_ln1245_6_fu_3155_p1 = sub_ln1245_7_reg_9196_pp0_iter1_reg;

assign sext_ln1245_7_fu_3361_p1 = sub_ln1245_8_reg_9211_pp0_iter1_reg;

assign sext_ln1245_8_fu_3567_p1 = sub_ln1245_9_reg_9226_pp0_iter1_reg;

assign sext_ln1245_9_fu_3773_p1 = sub_ln1245_10_reg_9241_pp0_iter1_reg;

assign sext_ln1245_fu_1775_p1 = sub_ln1245_1_reg_9106;

assign sext_ln1246_10_fu_1945_p1 = $signed(sub_ln1171_10_reg_9236);

assign sext_ln1246_11_fu_3949_p1 = $signed(lhs_fu_3941_p3);

assign sext_ln1246_12_fu_3995_p1 = $signed(lhs_2_fu_3987_p3);

assign sext_ln1246_1_fu_1596_p1 = $signed(sub_ln1171_1_reg_8906);

assign sext_ln1246_2_fu_1817_p1 = $signed(sub_ln1171_2_reg_9116);

assign sext_ln1246_3_fu_1833_p1 = $signed(sub_ln1171_3_reg_9131);

assign sext_ln1246_4_fu_1849_p1 = $signed(sub_ln1171_4_reg_9146);

assign sext_ln1246_5_fu_1865_p1 = $signed(sub_ln1171_5_reg_9161);

assign sext_ln1246_6_fu_1881_p1 = $signed(sub_ln1171_6_reg_9176);

assign sext_ln1246_7_fu_1897_p1 = $signed(sub_ln1171_7_reg_9191);

assign sext_ln1246_8_fu_1913_p1 = $signed(sub_ln1171_8_reg_9206);

assign sext_ln1246_9_fu_1929_p1 = $signed(sub_ln1171_9_reg_9221);

assign sext_ln1246_fu_621_p1 = $signed(sub_ln1171_reg_8037);

assign sext_ln712_10_fu_1846_p1 = $signed(mul_ln1171_16_reg_8956);

assign sext_ln712_11_fu_2496_p1 = select_ln384_13_reg_9503;

assign sext_ln712_12_fu_2534_p1 = select_ln384_15_reg_9509;

assign sext_ln712_13_fu_1862_p1 = $signed(mul_ln1171_20_reg_8976);

assign sext_ln712_14_fu_2702_p1 = select_ln384_17_reg_9561;

assign sext_ln712_15_fu_2740_p1 = select_ln384_19_reg_9567;

assign sext_ln712_16_fu_1878_p1 = $signed(mul_ln1171_24_reg_8996);

assign sext_ln712_17_fu_2908_p1 = select_ln384_21_reg_9619;

assign sext_ln712_18_fu_2946_p1 = select_ln384_23_reg_9625;

assign sext_ln712_19_fu_1894_p1 = $signed(mul_ln1171_28_reg_9016);

assign sext_ln712_1_fu_1593_p1 = $signed(mul_ln1171_4_reg_8901);

assign sext_ln712_20_fu_3114_p1 = select_ln384_25_reg_9677;

assign sext_ln712_21_fu_3152_p1 = select_ln384_27_reg_9683;

assign sext_ln712_22_fu_1910_p1 = $signed(mul_ln1171_32_reg_9036);

assign sext_ln712_23_fu_3320_p1 = select_ln384_29_reg_9735;

assign sext_ln712_24_fu_3358_p1 = select_ln384_31_reg_9741;

assign sext_ln712_25_fu_1926_p1 = $signed(mul_ln1171_36_reg_9056);

assign sext_ln712_26_fu_3526_p1 = select_ln384_33_reg_9793;

assign sext_ln712_27_fu_3564_p1 = select_ln384_35_reg_9799;

assign sext_ln712_28_fu_1942_p1 = $signed(mul_ln1171_40_reg_9076);

assign sext_ln712_29_fu_3732_p1 = select_ln384_37_reg_9851;

assign sext_ln712_2_fu_1734_p1 = select_ln384_1_reg_8130_pp0_iter0_reg;

assign sext_ln712_30_fu_3770_p1 = select_ln384_39_reg_9857;

assign sext_ln712_31_fu_3953_p1 = $signed(rhs_reg_9909);

assign sext_ln712_32_fu_3999_p1 = $signed(rhs_1_reg_9914);

assign sext_ln712_33_fu_4747_p1 = $signed(mul_ln1171_64_reg_10122);

assign sext_ln712_34_fu_4750_p1 = $signed(mul_ln1171_65_reg_10127);

assign sext_ln712_37_fu_4763_p1 = $signed(mul_ln1171_70_reg_10142);

assign sext_ln712_38_fu_4766_p1 = $signed(mul_ln1171_71_reg_10147);

assign sext_ln712_3_fu_1772_p1 = select_ln384_3_reg_8106_pp0_iter0_reg;

assign sext_ln712_41_fu_4779_p1 = $signed(mul_ln1171_76_reg_10162);

assign sext_ln712_42_fu_4782_p1 = $signed(mul_ln1171_77_reg_10167);

assign sext_ln712_45_fu_4795_p1 = $signed(mul_ln1171_82_reg_10182);

assign sext_ln712_46_fu_4798_p1 = $signed(mul_ln1171_83_reg_10187);

assign sext_ln712_49_fu_4811_p1 = $signed(mul_ln1171_88_reg_10202);

assign sext_ln712_4_fu_1814_p1 = $signed(mul_ln1171_8_reg_8916);

assign sext_ln712_50_fu_4814_p1 = $signed(mul_ln1171_89_reg_10207);

assign sext_ln712_53_fu_4827_p1 = $signed(mul_ln1171_94_reg_10222);

assign sext_ln712_54_fu_4830_p1 = $signed(mul_ln1171_95_reg_10227);

assign sext_ln712_57_fu_4843_p1 = $signed(mul_ln1171_100_reg_10242);

assign sext_ln712_58_fu_4846_p1 = $signed(mul_ln1171_101_reg_10247);

assign sext_ln712_5_fu_2084_p1 = select_ln384_5_reg_9387;

assign sext_ln712_61_fu_4859_p1 = $signed(mul_ln1171_106_reg_10262);

assign sext_ln712_62_fu_4862_p1 = $signed(mul_ln1171_107_reg_10267);

assign sext_ln712_65_fu_4875_p1 = $signed(mul_ln1171_112_reg_10282);

assign sext_ln712_66_fu_4878_p1 = $signed(mul_ln1171_113_reg_10287);

assign sext_ln712_69_fu_4891_p1 = $signed(mul_ln1171_118_reg_10302);

assign sext_ln712_6_fu_2122_p1 = select_ln384_7_reg_9393;

assign sext_ln712_70_fu_4894_p1 = $signed(mul_ln1171_119_reg_10307);

assign sext_ln712_7_fu_1830_p1 = $signed(mul_ln1171_12_reg_8936);

assign sext_ln712_8_fu_2290_p1 = select_ln384_9_reg_9445;

assign sext_ln712_9_fu_2328_p1 = select_ln384_11_reg_9451;

assign sext_ln712_fu_618_p1 = $signed(mul_ln1171_reg_8005);

assign shl_ln737_10_fu_5266_p3 = {{lms_weights_imag_V_5_load_reg_8634_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_11_fu_5282_p3 = {{lms_weights_real_V_6_load_reg_8577_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_12_fu_5298_p3 = {{lms_weights_imag_V_6_load_reg_8588_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_13_fu_5314_p3 = {{lms_weights_real_V_7_load_reg_8531_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_14_fu_5330_p3 = {{lms_weights_imag_V_7_load_reg_8542_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_15_fu_5346_p3 = {{lms_weights_real_V_8_load_reg_8485_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_16_fu_5362_p3 = {{lms_weights_imag_V_8_load_reg_8496_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_17_fu_5378_p3 = {{lms_weights_real_V_9_load_reg_8459_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_18_fu_5394_p3 = {{lms_weights_imag_V_9_load_reg_8439_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_1_fu_5106_p3 = {{lms_weights_imag_V_0_load_reg_8864_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_2_fu_5122_p3 = {{lms_weights_real_V_1_load_reg_8807_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_3_fu_5138_p3 = {{lms_weights_imag_V_1_load_reg_8818_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_4_fu_5154_p3 = {{lms_weights_real_V_2_load_reg_8761_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_5_fu_5170_p3 = {{lms_weights_imag_V_2_load_reg_8772_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_6_fu_5186_p3 = {{lms_weights_real_V_3_load_reg_8715_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_7_fu_5202_p3 = {{lms_weights_imag_V_3_load_reg_8726_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_8_fu_5218_p3 = {{lms_weights_real_V_4_load_reg_8669_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_9_fu_5234_p3 = {{lms_weights_imag_V_4_load_reg_8680_pp0_iter1_reg}, {64'd0}};

assign shl_ln737_s_fu_5250_p3 = {{lms_weights_real_V_5_load_reg_8623_pp0_iter1_reg}, {64'd0}};

assign shl_ln_fu_5090_p3 = {{lms_weights_real_V_0_load_reg_8853_pp0_iter1_reg}, {64'd0}};

assign sub_ln1171_10_fu_1721_p2 = (79'd0 - mul_ln1171_41_reg_9081);

assign sub_ln1171_1_fu_1588_p2 = (79'd0 - mul_ln1171_5_reg_8891);

assign sub_ln1171_2_fu_1617_p2 = (79'd0 - mul_ln1171_9_reg_8921);

assign sub_ln1171_3_fu_1630_p2 = (79'd0 - mul_ln1171_13_reg_8941);

assign sub_ln1171_4_fu_1643_p2 = (79'd0 - mul_ln1171_17_reg_8961);

assign sub_ln1171_5_fu_1656_p2 = (79'd0 - mul_ln1171_21_reg_8981);

assign sub_ln1171_6_fu_1669_p2 = (79'd0 - mul_ln1171_25_reg_9001);

assign sub_ln1171_7_fu_1682_p2 = (79'd0 - mul_ln1171_29_reg_9021);

assign sub_ln1171_8_fu_1695_p2 = (79'd0 - mul_ln1171_33_reg_9041);

assign sub_ln1171_9_fu_1708_p2 = (79'd0 - mul_ln1171_37_reg_9061);

assign sub_ln1171_fu_575_p2 = (79'd0 - mul_ln1171_1_reg_8010);

assign sub_ln1245_10_fu_1726_p2 = (mul_ln1171_43_reg_9091 - mul_ln1171_42_reg_9086);

assign sub_ln1245_1_fu_1609_p2 = (mul_ln1171_7_reg_8911 - mul_ln1171_6_reg_8896);

assign sub_ln1245_2_fu_1622_p2 = (mul_ln1171_11_reg_8931 - mul_ln1171_10_reg_8926);

assign sub_ln1245_3_fu_1635_p2 = (mul_ln1171_15_reg_8951 - mul_ln1171_14_reg_8946);

assign sub_ln1245_4_fu_1648_p2 = (mul_ln1171_19_reg_8971 - mul_ln1171_18_reg_8966);

assign sub_ln1245_5_fu_1661_p2 = (mul_ln1171_23_reg_8991 - mul_ln1171_22_reg_8986);

assign sub_ln1245_6_fu_1674_p2 = (mul_ln1171_27_reg_9011 - mul_ln1171_26_reg_9006);

assign sub_ln1245_7_fu_1687_p2 = (mul_ln1171_31_reg_9031 - mul_ln1171_30_reg_9026);

assign sub_ln1245_8_fu_1700_p2 = (mul_ln1171_35_reg_9051 - mul_ln1171_34_reg_9046);

assign sub_ln1245_9_fu_1713_p2 = (mul_ln1171_39_reg_9071 - mul_ln1171_38_reg_9066);

assign sub_ln1245_fu_580_p2 = (mul_ln1171_3_reg_8020 - mul_ln1171_2_reg_8015);

assign sub_ln1246_10_fu_1948_p2 = ($signed(sext_ln712_28_fu_1942_p1) - $signed(sext_ln1246_10_fu_1945_p1));

assign sub_ln1246_13_fu_4759_p2 = (mul_ln1171_67_reg_10132 - mul_ln1171_68_reg_10137);

assign sub_ln1246_14_fu_4775_p2 = (mul_ln1171_73_reg_10152 - mul_ln1171_74_reg_10157);

assign sub_ln1246_15_fu_4791_p2 = (mul_ln1171_79_reg_10172 - mul_ln1171_80_reg_10177);

assign sub_ln1246_16_fu_4807_p2 = (mul_ln1171_85_reg_10192 - mul_ln1171_86_reg_10197);

assign sub_ln1246_17_fu_4823_p2 = (mul_ln1171_91_reg_10212 - mul_ln1171_92_reg_10217);

assign sub_ln1246_18_fu_4839_p2 = (mul_ln1171_97_reg_10232 - mul_ln1171_98_reg_10237);

assign sub_ln1246_19_fu_4855_p2 = (mul_ln1171_103_reg_10252 - mul_ln1171_104_reg_10257);

assign sub_ln1246_1_fu_1599_p2 = ($signed(sext_ln712_1_fu_1593_p1) - $signed(sext_ln1246_1_fu_1596_p1));

assign sub_ln1246_20_fu_4871_p2 = (mul_ln1171_109_reg_10272 - mul_ln1171_110_reg_10277);

assign sub_ln1246_21_fu_4887_p2 = (mul_ln1171_115_reg_10292 - mul_ln1171_116_reg_10297);

assign sub_ln1246_22_fu_4903_p2 = (mul_ln1171_121_reg_10312 - mul_ln1171_122_reg_10317);

assign sub_ln1246_2_fu_1820_p2 = ($signed(sext_ln712_4_fu_1814_p1) - $signed(sext_ln1246_2_fu_1817_p1));

assign sub_ln1246_3_fu_1836_p2 = ($signed(sext_ln712_7_fu_1830_p1) - $signed(sext_ln1246_3_fu_1833_p1));

assign sub_ln1246_4_fu_1852_p2 = ($signed(sext_ln712_10_fu_1846_p1) - $signed(sext_ln1246_4_fu_1849_p1));

assign sub_ln1246_5_fu_1868_p2 = ($signed(sext_ln712_13_fu_1862_p1) - $signed(sext_ln1246_5_fu_1865_p1));

assign sub_ln1246_6_fu_1884_p2 = ($signed(sext_ln712_16_fu_1878_p1) - $signed(sext_ln1246_6_fu_1881_p1));

assign sub_ln1246_7_fu_1900_p2 = ($signed(sext_ln712_19_fu_1894_p1) - $signed(sext_ln1246_7_fu_1897_p1));

assign sub_ln1246_8_fu_1916_p2 = ($signed(sext_ln712_22_fu_1910_p1) - $signed(sext_ln1246_8_fu_1913_p1));

assign sub_ln1246_9_fu_1932_p2 = ($signed(sext_ln712_25_fu_1926_p1) - $signed(sext_ln1246_9_fu_1929_p1));

assign sub_ln1246_fu_624_p2 = ($signed(sext_ln712_fu_618_p1) - $signed(sext_ln1246_fu_621_p1));

assign tmp_131_fu_397_p1 = lms_weights_real_V_10;

assign tmp_131_fu_397_p3 = tmp_131_fu_397_p1[32'd63];

assign tmp_132_fu_405_p1 = lms_weights_real_V_10;

assign tmp_132_fu_405_p3 = tmp_132_fu_405_p1[32'd63];

assign tmp_133_fu_467_p1 = lms_weights_imag_V_10;

assign tmp_133_fu_467_p3 = tmp_133_fu_467_p1[32'd63];

assign tmp_134_fu_475_p1 = lms_weights_imag_V_10;

assign tmp_134_fu_475_p3 = tmp_134_fu_475_p1[32'd63];

assign tmp_138_fu_4524_p3 = ret_V_reg_9919[32'd48];

assign tmp_142_fu_4637_p3 = ret_V_1_reg_9945[32'd48];

assign tmp_44_fu_3978_p4 = {{p_0_reg_7922_pp0_iter1_reg[31:16]}};

assign trunc_ln1245_10_fu_1874_p1 = sub_ln1246_5_fu_1868_p2[63:0];

assign trunc_ln1245_11_fu_1665_p1 = sub_ln1245_5_fu_1661_p2[63:0];

assign trunc_ln1245_12_fu_1890_p1 = sub_ln1246_6_fu_1884_p2[63:0];

assign trunc_ln1245_13_fu_1678_p1 = sub_ln1245_6_fu_1674_p2[63:0];

assign trunc_ln1245_14_fu_1906_p1 = sub_ln1246_7_fu_1900_p2[63:0];

assign trunc_ln1245_15_fu_1691_p1 = sub_ln1245_7_fu_1687_p2[63:0];

assign trunc_ln1245_16_fu_1922_p1 = sub_ln1246_8_fu_1916_p2[63:0];

assign trunc_ln1245_17_fu_1704_p1 = sub_ln1245_8_fu_1700_p2[63:0];

assign trunc_ln1245_18_fu_1938_p1 = sub_ln1246_9_fu_1932_p2[63:0];

assign trunc_ln1245_19_fu_1717_p1 = sub_ln1245_9_fu_1713_p2[63:0];

assign trunc_ln1245_1_fu_656_p1 = sub_ln1245_reg_8042[63:0];

assign trunc_ln1245_20_fu_1954_p1 = sub_ln1246_10_fu_1948_p2[63:0];

assign trunc_ln1245_21_fu_1730_p1 = sub_ln1245_10_fu_1726_p2[63:0];

assign trunc_ln1245_2_fu_1605_p1 = sub_ln1246_1_fu_1599_p2[63:0];

assign trunc_ln1245_3_fu_1613_p1 = sub_ln1245_1_fu_1609_p2[63:0];

assign trunc_ln1245_4_fu_1826_p1 = sub_ln1246_2_fu_1820_p2[63:0];

assign trunc_ln1245_5_fu_1626_p1 = sub_ln1245_2_fu_1622_p2[63:0];

assign trunc_ln1245_6_fu_1842_p1 = sub_ln1246_3_fu_1836_p2[63:0];

assign trunc_ln1245_7_fu_1639_p1 = sub_ln1245_3_fu_1635_p2[63:0];

assign trunc_ln1245_8_fu_1858_p1 = sub_ln1246_4_fu_1852_p2[63:0];

assign trunc_ln1245_9_fu_1652_p1 = sub_ln1245_4_fu_1648_p2[63:0];

assign trunc_ln1245_fu_736_p1 = sub_ln1246_reg_8083[63:0];

assign trunc_ln56_fu_4270_p1 = udiv_ln712_reg_9991[63:0];

assign trunc_ln727_1_fu_4196_p1 = ret_V_1_reg_9945[30:0];

assign trunc_ln727_fu_4106_p1 = ret_V_reg_9919[30:0];

assign trunc_ln737_fu_3938_p1 = p_0_reg_7922_pp0_iter1_reg[15:0];

assign trunc_ln755_fu_4274_p1 = ap_phi_mux_p_Val2_4_phi_fu_292_p4[62:0];

assign underflow_1_fu_4700_p2 = (xor_ln795_45_fu_4694_p2 & p_Result_5_reg_9957);

assign underflow_fu_4587_p2 = (xor_ln795_44_fu_4581_p2 & p_Result_s_reg_9931);

assign xor_ln340_10_fu_7302_p2 = (1'd1 ^ and_ln795_32_reg_11341);

assign xor_ln340_11_fu_7343_p2 = (1'd1 ^ and_ln795_33_reg_11354);

assign xor_ln340_12_fu_7384_p2 = (1'd1 ^ and_ln795_34_reg_11367);

assign xor_ln340_13_fu_7425_p2 = (1'd1 ^ and_ln795_35_reg_11380);

assign xor_ln340_14_fu_7466_p2 = (1'd1 ^ and_ln795_36_reg_11393);

assign xor_ln340_15_fu_7507_p2 = (1'd1 ^ and_ln795_37_reg_11406);

assign xor_ln340_16_fu_7548_p2 = (1'd1 ^ and_ln795_38_reg_11419);

assign xor_ln340_17_fu_7589_p2 = (1'd1 ^ and_ln795_39_reg_11432);

assign xor_ln340_18_fu_7630_p2 = (1'd1 ^ and_ln795_40_reg_11445);

assign xor_ln340_19_fu_7671_p2 = (1'd1 ^ and_ln795_41_reg_11458);

assign xor_ln340_1_fu_4070_p2 = (p_Result_6_reg_9965 ^ p_Result_5_reg_9957);

assign xor_ln340_20_fu_7712_p2 = (1'd1 ^ and_ln795_42_reg_11471);

assign xor_ln340_21_fu_7753_p2 = (1'd1 ^ and_ln795_43_reg_11484);

assign xor_ln340_22_fu_431_p2 = (tmp_132_fu_405_p3 ^ tmp_131_fu_397_p3);

assign xor_ln340_23_fu_501_p2 = (tmp_134_fu_475_p3 ^ tmp_133_fu_467_p3);

assign xor_ln340_2_fu_6974_p2 = (1'd1 ^ and_ln795_24_reg_11237);

assign xor_ln340_3_fu_7015_p2 = (1'd1 ^ and_ln795_25_reg_11250);

assign xor_ln340_4_fu_7056_p2 = (1'd1 ^ and_ln795_26_reg_11263);

assign xor_ln340_5_fu_7097_p2 = (1'd1 ^ and_ln795_27_reg_11276);

assign xor_ln340_6_fu_7138_p2 = (1'd1 ^ and_ln795_28_reg_11289);

assign xor_ln340_7_fu_7179_p2 = (1'd1 ^ and_ln795_29_reg_11302);

assign xor_ln340_8_fu_7220_p2 = (1'd1 ^ and_ln795_30_reg_11315);

assign xor_ln340_9_fu_7261_p2 = (1'd1 ^ and_ln795_31_reg_11328);

assign xor_ln340_fu_4037_p2 = (p_Result_s_reg_9931 ^ p_Result_4_reg_9939);

assign xor_ln416_1_fu_4620_p2 = (p_Result_13_reg_10030 ^ 1'd1);

assign xor_ln416_fu_4507_p2 = (p_Result_10_reg_10001 ^ 1'd1);

assign xor_ln789_1_fu_4644_p2 = (tmp_142_fu_4637_p3 ^ 1'd1);

assign xor_ln789_fu_4531_p2 = (tmp_138_fu_4524_p3 ^ 1'd1);

assign xor_ln794_10_fu_2380_p2 = (tmp_54_reg_9457 ^ 1'd1);

assign xor_ln794_11_fu_2443_p2 = (tmp_56_reg_9480 ^ 1'd1);

assign xor_ln794_12_fu_2586_p2 = (tmp_58_reg_9515 ^ 1'd1);

assign xor_ln794_13_fu_2649_p2 = (tmp_60_reg_9538 ^ 1'd1);

assign xor_ln794_14_fu_2792_p2 = (tmp_62_reg_9573 ^ 1'd1);

assign xor_ln794_15_fu_2855_p2 = (tmp_64_reg_9596 ^ 1'd1);

assign xor_ln794_16_fu_2998_p2 = (tmp_66_reg_9631 ^ 1'd1);

assign xor_ln794_17_fu_3061_p2 = (tmp_68_reg_9654 ^ 1'd1);

assign xor_ln794_18_fu_3204_p2 = (tmp_70_reg_9689 ^ 1'd1);

assign xor_ln794_19_fu_3267_p2 = (tmp_72_reg_9712 ^ 1'd1);

assign xor_ln794_1_fu_4060_p2 = (p_Result_5_reg_9957 ^ 1'd1);

assign xor_ln794_20_fu_3410_p2 = (tmp_74_reg_9747 ^ 1'd1);

assign xor_ln794_21_fu_3473_p2 = (tmp_76_reg_9770 ^ 1'd1);

assign xor_ln794_22_fu_3616_p2 = (tmp_78_reg_9805 ^ 1'd1);

assign xor_ln794_23_fu_3679_p2 = (tmp_80_reg_9828 ^ 1'd1);

assign xor_ln794_24_fu_3822_p2 = (tmp_82_reg_9863 ^ 1'd1);

assign xor_ln794_25_fu_3885_p2 = (tmp_84_reg_9886 ^ 1'd1);

assign xor_ln794_26_fu_6140_p2 = (tmp_91_reg_10751 ^ 1'd1);

assign xor_ln794_27_fu_6182_p2 = (tmp_93_reg_10775 ^ 1'd1);

assign xor_ln794_28_fu_6224_p2 = (tmp_95_reg_10799 ^ 1'd1);

assign xor_ln794_29_fu_6266_p2 = (tmp_97_reg_10823 ^ 1'd1);

assign xor_ln794_2_fu_749_p2 = (tmp_2_reg_8088 ^ 1'd1);

assign xor_ln794_30_fu_6308_p2 = (tmp_99_reg_10847 ^ 1'd1);

assign xor_ln794_31_fu_6350_p2 = (tmp_101_reg_10871 ^ 1'd1);

assign xor_ln794_32_fu_6392_p2 = (tmp_103_reg_10895 ^ 1'd1);

assign xor_ln794_33_fu_6434_p2 = (tmp_105_reg_10919 ^ 1'd1);

assign xor_ln794_34_fu_6476_p2 = (tmp_107_reg_10943 ^ 1'd1);

assign xor_ln794_35_fu_6518_p2 = (tmp_109_reg_10967 ^ 1'd1);

assign xor_ln794_36_fu_6560_p2 = (tmp_111_reg_10991 ^ 1'd1);

assign xor_ln794_37_fu_6602_p2 = (tmp_113_reg_11015 ^ 1'd1);

assign xor_ln794_38_fu_6644_p2 = (tmp_115_reg_11039 ^ 1'd1);

assign xor_ln794_39_fu_6686_p2 = (tmp_117_reg_11063 ^ 1'd1);

assign xor_ln794_3_fu_669_p2 = (tmp_23_reg_8047 ^ 1'd1);

assign xor_ln794_40_fu_6728_p2 = (tmp_119_reg_11087 ^ 1'd1);

assign xor_ln794_41_fu_6770_p2 = (tmp_121_reg_11111 ^ 1'd1);

assign xor_ln794_42_fu_6812_p2 = (tmp_123_reg_11135 ^ 1'd1);

assign xor_ln794_43_fu_6854_p2 = (tmp_125_reg_11159 ^ 1'd1);

assign xor_ln794_44_fu_6896_p2 = (tmp_127_reg_11183 ^ 1'd1);

assign xor_ln794_45_fu_6938_p2 = (tmp_129_reg_11207 ^ 1'd1);

assign xor_ln794_46_fu_413_p2 = (tmp_131_fu_397_p3 ^ 1'd1);

assign xor_ln794_47_fu_483_p2 = (tmp_133_fu_467_p3 ^ 1'd1);

assign xor_ln794_4_fu_1968_p2 = (tmp_46_reg_9251 ^ 1'd1);

assign xor_ln794_5_fu_4554_p2 = (deleted_zeros_fu_4518_p3 ^ 1'd1);

assign xor_ln794_6_fu_4667_p2 = (deleted_zeros_1_fu_4631_p3 ^ 1'd1);

assign xor_ln794_7_fu_2031_p2 = (tmp_48_reg_9274 ^ 1'd1);

assign xor_ln794_8_fu_2174_p2 = (tmp_50_reg_9399 ^ 1'd1);

assign xor_ln794_9_fu_2237_p2 = (tmp_52_reg_9422 ^ 1'd1);

assign xor_ln794_fu_4027_p2 = (p_Result_s_reg_9931 ^ 1'd1);

assign xor_ln795_10_fu_2803_p2 = (tmp_63_reg_9584 ^ 1'd1);

assign xor_ln795_11_fu_2866_p2 = (tmp_65_reg_9607 ^ 1'd1);

assign xor_ln795_12_fu_3009_p2 = (tmp_67_reg_9642 ^ 1'd1);

assign xor_ln795_13_fu_3072_p2 = (tmp_69_reg_9665 ^ 1'd1);

assign xor_ln795_14_fu_3215_p2 = (tmp_71_reg_9700 ^ 1'd1);

assign xor_ln795_15_fu_3278_p2 = (tmp_73_reg_9723 ^ 1'd1);

assign xor_ln795_16_fu_3421_p2 = (tmp_75_reg_9758 ^ 1'd1);

assign xor_ln795_17_fu_3484_p2 = (tmp_77_reg_9781 ^ 1'd1);

assign xor_ln795_18_fu_3627_p2 = (tmp_79_reg_9816 ^ 1'd1);

assign xor_ln795_19_fu_3690_p2 = (tmp_81_reg_9839 ^ 1'd1);

assign xor_ln795_1_fu_680_p2 = (tmp_45_reg_8053 ^ 1'd1);

assign xor_ln795_20_fu_3833_p2 = (tmp_83_reg_9874 ^ 1'd1);

assign xor_ln795_21_fu_3896_p2 = (tmp_85_reg_9897 ^ 1'd1);

assign xor_ln795_22_fu_6151_p2 = (tmp_92_reg_10763 ^ 1'd1);

assign xor_ln795_23_fu_6193_p2 = (tmp_94_reg_10787 ^ 1'd1);

assign xor_ln795_24_fu_6235_p2 = (tmp_96_reg_10811 ^ 1'd1);

assign xor_ln795_25_fu_6277_p2 = (tmp_98_reg_10835 ^ 1'd1);

assign xor_ln795_26_fu_6319_p2 = (tmp_100_reg_10859 ^ 1'd1);

assign xor_ln795_27_fu_6361_p2 = (tmp_102_reg_10883 ^ 1'd1);

assign xor_ln795_28_fu_6403_p2 = (tmp_104_reg_10907 ^ 1'd1);

assign xor_ln795_29_fu_6445_p2 = (tmp_106_reg_10931 ^ 1'd1);

assign xor_ln795_2_fu_1979_p2 = (tmp_47_reg_9262 ^ 1'd1);

assign xor_ln795_30_fu_6487_p2 = (tmp_108_reg_10955 ^ 1'd1);

assign xor_ln795_31_fu_6529_p2 = (tmp_110_reg_10979 ^ 1'd1);

assign xor_ln795_32_fu_6571_p2 = (tmp_112_reg_11003 ^ 1'd1);

assign xor_ln795_33_fu_6613_p2 = (tmp_114_reg_11027 ^ 1'd1);

assign xor_ln795_34_fu_6655_p2 = (tmp_116_reg_11051 ^ 1'd1);

assign xor_ln795_35_fu_6697_p2 = (tmp_118_reg_11075 ^ 1'd1);

assign xor_ln795_36_fu_6739_p2 = (tmp_120_reg_11099 ^ 1'd1);

assign xor_ln795_37_fu_6781_p2 = (tmp_122_reg_11123 ^ 1'd1);

assign xor_ln795_38_fu_6823_p2 = (tmp_124_reg_11147 ^ 1'd1);

assign xor_ln795_39_fu_6865_p2 = (tmp_126_reg_11171 ^ 1'd1);

assign xor_ln795_3_fu_2042_p2 = (tmp_49_reg_9285 ^ 1'd1);

assign xor_ln795_40_fu_6907_p2 = (tmp_128_reg_11195 ^ 1'd1);

assign xor_ln795_41_fu_6949_p2 = (tmp_130_reg_11219 ^ 1'd1);

assign xor_ln795_42_fu_419_p2 = (tmp_132_fu_405_p3 ^ 1'd1);

assign xor_ln795_43_fu_489_p2 = (tmp_134_fu_475_p3 ^ 1'd1);

assign xor_ln795_44_fu_4581_p2 = (or_ln795_42_fu_4575_p2 ^ 1'd1);

assign xor_ln795_45_fu_4694_p2 = (or_ln795_43_fu_4688_p2 ^ 1'd1);

assign xor_ln795_4_fu_2185_p2 = (tmp_51_reg_9410 ^ 1'd1);

assign xor_ln795_5_fu_2248_p2 = (tmp_53_reg_9433 ^ 1'd1);

assign xor_ln795_6_fu_2391_p2 = (tmp_55_reg_9468 ^ 1'd1);

assign xor_ln795_7_fu_2454_p2 = (tmp_57_reg_9491 ^ 1'd1);

assign xor_ln795_8_fu_2597_p2 = (tmp_59_reg_9526 ^ 1'd1);

assign xor_ln795_9_fu_2660_p2 = (tmp_61_reg_9549 ^ 1'd1);

assign xor_ln795_fu_760_p2 = (tmp_3_reg_8094 ^ 1'd1);

assign y_V_fu_1037_p3 = {{add_ln737_reg_8411}, {32'd0}};

assign zext_ln1171_fu_4907_p1 = r_V_40_reg_10322;

assign zext_ln415_1_fu_4216_p1 = and_ln406_1_fu_4210_p2;

assign zext_ln415_fu_4126_p1 = and_ln406_fu_4120_p2;

endmodule //nlms_module_3tap
