{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 15:49:47 2022 " "Info: Processing started: Thu Mar 10 15:49:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP1 " "Info: Assuming node \"CP1\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 280 32 200 296 "CP1" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP0 " "Info: Assuming node \"CP0\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 232 32 200 248 "CP0" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP1 register count:inst1\|num\[0\] register control:inst\|rst 327.23 MHz 3.056 ns Internal " "Info: Clock \"CP1\" has Internal fmax of 327.23 MHz between source register \"count:inst1\|num\[0\]\" and destination register \"control:inst\|rst\" (period= 3.056 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.783 ns + Longest register register " "Info: + Longest register to register delay is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst1\|num\[0\] 1 REG LCFF_X8_Y4_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst1|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.651 ns) 2.103 ns control:inst\|Equal1~0 2 COMB LCCOMB_X3_Y4_N26 3 " "Info: 2: + IC(1.452 ns) + CELL(0.651 ns) = 2.103 ns; Loc. = LCCOMB_X3_Y4_N26; Fanout = 3; COMB Node = 'control:inst\|Equal1~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { count:inst1|num[0] control:inst|Equal1~0 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.675 ns control:inst\|rst~2 3 COMB LCCOMB_X3_Y4_N4 1 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X3_Y4_N4; Fanout = 1; COMB Node = 'control:inst\|rst~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { control:inst|Equal1~0 control:inst|rst~2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.783 ns control:inst\|rst 4 REG LCFF_X3_Y4_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.783 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst\|rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|rst~2 control:inst|rst } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 34.67 % ) " "Info: Total cell delay = 0.965 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.818 ns ( 65.33 % ) " "Info: Total interconnect delay = 1.818 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { count:inst1|num[0] control:inst|Equal1~0 control:inst|rst~2 control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { count:inst1|num[0] {} control:inst|Equal1~0 {} control:inst|rst~2 {} control:inst|rst {} } { 0.000ns 1.452ns 0.366ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP1 destination 6.588 ns + Shortest register " "Info: + Shortest clock path from clock \"CP1\" to destination register is 6.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP1 1 CLK PIN_44 5 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 5; CLK Node = 'CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP1 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 280 32 200 296 "CP1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.206 ns) 2.530 ns inst6 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CP1 inst6 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.092 ns inst6~clkctrl 3 COMB CLKCTRL_G6 7 " "Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.092 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 6.588 ns control:inst\|rst 4 REG LCFF_X3_Y4_N5 2 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.588 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst\|rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 27.72 % ) " "Info: Total cell delay = 1.826 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.762 ns ( 72.28 % ) " "Info: Total interconnect delay = 4.762 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.588 ns" { CP1 inst6 inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.588 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} control:inst|rst {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP1 source 6.597 ns - Longest register " "Info: - Longest clock path from clock \"CP1\" to source register is 6.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP1 1 CLK PIN_44 5 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 5; CLK Node = 'CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP1 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 280 32 200 296 "CP1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.206 ns) 2.530 ns inst6 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CP1 inst6 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.092 ns inst6~clkctrl 3 COMB CLKCTRL_G6 7 " "Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.092 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.597 ns count:inst1\|num\[0\] 4 REG LCFF_X8_Y4_N23 6 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.597 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 27.68 % ) " "Info: Total cell delay = 1.826 ns ( 27.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.771 ns ( 72.32 % ) " "Info: Total interconnect delay = 4.771 ns ( 72.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { CP1 inst6 inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[0] {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.588 ns" { CP1 inst6 inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.588 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} control:inst|rst {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { CP1 inst6 inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[0] {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { count:inst1|num[0] control:inst|Equal1~0 control:inst|rst~2 control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { count:inst1|num[0] {} control:inst|Equal1~0 {} control:inst|rst~2 {} control:inst|rst {} } { 0.000ns 1.452ns 0.366ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.588 ns" { CP1 inst6 inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.588 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} control:inst|rst {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { CP1 inst6 inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[0] {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP0 register count:inst1\|num\[0\] register control:inst\|rst 327.23 MHz 3.056 ns Internal " "Info: Clock \"CP0\" has Internal fmax of 327.23 MHz between source register \"count:inst1\|num\[0\]\" and destination register \"control:inst\|rst\" (period= 3.056 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.783 ns + Longest register register " "Info: + Longest register to register delay is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst1\|num\[0\] 1 REG LCFF_X8_Y4_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst1|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.651 ns) 2.103 ns control:inst\|Equal1~0 2 COMB LCCOMB_X3_Y4_N26 3 " "Info: 2: + IC(1.452 ns) + CELL(0.651 ns) = 2.103 ns; Loc. = LCCOMB_X3_Y4_N26; Fanout = 3; COMB Node = 'control:inst\|Equal1~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { count:inst1|num[0] control:inst|Equal1~0 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.675 ns control:inst\|rst~2 3 COMB LCCOMB_X3_Y4_N4 1 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X3_Y4_N4; Fanout = 1; COMB Node = 'control:inst\|rst~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { control:inst|Equal1~0 control:inst|rst~2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.783 ns control:inst\|rst 4 REG LCFF_X3_Y4_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.783 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst\|rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|rst~2 control:inst|rst } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 34.67 % ) " "Info: Total cell delay = 0.965 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.818 ns ( 65.33 % ) " "Info: Total interconnect delay = 1.818 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { count:inst1|num[0] control:inst|Equal1~0 control:inst|rst~2 control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { count:inst1|num[0] {} control:inst|Equal1~0 {} control:inst|rst~2 {} control:inst|rst {} } { 0.000ns 1.452ns 0.366ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP0 destination 6.700 ns + Shortest register " "Info: + Shortest clock path from clock \"CP0\" to destination register is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP0 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP0 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 232 32 200 248 "CP0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.319 ns) 2.642 ns inst6 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { CP0 inst6 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.204 ns inst6~clkctrl 3 COMB CLKCTRL_G6 7 " "Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 6.700 ns control:inst\|rst 4 REG LCFF_X3_Y4_N5 2 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.700 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst\|rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 28.94 % ) " "Info: Total cell delay = 1.939 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 71.06 % ) " "Info: Total interconnect delay = 4.761 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { CP0 inst6 inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} control:inst|rst {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP0 source 6.709 ns - Longest register " "Info: - Longest clock path from clock \"CP0\" to source register is 6.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP0 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP0 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 232 32 200 248 "CP0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.319 ns) 2.642 ns inst6 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { CP0 inst6 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.204 ns inst6~clkctrl 3 COMB CLKCTRL_G6 7 " "Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.709 ns count:inst1\|num\[0\] 4 REG LCFF_X8_Y4_N23 6 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.709 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 28.90 % ) " "Info: Total cell delay = 1.939 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.770 ns ( 71.10 % ) " "Info: Total interconnect delay = 4.770 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { CP0 inst6 inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[0] {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { CP0 inst6 inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} control:inst|rst {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { CP0 inst6 inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[0] {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { count:inst1|num[0] control:inst|Equal1~0 control:inst|rst~2 control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { count:inst1|num[0] {} control:inst|Equal1~0 {} control:inst|rst~2 {} control:inst|rst {} } { 0.000ns 1.452ns 0.366ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { CP0 inst6 inst6~clkctrl control:inst|rst } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} control:inst|rst {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { CP0 inst6 inst6~clkctrl count:inst1|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[0] {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst\|Done Start CP1 1.069 ns register " "Info: tsu for register \"control:inst\|Done\" (data pin = \"Start\", clock pin = \"CP1\") is 1.069 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.697 ns + Longest pin register " "Info: + Longest pin to register delay is 7.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Start 1 PIN PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'Start'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 160 32 200 176 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.020 ns) + CELL(0.624 ns) 7.589 ns control:inst\|Done~2 2 COMB LCCOMB_X3_Y4_N8 1 " "Info: 2: + IC(6.020 ns) + CELL(0.624 ns) = 7.589 ns; Loc. = LCCOMB_X3_Y4_N8; Fanout = 1; COMB Node = 'control:inst\|Done~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.644 ns" { Start control:inst|Done~2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.697 ns control:inst\|Done 3 REG LCFF_X3_Y4_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.697 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst\|Done'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|Done~2 control:inst|Done } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 21.79 % ) " "Info: Total cell delay = 1.677 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.020 ns ( 78.21 % ) " "Info: Total interconnect delay = 6.020 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.697 ns" { Start control:inst|Done~2 control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.697 ns" { Start {} Start~combout {} control:inst|Done~2 {} control:inst|Done {} } { 0.000ns 0.000ns 6.020ns 0.000ns } { 0.000ns 0.945ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP1 destination 6.588 ns - Shortest register " "Info: - Shortest clock path from clock \"CP1\" to destination register is 6.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP1 1 CLK PIN_44 5 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 5; CLK Node = 'CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP1 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 280 32 200 296 "CP1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.206 ns) 2.530 ns inst6 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CP1 inst6 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.092 ns inst6~clkctrl 3 COMB CLKCTRL_G6 7 " "Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.092 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 6.588 ns control:inst\|Done 4 REG LCFF_X3_Y4_N9 2 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.588 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst\|Done'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst6~clkctrl control:inst|Done } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 27.72 % ) " "Info: Total cell delay = 1.826 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.762 ns ( 72.28 % ) " "Info: Total interconnect delay = 4.762 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.588 ns" { CP1 inst6 inst6~clkctrl control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.588 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} control:inst|Done {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.697 ns" { Start control:inst|Done~2 control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.697 ns" { Start {} Start~combout {} control:inst|Done~2 {} control:inst|Done {} } { 0.000ns 0.000ns 6.020ns 0.000ns } { 0.000ns 0.945ns 0.624ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.588 ns" { CP1 inst6 inst6~clkctrl control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.588 ns" { CP1 {} CP1~combout {} inst6 {} inst6~clkctrl {} control:inst|Done {} } { 0.000ns 0.000ns 1.370ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP0 num\[2\] count:inst1\|num\[2\] 13.341 ns register " "Info: tco from clock \"CP0\" to destination pin \"num\[2\]\" through register \"count:inst1\|num\[2\]\" is 13.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP0 source 6.709 ns + Longest register " "Info: + Longest clock path from clock \"CP0\" to source register is 6.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP0 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP0 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 232 32 200 248 "CP0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.319 ns) 2.642 ns inst6 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { CP0 inst6 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.204 ns inst6~clkctrl 3 COMB CLKCTRL_G6 7 " "Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.709 ns count:inst1\|num\[2\] 4 REG LCFF_X8_Y4_N27 4 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.709 ns; Loc. = LCFF_X8_Y4_N27; Fanout = 4; REG Node = 'count:inst1\|num\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst6~clkctrl count:inst1|num[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 28.90 % ) " "Info: Total cell delay = 1.939 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.770 ns ( 71.10 % ) " "Info: Total interconnect delay = 4.770 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { CP0 inst6 inst6~clkctrl count:inst1|num[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[2] {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.328 ns + Longest register pin " "Info: + Longest register to pin delay is 6.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst1\|num\[2\] 1 REG LCFF_X8_Y4_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N27; Fanout = 4; REG Node = 'count:inst1\|num\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst1|num[2] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/count.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.252 ns) + CELL(3.076 ns) 6.328 ns num\[2\] 2 PIN PIN_75 0 " "Info: 2: + IC(3.252 ns) + CELL(3.076 ns) = 6.328 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'num\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { count:inst1|num[2] num[2] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 56 752 928 72 "num\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 48.61 % ) " "Info: Total cell delay = 3.076 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.252 ns ( 51.39 % ) " "Info: Total interconnect delay = 3.252 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { count:inst1|num[2] num[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { count:inst1|num[2] {} num[2] {} } { 0.000ns 3.252ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { CP0 inst6 inst6~clkctrl count:inst1|num[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} count:inst1|num[2] {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.839ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { count:inst1|num[2] num[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { count:inst1|num[2] {} num[2] {} } { 0.000ns 3.252ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|Done Start CP0 -0.691 ns register " "Info: th for register \"control:inst\|Done\" (data pin = \"Start\", clock pin = \"CP0\") is -0.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP0 destination 6.700 ns + Longest register " "Info: + Longest clock path from clock \"CP0\" to destination register is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP0 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP0 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 232 32 200 248 "CP0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.319 ns) 2.642 ns inst6 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { CP0 inst6 } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.204 ns inst6~clkctrl 3 COMB CLKCTRL_G6 7 " "Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 240 232 296 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 6.700 ns control:inst\|Done 4 REG LCFF_X3_Y4_N9 2 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.700 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst\|Done'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst6~clkctrl control:inst|Done } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 28.94 % ) " "Info: Total cell delay = 1.939 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 71.06 % ) " "Info: Total interconnect delay = 4.761 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { CP0 inst6 inst6~clkctrl control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} control:inst|Done {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.697 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Start 1 PIN PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'Start'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/实验1/无脉冲传递（状态机）/demo.bdf" { { 160 32 200 176 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.020 ns) + CELL(0.624 ns) 7.589 ns control:inst\|Done~2 2 COMB LCCOMB_X3_Y4_N8 1 " "Info: 2: + IC(6.020 ns) + CELL(0.624 ns) = 7.589 ns; Loc. = LCCOMB_X3_Y4_N8; Fanout = 1; COMB Node = 'control:inst\|Done~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.644 ns" { Start control:inst|Done~2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.697 ns control:inst\|Done 3 REG LCFF_X3_Y4_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.697 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst\|Done'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|Done~2 control:inst|Done } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/实验1/无脉冲传递（状态机）/control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 21.79 % ) " "Info: Total cell delay = 1.677 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.020 ns ( 78.21 % ) " "Info: Total interconnect delay = 6.020 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.697 ns" { Start control:inst|Done~2 control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.697 ns" { Start {} Start~combout {} control:inst|Done~2 {} control:inst|Done {} } { 0.000ns 0.000ns 6.020ns 0.000ns } { 0.000ns 0.945ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { CP0 inst6 inst6~clkctrl control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { CP0 {} CP0~combout {} inst6 {} inst6~clkctrl {} control:inst|Done {} } { 0.000ns 0.000ns 1.369ns 2.562ns 0.830ns } { 0.000ns 0.954ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.697 ns" { Start control:inst|Done~2 control:inst|Done } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.697 ns" { Start {} Start~combout {} control:inst|Done~2 {} control:inst|Done {} } { 0.000ns 0.000ns 6.020ns 0.000ns } { 0.000ns 0.945ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 15:49:47 2022 " "Info: Processing ended: Thu Mar 10 15:49:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
