add wave -position 0  sim:/router_top_level_tb/clk_in
add wave -position 1  sim:/router_top_level_tb/router_clk
add wave -position 2  sim:/router_top_level_tb/rst_in
add wave -position end  sim:/router_top_level_tb/Sin_p(1)
add wave -position end  sim:/router_top_level_tb/Dout_p(1)
add wave -position end  sim:/router_top_level_tb/Dout_n(1)
add wave -position end  sim:/router_top_level_tb/Sout_p(1)
add wave -position end  sim:/router_top_level_tb/check_okay(0)
add wave -position end  sim:/router_top_level_tb/check_okay(1)
add wave -position end  sim:/router_top_level_tb/codecs(1)
add wave -position end  sim:/router_top_level_tb/spw_debugs(1)
add wave -position end  sim:/router_top_level_tb/spw_debugs_in(1)
add wave -position end  sim:/router_top_level_tb/router_clk_p
add wave -position end  sim:/router_top_level_tb/clk_period

add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/clk_in
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rst_in
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_full
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_empty
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_r_update
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ccsds_ready_ext
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_ack
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/write_done
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ram_data_in
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_data
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_Con
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_OR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_IR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_data
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_Con
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_OR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_IR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_out
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_valid
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_ready
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/raw_ccsds_data
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ccsds_datanewValid
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Connected
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_value_low
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/byte_concat_fin
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/raw_ccsds_data
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/ccsds_datanewValid

add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/clk_in
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rst_in
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_full
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_empty
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_r_update
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ccsds_ready_ext
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_ack
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/write_done
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ram_data_in
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_data
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_Con
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_OR
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_IR
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_data
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_Con
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_OR
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_IR
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_out
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_valid
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_ready
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_out
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_valid
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_ready
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/raw_ccsds_data
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ccsds_datanewValid
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Connected
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_ESC_ESC
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_ESC_EOP
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_ESC_EEP
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Parity_error
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/error_out
add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/s_state