{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634039597489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634039597490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"pwm_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634039597495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634039597534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634039597534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634039597608 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634039597613 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634039597799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634039597799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634039597799 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634039597799 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634039597800 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634039597800 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634039597800 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634039597800 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634039597801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_test.sdc " "Synopsys Design Constraints File file not found: 'pwm_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634039598069 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634039598069 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|combout " "Node \"p1\|period_sum\[31\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|dataa " "Node \"p1\|Add0~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|combout " "Node \"p1\|Add0~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|datab " "Node \"p1\|period_sum\[31\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|combout " "Node \"p1\|period_sum\[30\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|dataa " "Node \"p1\|Add0~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|combout " "Node \"p1\|Add0~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|datab " "Node \"p1\|period_sum\[30\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|combout " "Node \"p1\|period_sum\[29\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|dataa " "Node \"p1\|Add0~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|combout " "Node \"p1\|Add0~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|datab " "Node \"p1\|period_sum\[29\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|combout " "Node \"p1\|period_sum\[28\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|dataa " "Node \"p1\|Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|combout " "Node \"p1\|Add0~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|datab " "Node \"p1\|period_sum\[28\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|combout " "Node \"p1\|period_sum\[27\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|dataa " "Node \"p1\|Add0~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|combout " "Node \"p1\|Add0~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|datab " "Node \"p1\|period_sum\[27\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|combout " "Node \"p1\|period_sum\[26\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|dataa " "Node \"p1\|Add0~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|combout " "Node \"p1\|Add0~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|datab " "Node \"p1\|period_sum\[26\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|combout " "Node \"p1\|period_sum\[25\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|dataa " "Node \"p1\|Add0~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|combout " "Node \"p1\|Add0~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|datab " "Node \"p1\|period_sum\[25\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|combout " "Node \"p1\|period_sum\[24\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|dataa " "Node \"p1\|Add0~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|combout " "Node \"p1\|Add0~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|datab " "Node \"p1\|period_sum\[24\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|combout " "Node \"p1\|period_sum\[23\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|dataa " "Node \"p1\|Add0~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|combout " "Node \"p1\|Add0~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|datab " "Node \"p1\|period_sum\[23\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598071 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598071 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|combout " "Node \"p1\|period_sum\[22\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|dataa " "Node \"p1\|Add0~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|combout " "Node \"p1\|Add0~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|datab " "Node \"p1\|period_sum\[22\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|combout " "Node \"p1\|period_sum\[21\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|dataa " "Node \"p1\|Add0~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|combout " "Node \"p1\|Add0~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|datab " "Node \"p1\|period_sum\[21\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|combout " "Node \"p1\|period_sum\[20\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|dataa " "Node \"p1\|Add0~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|combout " "Node \"p1\|Add0~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|datab " "Node \"p1\|period_sum\[20\]~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|combout " "Node \"p1\|period_sum\[19\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|dataa " "Node \"p1\|Add0~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|combout " "Node \"p1\|Add0~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|datab " "Node \"p1\|period_sum\[19\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|combout " "Node \"p1\|period_sum\[18\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|dataa " "Node \"p1\|Add0~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|combout " "Node \"p1\|Add0~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|datab " "Node \"p1\|period_sum\[18\]~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|combout " "Node \"p1\|period_sum\[17\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|dataa " "Node \"p1\|Add0~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|combout " "Node \"p1\|Add0~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|datab " "Node \"p1\|period_sum\[17\]~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|combout " "Node \"p1\|period_sum\[16\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|dataa " "Node \"p1\|Add0~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|combout " "Node \"p1\|Add0~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|datab " "Node \"p1\|period_sum\[16\]~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|combout " "Node \"p1\|period_sum\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|dataa " "Node \"p1\|Add0~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|combout " "Node \"p1\|Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|datab " "Node \"p1\|period_sum\[15\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|combout " "Node \"p1\|period_sum\[14\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|dataa " "Node \"p1\|Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|combout " "Node \"p1\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|datab " "Node \"p1\|period_sum\[14\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|combout " "Node \"p1\|period_sum\[13\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|dataa " "Node \"p1\|Add0~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|combout " "Node \"p1\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|datab " "Node \"p1\|period_sum\[13\]~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|combout " "Node \"p1\|period_sum\[12\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|dataa " "Node \"p1\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|combout " "Node \"p1\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|datab " "Node \"p1\|period_sum\[12\]~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598072 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598072 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|combout " "Node \"p1\|period_sum\[11\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|dataa " "Node \"p1\|Add0~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|combout " "Node \"p1\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|datab " "Node \"p1\|period_sum\[11\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|combout " "Node \"p1\|period_sum\[10\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|dataa " "Node \"p1\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|combout " "Node \"p1\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|datab " "Node \"p1\|period_sum\[10\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|combout " "Node \"p1\|period_sum\[9\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|dataa " "Node \"p1\|Add0~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|combout " "Node \"p1\|Add0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|datab " "Node \"p1\|period_sum\[9\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|combout " "Node \"p1\|period_sum\[8\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|dataa " "Node \"p1\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|combout " "Node \"p1\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|datab " "Node \"p1\|period_sum\[8\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|combout " "Node \"p1\|period_sum\[7\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|dataa " "Node \"p1\|Add0~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|combout " "Node \"p1\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|datab " "Node \"p1\|period_sum\[7\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|combout " "Node \"p1\|period_sum\[6\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|dataa " "Node \"p1\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|combout " "Node \"p1\|Add0~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|datab " "Node \"p1\|period_sum\[6\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|combout " "Node \"p1\|period_sum\[5\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|dataa " "Node \"p1\|Add0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|combout " "Node \"p1\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|datab " "Node \"p1\|period_sum\[5\]~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|combout " "Node \"p1\|period_sum\[4\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|dataa " "Node \"p1\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|combout " "Node \"p1\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|datab " "Node \"p1\|period_sum\[4\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|combout " "Node \"p1\|period_sum\[3\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|dataa " "Node \"p1\|Add0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|combout " "Node \"p1\|Add0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|datab " "Node \"p1\|period_sum\[3\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|combout " "Node \"p1\|period_sum\[2\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|dataa " "Node \"p1\|Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|combout " "Node \"p1\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|datab " "Node \"p1\|period_sum\[2\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|combout " "Node \"p1\|period_sum\[1\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|dataa " "Node \"p1\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|combout " "Node \"p1\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|datab " "Node \"p1\|period_sum\[1\]~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|combout " "Node \"p1\|period_sum\[0\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|dataa " "Node \"p1\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|combout " "Node \"p1\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|datab " "Node \"p1\|period_sum\[0\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039598073 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634039598073 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634039598075 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634039598075 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634039598075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634039598087 ""}  } { { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634039598087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634039598225 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634039598226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634039598226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634039598226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634039598227 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634039598227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634039598227 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634039598227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634039598227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634039598228 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634039598228 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634039598233 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634039598235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634039598522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634039598554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634039598561 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634039598933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634039598933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634039599066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634039599326 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634039599326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634039599483 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634039599483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634039599486 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634039599565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634039599570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634039599659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634039599659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634039599759 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634039600021 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_in 3.3-V LVTTL M15 " "Pin key_in uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { key_in } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in" } } } } { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634039600184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634039600184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634039600184 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1634039600184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/project/pwm_test/output_files/pwm_test.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/project/pwm_test/output_files/pwm_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634039600336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 165 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5633 " "Peak virtual memory: 5633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634039600538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:53:20 2021 " "Processing ended: Tue Oct 12 19:53:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634039600538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634039600538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634039600538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634039600538 ""}
