$date
	Thu Apr 29 16:53:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_encoder $end
$var wire 1 ! loadn $end
$var wire 4 " a [3:0] $end
$var reg 1 # enable $end
$var reg 10 $ y [9:0] $end
$var integer 32 % i [31:0] $end
$scope module U $end
$var wire 10 & d_in [9:0] $end
$var wire 1 # enable $end
$var wire 1 ! loadn $end
$var wire 4 ' d_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b0 %
b1 $
1#
b0 "
1!
$end
#10
0!
0#
#20
b1 "
b1 '
b10 $
b10 &
b1 %
1!
1#
#30
0!
0#
#40
b10 "
b10 '
b100 $
b100 &
b10 %
1!
1#
#50
0!
0#
#60
b11 "
b11 '
b1000 $
b1000 &
b11 %
1!
1#
#70
0!
0#
#80
b100 "
b100 '
b10000 $
b10000 &
b100 %
1!
1#
#90
0!
0#
#100
b101 "
b101 '
b100000 $
b100000 &
b101 %
1!
1#
#110
0!
0#
#120
b110 "
b110 '
b1000000 $
b1000000 &
b110 %
1!
1#
#130
0!
0#
#140
b111 "
b111 '
b10000000 $
b10000000 &
b111 %
1!
1#
#150
0!
0#
#160
b1000 "
b1000 '
b100000000 $
b100000000 &
b1000 %
1!
1#
#170
0!
0#
#180
b1001 "
b1001 '
b1000000000 $
b1000000000 &
b1001 %
1!
1#
#190
0!
0#
#200
b1010 %
1!
1#
