#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000249788f4bd0 .scope module, "SYS_TOP_tb" "SYS_TOP_tb" 2 4;
 .timescale -9 -12;
P_0000024978ab5080 .param/l "Address_width" 0 2 8, C4<00000000000000000000000000000100>;
P_0000024978ab50b8 .param/l "BIT_PERIOD" 0 2 16, +C4<0000000000000000000000000000000000000000000000000010000111100000>;
P_0000024978ab50f0 .param/l "Data_width" 0 2 7, C4<00000000000000000000000000001000>;
P_0000024978ab5128 .param/l "Depth" 0 2 10, C4<00000000000000000000000000001000>;
P_0000024978ab5160 .param/l "NUM_STAGES" 0 2 9, C4<00000000000000000000000000000010>;
P_0000024978ab5198 .param/l "PRESCALE" 0 2 11, +C4<00000000000000000000000000100000>;
P_0000024978ab51d0 .param/l "REF_CLK" 0 2 14, +C4<00000000000000000000000000010100>;
P_0000024978ab5208 .param/l "UART_CLK" 0 2 15, +C4<00000000000000000000000100001111>;
v0000024978b129d0_0 .var "RST_tb", 0 0;
v0000024978b127f0_0 .var "RX_IN_tb", 0 0;
v0000024978b13830_0 .var "Ref_clk_tb", 0 0;
v0000024978b13bf0_0 .net "TX_OUT_tb", 0 0, v0000024978b0cd70_0;  1 drivers
v0000024978b13e70_0 .var "UART_clk_tb", 0 0;
v0000024978b12a70_0 .net "framing_error_tb", 0 0, L_0000024978a7f130;  1 drivers
v0000024978b122f0_0 .var/i "i", 31 0;
v0000024978b131f0_0 .var/i "j", 31 0;
v0000024978b12c50_0 .net "parity_error_tb", 0 0, L_0000024978a7e4f0;  1 drivers
S_00000249789711e0 .scope task, "expected_result" "expected_result" 2 156, 2 156 0, S_00000249788f4bd0;
 .timescale -9 -12;
v0000024978a904c0_0 .var "expected_data", 7 0;
v0000024978a91460_0 .var "received_data", 7 0;
TD_SYS_TOP_tb.expected_result ;
    %fork TD_SYS_TOP_tb.receive_data, S_0000024978971370;
    %join;
    %load/vec4 v0000024978a916e0_0;
    %store/vec4 v0000024978a91460_0, 0, 8;
    %load/vec4 v0000024978b12c50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0000024978b12a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000024978a91460_0;
    %load/vec4 v0000024978a904c0_0;
    %cmp/e;
    %jmp/0xz  T_0.3, 4;
    %vpi_call 2 163 "$display", "Passed successfully as the expected data is 0x%0h and the received data is 0x%0h", v0000024978a904c0_0, v0000024978a91460_0 {0 0 0};
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 165 "$display", "There is an error as the expected data is 0x%0h and the received data is 0x%0h", v0000024978a904c0_0, v0000024978a91460_0 {0 0 0};
T_0.4 ;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 168 "$display", "There is an error as the expected data is 0x%0h and the received data is 0x%0h", v0000024978a904c0_0, v0000024978a91460_0 {0 0 0};
T_0.1 ;
    %end;
S_0000024978971370 .scope task, "receive_data" "receive_data" 2 144, 2 144 0, S_00000249788f4bd0;
 .timescale -9 -12;
v0000024978a916e0_0 .var "data", 7 0;
E_0000024978a9e580 .event negedge, v0000024978b0cd70_0;
TD_SYS_TOP_tb.receive_data ;
    %wait E_0000024978a9e580;
    %delay 13008000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978b131f0_0, 0, 32;
T_1.5 ;
    %load/vec4 v0000024978b131f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.6, 5;
    %load/vec4 v0000024978b13bf0_0;
    %ix/getv/s 4, v0000024978b131f0_0;
    %store/vec4 v0000024978a916e0_0, 4, 1;
    %delay 8672000, 0;
    %load/vec4 v0000024978b131f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978b131f0_0, 0, 32;
    %jmp T_1.5;
T_1.6 ;
    %end;
S_0000024978968330 .scope task, "reset" "reset" 2 117, 2 117 0, S_00000249788f4bd0;
 .timescale -9 -12;
TD_SYS_TOP_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b129d0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b129d0_0, 0, 1;
    %delay 200000, 0;
    %end;
S_00000249789684c0 .scope task, "send_data" "send_data" 2 126, 2 126 0, S_00000249788f4bd0;
 .timescale -9 -12;
v0000024978a910a0_0 .var "data", 7 0;
TD_SYS_TOP_tb.send_data ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b127f0_0, 0, 1;
    %delay 8672000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978b122f0_0, 0, 32;
T_3.7 ;
    %load/vec4 v0000024978b122f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_3.8, 5;
    %load/vec4 v0000024978a910a0_0;
    %load/vec4 v0000024978b122f0_0;
    %part/s 1;
    %store/vec4 v0000024978b127f0_0, 0, 1;
    %delay 8672000, 0;
    %load/vec4 v0000024978b122f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978b122f0_0, 0, 32;
    %jmp T_3.7;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b127f0_0, 0, 1;
    %delay 8672000, 0;
    %delay 17344000, 0;
    %end;
S_000002497895fa80 .scope module, "system_top" "SYS_TOP" 2 175, 3 61 0, S_00000249788f4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ref_clk";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "UART_clk";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /OUTPUT 1 "TX_OUT";
    .port_info 5 /OUTPUT 1 "parity_error";
    .port_info 6 /OUTPUT 1 "framing_error";
P_0000024978904150 .param/l "Address_width" 0 3 62, C4<00000000000000000000000000000100>;
P_0000024978904188 .param/l "Data_width" 0 3 62, C4<00000000000000000000000000001000>;
P_00000249789041c0 .param/l "Depth" 0 3 62, C4<00000000000000000000000000001000>;
P_00000249789041f8 .param/l "NUM_STAGES" 0 3 62, C4<00000000000000000000000000000010>;
L_0000024978a7e950 .functor NOT 1, v0000024978b013f0_0, C4<0>, C4<0>, C4<0>;
v0000024978b11db0_0 .net "ALU_EN_internal", 0 0, v0000024978b02500_0;  1 drivers
v0000024978b10b90_0 .net "ALU_FUN_internal", 3 0, v0000024978b03680_0;  1 drivers
v0000024978b11310_0 .net "ALU_OUT_internal", 7 0, v0000024978a91e60_0;  1 drivers
v0000024978b11770_0 .net "ALU_clk_internal", 0 0, L_0000024978a7e560;  1 drivers
v0000024978b11630_0 .net "Address_internal", 3 0, v0000024978b03cc0_0;  1 drivers
v0000024978b11e50_0 .net "CLK_EN_internal", 0 0, v0000024978b028c0_0;  1 drivers
v0000024978b109b0_0 .net "OUT_VALID_internal", 0 0, v0000024978a57ff0_0;  1 drivers
v0000024978b10ff0_0 .net "REG0_internal", 7 0, L_0000024978a7e5d0;  1 drivers
v0000024978b11ef0_0 .net "REG1_internal", 7 0, L_0000024978a7fd70;  1 drivers
v0000024978b02aa0_2 .array/port v0000024978b02aa0, 2;
v0000024978b10870_0 .net "REG2_internal", 7 0, v0000024978b02aa0_2;  1 drivers
v0000024978b02aa0_3 .array/port v0000024978b02aa0, 3;
v0000024978b10d70_0 .net "REG3_internal", 7 0, v0000024978b02aa0_3;  1 drivers
v0000024978b10910_0 .net "RST", 0 0, v0000024978b129d0_0;  1 drivers
v0000024978b10cd0_0 .net "RX_IN", 0 0, v0000024978b127f0_0;  1 drivers
v0000024978b10a50_0 .net "RX_P_DATA_internal", 7 0, v0000024978b09890_0;  1 drivers
v0000024978b10e10_0 .net "RX_clock_div_ratio_internal", 2 0, v0000024978b02000_0;  1 drivers
v0000024978b10eb0_0 .net "RX_d_valid_SYNC_internal", 0 0, v0000024978a76a90_0;  1 drivers
v0000024978b11950_0 .net "RX_data_valid_internal", 0 0, v0000024978b092f0_0;  1 drivers
v0000024978b10f50_0 .net "RX_p_data_SYNC_internal", 7 0, v0000024978a77d50_0;  1 drivers
v0000024978b11090_0 .net "RdData_valid_internal", 0 0, v0000024978b039a0_0;  1 drivers
v0000024978b11130_0 .net "RdEN_internal", 0 0, v0000024978b08350_0;  1 drivers
v0000024978b11590_0 .net "Rd_data_internal", 7 0, v0000024978b037c0_0;  1 drivers
v0000024978b111d0_0 .net "Rdata_internal", 7 0, v0000024978b01670_0;  1 drivers
v0000024978b116d0_0 .net "Ref_clk", 0 0, v0000024978b13830_0;  1 drivers
v0000024978b119f0_0 .net "Rempty_internal", 0 0, v0000024978b013f0_0;  1 drivers
v0000024978b11270_0 .net "Rinc_internal", 0 0, v0000024978b03040_0;  1 drivers
v0000024978b113b0_0 .net "SYNC_RST_domain_1", 0 0, v0000024978b02fa0_0;  1 drivers
v0000024978b11a90_0 .net "SYNC_RST_domain_2", 0 0, v0000024978b02d20_0;  1 drivers
v0000024978b11450_0 .net "TX_OUT", 0 0, v0000024978b0cd70_0;  alias, 1 drivers
v0000024978b11b30_0 .net "TX_d_valid_internal", 0 0, v0000024978b099d0_0;  1 drivers
v0000024978b11bd0_0 .net "TX_p_data_internal", 7 0, v0000024978b09750_0;  1 drivers
v0000024978b114f0_0 .net "UART_RX_clk_internal", 0 0, L_0000024978b12bb0;  1 drivers
v0000024978b11c70_0 .net "UART_TX_clk_internal", 0 0, L_0000024978b121b0;  1 drivers
v0000024978b11d10_0 .net "UART_clk", 0 0, v0000024978b13e70_0;  1 drivers
v0000024978b136f0_0 .net "Wfull_internal", 0 0, v0000024978b00c70_0;  1 drivers
v0000024978b13ab0_0 .net "WrData_internal", 7 0, v0000024978b082b0_0;  1 drivers
v0000024978b13b50_0 .net "WrEN_internal", 0 0, v0000024978b09610_0;  1 drivers
L_0000024978b141a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024978b12430_0 .net/2u *"_ivl_0", 4 0, L_0000024978b141a0;  1 drivers
v0000024978b133d0_0 .net "busy_internal", 0 0, v0000024978b0c190_0;  1 drivers
L_0000024978b14350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024978b12070_0 .net "clk_div_en_internal", 0 0, L_0000024978b14350;  1 drivers
v0000024978b126b0_0 .net "framing_error", 0 0, L_0000024978a7f130;  alias, 1 drivers
v0000024978b13a10_0 .net "parity_error", 0 0, L_0000024978a7e4f0;  alias, 1 drivers
L_0000024978b13f10 .concat [ 3 5 0 0], v0000024978b02000_0, L_0000024978b141a0;
L_0000024978b13650 .part v0000024978b02aa0_2, 2, 6;
L_0000024978b6e310 .part v0000024978b02aa0_2, 0, 1;
L_0000024978b6da50 .part v0000024978b02aa0_2, 1, 1;
L_0000024978b6db90 .part v0000024978b02aa0_2, 0, 1;
L_0000024978b6d410 .part v0000024978b02aa0_2, 1, 1;
L_0000024978b6d910 .part v0000024978b02aa0_2, 2, 6;
S_000002497895fc10 .scope module, "ALU1" "ALU" 3 275, 4 9 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_00000249788e7e30 .param/l "Input_data_width" 0 4 10, C4<00000000000000000000000000001000>;
P_00000249788e7e68 .param/l "Output_data_width" 0 4 10, C4<00000000000000000000000000001000>;
v0000024978a59030_0 .net "A", 7 0, L_0000024978a7e5d0;  alias, 1 drivers
v0000024978a58b30_0 .net "ALU_EN", 0 0, v0000024978b02500_0;  alias, 1 drivers
v0000024978a579b0_0 .net "ALU_FUN", 3 0, v0000024978b03680_0;  alias, 1 drivers
v0000024978a58310_0 .net "ALU_OUT", 7 0, v0000024978a91e60_0;  alias, 1 drivers
v0000024978a58c70_0 .net "Arith_Enable_internal", 0 0, v0000024978a922c0_0;  1 drivers
v0000024978a58630_0 .net "Arith_Flag_internal", 0 0, v0000024978a91be0_0;  1 drivers
v0000024978a58bd0_0 .net/s "Arith_out_internal", 7 0, v0000024978a90ce0_0;  1 drivers
v0000024978a586d0_0 .net "B", 7 0, L_0000024978a7fd70;  alias, 1 drivers
v0000024978a58770_0 .net "CLK", 0 0, L_0000024978a7e560;  alias, 1 drivers
v0000024978a592b0_0 .net "CMP_Enable_internal", 0 0, v0000024978a90f60_0;  1 drivers
v0000024978a58810_0 .net "CMP_Flag_internal", 0 0, v0000024978a91aa0_0;  1 drivers
v0000024978a593f0_0 .net "CMP_out_internal", 7 0, v0000024978a913c0_0;  1 drivers
v0000024978a59490_0 .net "Logic_Enable_internal", 0 0, v0000024978a91fa0_0;  1 drivers
v0000024978a59530_0 .net "Logic_Flag_internal", 0 0, v0000024978a907e0_0;  1 drivers
v0000024978a59710_0 .net "Logic_out_internal", 7 0, v0000024978a90880_0;  1 drivers
v0000024978a76630_0 .net "OUT_VALID", 0 0, v0000024978a57ff0_0;  alias, 1 drivers
v0000024978a77710_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
v0000024978a76770_0 .net "Shift_Enable_internal", 0 0, v0000024978a920e0_0;  1 drivers
v0000024978a769f0_0 .net "Shift_Flag_internal", 0 0, v0000024978a58f90_0;  1 drivers
v0000024978a77a30_0 .net "Shift_out_internal", 7 0, v0000024978a58590_0;  1 drivers
L_0000024978b6d690 .part v0000024978b03680_0, 2, 2;
L_0000024978b6c790 .part v0000024978b03680_0, 0, 2;
L_0000024978b6cf10 .part v0000024978b03680_0, 0, 2;
L_0000024978b6dc30 .part v0000024978b03680_0, 0, 2;
L_0000024978b6c5b0 .part v0000024978b03680_0, 0, 2;
L_0000024978b6cab0 .part v0000024978b03680_0, 2, 2;
L_0000024978b6d7d0 .part v0000024978b03680_0, 2, 2;
S_0000024978931210 .scope module, "ALU_OUT_MUX" "ALU_MUX" 4 108, 5 1 0, S_000002497895fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_0000024978a9f100 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
v0000024978a90a60_0 .net "In0", 7 0, v0000024978a90ce0_0;  alias, 1 drivers
v0000024978a91140_0 .net "In1", 7 0, v0000024978a90880_0;  alias, 1 drivers
v0000024978a90740_0 .net "In2", 7 0, v0000024978a913c0_0;  alias, 1 drivers
v0000024978a92360_0 .net "In3", 7 0, v0000024978a58590_0;  alias, 1 drivers
v0000024978a91e60_0 .var "Out", 7 0;
v0000024978a91d20_0 .net "Sel", 1 0, L_0000024978b6cab0;  1 drivers
E_0000024978a9ed00/0 .event anyedge, v0000024978a91d20_0, v0000024978a90a60_0, v0000024978a91140_0, v0000024978a90740_0;
E_0000024978a9ed00/1 .event anyedge, v0000024978a92360_0;
E_0000024978a9ed00 .event/or E_0000024978a9ed00/0, E_0000024978a9ed00/1;
S_00000249789313a0 .scope module, "ARU1" "ARITHMATIC_UNIT" 4 56, 6 1 0, S_000002497895fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000024978931530 .param/l "ADD" 1 6 19, C4<00>;
P_0000024978931568 .param/l "DIV" 1 6 22, C4<11>;
P_00000249789315a0 .param/l "Input_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_00000249789315d8 .param/l "MUL" 1 6 21, C4<10>;
P_0000024978931610 .param/l "Output_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_0000024978931648 .param/l "SUB" 1 6 20, C4<01>;
v0000024978a91640_0 .net "A", 7 0, L_0000024978a7e5d0;  alias, 1 drivers
v0000024978a90b00_0 .net "ALU_FUN", 1 0, L_0000024978b6c790;  1 drivers
v0000024978a91f00_0 .net "Arith_Enable", 0 0, v0000024978a922c0_0;  alias, 1 drivers
v0000024978a91be0_0 .var "Arith_Flag", 0 0;
v0000024978a90ce0_0 .var "Arith_OUT", 7 0;
v0000024978a91b40_0 .net "B", 7 0, L_0000024978a7fd70;  alias, 1 drivers
v0000024978a90600_0 .net "CLK", 0 0, L_0000024978a7e560;  alias, 1 drivers
v0000024978a91780_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
E_0000024978a9e640/0 .event negedge, v0000024978a91780_0;
E_0000024978a9e640/1 .event posedge, v0000024978a90600_0;
E_0000024978a9e640 .event/or E_0000024978a9e640/0, E_0000024978a9e640/1;
S_000002497893d510 .scope module, "CMPU1" "CMP_UNIT" 4 82, 7 1 0, S_000002497895fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_000002497895fda0 .param/l "CMPEQ" 1 7 19, C4<01>;
P_000002497895fdd8 .param/l "CMPG" 1 7 20, C4<10>;
P_000002497895fe10 .param/l "CMPL" 1 7 21, C4<11>;
P_000002497895fe48 .param/l "Input_data_width" 0 7 1, C4<00000000000000000000000000001000>;
P_000002497895fe80 .param/l "NOP" 1 7 18, C4<00>;
P_000002497895feb8 .param/l "Output_data_width" 0 7 1, C4<00000000000000000000000000001000>;
v0000024978a91c80_0 .net "A", 7 0, L_0000024978a7e5d0;  alias, 1 drivers
v0000024978a911e0_0 .net "ALU_FUN", 1 0, L_0000024978b6dc30;  1 drivers
v0000024978a90e20_0 .net "B", 7 0, L_0000024978a7fd70;  alias, 1 drivers
v0000024978a92040_0 .net "CLK", 0 0, L_0000024978a7e560;  alias, 1 drivers
v0000024978a90560_0 .net "CMP_Enable", 0 0, v0000024978a90f60_0;  alias, 1 drivers
v0000024978a91aa0_0 .var "CMP_Flag", 0 0;
v0000024978a913c0_0 .var "CMP_OUT", 7 0;
v0000024978a915a0_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
S_000002497893d6a0 .scope module, "D1" "Decoder" 4 45, 8 1 0, S_000002497895fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_0000024978a43480 .param/l "Arith" 1 8 16, C4<00>;
P_0000024978a434b8 .param/l "CMP" 1 8 18, C4<10>;
P_0000024978a434f0 .param/l "Logic" 1 8 17, C4<01>;
P_0000024978a43528 .param/l "Shift" 1 8 19, C4<11>;
v0000024978a92220_0 .net "ALU_EN", 0 0, v0000024978b02500_0;  alias, 1 drivers
v0000024978a90ec0_0 .net "ALU_FUN", 1 0, L_0000024978b6d690;  1 drivers
v0000024978a922c0_0 .var "Arith_Enable", 0 0;
v0000024978a90f60_0 .var "CMP_Enable", 0 0;
v0000024978a91fa0_0 .var "Logic_Enable", 0 0;
v0000024978a920e0_0 .var "Shift_Enable", 0 0;
E_0000024978a9eb40 .event anyedge, v0000024978a92220_0, v0000024978a90ec0_0;
S_000002497893b7f0 .scope module, "LU1" "LOGIC_UNIT" 4 69, 9 1 0, S_000002497895fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_000002497893d830 .param/l "AND" 1 9 18, C4<00>;
P_000002497893d868 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_000002497893d8a0 .param/l "NAND" 1 9 20, C4<10>;
P_000002497893d8d8 .param/l "NOR" 1 9 21, C4<11>;
P_000002497893d910 .param/l "OR" 1 9 19, C4<01>;
P_000002497893d948 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
v0000024978a91000_0 .net "A", 7 0, L_0000024978a7e5d0;  alias, 1 drivers
v0000024978a91280_0 .net "ALU_FUN", 1 0, L_0000024978b6cf10;  1 drivers
v0000024978a91320_0 .net "B", 7 0, L_0000024978a7fd70;  alias, 1 drivers
v0000024978a91500_0 .net "CLK", 0 0, L_0000024978a7e560;  alias, 1 drivers
v0000024978a91820_0 .net "Logic_Enable", 0 0, v0000024978a91fa0_0;  alias, 1 drivers
v0000024978a907e0_0 .var "Logic_Flag", 0 0;
v0000024978a90880_0 .var "Logic_OUT", 7 0;
v0000024978a918c0_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
S_000002497893b980 .scope module, "OUT_VALID_MUX" "ALU_MUX" 4 119, 5 1 0, S_000002497895fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_0000024978a9f040 .param/l "Output_data_width" 0 5 2, +C4<00000000000000000000000000000001>;
v0000024978a91960_0 .net "In0", 0 0, v0000024978a91be0_0;  alias, 1 drivers
v0000024978a91a00_0 .net "In1", 0 0, v0000024978a907e0_0;  alias, 1 drivers
v0000024978a91dc0_0 .net "In2", 0 0, v0000024978a91aa0_0;  alias, 1 drivers
v0000024978a57f50_0 .net "In3", 0 0, v0000024978a58f90_0;  alias, 1 drivers
v0000024978a57ff0_0 .var "Out", 0 0;
v0000024978a59210_0 .net "Sel", 1 0, L_0000024978b6d7d0;  1 drivers
E_0000024978a9f080/0 .event anyedge, v0000024978a59210_0, v0000024978a91be0_0, v0000024978a907e0_0, v0000024978a91aa0_0;
E_0000024978a9f080/1 .event anyedge, v0000024978a57f50_0;
E_0000024978a9f080 .event/or E_0000024978a9f080/0, E_0000024978a9f080/1;
S_000002497895c2b0 .scope module, "SHU1" "SHIFT_UNIT" 4 95, 10 1 0, S_000002497895fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_000002497893bb10 .param/l "Input_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_000002497893bb48 .param/l "Output_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_000002497893bb80 .param/l "SHLA" 1 10 19, C4<01>;
P_000002497893bbb8 .param/l "SHLB" 1 10 21, C4<11>;
P_000002497893bbf0 .param/l "SHRA" 1 10 18, C4<00>;
P_000002497893bc28 .param/l "SHRB" 1 10 20, C4<10>;
v0000024978a58db0_0 .net "A", 7 0, L_0000024978a7e5d0;  alias, 1 drivers
v0000024978a58e50_0 .net "ALU_FUN", 1 0, L_0000024978b6c5b0;  1 drivers
v0000024978a58130_0 .net "B", 7 0, L_0000024978a7fd70;  alias, 1 drivers
v0000024978a59670_0 .net "CLK", 0 0, L_0000024978a7e560;  alias, 1 drivers
v0000024978a581d0_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
v0000024978a58d10_0 .net "Shift_Enable", 0 0, v0000024978a920e0_0;  alias, 1 drivers
v0000024978a58f90_0 .var "Shift_Flag", 0 0;
v0000024978a58590_0 .var "Shift_OUT", 7 0;
S_000002497895c440 .scope module, "Data_syncrhonizer" "DATA_SYNC" 3 188, 11 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_00000249788e8bb0 .param/l "BUS_WIDTH" 0 11 2, C4<00000000000000000000000000001000>;
P_00000249788e8be8 .param/l "NUM_STAGES" 0 11 2, C4<00000000000000000000000000000010>;
L_0000024978a7eb10 .functor NOT 1, L_0000024978b13330, C4<0>, C4<0>, C4<0>;
L_0000024978a7f980 .functor AND 1, L_0000024978a7eb10, L_0000024978b13470, C4<1>, C4<1>;
v0000024978a77cb0_0 .net "CLK", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978a777b0_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
v0000024978a76f90_0 .net *"_ivl_1", 0 0, L_0000024978b13330;  1 drivers
v0000024978a78250_0 .net *"_ivl_2", 0 0, L_0000024978a7eb10;  1 drivers
v0000024978a78070_0 .net *"_ivl_5", 0 0, L_0000024978b13470;  1 drivers
v0000024978a764f0_0 .net "bus_enable", 0 0, v0000024978b092f0_0;  alias, 1 drivers
v0000024978a76a90_0 .var "enable_pulse", 0 0;
v0000024978a77b70_0 .net "mux", 7 0, L_0000024978b135b0;  1 drivers
v0000024978a76d10_0 .net "pulse_gen", 0 0, L_0000024978a7f980;  1 drivers
v0000024978a76ef0_0 .var "syn_reg", 1 0;
v0000024978a77d50_0 .var "sync_bus", 7 0;
v0000024978a76b30_0 .net "unsync_bus", 7 0, v0000024978b09890_0;  alias, 1 drivers
v0000024978a77df0_0 .var "unsync_reg", 7 0;
E_0000024978a9f0c0/0 .event negedge, v0000024978a91780_0;
E_0000024978a9f0c0/1 .event posedge, v0000024978a77cb0_0;
E_0000024978a9f0c0 .event/or E_0000024978a9f0c0/0, E_0000024978a9f0c0/1;
L_0000024978b13330 .part v0000024978a76ef0_0, 1, 1;
L_0000024978b13470 .part v0000024978a76ef0_0, 0, 1;
L_0000024978b135b0 .functor MUXZ 8, v0000024978a77d50_0, v0000024978a77df0_0, L_0000024978a7f980, C4<>;
S_0000024978949400 .scope module, "FIFO" "ASYNC_FIFO" 3 243, 12 8 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000002497895c5d0 .param/l "Address_width" 0 12 12, C4<00000000000000000000000000000100>;
P_000002497895c608 .param/l "Data_width" 0 12 10, C4<00000000000000000000000000001000>;
P_000002497895c640 .param/l "Depth" 0 12 11, C4<00000000000000000000000000001000>;
P_000002497895c678 .param/l "NUM_STAGES" 0 12 13, C4<00000000000000000000000000000010>;
v0000024978b00b30_0 .net "R2q_wptr_internal", 4 0, v0000024978b018f0_0;  1 drivers
v0000024978b00770_0 .net "Radder_internal", 2 0, L_0000024978b6daf0;  1 drivers
v0000024978b00810_0 .net "Rclk", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b008b0_0 .net "Rdata", 7 0, v0000024978b01670_0;  alias, 1 drivers
v0000024978b00d10_0 .net "Rempty", 0 0, v0000024978b013f0_0;  alias, 1 drivers
v0000024978b00e50_0 .net "Rempty_flag_internal", 0 0, v0000024978b01ad0_0;  1 drivers
v0000024978b00f90_0 .net "Rinc", 0 0, v0000024978b03040_0;  alias, 1 drivers
v0000024978b010d0_0 .net "Rptr_internal", 4 0, v0000024978b00630_0;  1 drivers
v0000024978b01170_0 .net "Rrst", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b01210_0 .net "Wadder_internal", 2 0, L_0000024978b6c3d0;  1 drivers
v0000024978b012b0_0 .net "Wclk", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978b03360_0 .net "Wclken_internal", 0 0, v0000024978b00bd0_0;  1 drivers
v0000024978b025a0_0 .net "Wfull", 0 0, v0000024978b00c70_0;  alias, 1 drivers
v0000024978b03900_0 .net "Winc", 0 0, v0000024978b099d0_0;  alias, 1 drivers
v0000024978b03220_0 .net "Wptr_internal", 4 0, v0000024978b001d0_0;  1 drivers
v0000024978b02280_0 .net "Wq2_rptr_internal", 4 0, v0000024978a77210_0;  1 drivers
v0000024978b021e0_0 .net "Wrdata", 7 0, v0000024978b09750_0;  alias, 1 drivers
v0000024978b03540_0 .net "Wrst", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
S_0000024978949590 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 12 99, 13 1 0, S_0000024978949400;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_00000249788e8330 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_00000249788e8368 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v0000024978a766d0_0 .net "ASYNC", 4 0, v0000024978b00630_0;  alias, 1 drivers
v0000024978a77e90_0 .net "CLK", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978a77030_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
v0000024978a77210_0 .var "SYNC", 4 0;
v0000024978a50190_0 .var/i "i", 31 0;
v0000024978a50730 .array "sync_reg", 4 0, 1 0;
v0000024978a50730_0 .array/port v0000024978a50730, 0;
v0000024978a50730_1 .array/port v0000024978a50730, 1;
v0000024978a50730_2 .array/port v0000024978a50730, 2;
v0000024978a50730_3 .array/port v0000024978a50730, 3;
E_0000024978a9e940/0 .event anyedge, v0000024978a50730_0, v0000024978a50730_1, v0000024978a50730_2, v0000024978a50730_3;
v0000024978a50730_4 .array/port v0000024978a50730, 4;
E_0000024978a9e940/1 .event anyedge, v0000024978a50730_4;
E_0000024978a9e940 .event/or E_0000024978a9e940/0, E_0000024978a9e940/1;
S_0000024978affdf0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 12 112, 13 1 0, S_0000024978949400;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_00000249788e7fb0 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_00000249788e7fe8 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v0000024978b01b70_0 .net "ASYNC", 4 0, v0000024978b001d0_0;  alias, 1 drivers
v0000024978b00270_0 .net "CLK", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b01e90_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b018f0_0 .var "SYNC", 4 0;
v0000024978b01530_0 .var/i "i", 31 0;
v0000024978b00310 .array "sync_reg", 4 0, 1 0;
v0000024978b00310_0 .array/port v0000024978b00310, 0;
v0000024978b00310_1 .array/port v0000024978b00310, 1;
v0000024978b00310_2 .array/port v0000024978b00310, 2;
v0000024978b00310_3 .array/port v0000024978b00310, 3;
E_0000024978a9f180/0 .event anyedge, v0000024978b00310_0, v0000024978b00310_1, v0000024978b00310_2, v0000024978b00310_3;
v0000024978b00310_4 .array/port v0000024978b00310, 4;
E_0000024978a9f180/1 .event anyedge, v0000024978b00310_4;
E_0000024978a9f180 .event/or E_0000024978a9f180/0, E_0000024978a9f180/1;
E_0000024978a9f1c0/0 .event negedge, v0000024978b01e90_0;
E_0000024978a9f1c0/1 .event posedge, v0000024978b00270_0;
E_0000024978a9f1c0 .event/or E_0000024978a9f1c0/0, E_0000024978a9f1c0/1;
S_0000024978afefe0 .scope module, "Clogic" "Comb_logic" 12 55, 14 1 0, S_0000024978949400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v0000024978b00bd0_0 .var "Wclken", 0 0;
v0000024978b009f0_0 .net "Wfull", 0 0, v0000024978b00c70_0;  alias, 1 drivers
v0000024978b01a30_0 .net "Winc", 0 0, v0000024978b099d0_0;  alias, 1 drivers
E_0000024978a9e980 .event anyedge, v0000024978b01a30_0, v0000024978b009f0_0;
S_0000024978affad0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 12 68, 15 1 0, S_0000024978949400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_000002497899c490 .param/l "Address_width" 0 15 5, C4<00000000000000000000000000000100>;
P_000002497899c4c8 .param/l "Data_width" 0 15 3, C4<00000000000000000000000000001000>;
P_000002497899c500 .param/l "Depth" 0 15 4, C4<00000000000000000000000000001000>;
v0000024978b01d50 .array "MEM", 0 7, 7 0;
v0000024978b003b0_0 .net "Radder", 2 0, L_0000024978b6daf0;  alias, 1 drivers
v0000024978b00950_0 .net "Rclk", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b01670_0 .var "Rdata", 7 0;
v0000024978b004f0_0 .net "Rempty_flag", 0 0, v0000024978b01ad0_0;  alias, 1 drivers
v0000024978b01490_0 .net "Wadder", 2 0, L_0000024978b6c3d0;  alias, 1 drivers
v0000024978b00590_0 .net "Wclk", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978b01990_0 .net "Wclken", 0 0, v0000024978b00bd0_0;  alias, 1 drivers
v0000024978b01030_0 .net "Wrdata", 7 0, v0000024978b09750_0;  alias, 1 drivers
E_0000024978a9eec0 .event posedge, v0000024978b00270_0;
E_0000024978a9edc0 .event posedge, v0000024978a77cb0_0;
S_0000024978aff170 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 12 82, 16 1 0, S_0000024978949400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_0000024978a9f340 .param/l "Address_width" 0 16 1, C4<00000000000000000000000000000100>;
v0000024978b00a90_0 .net "R2q_wptr", 4 0, v0000024978b018f0_0;  alias, 1 drivers
v0000024978b00ef0_0 .net "Radder", 2 0, L_0000024978b6daf0;  alias, 1 drivers
v0000024978b01c10_0 .var "Radder_binary_current", 4 0;
v0000024978b01710_0 .var "Radder_binary_next", 4 0;
v0000024978b01cb0_0 .var "Radder_gray_next", 4 0;
v0000024978b015d0_0 .net "Rclk", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b013f0_0 .var "Rempty", 0 0;
v0000024978b01ad0_0 .var "Rempty_flag", 0 0;
v0000024978b00db0_0 .net "Rinc", 0 0, v0000024978b03040_0;  alias, 1 drivers
v0000024978b00630_0 .var "Rptr", 4 0;
v0000024978b01df0_0 .net "Rrst", 0 0, v0000024978b02d20_0;  alias, 1 drivers
E_0000024978a9e880 .event anyedge, v0000024978b01c10_0, v0000024978b00db0_0, v0000024978b013f0_0, v0000024978b01710_0;
L_0000024978b6daf0 .part v0000024978b01c10_0, 0, 3;
S_0000024978aff940 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 12 44, 17 1 0, S_0000024978949400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_0000024978a9e780 .param/l "Address_width" 0 17 2, C4<00000000000000000000000000000100>;
v0000024978b017b0_0 .net "Wadder", 2 0, L_0000024978b6c3d0;  alias, 1 drivers
v0000024978b01850_0 .var "Wadder_binary_current", 3 0;
v0000024978affff0_0 .var "Wadder_binary_next", 3 0;
v0000024978b00090_0 .var "Wadder_gray_next", 3 0;
v0000024978b00130_0 .net "Wclk", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978b00c70_0 .var "Wfull", 0 0;
v0000024978b01350_0 .net "Winc", 0 0, v0000024978b099d0_0;  alias, 1 drivers
v0000024978b001d0_0 .var "Wptr", 4 0;
v0000024978b006d0_0 .net "Wq2_rptr", 4 0, v0000024978a77210_0;  alias, 1 drivers
v0000024978b00450_0 .net "Wrst", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
E_0000024978a9ea80 .event anyedge, v0000024978b01850_0, v0000024978b01a30_0, v0000024978b009f0_0, v0000024978affff0_0;
L_0000024978b6c3d0 .part v0000024978b01850_0, 0, 3;
S_0000024978aff300 .scope module, "Prescale_MUX" "MUX_prescale" 3 258, 18 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 3 "OUT";
v0000024978b02000_0 .var "OUT", 2 0;
v0000024978b02f00_0 .net "prescale", 5 0, L_0000024978b6d910;  1 drivers
E_0000024978a9f400 .event anyedge, v0000024978b02f00_0;
S_0000024978aff490 .scope module, "Pulse_gen" "PULSE_GEN" 3 231, 19 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v0000024978b02c80_0 .net "CLK", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b02320_0 .net "LVL_SIG", 0 0, v0000024978b0c190_0;  alias, 1 drivers
v0000024978b02460_0 .var "PREV", 0 0;
v0000024978b03040_0 .var "PULSE_SIG", 0 0;
v0000024978b026e0_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
S_0000024978aff7b0 .scope module, "Regfile" "Register_file" 3 289, 20 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_0000024978b05910 .param/l "Address_width" 0 20 2, C4<00000000000000000000000000000100>;
P_0000024978b05948 .param/l "DATA_width" 0 20 2, C4<00000000000000000000000000001000>;
v0000024978b02aa0_0 .array/port v0000024978b02aa0, 0;
L_0000024978a7e5d0 .functor BUFZ 8, v0000024978b02aa0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000024978b02aa0_1 .array/port v0000024978b02aa0, 1;
L_0000024978a7fd70 .functor BUFZ 8, v0000024978b02aa0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000024978b02a00_0 .net "Address", 3 0, v0000024978b03cc0_0;  alias, 1 drivers
v0000024978b02e60_0 .net "CLK", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978b02640_0 .net "REG0", 7 0, L_0000024978a7e5d0;  alias, 1 drivers
v0000024978b035e0_0 .net "REG1", 7 0, L_0000024978a7fd70;  alias, 1 drivers
v0000024978b02dc0_0 .net "REG2", 7 0, v0000024978b02aa0_2;  alias, 1 drivers
v0000024978b03ea0_0 .net "REG3", 7 0, v0000024978b02aa0_3;  alias, 1 drivers
v0000024978b03a40_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
v0000024978b037c0_0 .var "RdData", 7 0;
v0000024978b039a0_0 .var "RdData_valid", 0 0;
v0000024978b02b40_0 .net "RdEn", 0 0, v0000024978b08350_0;  alias, 1 drivers
v0000024978b02aa0 .array "Regfile", 0 15, 7 0;
v0000024978b034a0_0 .net "WrData", 7 0, v0000024978b082b0_0;  alias, 1 drivers
v0000024978b03c20_0 .net "WrEn", 0 0, v0000024978b09610_0;  alias, 1 drivers
v0000024978b023c0_0 .var/i "i", 31 0;
S_0000024978aff620 .scope module, "Reset_synchronizer1" "RST_SYNC" 3 122, 21 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000024978a9e700 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v0000024978b03b80_0 .net "CLK", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978b02be0_0 .net "RST", 0 0, v0000024978b129d0_0;  alias, 1 drivers
v0000024978b02fa0_0 .var "SYNC_RST", 0 0;
v0000024978b02780_0 .var "sync_reg", 1 0;
E_0000024978a9e440/0 .event negedge, v0000024978b02be0_0;
E_0000024978a9e440/1 .event posedge, v0000024978a77cb0_0;
E_0000024978a9e440 .event/or E_0000024978a9e440/0, E_0000024978a9e440/1;
S_0000024978affc60 .scope module, "Reset_synchronizer2" "RST_SYNC" 3 132, 21 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000024978a9e480 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v0000024978b02820_0 .net "CLK", 0 0, v0000024978b13e70_0;  alias, 1 drivers
v0000024978b02960_0 .net "RST", 0 0, v0000024978b129d0_0;  alias, 1 drivers
v0000024978b02d20_0 .var "SYNC_RST", 0 0;
v0000024978b03d60_0 .var "sync_reg", 1 0;
E_0000024978a9ee80/0 .event negedge, v0000024978b02be0_0;
E_0000024978a9ee80/1 .event posedge, v0000024978b02820_0;
E_0000024978a9ee80 .event/or E_0000024978a9ee80/0, E_0000024978a9ee80/1;
S_0000024978b06fc0 .scope module, "System_control" "SYS_CTRL" 3 162, 22 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_00000249789289b0 .param/l "ALU_OP_code" 1 22 39, C4<1000>;
P_00000249789289e8 .param/l "ALU_operand_A" 1 22 37, C4<0110>;
P_0000024978928a20 .param/l "ALU_operand_B" 1 22 38, C4<0111>;
P_0000024978928a58 .param/l "ALU_operation" 1 22 40, C4<1001>;
P_0000024978928a90 .param/l "Address_width" 0 22 2, C4<00000000000000000000000000000100>;
P_0000024978928ac8 .param/l "Data_width" 0 22 2, C4<00000000000000000000000000001000>;
P_0000024978928b00 .param/l "Idle" 1 22 31, C4<0000>;
P_0000024978928b38 .param/l "Read_operation" 1 22 35, C4<0100>;
P_0000024978928b70 .param/l "Receive_Command" 1 22 32, C4<0001>;
P_0000024978928ba8 .param/l "Register_file_address" 1 22 33, C4<0010>;
P_0000024978928be0 .param/l "Register_file_data" 1 22 34, C4<0011>;
P_0000024978928c18 .param/l "Send_data_TX" 1 22 41, C4<1010>;
P_0000024978928c50 .param/l "Write_operation" 1 22 36, C4<0101>;
v0000024978b02500_0 .var "ALU_EN", 0 0;
v0000024978b03680_0 .var "ALU_FUN", 3 0;
v0000024978b03ae0_0 .net "ALU_OUT", 7 0, v0000024978a91e60_0;  alias, 1 drivers
v0000024978b03cc0_0 .var "Address", 3 0;
v0000024978b020a0_0 .net "CLK", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978b028c0_0 .var "CLK_EN", 0 0;
v0000024978b03180_0 .var "Current_state", 3 0;
v0000024978b032c0_0 .net "FIFO_full", 0 0, v0000024978b00c70_0;  alias, 1 drivers
v0000024978b03720_0 .var "Next_state", 3 0;
v0000024978b03400_0 .net "OUT_VALID", 0 0, v0000024978a57ff0_0;  alias, 1 drivers
v0000024978b02140_0 .var "RF_Address", 3 0;
v0000024978b03860_0 .var "RF_Data", 7 0;
v0000024978b03e00_0 .net "RST", 0 0, v0000024978b02fa0_0;  alias, 1 drivers
v0000024978b08030_0 .net "RX_d_valid", 0 0, v0000024978a76a90_0;  alias, 1 drivers
v0000024978b09250_0 .net "RX_p_data", 7 0, v0000024978a77d50_0;  alias, 1 drivers
v0000024978b08670_0 .net "RdData_valid", 0 0, v0000024978b039a0_0;  alias, 1 drivers
v0000024978b08350_0 .var "RdEN", 0 0;
v0000024978b08d50_0 .net "Rd_data", 7 0, v0000024978b037c0_0;  alias, 1 drivers
v0000024978b099d0_0 .var "TX_d_valid", 0 0;
v0000024978b09930_0 .var "TX_data", 7 0;
v0000024978b09750_0 .var "TX_p_data", 7 0;
v0000024978b082b0_0 .var "WrData", 7 0;
v0000024978b09610_0 .var "WrEN", 0 0;
v0000024978b09070_0 .net "clk_div_en", 0 0, L_0000024978b14350;  alias, 1 drivers
v0000024978b08990_0 .var "command", 7 0;
v0000024978b096b0_0 .var "command_reg", 7 0;
E_0000024978a9e840/0 .event anyedge, v0000024978b03180_0, v0000024978b03860_0, v0000024978a77d50_0, v0000024978b096b0_0;
E_0000024978a9e840/1 .event anyedge, v0000024978b009f0_0, v0000024978b09930_0;
E_0000024978a9e840 .event/or E_0000024978a9e840/0, E_0000024978a9e840/1;
E_0000024978a9ec80/0 .event anyedge, v0000024978b03180_0, v0000024978a76a90_0, v0000024978b08990_0, v0000024978b039a0_0;
E_0000024978a9ec80/1 .event anyedge, v0000024978a57ff0_0;
E_0000024978a9ec80 .event/or E_0000024978a9ec80/0, E_0000024978a9ec80/1;
S_0000024978b06020 .scope module, "UARTRX" "UART_RX" 3 201, 23 10 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
    .port_info 8 /OUTPUT 1 "parity_error";
    .port_info 9 /OUTPUT 1 "framing_error";
P_0000024978a9e500 .param/l "Data_width" 0 23 11, C4<00000000000000000000000000001000>;
L_0000024978a7e4f0 .functor BUFZ 1, v0000024978b0a2c0_0, C4<0>, C4<0>, C4<0>;
L_0000024978a7f130 .functor BUFZ 1, v0000024978b0a7c0_0, C4<0>, C4<0>, C4<0>;
v0000024978b0af40_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b0a680_0 .net "PAR_EN", 0 0, L_0000024978b6e310;  1 drivers
v0000024978b0b1c0_0 .net "PAR_TYP", 0 0, L_0000024978b6da50;  1 drivers
v0000024978b0a540_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0b440_0 .net "RX_IN", 0 0, v0000024978b127f0_0;  alias, 1 drivers
v0000024978b0b580_0 .net "RX_P_DATA", 7 0, v0000024978b09890_0;  alias, 1 drivers
v0000024978b0b4e0_0 .net "RX_data_valid", 0 0, v0000024978b092f0_0;  alias, 1 drivers
v0000024978b0a5e0_0 .net "bit_cnt_internal", 3 0, v0000024978b0a040_0;  1 drivers
v0000024978b0bb20_0 .net "data_sample_enable_internal", 0 0, v0000024978b09c50_0;  1 drivers
v0000024978b0a720_0 .net "deserializer_enable_internal", 0 0, v0000024978b08710_0;  1 drivers
v0000024978b0ab80_0 .net "edge_cnt_counter_internal", 5 0, v0000024978b0bd00_0;  1 drivers
v0000024978b0a900_0 .net "enable_internal", 0 0, v0000024978b09570_0;  1 drivers
v0000024978b0bbc0_0 .net "framing_error", 0 0, L_0000024978a7f130;  alias, 1 drivers
o0000024978abada8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024978b0ac20_0 .net "parity_checker_enable", 0 0, o0000024978abada8;  0 drivers
v0000024978b0a9a0_0 .net "parity_checker_enable_internal", 0 0, v0000024978b085d0_0;  1 drivers
v0000024978b0b9e0_0 .net "parity_error", 0 0, L_0000024978a7e4f0;  alias, 1 drivers
v0000024978b0ae00_0 .net "parity_error_internal", 0 0, v0000024978b0a2c0_0;  1 drivers
v0000024978b0aea0_0 .net "prescale", 5 0, L_0000024978b13650;  1 drivers
v0000024978b0b6c0_0 .net "reset_counters_internal", 0 0, v0000024978b08170_0;  1 drivers
v0000024978b0afe0_0 .net "sampled_bit_internal", 0 0, v0000024978b030e0_0;  1 drivers
v0000024978b0b260_0 .net "start_checker_enable_internal", 0 0, v0000024978b08fd0_0;  1 drivers
v0000024978b0b080_0 .net "start_glitch_internal", 0 0, v0000024978b0a860_0;  1 drivers
v0000024978b0b300_0 .net "stop_checker_enable_internal", 0 0, v0000024978b097f0_0;  1 drivers
v0000024978b0b760_0 .net "stop_error_internal", 0 0, v0000024978b0a7c0_0;  1 drivers
S_0000024978b06340 .scope module, "FSM1" "UART_RX_FSM" 23 109, 24 1 0, S_0000024978b06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_0000024978b064d0 .param/l "Data_bits" 1 24 33, C4<000100>;
P_0000024978b06508 .param/l "Data_valid" 1 24 36, C4<100000>;
P_0000024978b06540 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
P_0000024978b06578 .param/l "Idle" 1 24 31, C4<000001>;
P_0000024978b065b0 .param/l "Parity_bit_check" 1 24 34, C4<001000>;
P_0000024978b065e8 .param/l "Start_bit_check" 1 24 32, C4<000010>;
P_0000024978b06620 .param/l "Stop_bit_check" 1 24 35, C4<010000>;
v0000024978b08ad0_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b09bb0_0 .var "Current_state", 5 0;
v0000024978b080d0_0 .var "Next_state", 5 0;
v0000024978b083f0_0 .net "PAR_EN", 0 0, L_0000024978b6e310;  alias, 1 drivers
v0000024978b094d0_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b08f30_0 .net "RX_IN", 0 0, v0000024978b127f0_0;  alias, 1 drivers
v0000024978b09110_0 .net "bit_cnt", 3 0, v0000024978b0a040_0;  alias, 1 drivers
v0000024978b09c50_0 .var "data_sample_enable", 0 0;
v0000024978b092f0_0 .var "data_valid", 0 0;
v0000024978b08710_0 .var "deserializer_enable", 0 0;
v0000024978b087b0_0 .net "edge_cnt", 5 0, v0000024978b0bd00_0;  alias, 1 drivers
v0000024978b09570_0 .var "enable", 0 0;
v0000024978b085d0_0 .var "parity_checker_enable", 0 0;
v0000024978b08490_0 .net "parity_error", 0 0, v0000024978b0a2c0_0;  alias, 1 drivers
v0000024978b08cb0_0 .net "prescale", 5 0, L_0000024978b13650;  alias, 1 drivers
v0000024978b08170_0 .var "reset_counters", 0 0;
v0000024978b08fd0_0 .var "start_checker_enable", 0 0;
v0000024978b09cf0_0 .net "start_glitch", 0 0, v0000024978b0a860_0;  alias, 1 drivers
v0000024978b097f0_0 .var "stop_checker_enable", 0 0;
v0000024978b091b0_0 .net "stop_error", 0 0, v0000024978b0a7c0_0;  alias, 1 drivers
E_0000024978a9e600 .event anyedge, v0000024978b09bb0_0;
E_0000024978a9e9c0/0 .event anyedge, v0000024978b09bb0_0, v0000024978b08f30_0, v0000024978b087b0_0, v0000024978b08cb0_0;
E_0000024978a9e9c0/1 .event anyedge, v0000024978b09cf0_0, v0000024978b09110_0, v0000024978b083f0_0, v0000024978b08490_0;
E_0000024978a9e9c0/2 .event anyedge, v0000024978b091b0_0;
E_0000024978a9e9c0 .event/or E_0000024978a9e9c0/0, E_0000024978a9e9c0/1, E_0000024978a9e9c0/2;
E_0000024978a9eac0/0 .event negedge, v0000024978b01e90_0;
E_0000024978a9eac0/1 .event posedge, v0000024978b08ad0_0;
E_0000024978a9eac0 .event/or E_0000024978a9eac0/0, E_0000024978a9eac0/1;
S_0000024978b07ab0 .scope module, "d" "deserializer" 23 66, 25 1 0, S_0000024978b06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_0000024978a9ea00 .param/l "Data_width" 0 25 2, C4<00000000000000000000000000001000>;
v0000024978b08850_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b09890_0 .var "P_DATA", 7 0;
v0000024978b09b10_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b088f0_0 .net "bit_cnt", 3 0, v0000024978b0a040_0;  alias, 1 drivers
v0000024978b08210_0 .net "deserializer_enable", 0 0, v0000024978b08710_0;  alias, 1 drivers
v0000024978b09390_0 .net "sampled_bit", 0 0, v0000024978b030e0_0;  alias, 1 drivers
S_0000024978b07c40 .scope module, "ds" "data_sampling" 23 53, 26 1 0, S_0000024978b06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v0000024978b09d90_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b09e30_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b08a30_0 .net "RX_IN", 0 0, v0000024978b127f0_0;  alias, 1 drivers
v0000024978b08b70_0 .net "data_sample_enable", 0 0, v0000024978b09c50_0;  alias, 1 drivers
v0000024978b08c10_0 .net "edge_cnt", 5 0, v0000024978b0bd00_0;  alias, 1 drivers
v0000024978b08df0_0 .net "prescale", 5 0, L_0000024978b13650;  alias, 1 drivers
v0000024978b09ed0_0 .var "sample1", 0 0;
v0000024978b08e90_0 .var "sample2", 0 0;
v0000024978b09430_0 .var "sample3", 0 0;
v0000024978b030e0_0 .var "sampled_bit", 0 0;
S_0000024978b06660 .scope module, "ebc" "edge_bit_counter" 23 42, 27 1 0, S_0000024978b06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v0000024978b0bee0_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b0b800_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0a040_0 .var "bit_cnt", 3 0;
v0000024978b0bd00_0 .var "edge_cnt", 5 0;
v0000024978b0bc60_0 .net "enable", 0 0, v0000024978b09570_0;  alias, 1 drivers
v0000024978b0b620_0 .net "prescale", 5 0, L_0000024978b13650;  alias, 1 drivers
v0000024978b0be40_0 .net "reset_counters", 0 0, v0000024978b08170_0;  alias, 1 drivers
S_0000024978b06ca0 .scope module, "pc" "parity_checker" 23 78, 28 1 0, S_0000024978b06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_0000024978a9e680 .param/l "Data_width" 0 28 2, C4<00000000000000000000000000001000>;
v0000024978b0a0e0_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b0a180_0 .net "PAR_TYP", 0 0, L_0000024978b6da50;  alias, 1 drivers
v0000024978b0b120_0 .var "P_flag", 0 0;
v0000024978b0acc0_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0ad60_0 .net "bit_cnt", 3 0, v0000024978b0a040_0;  alias, 1 drivers
v0000024978b0a220_0 .var "data", 7 0;
v0000024978b0bda0_0 .net "parity_checker_enable", 0 0, o0000024978abada8;  alias, 0 drivers
v0000024978b0a2c0_0 .var "parity_error", 0 0;
v0000024978b0a360_0 .net "sampled_bit", 0 0, v0000024978b030e0_0;  alias, 1 drivers
S_0000024978b07920 .scope module, "start" "start_checker" 23 89, 29 1 0, S_0000024978b06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v0000024978b0b8a0_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b0ba80_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0b3a0_0 .net "sampled_bit", 0 0, v0000024978b030e0_0;  alias, 1 drivers
v0000024978b0b940_0 .net "start_checker_enable", 0 0, v0000024978b08fd0_0;  alias, 1 drivers
v0000024978b0a860_0 .var "start_glitch", 0 0;
S_0000024978b06e30 .scope module, "stop" "stop_checker" 23 98, 30 1 0, S_0000024978b06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v0000024978b0a400_0 .net "CLK", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b0aae0_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0aa40_0 .net "sampled_bit", 0 0, v0000024978b030e0_0;  alias, 1 drivers
v0000024978b0a4a0_0 .net "stop_checker_enable", 0 0, v0000024978b097f0_0;  alias, 1 drivers
v0000024978b0a7c0_0 .var "stop_error", 0 0;
S_0000024978b07150 .scope module, "UARTTX" "UART_TX" 3 218, 31 7 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "P_DATA";
    .port_info 3 /INPUT 1 "Data_Valid";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /INPUT 1 "parity_type";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_0000024978a9eb80 .param/l "DATA_WIDTH" 0 31 7, C4<00000000000000000000000000001000>;
v0000024978b0d770_0 .net "CLK", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b0d8b0_0 .net "Data_Valid", 0 0, L_0000024978a7e950;  1 drivers
v0000024978b0c2d0_0 .net "P_DATA", 7 0, v0000024978b01670_0;  alias, 1 drivers
v0000024978b0c370_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0c410_0 .net "TX_OUT", 0 0, v0000024978b0cd70_0;  alias, 1 drivers
v0000024978b0fab0_0 .net "busy", 0 0, v0000024978b0c190_0;  alias, 1 drivers
v0000024978b0e390_0 .net "mux_sel", 1 0, v0000024978b0caf0_0;  1 drivers
v0000024978b10690_0 .net "parity", 0 0, v0000024978b0d630_0;  1 drivers
v0000024978b0e2f0_0 .net "parity_enable", 0 0, L_0000024978b6db90;  1 drivers
v0000024978b10730_0 .net "parity_type", 0 0, L_0000024978b6d410;  1 drivers
v0000024978b0fe70_0 .net "ser_data", 0 0, L_0000024978b6c1f0;  1 drivers
v0000024978b0f8d0_0 .net "seriz_done", 0 0, L_0000024978b6cb50;  1 drivers
v0000024978b0e7f0_0 .net "seriz_en", 0 0, v0000024978b0c910_0;  1 drivers
S_0000024978b06b10 .scope module, "U0_Serializer" "Serializer" 31 38, 32 2 0, S_0000024978b07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "DATA";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 1 "Data_Valid";
    .port_info 6 /OUTPUT 1 "ser_out";
    .port_info 7 /OUTPUT 1 "ser_done";
P_0000024978a9e7c0 .param/l "WIDTH" 0 32 2, C4<00000000000000000000000000001000>;
v0000024978b0c730_0 .net "Busy", 0 0, v0000024978b0c190_0;  alias, 1 drivers
v0000024978b0c9b0_0 .net "CLK", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b0ceb0_0 .net "DATA", 7 0, v0000024978b01670_0;  alias, 1 drivers
v0000024978b0ca50_0 .var "DATA_V", 7 0;
v0000024978b0da90_0 .net "Data_Valid", 0 0, L_0000024978a7e950;  alias, 1 drivers
v0000024978b0c7d0_0 .net "Enable", 0 0, v0000024978b0c910_0;  alias, 1 drivers
v0000024978b0cc30_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0dbd0_0 .net *"_ivl_0", 31 0, L_0000024978b6c970;  1 drivers
L_0000024978b14470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024978b0ccd0_0 .net/2u *"_ivl_10", 0 0, L_0000024978b14470;  1 drivers
L_0000024978b14398 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024978b0c550_0 .net *"_ivl_3", 28 0, L_0000024978b14398;  1 drivers
L_0000024978b143e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000024978b0c690_0 .net/2u *"_ivl_4", 31 0, L_0000024978b143e0;  1 drivers
v0000024978b0d1d0_0 .net *"_ivl_6", 0 0, L_0000024978b6e090;  1 drivers
L_0000024978b14428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024978b0d4f0_0 .net/2u *"_ivl_8", 0 0, L_0000024978b14428;  1 drivers
v0000024978b0c870_0 .var "ser_count", 2 0;
v0000024978b0d450_0 .net "ser_done", 0 0, L_0000024978b6cb50;  alias, 1 drivers
v0000024978b0c4b0_0 .net "ser_out", 0 0, L_0000024978b6c1f0;  alias, 1 drivers
L_0000024978b6c970 .concat [ 3 29 0 0], v0000024978b0c870_0, L_0000024978b14398;
L_0000024978b6e090 .cmp/eq 32, L_0000024978b6c970, L_0000024978b143e0;
L_0000024978b6cb50 .functor MUXZ 1, L_0000024978b14470, L_0000024978b14428, L_0000024978b6e090, C4<>;
L_0000024978b6c1f0 .part v0000024978b0ca50_0, 0, 1;
S_0000024978b067f0 .scope module, "U0_fsm" "uart_tx_fsm" 31 27, 33 2 0, S_0000024978b07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "Data_Valid";
    .port_info 3 /INPUT 1 "ser_done";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /OUTPUT 1 "Ser_enable";
    .port_info 6 /OUTPUT 2 "mux_sel";
    .port_info 7 /OUTPUT 1 "busy";
P_0000024978a75050 .param/l "IDLE" 0 33 16, C4<000>;
P_0000024978a75088 .param/l "data" 0 33 18, C4<011>;
P_0000024978a750c0 .param/l "parity" 0 33 19, C4<010>;
P_0000024978a750f8 .param/l "start" 0 33 17, C4<001>;
P_0000024978a75130 .param/l "stop" 0 33 20, C4<110>;
v0000024978b0db30_0 .net "CLK", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b0ce10_0 .net "Data_Valid", 0 0, L_0000024978a7e950;  alias, 1 drivers
v0000024978b0cff0_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0c910_0 .var "Ser_enable", 0 0;
v0000024978b0c190_0 .var "busy", 0 0;
v0000024978b0cf50_0 .var "busy_c", 0 0;
v0000024978b0d810_0 .var "current_state", 2 0;
v0000024978b0caf0_0 .var "mux_sel", 1 0;
v0000024978b0d6d0_0 .var "next_state", 2 0;
v0000024978b0c230_0 .net "parity_enable", 0 0, L_0000024978b6db90;  alias, 1 drivers
v0000024978b0d9f0_0 .net "ser_done", 0 0, L_0000024978b6cb50;  alias, 1 drivers
E_0000024978a9ea40 .event anyedge, v0000024978b0d810_0, v0000024978b0d450_0;
E_0000024978a9ebc0 .event anyedge, v0000024978b0d810_0, v0000024978b0da90_0, v0000024978b0d450_0, v0000024978b0c230_0;
S_0000024978b072e0 .scope module, "U0_mux" "mux" 31 49, 34 2 0, S_0000024978b07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "IN_0";
    .port_info 3 /INPUT 1 "IN_1";
    .port_info 4 /INPUT 1 "IN_2";
    .port_info 5 /INPUT 1 "IN_3";
    .port_info 6 /INPUT 2 "SEL";
    .port_info 7 /OUTPUT 1 "OUT";
v0000024978b0dc70_0 .net "CLK", 0 0, L_0000024978b121b0;  alias, 1 drivers
L_0000024978b144b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024978b0cb90_0 .net "IN_0", 0 0, L_0000024978b144b8;  1 drivers
v0000024978b0d090_0 .net "IN_1", 0 0, L_0000024978b6c1f0;  alias, 1 drivers
v0000024978b0c0f0_0 .net "IN_2", 0 0, v0000024978b0d630_0;  alias, 1 drivers
L_0000024978b14500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024978b0ddb0_0 .net "IN_3", 0 0, L_0000024978b14500;  1 drivers
v0000024978b0cd70_0 .var "OUT", 0 0;
v0000024978b0d310_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0d950_0 .net "SEL", 1 0, v0000024978b0caf0_0;  alias, 1 drivers
v0000024978b0d130_0 .var "mux_out", 0 0;
E_0000024978a9ecc0/0 .event anyedge, v0000024978b0caf0_0, v0000024978b0cb90_0, v0000024978b0c4b0_0, v0000024978b0c0f0_0;
E_0000024978a9ecc0/1 .event anyedge, v0000024978b0ddb0_0;
E_0000024978a9ecc0 .event/or E_0000024978a9ecc0/0, E_0000024978a9ecc0/1;
S_0000024978b07600 .scope module, "U0_parity_calc" "parity_calc" 31 60, 35 1 0, S_0000024978b07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "parity_enable";
    .port_info 3 /INPUT 1 "parity_type";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 8 "DATA";
    .port_info 6 /INPUT 1 "Data_Valid";
    .port_info 7 /OUTPUT 1 "parity";
P_0000024978a9f500 .param/l "WIDTH" 0 35 1, C4<00000000000000000000000000001000>;
v0000024978b0dd10_0 .net "Busy", 0 0, v0000024978b0c190_0;  alias, 1 drivers
v0000024978b0d270_0 .net "CLK", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b0de50_0 .net "DATA", 7 0, v0000024978b01670_0;  alias, 1 drivers
v0000024978b0d3b0_0 .var "DATA_V", 7 0;
v0000024978b0c5f0_0 .net "Data_Valid", 0 0, L_0000024978a7e950;  alias, 1 drivers
v0000024978b0d590_0 .net "RST", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0d630_0 .var "parity", 0 0;
v0000024978b0def0_0 .net "parity_enable", 0 0, L_0000024978b6db90;  alias, 1 drivers
v0000024978b0c050_0 .net "parity_type", 0 0, L_0000024978b6d410;  alias, 1 drivers
S_0000024978b07dd0 .scope module, "clock_divider_UART_RX" "ClkDiv" 3 140, 36 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_0000024978a9fa80 .param/l "Ratio_width" 0 36 2, C4<00000000000000000000000000001000>;
L_0000024978a7ebf0 .functor AND 1, L_0000024978b14350, L_0000024978b12570, C4<1>, C4<1>;
L_0000024978a7ef70 .functor AND 1, L_0000024978a7ebf0, L_0000024978b12b10, C4<1>, C4<1>;
v0000024978b10050_0 .net "Counter_full", 6 0, L_0000024978b13970;  1 drivers
v0000024978b0f290_0 .net "Counter_half", 6 0, L_0000024978b13790;  1 drivers
L_0000024978b14080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024978b0ed90_0 .net *"_ivl_10", 0 0, L_0000024978b14080;  1 drivers
L_0000024978b140c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024978b107d0_0 .net/2u *"_ivl_12", 31 0, L_0000024978b140c8;  1 drivers
v0000024978b0e070_0 .net *"_ivl_14", 31 0, L_0000024978b138d0;  1 drivers
v0000024978b0e250_0 .net *"_ivl_18", 7 0, L_0000024978b12390;  1 drivers
v0000024978b0e570_0 .net *"_ivl_2", 31 0, L_0000024978b12f70;  1 drivers
v0000024978b0f470_0 .net *"_ivl_20", 6 0, L_0000024978b13510;  1 drivers
L_0000024978b14110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024978b0ff10_0 .net *"_ivl_22", 0 0, L_0000024978b14110;  1 drivers
L_0000024978b14158 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000024978b0fb50_0 .net/2u *"_ivl_28", 7 0, L_0000024978b14158;  1 drivers
v0000024978b0e890_0 .net *"_ivl_33", 0 0, L_0000024978b12570;  1 drivers
v0000024978b100f0_0 .net *"_ivl_34", 0 0, L_0000024978a7ebf0;  1 drivers
v0000024978b0e610_0 .net *"_ivl_37", 0 0, L_0000024978b12b10;  1 drivers
L_0000024978b14038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024978b0e1b0_0 .net *"_ivl_5", 23 0, L_0000024978b14038;  1 drivers
v0000024978b0ec50_0 .net *"_ivl_6", 31 0, L_0000024978b12250;  1 drivers
v0000024978b0fdd0_0 .net *"_ivl_8", 30 0, L_0000024978b13d30;  1 drivers
v0000024978b0e6b0_0 .net "clk_en", 0 0, L_0000024978a7ef70;  1 drivers
v0000024978b0fbf0_0 .var "count", 7 0;
v0000024978b0e930_0 .var "div_clk", 0 0;
v0000024978b10190_0 .net "i_clk_en", 0 0, L_0000024978b14350;  alias, 1 drivers
v0000024978b0f510_0 .net "i_div_ratio", 7 0, L_0000024978b13f10;  1 drivers
v0000024978b0ffb0_0 .net "i_ref_clk", 0 0, v0000024978b13e70_0;  alias, 1 drivers
v0000024978b0eb10_0 .net "i_rst_n", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b10230_0 .net "is_odd", 0 0, L_0000024978b13c90;  1 drivers
v0000024978b0ebb0_0 .net "is_one", 0 0, L_0000024978b124d0;  1 drivers
v0000024978b0ee30_0 .net "is_zero", 0 0, L_0000024978b13dd0;  1 drivers
v0000024978b0e430_0 .net "o_div_clk", 0 0, L_0000024978b12bb0;  alias, 1 drivers
v0000024978b105f0_0 .var "odd_edge_tog", 0 0;
E_0000024978a9fd00/0 .event negedge, v0000024978b01e90_0;
E_0000024978a9fd00/1 .event posedge, v0000024978b02820_0;
E_0000024978a9fd00 .event/or E_0000024978a9fd00/0, E_0000024978a9fd00/1;
L_0000024978b13c90 .part L_0000024978b13f10, 0, 1;
L_0000024978b12f70 .concat [ 8 24 0 0], L_0000024978b13f10, L_0000024978b14038;
L_0000024978b13d30 .part L_0000024978b12f70, 1, 31;
L_0000024978b12250 .concat [ 31 1 0 0], L_0000024978b13d30, L_0000024978b14080;
L_0000024978b138d0 .arith/sub 32, L_0000024978b12250, L_0000024978b140c8;
L_0000024978b13790 .part L_0000024978b138d0, 0, 7;
L_0000024978b13510 .part L_0000024978b13f10, 1, 7;
L_0000024978b12390 .concat [ 7 1 0 0], L_0000024978b13510, L_0000024978b14110;
L_0000024978b13970 .part L_0000024978b12390, 0, 7;
L_0000024978b13dd0 .reduce/nor L_0000024978b13f10;
L_0000024978b124d0 .cmp/eq 8, L_0000024978b13f10, L_0000024978b14158;
L_0000024978b12570 .reduce/nor L_0000024978b124d0;
L_0000024978b12b10 .reduce/nor L_0000024978b13dd0;
L_0000024978b12bb0 .functor MUXZ 1, v0000024978b13e70_0, v0000024978b0e930_0, L_0000024978a7ef70, C4<>;
S_0000024978b07470 .scope begin, "counter_proc" "counter_proc" 36 27, 36 27 0, S_0000024978b07dd0;
 .timescale 0 0;
S_0000024978b07790 .scope module, "clock_divider_UART_TX" "ClkDiv" 3 150, 36 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_0000024978a9f840 .param/l "Ratio_width" 0 36 2, C4<00000000000000000000000000001000>;
L_0000024978a7ee90 .functor AND 1, L_0000024978b14350, L_0000024978b13150, C4<1>, C4<1>;
L_0000024978a7ec60 .functor AND 1, L_0000024978a7ee90, L_0000024978b13290, C4<1>, C4<1>;
v0000024978b10410_0 .net "Counter_full", 6 0, L_0000024978b12ed0;  1 drivers
v0000024978b0fd30_0 .net "Counter_half", 6 0, L_0000024978b12890;  1 drivers
L_0000024978b14230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024978b0e4d0_0 .net *"_ivl_10", 0 0, L_0000024978b14230;  1 drivers
L_0000024978b14278 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024978b0ef70_0 .net/2u *"_ivl_12", 31 0, L_0000024978b14278;  1 drivers
v0000024978b102d0_0 .net *"_ivl_14", 31 0, L_0000024978b12750;  1 drivers
v0000024978b0e750_0 .net *"_ivl_18", 7 0, L_0000024978b12e30;  1 drivers
v0000024978b0e9d0_0 .net *"_ivl_2", 31 0, L_0000024978b12610;  1 drivers
v0000024978b10370_0 .net *"_ivl_20", 6 0, L_0000024978b12930;  1 drivers
L_0000024978b142c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024978b0ea70_0 .net *"_ivl_22", 0 0, L_0000024978b142c0;  1 drivers
L_0000024978b14308 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000024978b0ecf0_0 .net/2u *"_ivl_28", 7 0, L_0000024978b14308;  1 drivers
v0000024978b0f3d0_0 .net *"_ivl_33", 0 0, L_0000024978b13150;  1 drivers
v0000024978b0e110_0 .net *"_ivl_34", 0 0, L_0000024978a7ee90;  1 drivers
v0000024978b10550_0 .net *"_ivl_37", 0 0, L_0000024978b13290;  1 drivers
L_0000024978b141e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024978b0f010_0 .net *"_ivl_5", 23 0, L_0000024978b141e8;  1 drivers
v0000024978b104b0_0 .net *"_ivl_6", 31 0, L_0000024978b12d90;  1 drivers
v0000024978b0eed0_0 .net *"_ivl_8", 30 0, L_0000024978b12110;  1 drivers
v0000024978b0f650_0 .net "clk_en", 0 0, L_0000024978a7ec60;  1 drivers
v0000024978b0f0b0_0 .var "count", 7 0;
v0000024978b0fa10_0 .var "div_clk", 0 0;
v0000024978b0f5b0_0 .net "i_clk_en", 0 0, L_0000024978b14350;  alias, 1 drivers
v0000024978b0fc90_0 .net "i_div_ratio", 7 0, v0000024978b02aa0_3;  alias, 1 drivers
v0000024978b0f150_0 .net "i_ref_clk", 0 0, v0000024978b13e70_0;  alias, 1 drivers
v0000024978b0f1f0_0 .net "i_rst_n", 0 0, v0000024978b02d20_0;  alias, 1 drivers
v0000024978b0f330_0 .net "is_odd", 0 0, L_0000024978b12cf0;  1 drivers
v0000024978b0f6f0_0 .net "is_one", 0 0, L_0000024978b130b0;  1 drivers
v0000024978b0f790_0 .net "is_zero", 0 0, L_0000024978b13010;  1 drivers
v0000024978b0f830_0 .net "o_div_clk", 0 0, L_0000024978b121b0;  alias, 1 drivers
v0000024978b0f970_0 .var "odd_edge_tog", 0 0;
L_0000024978b12cf0 .part v0000024978b02aa0_3, 0, 1;
L_0000024978b12610 .concat [ 8 24 0 0], v0000024978b02aa0_3, L_0000024978b141e8;
L_0000024978b12110 .part L_0000024978b12610, 1, 31;
L_0000024978b12d90 .concat [ 31 1 0 0], L_0000024978b12110, L_0000024978b14230;
L_0000024978b12750 .arith/sub 32, L_0000024978b12d90, L_0000024978b14278;
L_0000024978b12890 .part L_0000024978b12750, 0, 7;
L_0000024978b12930 .part v0000024978b02aa0_3, 1, 7;
L_0000024978b12e30 .concat [ 7 1 0 0], L_0000024978b12930, L_0000024978b142c0;
L_0000024978b12ed0 .part L_0000024978b12e30, 0, 7;
L_0000024978b13010 .reduce/nor v0000024978b02aa0_3;
L_0000024978b130b0 .cmp/eq 8, v0000024978b02aa0_3, L_0000024978b14308;
L_0000024978b13150 .reduce/nor L_0000024978b130b0;
L_0000024978b13290 .reduce/nor L_0000024978b13010;
L_0000024978b121b0 .functor MUXZ 1, v0000024978b13e70_0, v0000024978b0fa10_0, L_0000024978a7ec60, C4<>;
S_0000024978b061b0 .scope begin, "counter_proc" "counter_proc" 36 27, 36 27 0, S_0000024978b07790;
 .timescale 0 0;
S_0000024978b06980 .scope module, "clock_gating_ALU" "CLK_gate" 3 265, 37 1 0, S_000002497895fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_0000024978a7e560 .functor AND 1, v0000024978b11810_0, v0000024978b13830_0, C4<1>, C4<1>;
v0000024978b10af0_0 .net "CLK", 0 0, v0000024978b13830_0;  alias, 1 drivers
v0000024978b118b0_0 .net "CLK_EN", 0 0, v0000024978b028c0_0;  alias, 1 drivers
v0000024978b10c30_0 .net "GATED_CLK", 0 0, L_0000024978a7e560;  alias, 1 drivers
v0000024978b11810_0 .var "latch", 0 0;
E_0000024978a9fe40 .event anyedge, v0000024978b028c0_0, v0000024978a77cb0_0;
    .scope S_0000024978aff620;
T_4 ;
    %wait E_0000024978a9e440;
    %load/vec4 v0000024978b02be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024978b02780_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000024978b02780_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024978b02780_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024978aff620;
T_5 ;
    %wait E_0000024978a9e440;
    %load/vec4 v0000024978b02be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b02fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024978b02780_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000024978b02fa0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024978affc60;
T_6 ;
    %wait E_0000024978a9ee80;
    %load/vec4 v0000024978b02960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024978b03d60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000024978b03d60_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024978b03d60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024978affc60;
T_7 ;
    %wait E_0000024978a9ee80;
    %load/vec4 v0000024978b02960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b02d20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024978b03d60_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000024978b02d20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024978b07dd0;
T_8 ;
    %wait E_0000024978a9fd00;
    %fork t_1, S_0000024978b07470;
    %jmp t_0;
    .scope S_0000024978b07470;
t_1 ;
    %load/vec4 v0000024978b0eb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0fbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0e930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b105f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024978b0e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000024978b10230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0000024978b0fbf0_0;
    %load/vec4 v0000024978b0f290_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0fbf0_0, 0;
    %load/vec4 v0000024978b0e930_0;
    %inv;
    %assign/vec4 v0000024978b0e930_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000024978b10230_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.11, 10;
    %load/vec4 v0000024978b0fbf0_0;
    %load/vec4 v0000024978b0f290_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v0000024978b105f0_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/1 T_8.9, 8;
    %load/vec4 v0000024978b10230_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.13, 11;
    %load/vec4 v0000024978b0fbf0_0;
    %load/vec4 v0000024978b10050_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.12, 10;
    %load/vec4 v0000024978b105f0_0;
    %nor/r;
    %and;
T_8.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.9;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0fbf0_0, 0;
    %load/vec4 v0000024978b0e930_0;
    %inv;
    %assign/vec4 v0000024978b0e930_0, 0;
    %load/vec4 v0000024978b105f0_0;
    %inv;
    %assign/vec4 v0000024978b105f0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0000024978b0fbf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000024978b0fbf0_0, 0;
T_8.8 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_0000024978b07dd0;
t_0 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024978b07790;
T_9 ;
    %wait E_0000024978a9fd00;
    %fork t_3, S_0000024978b061b0;
    %jmp t_2;
    .scope S_0000024978b061b0;
t_3 ;
    %load/vec4 v0000024978b0f1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0f0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0fa10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b0f970_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024978b0f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000024978b0f330_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0000024978b0f0b0_0;
    %load/vec4 v0000024978b0fd30_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0f0b0_0, 0;
    %load/vec4 v0000024978b0fa10_0;
    %inv;
    %assign/vec4 v0000024978b0fa10_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000024978b0f330_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.11, 10;
    %load/vec4 v0000024978b0f0b0_0;
    %load/vec4 v0000024978b0fd30_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v0000024978b0f970_0;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/1 T_9.9, 8;
    %load/vec4 v0000024978b0f330_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.13, 11;
    %load/vec4 v0000024978b0f0b0_0;
    %load/vec4 v0000024978b10410_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.12, 10;
    %load/vec4 v0000024978b0f970_0;
    %nor/r;
    %and;
T_9.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.9;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0f0b0_0, 0;
    %load/vec4 v0000024978b0fa10_0;
    %inv;
    %assign/vec4 v0000024978b0fa10_0, 0;
    %load/vec4 v0000024978b0f970_0;
    %inv;
    %assign/vec4 v0000024978b0f970_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0000024978b0f0b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000024978b0f0b0_0, 0;
T_9.8 ;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %end;
    .scope S_0000024978b07790;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024978b06fc0;
T_10 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978b03e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b03180_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024978b03720_0;
    %assign/vec4 v0000024978b03180_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024978b06fc0;
T_11 ;
    %wait E_0000024978a9ec80;
    %load/vec4 v0000024978b03180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.12;
T_11.0 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.14 ;
    %jmp T_11.12;
T_11.1 ;
    %load/vec4 v0000024978b08990_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.20;
T_11.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.20;
T_11.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.20;
T_11.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.20;
T_11.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.2 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %load/vec4 v0000024978b08990_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_11.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0000024978b08990_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.26 ;
T_11.24 ;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.22 ;
    %jmp T_11.12;
T_11.3 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.28 ;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v0000024978b08670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.30;
T_11.29 ;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.30 ;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.32 ;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.34 ;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.36;
T_11.35 ;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.36 ;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0000024978b03400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.38;
T_11.37 ;
    %load/vec4 v0000024978b03180_0;
    %store/vec4 v0000024978b03720_0, 0, 4;
T_11.38 ;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024978b03720_0, 0, 4;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000024978b06fc0;
T_12 ;
    %wait E_0000024978a9e840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b02500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b028c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024978b09750_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b099d0_0, 0, 1;
    %load/vec4 v0000024978b03180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %load/vec4 v0000024978b03860_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %jmp T_12.12;
T_12.0 ;
    %load/vec4 v0000024978b03860_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %jmp T_12.12;
T_12.1 ;
    %load/vec4 v0000024978b09250_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %load/vec4 v0000024978b03860_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %jmp T_12.12;
T_12.2 ;
    %load/vec4 v0000024978b03860_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %jmp T_12.12;
T_12.3 ;
    %load/vec4 v0000024978b03860_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v0000024978b03860_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %jmp T_12.12;
T_12.5 ;
    %load/vec4 v0000024978b03860_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %jmp T_12.12;
T_12.6 ;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %load/vec4 v0000024978b09250_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %jmp T_12.12;
T_12.7 ;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %load/vec4 v0000024978b09250_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v0000024978b09250_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b028c0_0, 0, 1;
    %jmp T_12.12;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b028c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b02500_0, 0, 1;
    %load/vec4 v0000024978b09250_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v0000024978b032c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0000024978b09930_0;
    %store/vec4 v0000024978b09750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b099d0_0, 0, 1;
    %load/vec4 v0000024978b09250_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
T_12.13 ;
    %load/vec4 v0000024978b096b0_0;
    %store/vec4 v0000024978b08990_0, 0, 8;
    %load/vec4 v0000024978b09250_0;
    %store/vec4 v0000024978b082b0_0, 0, 8;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000024978b06fc0;
T_13 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978b03e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b02140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b03cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b03860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b03680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b09930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b096b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b08350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b09610_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b08350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b09610_0, 0;
    %load/vec4 v0000024978b03180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.12;
T_13.2 ;
    %load/vec4 v0000024978b09250_0;
    %assign/vec4 v0000024978b096b0_0, 0;
    %jmp T_13.12;
T_13.3 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0000024978b09250_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000024978b02140_0, 0;
    %load/vec4 v0000024978b09250_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000024978b03cc0_0, 0;
T_13.13 ;
    %jmp T_13.12;
T_13.4 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0000024978b09250_0;
    %assign/vec4 v0000024978b03860_0, 0;
T_13.15 ;
    %jmp T_13.12;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b08350_0, 0;
    %load/vec4 v0000024978b08d50_0;
    %assign/vec4 v0000024978b09930_0, 0;
    %jmp T_13.12;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b09610_0, 0;
    %jmp T_13.12;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b09610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b02140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b03cc0_0, 0;
    %jmp T_13.12;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b09610_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024978b02140_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024978b03cc0_0, 0;
    %jmp T_13.12;
T_13.9 ;
    %load/vec4 v0000024978b08030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0000024978b09250_0;
    %pad/u 4;
    %assign/vec4 v0000024978b03680_0, 0;
T_13.17 ;
    %jmp T_13.12;
T_13.10 ;
    %load/vec4 v0000024978b03400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v0000024978b03ae0_0;
    %assign/vec4 v0000024978b09930_0, 0;
T_13.19 ;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002497895c440;
T_14 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978a777b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024978a76ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a77df0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000024978a77df0_0;
    %load/vec4 v0000024978a76b30_0;
    %cmp/ne;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024978a76ef0_0, 0;
    %load/vec4 v0000024978a76b30_0;
    %assign/vec4 v0000024978a77df0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000024978a76ef0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024978a764f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024978a76ef0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002497895c440;
T_15 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978a777b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a76a90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024978a76d10_0;
    %assign/vec4 v0000024978a76a90_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002497895c440;
T_16 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978a777b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a77d50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000024978a77b70_0;
    %assign/vec4 v0000024978a77d50_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024978b06660;
T_17 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b0b800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024978b0bd00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000024978b0be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024978b0bd00_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000024978b0bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0000024978b0bd00_0;
    %pad/u 32;
    %load/vec4 v0000024978b0b620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024978b0bd00_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000024978b0bd00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024978b0bd00_0, 0;
T_17.7 ;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024978b06660;
T_18 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b0b800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b0a040_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000024978b0be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b0a040_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000024978b0bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000024978b0bd00_0;
    %pad/u 32;
    %load/vec4 v0000024978b0b620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0000024978b0a040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000024978b0a040_0, 0;
T_18.6 ;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000024978b07c40;
T_19 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b09e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b09ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b08e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b09430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b030e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000024978b08b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000024978b08c10_0;
    %pad/u 32;
    %load/vec4 v0000024978b08df0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0000024978b08a30_0;
    %assign/vec4 v0000024978b09ed0_0, 0;
T_19.4 ;
    %load/vec4 v0000024978b08c10_0;
    %load/vec4 v0000024978b08df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v0000024978b08a30_0;
    %assign/vec4 v0000024978b08e90_0, 0;
T_19.6 ;
    %load/vec4 v0000024978b08c10_0;
    %pad/u 32;
    %load/vec4 v0000024978b08df0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.8, 4;
    %load/vec4 v0000024978b08a30_0;
    %assign/vec4 v0000024978b09430_0, 0;
    %load/vec4 v0000024978b09ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.12, 9;
    %load/vec4 v0000024978b08e90_0;
    %and;
T_19.12;
    %flag_set/vec4 8;
    %jmp/1 T_19.11, 8;
    %load/vec4 v0000024978b08e90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.13, 10;
    %load/vec4 v0000024978b09430_0;
    %and;
T_19.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.11;
    %flag_get/vec4 8;
    %jmp/1 T_19.10, 8;
    %load/vec4 v0000024978b09ed0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_19.14, 8;
    %load/vec4 v0000024978b09430_0;
    %and;
T_19.14;
    %or;
T_19.10;
    %assign/vec4 v0000024978b030e0_0, 0;
T_19.8 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000024978b07ab0;
T_20 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b09b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b09890_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000024978b08210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0000024978b088f0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000024978b09390_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000024978b088f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000024978b09890_0, 4, 5;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024978b06ca0;
T_21 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b0acc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0a2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0b120_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024978b0bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000024978b0ad60_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.6, 5;
    %load/vec4 v0000024978b0ad60_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0000024978b0a360_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000024978b0ad60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000024978b0a220_0, 4, 5;
T_21.4 ;
    %load/vec4 v0000024978b0ad60_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v0000024978b0a220_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000024978b0a360_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v0000024978b0b120_0, 0;
T_21.7 ;
    %load/vec4 v0000024978b0ad60_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %load/vec4 v0000024978b0a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v0000024978b0b120_0;
    %nor/r;
    %load/vec4 v0000024978b0a360_0;
    %cmp/e;
    %jmp/0xz  T_21.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0a2c0_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b0a2c0_0, 0;
T_21.14 ;
T_21.11 ;
    %load/vec4 v0000024978b0a180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %load/vec4 v0000024978b0b120_0;
    %load/vec4 v0000024978b0a360_0;
    %cmp/e;
    %jmp/0xz  T_21.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0a2c0_0, 0;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b0a2c0_0, 0;
T_21.18 ;
T_21.15 ;
T_21.9 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024978b07920;
T_22 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b0ba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0a860_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000024978b0b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000024978b0b3a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0a860_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b0a860_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000024978b06e30;
T_23 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b0aae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0a7c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000024978b0a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000024978b0aa40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0a7c0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b0a7c0_0, 0;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024978b06340;
T_24 ;
    %wait E_0000024978a9eac0;
    %load/vec4 v0000024978b094d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000024978b09bb0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000024978b080d0_0;
    %assign/vec4 v0000024978b09bb0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000024978b06340;
T_25 ;
    %wait E_0000024978a9e9c0;
    %load/vec4 v0000024978b09bb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.7;
T_25.0 ;
    %load/vec4 v0000024978b08f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.9 ;
    %jmp T_25.7;
T_25.1 ;
    %load/vec4 v0000024978b087b0_0;
    %pad/u 32;
    %load/vec4 v0000024978b08cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.10, 4;
    %load/vec4 v0000024978b09cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.13;
T_25.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.13 ;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.11 ;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v0000024978b09110_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_25.16, 5;
    %load/vec4 v0000024978b09110_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.15;
T_25.14 ;
    %load/vec4 v0000024978b083f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.18 ;
T_25.15 ;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v0000024978b087b0_0;
    %pad/u 32;
    %load/vec4 v0000024978b08cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.19, 4;
    %load/vec4 v0000024978b08490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.22;
T_25.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.22 ;
    %jmp T_25.20;
T_25.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.20 ;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v0000024978b087b0_0;
    %pad/u 32;
    %load/vec4 v0000024978b08cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.23, 4;
    %load/vec4 v0000024978b091b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.26;
T_25.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.26 ;
    %jmp T_25.24;
T_25.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.24 ;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v0000024978b08f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
    %jmp T_25.28;
T_25.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000024978b080d0_0, 0, 6;
T_25.28 ;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000024978b06340;
T_26 ;
    %wait E_0000024978a9e600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b09c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b09570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b08710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b092f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b097f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b08fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b085d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b08170_0, 0, 1;
    %load/vec4 v0000024978b09bb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.7;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b08170_0, 0, 1;
    %jmp T_26.7;
T_26.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b08fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09570_0, 0, 1;
    %jmp T_26.7;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b08710_0, 0, 1;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b085d0_0, 0, 1;
    %jmp T_26.7;
T_26.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b097f0_0, 0, 1;
    %jmp T_26.7;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b09570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b092f0_0, 0, 1;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000024978b067f0;
T_27 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b0cff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024978b0d810_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000024978b0d6d0_0;
    %assign/vec4 v0000024978b0d810_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000024978b067f0;
T_28 ;
    %wait E_0000024978a9ebc0;
    %load/vec4 v0000024978b0d810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
    %jmp T_28.6;
T_28.0 ;
    %load/vec4 v0000024978b0ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
T_28.8 ;
    %jmp T_28.6;
T_28.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v0000024978b0d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %load/vec4 v0000024978b0c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
    %jmp T_28.12;
T_28.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
T_28.12 ;
    %jmp T_28.10;
T_28.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
T_28.10 ;
    %jmp T_28.6;
T_28.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
    %jmp T_28.6;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024978b0d6d0_0, 0, 3;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000024978b067f0;
T_29 ;
    %wait E_0000024978a9ea40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0c910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024978b0caf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0cf50_0, 0, 1;
    %load/vec4 v0000024978b0d810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0c910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024978b0caf0_0, 0, 2;
    %jmp T_29.6;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0c910_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024978b0caf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0cf50_0, 0, 1;
    %jmp T_29.6;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0c910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b0cf50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024978b0caf0_0, 0, 2;
    %jmp T_29.6;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b0c910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b0cf50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024978b0caf0_0, 0, 2;
    %load/vec4 v0000024978b0d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b0c910_0, 0, 1;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b0c910_0, 0, 1;
T_29.8 ;
    %jmp T_29.6;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b0cf50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024978b0caf0_0, 0, 2;
    %jmp T_29.6;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b0cf50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024978b0caf0_0, 0, 2;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000024978b067f0;
T_30 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b0cff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0c190_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000024978b0cf50_0;
    %assign/vec4 v0000024978b0c190_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000024978b06b10;
T_31 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b0cc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0ca50_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000024978b0da90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0000024978b0c730_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000024978b0ceb0_0;
    %assign/vec4 v0000024978b0ca50_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000024978b0c7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v0000024978b0ca50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000024978b0ca50_0, 0;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000024978b06b10;
T_32 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b0cc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024978b0c870_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000024978b0c7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000024978b0c870_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024978b0c870_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024978b0c870_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000024978b072e0;
T_33 ;
    %wait E_0000024978a9ecc0;
    %load/vec4 v0000024978b0d950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000024978b0cb90_0;
    %store/vec4 v0000024978b0d130_0, 0, 1;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000024978b0d090_0;
    %store/vec4 v0000024978b0d130_0, 0, 1;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000024978b0c0f0_0;
    %store/vec4 v0000024978b0d130_0, 0, 1;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000024978b0ddb0_0;
    %store/vec4 v0000024978b0d130_0, 0, 1;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000024978b072e0;
T_34 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b0d310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0cd70_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000024978b0d130_0;
    %assign/vec4 v0000024978b0cd70_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000024978b07600;
T_35 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b0d590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b0d3b0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000024978b0c5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v0000024978b0dd10_0;
    %nor/r;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000024978b0de50_0;
    %assign/vec4 v0000024978b0d3b0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000024978b07600;
T_36 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b0d590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b0d630_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000024978b0def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000024978b0c050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v0000024978b0d3b0_0;
    %xor/r;
    %assign/vec4 v0000024978b0d630_0, 0;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0000024978b0d3b0_0;
    %xnor/r;
    %assign/vec4 v0000024978b0d630_0, 0;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000024978aff490;
T_37 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b026e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b02460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b03040_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000024978b02320_0;
    %assign/vec4 v0000024978b02460_0, 0;
    %load/vec4 v0000024978b02320_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_37.2, 8;
    %load/vec4 v0000024978b02460_0;
    %nor/r;
    %and;
T_37.2;
    %assign/vec4 v0000024978b03040_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000024978aff940;
T_38 ;
    %wait E_0000024978a9ea80;
    %load/vec4 v0000024978b01850_0;
    %load/vec4 v0000024978b01350_0;
    %pad/u 4;
    %load/vec4 v0000024978b00c70_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v0000024978affff0_0, 0, 4;
    %load/vec4 v0000024978affff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000024978affff0_0;
    %xor;
    %store/vec4 v0000024978b00090_0, 0, 4;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000024978aff940;
T_39 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978b00450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024978b01850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024978b001d0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000024978affff0_0;
    %assign/vec4 v0000024978b01850_0, 0;
    %load/vec4 v0000024978b00090_0;
    %pad/u 5;
    %assign/vec4 v0000024978b001d0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000024978aff940;
T_40 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978b00450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b00c70_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000024978b006d0_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_40.3, 4;
    %load/vec4 v0000024978b00090_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000024978b006d0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_40.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_40.2, 8;
    %load/vec4 v0000024978b00090_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000024978b006d0_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.2;
    %assign/vec4 v0000024978b00c70_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000024978afefe0;
T_41 ;
    %wait E_0000024978a9e980;
    %load/vec4 v0000024978b01a30_0;
    %load/vec4 v0000024978b009f0_0;
    %inv;
    %and;
    %store/vec4 v0000024978b00bd0_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000024978affad0;
T_42 ;
    %wait E_0000024978a9edc0;
    %load/vec4 v0000024978b01990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000024978b01030_0;
    %load/vec4 v0000024978b01490_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978b01d50, 0, 4;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000024978affad0;
T_43 ;
    %wait E_0000024978a9eec0;
    %load/vec4 v0000024978b004f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000024978b003b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024978b01d50, 4;
    %assign/vec4 v0000024978b01670_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000024978aff170;
T_44 ;
    %wait E_0000024978a9e880;
    %load/vec4 v0000024978b01c10_0;
    %load/vec4 v0000024978b00db0_0;
    %pad/u 5;
    %load/vec4 v0000024978b013f0_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v0000024978b01710_0, 0, 5;
    %load/vec4 v0000024978b01710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000024978b01710_0;
    %xor;
    %store/vec4 v0000024978b01cb0_0, 0, 5;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000024978aff170;
T_45 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b01df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024978b01c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024978b00630_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000024978b01710_0;
    %assign/vec4 v0000024978b01c10_0, 0;
    %load/vec4 v0000024978b01cb0_0;
    %assign/vec4 v0000024978b00630_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000024978aff170;
T_46 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b01df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b013f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b01ad0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000024978b01cb0_0;
    %load/vec4 v0000024978b00a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000024978b013f0_0, 0;
    %load/vec4 v0000024978b01cb0_0;
    %load/vec4 v0000024978b00a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000024978b01ad0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000024978949590;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
T_47.0 ;
    %load/vec4 v0000024978a50190_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000024978a50190_0;
    %store/vec4a v0000024978a50730, 4, 0;
    %load/vec4 v0000024978a50190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024978a77210_0, 0, 5;
    %end;
    .thread T_47;
    .scope S_0000024978949590;
T_48 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978a77030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
T_48.2 ;
    %load/vec4 v0000024978a50190_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000024978a50190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978a50730, 0, 4;
    %load/vec4 v0000024978a50190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
T_48.4 ;
    %load/vec4 v0000024978a50190_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.5, 5;
    %ix/getv/s 4, v0000024978a50190_0;
    %load/vec4a v0000024978a50730, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024978a766d0_0;
    %load/vec4 v0000024978a50190_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000024978a50190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978a50730, 0, 4;
    %load/vec4 v0000024978a50190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000024978949590;
T_49 ;
    %wait E_0000024978a9e940;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
T_49.0 ;
    %load/vec4 v0000024978a50190_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_49.1, 5;
    %ix/getv/s 4, v0000024978a50190_0;
    %load/vec4a v0000024978a50730, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000024978a50190_0;
    %store/vec4 v0000024978a77210_0, 4, 1;
    %load/vec4 v0000024978a50190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978a50190_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000024978affdf0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
T_50.0 ;
    %load/vec4 v0000024978b01530_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000024978b01530_0;
    %store/vec4a v0000024978b00310, 4, 0;
    %load/vec4 v0000024978b01530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024978b018f0_0, 0, 5;
    %end;
    .thread T_50;
    .scope S_0000024978affdf0;
T_51 ;
    %wait E_0000024978a9f1c0;
    %load/vec4 v0000024978b01e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
T_51.2 ;
    %load/vec4 v0000024978b01530_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_51.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000024978b01530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978b00310, 0, 4;
    %load/vec4 v0000024978b01530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
    %jmp T_51.2;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
T_51.4 ;
    %load/vec4 v0000024978b01530_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_51.5, 5;
    %ix/getv/s 4, v0000024978b01530_0;
    %load/vec4a v0000024978b00310, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024978b01b70_0;
    %load/vec4 v0000024978b01530_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000024978b01530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978b00310, 0, 4;
    %load/vec4 v0000024978b01530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
    %jmp T_51.4;
T_51.5 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000024978affdf0;
T_52 ;
    %wait E_0000024978a9f180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
T_52.0 ;
    %load/vec4 v0000024978b01530_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_52.1, 5;
    %ix/getv/s 4, v0000024978b01530_0;
    %load/vec4a v0000024978b00310, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000024978b01530_0;
    %store/vec4 v0000024978b018f0_0, 4, 1;
    %load/vec4 v0000024978b01530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978b01530_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000024978aff300;
T_53 ;
    %wait E_0000024978a9f400;
    %load/vec4 v0000024978b02f00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024978b02000_0, 0, 3;
    %jmp T_53.4;
T_53.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024978b02000_0, 0, 3;
    %jmp T_53.4;
T_53.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024978b02000_0, 0, 3;
    %jmp T_53.4;
T_53.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024978b02000_0, 0, 3;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000024978b06980;
T_54 ;
    %wait E_0000024978a9fe40;
    %load/vec4 v0000024978b10af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0000024978b118b0_0;
    %assign/vec4 v0000024978b11810_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000002497893d6a0;
T_55 ;
    %wait E_0000024978a9eb40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a922c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a91fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a90f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a920e0_0, 0, 1;
    %load/vec4 v0000024978a92220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0000024978a90ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %jmp T_55.7;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978a922c0_0, 0, 1;
    %jmp T_55.7;
T_55.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978a91fa0_0, 0, 1;
    %jmp T_55.7;
T_55.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978a90f60_0, 0, 1;
    %jmp T_55.7;
T_55.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978a920e0_0, 0, 1;
    %jmp T_55.7;
T_55.7 ;
    %pop/vec4 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a922c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a91fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a90f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978a920e0_0, 0, 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000249789313a0;
T_56 ;
    %wait E_0000024978a9e640;
    %load/vec4 v0000024978a91780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a90ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a91be0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000024978a91f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0000024978a90b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %jmp T_56.8;
T_56.4 ;
    %load/vec4 v0000024978a91640_0;
    %load/vec4 v0000024978a91b40_0;
    %add;
    %assign/vec4 v0000024978a90ce0_0, 0;
    %jmp T_56.8;
T_56.5 ;
    %load/vec4 v0000024978a91640_0;
    %load/vec4 v0000024978a91b40_0;
    %sub;
    %assign/vec4 v0000024978a90ce0_0, 0;
    %jmp T_56.8;
T_56.6 ;
    %load/vec4 v0000024978a91640_0;
    %load/vec4 v0000024978a91b40_0;
    %mul;
    %assign/vec4 v0000024978a90ce0_0, 0;
    %jmp T_56.8;
T_56.7 ;
    %load/vec4 v0000024978a91640_0;
    %load/vec4 v0000024978a91b40_0;
    %div;
    %assign/vec4 v0000024978a90ce0_0, 0;
    %jmp T_56.8;
T_56.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978a91be0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a90ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a91be0_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000002497893b7f0;
T_57 ;
    %wait E_0000024978a9e640;
    %load/vec4 v0000024978a918c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a90880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a907e0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000024978a91820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0000024978a91280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %jmp T_57.8;
T_57.4 ;
    %load/vec4 v0000024978a91000_0;
    %load/vec4 v0000024978a91320_0;
    %and;
    %assign/vec4 v0000024978a90880_0, 0;
    %jmp T_57.8;
T_57.5 ;
    %load/vec4 v0000024978a91000_0;
    %load/vec4 v0000024978a91320_0;
    %or;
    %assign/vec4 v0000024978a90880_0, 0;
    %jmp T_57.8;
T_57.6 ;
    %load/vec4 v0000024978a91000_0;
    %load/vec4 v0000024978a91320_0;
    %and;
    %inv;
    %assign/vec4 v0000024978a90880_0, 0;
    %jmp T_57.8;
T_57.7 ;
    %load/vec4 v0000024978a91000_0;
    %load/vec4 v0000024978a91320_0;
    %or;
    %inv;
    %assign/vec4 v0000024978a90880_0, 0;
    %jmp T_57.8;
T_57.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978a907e0_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a90880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a907e0_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000002497893d510;
T_58 ;
    %wait E_0000024978a9e640;
    %load/vec4 v0000024978a915a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a91aa0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000024978a90560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000024978a911e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0000024978a91c80_0;
    %load/vec4 v0000024978a90e20_0;
    %cmp/e;
    %jmp/0xz  T_58.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
    %jmp T_58.10;
T_58.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
T_58.10 ;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0000024978a90e20_0;
    %load/vec4 v0000024978a91c80_0;
    %cmp/u;
    %jmp/0xz  T_58.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
    %jmp T_58.12;
T_58.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
T_58.12 ;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0000024978a91c80_0;
    %load/vec4 v0000024978a90e20_0;
    %cmp/u;
    %jmp/0xz  T_58.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
    %jmp T_58.14;
T_58.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
T_58.14 ;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978a91aa0_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a913c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a91aa0_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000002497895c2b0;
T_59 ;
    %wait E_0000024978a9e640;
    %load/vec4 v0000024978a581d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a58590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a58f90_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000024978a58d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000024978a58e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.4 ;
    %load/vec4 v0000024978a58db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000024978a58590_0, 0;
    %jmp T_59.8;
T_59.5 ;
    %load/vec4 v0000024978a58db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000024978a58590_0, 0;
    %jmp T_59.8;
T_59.6 ;
    %load/vec4 v0000024978a58130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000024978a58590_0, 0;
    %jmp T_59.8;
T_59.7 ;
    %load/vec4 v0000024978a58130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000024978a58590_0, 0;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978a58f90_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978a58590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978a58f90_0, 0;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000024978931210;
T_60 ;
    %wait E_0000024978a9ed00;
    %load/vec4 v0000024978a91d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %jmp T_60.4;
T_60.0 ;
    %load/vec4 v0000024978a90a60_0;
    %store/vec4 v0000024978a91e60_0, 0, 8;
    %jmp T_60.4;
T_60.1 ;
    %load/vec4 v0000024978a91140_0;
    %store/vec4 v0000024978a91e60_0, 0, 8;
    %jmp T_60.4;
T_60.2 ;
    %load/vec4 v0000024978a90740_0;
    %store/vec4 v0000024978a91e60_0, 0, 8;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v0000024978a92360_0;
    %store/vec4 v0000024978a91e60_0, 0, 8;
    %jmp T_60.4;
T_60.4 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000002497893b980;
T_61 ;
    %wait E_0000024978a9f080;
    %load/vec4 v0000024978a59210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %jmp T_61.4;
T_61.0 ;
    %load/vec4 v0000024978a91960_0;
    %store/vec4 v0000024978a57ff0_0, 0, 1;
    %jmp T_61.4;
T_61.1 ;
    %load/vec4 v0000024978a91a00_0;
    %store/vec4 v0000024978a57ff0_0, 0, 1;
    %jmp T_61.4;
T_61.2 ;
    %load/vec4 v0000024978a91dc0_0;
    %store/vec4 v0000024978a57ff0_0, 0, 1;
    %jmp T_61.4;
T_61.3 ;
    %load/vec4 v0000024978a57f50_0;
    %store/vec4 v0000024978a57ff0_0, 0, 1;
    %jmp T_61.4;
T_61.4 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000024978aff7b0;
T_62 ;
    %wait E_0000024978a9f0c0;
    %load/vec4 v0000024978b03a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024978b037c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b039a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024978b023c0_0, 0, 32;
T_62.2 ;
    %load/vec4 v0000024978b023c0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_62.3, 5;
    %load/vec4 v0000024978b023c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_62.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v0000024978b023c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978b02aa0, 0, 4;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0000024978b023c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_62.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v0000024978b023c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978b02aa0, 0, 4;
    %jmp T_62.7;
T_62.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000024978b023c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978b02aa0, 0, 4;
T_62.7 ;
T_62.5 ;
    %load/vec4 v0000024978b023c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024978b023c0_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000024978b03c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %load/vec4 v0000024978b034a0_0;
    %load/vec4 v0000024978b02a00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024978b02aa0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024978b039a0_0, 0;
    %jmp T_62.9;
T_62.8 ;
    %load/vec4 v0000024978b02b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v0000024978b03c20_0;
    %nor/r;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0000024978b02a00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000024978b02aa0, 4;
    %assign/vec4 v0000024978b037c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024978b039a0_0, 0;
T_62.10 ;
T_62.9 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_00000249788f4bd0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b13830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b13830_0, 0, 1;
    %delay 10000, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_00000249788f4bd0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024978b13e70_0, 0, 1;
    %delay 135500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024978b13e70_0, 0, 1;
    %delay 135500, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_00000249788f4bd0;
T_65 ;
    %vpi_call 2 49 "$dumpfile", "SYS_TOP.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %fork TD_SYS_TOP_tb.reset, S_0000024978968330;
    %join;
    %delay 86720000, 0;
    %vpi_call 2 56 "$display", "Test case 1: Write data then read it" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %delay 86720000, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 63 "$display", "Test case 2: ALU addition ( 10 + 25 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 68 "$display", "Test case 3: ALU subtraction ( 50 - 20 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 73 "$display", "Test case 4: ALU multiplication ( 6 * 7 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 78 "$display", "Test case 5: ALU division ( 12 / 4 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 84 "$display", "Test case 6: ALU 12 AND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 90 "$display", "Test case 7: ALU  12 OR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 95 "$display", "Test case 8: ALU  12 NAND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 100 "$display", "Test case 9: ALU  12 NOR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %vpi_call 2 105 "$display", "Test case 10: ALU checking whether 12 > 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000024978a910a0_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_00000249789684c0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000024978a904c0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_00000249789711e0;
    %join;
    %delay 867200000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_65;
# The file index is used to find the file name in the following table.
:file_names 38;
    "N/A";
    "<interactive>";
    "SYS_TOP_tb.v";
    "./SYS_TOP.v";
    "./../ALU/ALU.v";
    "./../ALU/ALU_MUX.v";
    "./../ALU/ARITHMATIC_UNIT.v";
    "./../ALU/CMP_UNIT.v";
    "./../ALU/Decoder.v";
    "./../ALU/LOGIC_UNIT.v";
    "./../ALU/SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./../Asyncrhonous_FIFO/BIT_SYNC.v";
    "./../Asyncrhonous_FIFO/Comb_logic.v";
    "./../Asyncrhonous_FIFO/FIFO_MEMORY.v";
    "./../Asyncrhonous_FIFO/FIFO_rptr_rempty.v";
    "./../Asyncrhonous_FIFO/FIFO_wprt_wfull.v";
    "./../MUX/MUX_prescale.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./../UART_RX/UART_RX_FSM.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./../UART_TX/Serializer.v";
    "./../UART_TX/uart_tx_fsm.v";
    "./../UART_TX/mux.v";
    "./../UART_TX/parity_calc.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
