name = "regex"

[verilog]
include = []
sources = ["verilog/osdvu/uart.v", "verilog/*.v"]

[synthesis]
top = "top"
command = "synth_ice40"

[board]
name = "Icestick"
pcf = "icestick.pcf"
