{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633470901014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633470901015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 00:55:00 2021 " "Processing started: Wed Oct 06 00:55:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633470901015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633470901015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ay_verilog_probe -c ay_verilog_probe " "Command: quartus_map --read_settings_files=on --write_settings_files=off ay_verilog_probe -c ay_verilog_probe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633470901015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633470901321 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(107) " "Verilog HDL warning at ay_verilog_probe.v(107): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633470901355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(108) " "Verilog HDL warning at ay_verilog_probe.v(108): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(109) " "Verilog HDL warning at ay_verilog_probe.v(109): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ay_verilog_probe.v(171) " "Verilog HDL information at ay_verilog_probe.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(181) " "Verilog HDL warning at ay_verilog_probe.v(181): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_KBD spi_kbd ay_verilog_probe.v(56) " "Verilog HDL Declaration information at ay_verilog_probe.v(56): object \"SPI_KBD\" differs only in case from object \"spi_kbd\" in the same scope" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_MOUSE spi_mouse ay_verilog_probe.v(54) " "Verilog HDL Declaration information at ay_verilog_probe.v(54): object \"SPI_MOUSE\" differs only in case from object \"spi_mouse\" in the same scope" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CONFIG spi_config ay_verilog_probe.v(53) " "Verilog HDL Declaration information at ay_verilog_probe.v(53): object \"SPI_CONFIG\" differs only in case from object \"spi_config\" in the same scope" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ay_verilog_probe.v(275) " "Verilog HDL syntax warning at ay_verilog_probe.v(275): extra block comment delimiter characters /* within block comment" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 275 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1633470901356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ay_verilog_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ay_verilog_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ay_verilog_probe " "Found entity 1: ay_verilog_probe" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633470901358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633470901358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ay_verilog_probe " "Elaborating entity \"ay_verilog_probe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633470901391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633470901778 "|ay_verilog_probe|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOSEN " "No output dependent on input pin \"DOSEN\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633470901778 "|ay_verilog_probe|DOSEN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_4 " "No output dependent on input pin \"button_4\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633470901778 "|ay_verilog_probe|button_4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1633470901778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633470901779 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633470901779 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1633470901779 ""} { "Info" "ICUT_CUT_TM_MCELLS" "103 " "Implemented 103 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1633470901779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633470901779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/output_files/ay_verilog_probe.map.smsg " "Generated suppressed messages file C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/output_files/ay_verilog_probe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1633470901841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633470901865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 00:55:01 2021 " "Processing ended: Wed Oct 06 00:55:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633470901865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633470901865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633470901865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633470901865 ""}
