<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="design_1_cnnRandomMem_0_0_synth_1" LaunchPart="xc7z100ffv900-2" LaunchTime="1731223075">
  <File Type="PA-TCL" Name="design_1_cnnRandomMem_0_0.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_cnnRandomMem_0_0_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_1_cnnRandomMem_0_0_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_cnnRandomMem_0_0.vds"/>
  <File Type="RDS-UTIL" Name="design_1_cnnRandomMem_0_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_cnnRandomMem_0_0_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_cnnRandomMem_0_0.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_cnnRandomMem_0_0_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_1_cnnRandomMem_0_0_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_cnnRandomMem_0_0">
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="design_1_cnnRandomMem_0_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_cnnRandomMem_0_0">
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="design_1_cnnRandomMem_0_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2021">
      <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="ResourceSharing">2</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="Directive">7</Option>
      <Option Id="ShregMinSize">5</Option>
    </Step>
  </Strategy>
</GenRun>
