Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.68 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.68 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: parallel_to_pc_backend.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parallel_to_pc_backend.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parallel_to_pc_backend"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : parallel_to_pc_backend
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 65
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : parallel_to_pc_backend.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/parallel_to_pc_backend.vhd" in Library work.
Entity <parallel_to_pc_backend> compiled.
Entity <parallel_to_pc_backend> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <parallel_to_pc_backend> (Architecture <Behavioral>).
WARNING:Xst:819 - "F:/PT8613/VHDL/SDHD_module_v2/parallel_to_pc_backend.vhd" line 88: The following signals are missing in the process sensitivity list:
   data_a_i<9>, data_a_i<8>, data_a_i<7>, data_a_i<6>, data_a_i<5>, data_a_i<4>, data_a_i<3>, data_a_i<2>, data_a_i<1>, data_a_i<0>, data_a_i<19>, data_a_i<18>, data_a_i<17>, data_a_i<16>, data_a_i<15>, data_a_i<14>, data_a_i<13>, data_a_i<12>, data_a_i<11>, data_a_i<10>, data_b_i<9>, data_b_i<8>, data_b_i<7>, data_b_i<6>, data_b_i<5>, data_b_i<4>, data_b_i<3>, data_b_i<2>, data_b_i<1>, data_b_i<0>, data_b_i<19>, data_b_i<18>, data_b_i<17>, data_b_i<16>, data_b_i<15>, data_b_i<14>, data_b_i<13>, data_b_i<12>, data_b_i<11>, data_b_i<10>.
WARNING:Xst:819 - "F:/PT8613/VHDL/SDHD_module_v2/parallel_to_pc_backend.vhd" line 103: The following signals are missing in the process sensitivity list:
   clk.
Entity <parallel_to_pc_backend> analyzed. Unit <parallel_to_pc_backend> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <parallel_to_pc_backend>.
    Related source file is "F:/PT8613/VHDL/SDHD_module_v2/parallel_to_pc_backend.vhd".
WARNING:Xst:653 - Signal <clk> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <os_data_a> is never used or assigned.
WARNING:Xst:1780 - Signal <os_data_b> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_a> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_b> is never used or assigned.
INFO:Xst:1799 - State s4 is never reached in FSM <state>.
INFO:Xst:1799 - State s3 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 2                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | data_tick (positive)                           |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <pci_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_for_ibf_high                              |
    | Power Up State     | wait_for_ibf_high                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <enable_o>.
    Found 1-bit register for signal <pc_zstb_o>.
    Found 1-bit register for signal <data_tick>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <parallel_to_pc_backend> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <pci_state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_ibf_high | 00
 wait_for_ibf_low  | 11
 new_data          | 01
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:1]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 0
 s2    | 1
 s3    | unreached
 s4    | unreached
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Registers                        : 6
 1-bit register                    : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tick> (without init value) has a constant value of 0 in block <parallel_to_pc_backend>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_zstb_o> (without init value) has a constant value of 1 in block <parallel_to_pc_backend>.
WARNING:Xst:1293 - FF/Latch  <state_FFd1> has a constant value of 0 in block <parallel_to_pc_backend>.

Optimizing unit <parallel_to_pc_backend> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parallel_to_pc_backend, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : parallel_to_pc_backend.ngr
Top Level Output File Name         : parallel_to_pc_backend
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 55

Macro Statistics :
# Registers                        : 3
#      1-bit register              : 3

Cell Usage :
# BELS                             : 1
#      VCC                         : 1
# FlipFlops/Latches                : 1
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 10
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                       1  out of   9280     0%  
 Number of Slice Flip Flops:             1  out of  18560     0%  
 Number of bonded IOBs:                 55  out of    556     9%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: 4.160ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            enable_o (FF)
  Destination:       enable_o (PAD)
  Source Clock:      clk_i rising

  Data Path: enable_o to enable_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.374   0.390  enable_o (enable_o_OBUF)
     OBUF:I->O                 2.851          enable_o_OBUF (enable_o)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               4.160ns (Levels of Logic = 2)
  Source:            data_a_i<9> (PAD)
  Destination:       pc_data_o<9> (PAD)

  Data Path: data_a_i<9> to pc_data_o<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.390  data_a_i_9_IBUF (data_a_i_9_IBUF)
     OBUF:I->O                 2.851          pc_data_o_9_OBUF (pc_data_o<9>)
    ----------------------------------------
    Total                      4.160ns (3.770ns logic, 0.390ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
CPU : 7.69 / 8.41 s | Elapsed : 8.00 / 8.00 s
 
--> 

Total memory usage is 152280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

