// Seed: 3661692810
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_2 = 0;
  output wand id_1;
  logic id_5 = 1;
  tri   id_6 = 1'h0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output reg id_3;
  output wire _id_2;
  inout reg id_1;
  for (id_6 = 1'b0; id_6; id_3 = id_6) begin : LABEL_0
    for (id_7 = -1 == 1 * id_7; id_6; id_1 = 1'b0) begin : LABEL_1
      logic id_8;
      ;
    end
  end
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  logic id_9  [-1 : id_2];
  wire  id_10;
  wire  id_11;
endmodule
