(ns vhdl.architecture-test
  (:require [clojure.test :refer [deftest is testing]]
            [vhdl.architecture :as architecture]))

(def rtl
  {:name "rtl"
   :entity-name "counter"
   :signals [{:name "tmp" :type "std_logic"}]
   :processes [{:name "comb" :sensitivity-list ["a" "b"] :statement-count 1}
               {:name "seq" :sensitivity-list ["clk" "reset"] :statement-count 2}
               {:name "seq2" :sensitivity-list ["CLOCK"] :statement-count 1}]})

(deftest combinational-test
  (testing "no clock-like signal in the sensitivity list -> combinational"
    (is (true? (architecture/combinational? (first (:processes rtl))))))
  (testing "a clock-like signal name -> not combinational"
    (is (false? (architecture/combinational? (second (:processes rtl)))))
    (is (false? (architecture/combinational? (nth (:processes rtl) 2))))))

(deftest sequential-test
  (is (false? (architecture/sequential? (first (:processes rtl)))))
  (is (true? (architecture/sequential? (second (:processes rtl))))))

(deftest processes-by-kind-test
  (is (= ["comb"] (mapv :name (architecture/processes-by-kind rtl :combinational))))
  (is (= ["seq" "seq2"] (mapv :name (architecture/processes-by-kind rtl :sequential)))))

(deftest signal-names-test
  (is (= ["tmp"] (architecture/signal-names rtl))))
