Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/nicoq/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e579c45705a04870b7c3f777f42b21a9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bip_BIP_behav xil_defaultlib.tb_bip_BIP xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bip_control
Compiling module xil_defaultlib.bip_datapath
Compiling module xil_defaultlib.bip_cpu
Compiling module xil_defaultlib.bip_program_memory
Compiling module xil_defaultlib.bip_data_memory
Compiling module xil_defaultlib.bip_BIP
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.tb_bip_BIP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bip_BIP_behav
