
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Plus Stride Prefetcher with degree = 4 and distance = 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 2596251 heartbeat IPC: 3.85171 cumulative IPC: 3.85171 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5187299 heartbeat IPC: 3.85944 cumulative IPC: 3.85557 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6483222 (Simulation time: 0 hr 0 min 41 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 29956476 heartbeat IPC: 0.403728 cumulative IPC: 0.213008 (Simulation time: 0 hr 1 min 42 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76836371 heartbeat IPC: 0.213311 cumulative IPC: 0.21321 (Simulation time: 0 hr 3 min 43 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 124659376 heartbeat IPC: 0.209104 cumulative IPC: 0.211549 (Simulation time: 0 hr 5 min 47 sec) 
Finished CPU 0 instructions: 25000003 cycles: 118176154 cumulative IPC: 0.211549 (Simulation time: 0 hr 5 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.211549 instructions: 25000003 cycles: 118176154
cpu0_DTLB TOTAL     ACCESS:    4470570  HIT:    4436523  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1989015  HIT:    1984394  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2481555  HIT:    2452129  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 495.198 cycles
cpu0_ITLB TOTAL     ACCESS:     471037  HIT:     471037  MISS:          0
cpu0_ITLB LOAD      ACCESS:     471037  HIT:     471037  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551232  HIT:     551232  MISS:          0
cpu0_L1I LOAD      ACCESS:     551232  HIT:     551232  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 895.786 cycles
cpu0_L1D TOTAL     ACCESS:    5916964  HIT:    3966392  MISS:    1950572
cpu0_L1D LOAD      ACCESS:    1414067  HIT:    1118518  MISS:     295549
cpu0_L1D RFO       ACCESS:    4485249  HIT:    2830235  MISS:    1655014
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17648  HIT:      17639  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 756.155 cycles
cpu0_L2C TOTAL     ACCESS:    3673809  HIT:    2457619  MISS:    1216190
cpu0_L2C LOAD      ACCESS:     295549  HIT:      35278  MISS:     260271
cpu0_L2C RFO       ACCESS:    1655014  HIT:     739617  MISS:     915397
cpu0_L2C PREFETCH  ACCESS:      68199  HIT:      27744  MISS:      40455
cpu0_L2C WRITEBACK ACCESS:    1655038  HIT:    1654980  MISS:         58
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     105379  ISSUED:     105375  USEFUL:      36503  USELESS:       4225
cpu0_L2C AVERAGE MISS LATENCY: 1236.95 cycles
LLC TOTAL     ACCESS:    2156246  HIT:     966748  MISS:    1189498
LLC LOAD      ACCESS:     259989  HIT:      10068  MISS:     249921
LLC RFO       ACCESS:     915350  HIT:      28775  MISS:     886575
LLC PREFETCH  ACCESS:      65398  HIT:      12448  MISS:      52950
LLC WRITEBACK ACCESS:     915500  HIT:     915457  MISS:         43
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1273.56 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51040  ROW_BUFFER_MISS:    1138415
 DBUS AVG_CONGESTED_CYCLE:    3.99985
 WQ ROW_BUFFER_HIT:      18867  ROW_BUFFER_MISS:     867925  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

