
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
Options:	
Date:		Sat Nov  1 14:57:33 2025
Host:		cad19 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 20.11 fill procedures
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog dedee_90nm_netlist.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=11/01 15:02:38, mem=683.5M)
#% End Load MMMC data ... (date=11/01 15:02:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=684.0M, current mem=684.0M)
Rc

Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Nov  1 15:02:38 2025
viaInitial ends at Sat Nov  1 15:02:38 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
Read 479 cells in library 'fast' 
Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
Read 479 cells in library 'slow' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=11.0M, fe_cpu=0.81min, fe_real=5.10min, fe_mem=814.4M) ***
#% Begin Load netlist data ... (date=11/01 15:02:39, mem=703.2M)
*** Begin netlist parsing (mem=814.4M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'dedee_90nm_netlist.v'

*** Memory Usage v#1 (Current mem = 814.430M, initial mem = 284.301M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=814.4M) ***
#% End Load netlist data ... (date=11/01 15:02:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=712.3M, current mem=712.3M)
Top level cell is dedee.
Hooked 958 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dedee ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 15 stdCell insts.

*** Memory Usage v#1 (Current mem = 860.855M, initial mem = 284.301M) ***
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch
Generating auto layer map file.
Completed (cpu: 0:00:02.4 real: 0:00:03.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: bc
    RC-Corner Name        : Rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
 
 Analysis View: wc
    RC-Corner Name        : Rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'constraints_dedee_90nm.sdc' ...
Current (total cpu=0:00:51.6, real=0:05:09, peak res=1011.6M, current mem=1011.6M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File constraints_dedee_90nm.sdc, Line 9).

     +--------------------------------------------------------------------------+ 
     |                            Clock Descriptions                            | 
     |--------------------------------------------------------------------------| 
     |       |        |       |        |       |       |       Attributes       | 
     |-------+--------+-------+--------+-------+-------+------------------------| 
     | Clock | Source |  View | Period |  Lead | Trail | Generated | Propagated | 
     |  Name |        |       |        |       |       |           |            | 
     |-------+--------+-------+--------+-------+-------+-----------+------------| 
     |  CLK  |  clk   |  wc   | 10.000 | 0.000 | 5.000 |     n     |     n      | 
     |  CLK  |  clk   |  bc   | 10.000 | 0.000 | 5.000 |     n     |     n      | 
     +--------------------------------------------------------------------------+ 
AAE DB initialization (MEM=1190.71 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dedee
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1215.1)
Total number of fetched objects 20
Total number of fetched objects 20
End delay calculation. (MEM=1231.5 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1204.42 CPU=0:00:00.1 REAL=0:00:00.0)
Path 1: MET Late External Delay Assertion 
Endpoint:   encoded_data[4]      (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[3]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.428
= Slack Time                    8.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |        Arc        |  Cell  | Delay | Arrival | Required | 
     |                    |                   |        |       |  Time   |   Time   | 
     |--------------------+-------------------+--------+-------+---------+----------| 
     | decoded_reg_reg[3] | CK ^              |        |       |   0.000 |    8.372 | 
     | decoded_reg_reg[3] | CK ^ -> Q ^       | DFFQXL | 0.428 |   0.428 |    8.800 | 
     |                    | encoded_data[4] ^ |        | 0.000 |   0.428 |    8.800 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   data_out[0]          (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[0]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.428
= Slack Time                    8.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |               |        |       |  Time   |   Time   | 
     |--------------------+---------------+--------+-------+---------+----------| 
     | decoded_reg_reg[0] | CK ^          |        |       |   0.000 |    8.372 | 
     | decoded_reg_reg[0] | CK ^ -> Q ^   | DFFQXL | 0.428 |   0.428 |    8.800 | 
     |                    | data_out[0] ^ |        | 0.000 |   0.428 |    8.800 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   data_out[1]          (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.428
= Slack Time                    8.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |               |        |       |  Time   |   Time   | 
     |--------------------+---------------+--------+-------+---------+----------| 
     | decoded_reg_reg[1] | CK ^          |        |       |   0.000 |    8.372 | 
     | decoded_reg_reg[1] | CK ^ -> Q ^   | DFFQXL | 0.428 |   0.428 |    8.800 | 
     |                    | data_out[1] ^ |        | 0.000 |   0.428 |    8.800 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   data_out[2]          (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.428
= Slack Time                    8.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |               |        |       |  Time   |   Time   | 
     |--------------------+---------------+--------+-------+---------+----------| 
     | decoded_reg_reg[2] | CK ^          |        |       |   0.000 |    8.372 | 
     | decoded_reg_reg[2] | CK ^ -> Q ^   | DFFQXL | 0.428 |   0.428 |    8.800 | 
     |                    | data_out[2] ^ |        | 0.000 |   0.428 |    8.800 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   data_out[3]          (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[3]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.428
= Slack Time                    8.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |               |        |       |  Time   |   Time   | 
     |--------------------+---------------+--------+-------+---------+----------| 
     | decoded_reg_reg[3] | CK ^          |        |       |   0.000 |    8.372 | 
     | decoded_reg_reg[3] | CK ^ -> Q ^   | DFFQXL | 0.428 |   0.428 |    8.800 | 
     |                    | data_out[3] ^ |        | 0.000 |   0.428 |    8.800 | 
     +--------------------------------------------------------------------------+ 

INFO (CTE): Reading of timing constraints file constraints_dedee_90nm.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1086.9M, current mem=1013.5M)
Current (total cpu=0:00:51.9, real=0:05:09, peak res=1086.9M, current mem=1013.5M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 973 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 1 0.8 4 4 4 4
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1142.0M)
**ERROR: Error: Invalid net names specified. 
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {} -layer Metal9 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.235000 4.060000 7.235000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 9.510000 4.060000 9.510000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 11.785000 4.060000 11.785000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.235000 4.060000 7.235000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 9.510000 4.060000 9.510000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 11.785000 4.060000 11.785000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.260000 4.060000 7.260000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 15.360000 4.060000 15.360000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.260000 4.060000 7.260000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 15.360000 4.060000 15.360000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.260000 4.060000 7.260000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 15.360000 4.060000 15.360000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 7.195000 18.559999 7.195000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 9.430000 18.559999 9.430000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 11.665000 18.559999 11.665000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 13.900000 18.559999 13.900000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 26 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via8  |       26       |        0       |
| Metal9 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 7.195000 18.559999 7.195000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 9.430000 18.559999 9.430000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 11.665000 18.559999 11.665000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 13.900000 18.559999 13.900000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (4.060000, 4.960000) (18.559999, 4.960000) because same wire already exists.
Stripe generation is complete.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.19896 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: dedee
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1179.25)
Total number of fetched objects 20
End delay calculation. (MEM=1230.45 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1230.45 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#9 (mem=1220.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.5 mem=1228.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=1228.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 9 (45.0%) nets
3		: 6 (30.0%) nets
4     -	14	: 5 (25.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=15 (0 fixed + 15 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=20 #term=64 #term/net=3.20, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 15 single + 0 double + 0 multi
Total standard cell length = 0.0577 (mm), area = 0.0002 (mm^2)
Estimated cell power/ground rail width = 0.326 um
Average module density = 0.796.
Density for the design = 0.796.
       = stdcell_area 199 sites (151 um^2) / alloc_area 250 sites (189 um^2).
Pin Density = 0.2560.
            = total # of pins 64 / total area 250.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1266.3M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1266.3M
Iteration  3: Total net bbox = 4.042e-02 (3.07e-02 9.75e-03)
              Est.  stn bbox = 4.325e-02 (3.28e-02 1.05e-02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1267.7M
Active setup views:
    bc
Iteration  4: Total net bbox = 6.186e+01 (3.21e+01 2.98e+01)
              Est.  stn bbox = 6.723e+01 (3.48e+01 3.25e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1267.7M
Iteration  5: Total net bbox = 9.728e+01 (5.79e+01 3.94e+01)
              Est.  stn bbox = 1.043e+02 (6.17e+01 4.26e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1267.7M
Iteration  6: Total net bbox = 1.654e+02 (7.80e+01 8.74e+01)
              Est.  stn bbox = 1.776e+02 (8.41e+01 9.35e+01)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1267.7M
*** cost = 1.654e+02 (7.80e+01 8.74e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:18 mem=1283.7M) ***
Total net bbox length = 1.703e+02 (7.996e+01 9.035e+01) (ext = 7.308e+01)
Move report: Detail placement moves 15 insts, mean move: 1.05 um, max move: 2.94 um 
	Max move on inst (u1/g84__3680): (9.40, 4.48) --> (10.15, 6.67)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1283.7MB
Summary Report:
Instances move: 15 (out of 15 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 2.94 um (Instance: u1/g84__3680) (9.3985, 4.481) -> (10.15, 6.67)
	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
Total net bbox length = 1.614e+02 (7.017e+01 9.119e+01) (ext = 7.914e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1283.7MB
*** Finished refinePlace (0:01:18 mem=1283.7M) ***
*** End of Placement (cpu=0:00:01.8, real=0:00:03.0, mem=1283.7M) ***
default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1284.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.19896 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: dedee
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1268.2)
Total number of fetched objects 20
End delay calculation. (MEM=1311.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1311.41 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 64 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 64
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.461600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1309.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1309.90 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1309.90 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1309.90 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 48
[NR-eGR] Metal2  (2V) length: 8.671000e+01um, number of vias: 67
[NR-eGR] Metal3  (3H) length: 7.047000e+01um, number of vias: 9
[NR-eGR] Metal4  (4V) length: 1.174500e+01um, number of vias: 1
[NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 1
[NR-eGR] Metal6  (6V) length: 4.785000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.737100e+02um, number of vias: 126
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.465500e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1249.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1249.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.19896 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: dedee
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1260.92)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Total number of fetched objects 20
End delay calculation. (MEM=1296.12 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1296.12 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=1286.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.6 mem=1286.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=1286.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 9 (45.0%) nets
3		: 6 (30.0%) nets
4     -	14	: 5 (25.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=15 (0 fixed + 15 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=20 #term=64 #term/net=3.20, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 15 single + 0 double + 0 multi
Total standard cell length = 0.0577 (mm), area = 0.0002 (mm^2)
Average module density = 0.796.
Density for the design = 0.796.
       = stdcell_area 199 sites (151 um^2) / alloc_area 250 sites (189 um^2).
Pin Density = 0.2560.
            = total # of pins 64 / total area 250.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.754e+02 (8.55e+01 8.98e+01)
              Est.  stn bbox = 1.846e+02 (9.01e+01 9.45e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1287.2M
Iteration  2: Total net bbox = 1.754e+02 (8.55e+01 8.98e+01)
              Est.  stn bbox = 1.846e+02 (9.01e+01 9.45e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1287.2M
Iteration  3: Total net bbox = 1.511e+02 (6.65e+01 8.46e+01)
              Est.  stn bbox = 1.607e+02 (7.06e+01 9.00e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
Active setup views:
    bc
Iteration  4: Total net bbox = 1.616e+02 (7.85e+01 8.31e+01)
              Est.  stn bbox = 1.733e+02 (8.46e+01 8.87e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
Iteration  5: Total net bbox = 1.887e+02 (1.01e+02 8.78e+01)
              Est.  stn bbox = 2.023e+02 (1.08e+02 9.40e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
Iteration  6: Total net bbox = 1.652e+02 (7.69e+01 8.83e+01)
              Est.  stn bbox = 1.777e+02 (8.32e+01 9.45e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
*** cost = 1.652e+02 (7.69e+01 8.83e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:21 mem=1288.6M) ***
Total net bbox length = 1.695e+02 (7.834e+01 9.117e+01) (ext = 7.432e+01)
Move report: Detail placement moves 15 insts, mean move: 1.50 um, max move: 4.06 um 
	Max move on inst (u1/g84__3680): (9.71, 4.50) --> (11.60, 6.67)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.6MB
Summary Report:
Instances move: 15 (out of 15 movable)
Instances flipped: 0
Mean displacement: 1.50 um
Max displacement: 4.06 um (Instance: u1/g84__3680) (9.7085, 4.505) -> (11.6, 6.67)
	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
Total net bbox length = 1.717e+02 (6.859e+01 1.031e+02) (ext = 8.268e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.6MB
*** Finished refinePlace (0:01:21 mem=1288.6M) ***
*** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=1288.6M) ***
default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1288.6M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.19896 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: dedee
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1277.1)
Total number of fetched objects 20
End delay calculation. (MEM=1320.31 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1320.31 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 64 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 64
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.618200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1318.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1318.80 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1318.80 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1318.80 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 48
[NR-eGR] Metal2  (2V) length: 1.016450e+02um, number of vias: 60
[NR-eGR] Metal3  (3H) length: 6.757000e+01um, number of vias: 9
[NR-eGR] Metal4  (4V) length: 9.715000e+00um, number of vias: 1
[NR-eGR] Metal5  (5H) length: 4.350000e+00um, number of vias: 2
[NR-eGR] Metal6  (6V) length: 5.800000e-01um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.838600e+02um, number of vias: 120
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.755500e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1259.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1259.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.19 (MB), peak = 1162.98 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          9
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1260.0M, init mem=1284.0M)
*info: Placed = 15            
*info: Unplaced = 0           
Placement Density:79.60%(151/189)
Placement Density (including fixed std cells):79.60%(151/189)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1284.0M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1284.0M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Nov  1 15:07:40 2025
#
#Generating timing data, please wait...
#20 total nets, 20 already routed, 20 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.16 (MB), peak = 1162.98 (MB)
#Library Standard Delay: 12.00ps
#Slack threshold: 24.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.32 (MB), peak = 1162.98 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1157.19 (MB), peak = 1162.98 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1157.20 (MB), peak = 1162.98 (MB)
#Current view: bc 
#Current enabled view: bc 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1157.20 (MB), peak = 1162.98 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=38)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
#Start routing data preparation on Sat Nov  1 15:07:40 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 32 nets.
#Voltage range [0.000 - 0.000] has 5 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.38 (MB), peak = 1196.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1169.87 (MB), peak = 1196.95 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.90 (MB), peak = 1196.95 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
#Total number of routable nets = 20.
#Total number of nets in the design = 38.
#20 routable nets do not have any wires.
#20 nets will be global routed.
#
#Finished routing data preparation on Sat Nov  1 15:07:41 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.19 (MB)
#Total memory = 1170.09 (MB)
#Peak memory = 1196.95 (MB)
#
#
#Start global routing on Sat Nov  1 15:07:41 2025
#
#
#Start global routing initialization on Sat Nov  1 15:07:41 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov  1 15:07:41 2025
#
#Start routing resource analysis on Sat Nov  1 15:07:41 2025
#
#Routing resource analysis is done on Sat Nov  1 15:07:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          73           0          25    32.00%
#  Metal2         V          78           0          25     0.00%
#  Metal3         H          73           0          25     0.00%
#  Metal4         V          78           0          25     0.00%
#  Metal5         H          73           0          25     0.00%
#  Metal6         V          78           0          25     0.00%
#  Metal7         H          73           0          25     0.00%
#  Metal8         V          10          15          25    48.00%
#  Metal9         H           6          17          25    60.00%
#  --------------------------------------------------------------
#  Total                    542      14.66%         225    15.56%
#
#
#
#
#Global routing data preparation is done on Sat Nov  1 15:07:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.45 (MB), peak = 1196.95 (MB)
#
#
#Global routing initialization is done on Sat Nov  1 15:07:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.51 (MB), peak = 1196.95 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.31 (MB), peak = 1196.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.38 (MB), peak = 1196.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
#Total number of routable nets = 20.
#Total number of nets in the design = 38.
#
#20 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              20  
#-----------------------------
#        Total              20  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              20  
#-----------------------------
#        Total              20  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 131 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 69 um.
#Total wire length on LAYER Metal3 = 50 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 74
#Up-Via Summary (total 74):
#           
#-----------------------
# Metal1             46
# Metal2             22
# Metal3              4
# Metal4              1
# Metal5              1
#-----------------------
#                    74 
#
#Total number of involved regular nets 3
#Maximum src to sink distance  24.9
#Average of max src_to_sink distance  21.5
#Average of ave src_to_sink distance  16.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.43 (MB)
#Total memory = 1172.52 (MB)
#Peak memory = 1196.95 (MB)
#
#Finished global routing on Sat Nov  1 15:07:41 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.52 (MB), peak = 1196.95 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2        69.98 	  0.00%  	  0.00% 	  0.00%
# Metal3        45.93 	  0.00%  	  0.00% 	  0.00%
# Metal4         8.85 	  0.00%  	  0.00% 	  0.00%
# Metal5         4.50 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         129.24  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 146 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 10 um.
#Total wire length on LAYER Metal2 = 70 um.
#Total wire length on LAYER Metal3 = 53 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 74
#Up-Via Summary (total 74):
#           
#-----------------------
# Metal1             46
# Metal2             22
# Metal3              4
# Metal4              1
# Metal5              1
#-----------------------
#                    74 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.76 (MB), peak = 1196.95 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Rc /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#SADV_On
# Corner(s) : 
#Rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[8] tech spc 800 != ict spc 880.0
#
#layer[9] tech spc 800 != ict spc 880.0
#total pattern=165 [9, 450]
#Generating the tQuantus model file automatically.
#num_tile=13860 avg_aspect_ratio=1.067518 
#Vertical num_row 42 per_row= 324 halo= 92812 
#hor_num_col = 114 final aspect_ratio= 0.746056
#Build RC corners: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1201.50 (MB), peak = 1357.01 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.17 (MB)
#Total memory = 1205.75 (MB)
#Peak memory = 1357.01 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Core_i7 4.30GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 20 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.24 (MB), total memory =  1205.77 (MB), peak memory =  1357.01 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.87 (MB), peak = 1357.01 (MB)
#RC Statistics: 48 Res, 35 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.63, Avg V/H Edge Length: 2933.33 (27), Avg L-Edge Length: 11742.50 (4)
#Start writing rcdb into /tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d
#Finish writing rcdb with 99 nodes, 79 edges, and 0 xcaps
#0 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1456.863M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dedee has rcdb /tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d specified
Cell dedee, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1456.863M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 35.50 (MB)
#Total memory = 1208.27 (MB)
#Peak memory = 1357.01 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.76 (MB), peak = 1357.01 (MB)
#Library Standard Delay: 12.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.76 (MB), peak = 1357.01 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1213.53 (MB), peak = 1357.01 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 8.368600 (late)
*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.76 (MB), peak = 1357.01 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 20
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:01:36, real=0:10:21, peak res=1357.0M, current mem=1204.8M)
     +--------------------------------------------------------------------------+ 
     |                            Clock Descriptions                            | 
     |--------------------------------------------------------------------------| 
     |       |        |       |        |       |       |       Attributes       | 
     |-------+--------+-------+--------+-------+-------+------------------------| 
     | Clock | Source |  View | Period |  Lead | Trail | Generated | Propagated | 
     |  Name |        |       |        |       |       |           |            | 
     |-------+--------+-------+--------+-------+-------+-----------+------------| 
     |  CLK  |  clk   |  wc   | 10.000 | 0.000 | 5.000 |     n     |     n      | 
     |  CLK  |  clk   |  bc   | 10.000 | 0.000 | 5.000 |     n     |     n      | 
     +--------------------------------------------------------------------------+ 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: dedee
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1484.68)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 20
AAE_INFO-618: Total number of nets in the design is 38,  76.3 percent of the nets selected for SI analysis
Total number of fetched objects 20
AAE_INFO-618: Total number of nets in the design is 38,  76.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1519.36 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1519.36 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1519.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1519.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1436.36)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 20
AAE_INFO-618: Total number of nets in the design is 38,  5.3 percent of the nets selected for SI analysis
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 20. 
Total number of fetched objects 20
AAE_INFO-618: Total number of nets in the design is 38,  5.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1494.61 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1494.61 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET Late External Delay Assertion 
Endpoint:   encoded_data[4]      (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[3]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.434
= Slack Time                    8.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |        Arc        |  Cell  | Delay | Arrival | Required | 
     |                    |                   |        |       |  Time   |   Time   | 
     |--------------------+-------------------+--------+-------+---------+----------| 
     | decoded_reg_reg[3] | CK ^              |        |       |   0.000 |    8.366 | 
     | decoded_reg_reg[3] | CK ^ -> Q ^       | DFFQXL | 0.434 |   0.434 |    8.800 | 
     |                    | encoded_data[4] ^ |        | 0.000 |   0.434 |    8.800 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   data_out[3]          (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[3]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.434
= Slack Time                    8.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |               |        |       |  Time   |   Time   | 
     |--------------------+---------------+--------+-------+---------+----------| 
     | decoded_reg_reg[3] | CK ^          |        |       |   0.000 |    8.366 | 
     | decoded_reg_reg[3] | CK ^ -> Q ^   | DFFQXL | 0.434 |   0.434 |    8.800 | 
     |                    | data_out[3] ^ |        | 0.000 |   0.434 |    8.800 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   encoded_data[1]      (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.431
= Slack Time                    8.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |        Arc        |  Cell  | Delay | Arrival | Required | 
     |                    |                   |        |       |  Time   |   Time   | 
     |--------------------+-------------------+--------+-------+---------+----------| 
     | decoded_reg_reg[1] | CK ^              |        |       |   0.000 |    8.369 | 
     | decoded_reg_reg[1] | CK ^ -> Q ^       | DFFQXL | 0.431 |   0.431 |    8.800 | 
     |                    | encoded_data[1] ^ |        | 0.000 |   0.431 |    8.800 | 
     +------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   data_out[1]          (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.431
= Slack Time                    8.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |               |        |       |  Time   |   Time   | 
     |--------------------+---------------+--------+-------+---------+----------| 
     | decoded_reg_reg[1] | CK ^          |        |       |   0.000 |    8.369 | 
     | decoded_reg_reg[1] | CK ^ -> Q ^   | DFFQXL | 0.431 |   0.431 |    8.800 | 
     |                    | data_out[1] ^ |        | 0.000 |   0.431 |    8.800 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   data_out[0]          (^) checked with  leading edge of 'CLK'
Beginpoint: decoded_reg_reg[0]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  0.428
= Slack Time                    8.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |               |        |       |  Time   |   Time   | 
     |--------------------+---------------+--------+-------+---------+----------| 
     | decoded_reg_reg[0] | CK ^          |        |       |   0.000 |    8.372 | 
     | decoded_reg_reg[0] | CK ^ -> Q ^   | DFFQXL | 0.428 |   0.428 |    8.800 | 
     |                    | data_out[0] ^ |        | 0.000 |   0.428 |    8.800 | 
     +--------------------------------------------------------------------------+ 

Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1205.3M, current mem=1205.3M)
Current (total cpu=0:01:36, real=0:10:21, peak res=1357.0M, current mem=1205.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.84 (MB), peak = 1357.01 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 20
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2        69.98 	  0.00%  	  0.00% 	  0.00%
# Metal3        45.93 	  0.00%  	  0.00% 	  0.00%
# Metal4         8.85 	  0.00%  	  0.00% 	  0.00%
# Metal5         4.50 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         129.24  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 146 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 12 um.
#Total wire length on LAYER Metal2 = 70 um.
#Total wire length on LAYER Metal3 = 51 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 74
#Up-Via Summary (total 74):
#           
#-----------------------
# Metal1             46
# Metal2             22
# Metal3              4
# Metal4              1
# Metal5              1
#-----------------------
#                    74 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.84 (MB), peak = 1357.01 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.79 (MB)
#Total memory = 1158.85 (MB)
#Peak memory = 1357.01 (MB)
#Start reading timing information from file .timing_file_19896.tif.gz ...
#Read in timing information for 20 ports, 15 instances from timing file .timing_file_19896.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.65 (MB), peak = 1357.01 (MB)
#Complete Detail Routing.
#Total wire length = 181 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 15 um.
#Total wire length on LAYER Metal2 = 110 um.
#Total wire length on LAYER Metal3 = 46 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 70
#Up-Via Summary (total 70):
#           
#-----------------------
# Metal1             47
# Metal2             20
# Metal3              2
# Metal4              1
#-----------------------
#                    70 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.00 (MB)
#Total memory = 1161.86 (MB)
#Peak memory = 1357.01 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.37 (MB), peak = 1357.01 (MB)
#CELL_VIEW dedee,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  1 15:07:55 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 181 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 15 um.
#Total wire length on LAYER Metal2 = 110 um.
#Total wire length on LAYER Metal3 = 46 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 70
#Up-Via Summary (total 70):
#           
#-----------------------
# Metal1             47
# Metal2             20
# Metal3              2
# Metal4              1
#-----------------------
#                    70 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.77 (MB), peak = 1357.01 (MB)
#CELL_VIEW dedee,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.77 (MB), peak = 1357.01 (MB)
#CELL_VIEW dedee,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 181 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 15 um.
#Total wire length on LAYER Metal2 = 110 um.
#Total wire length on LAYER Metal3 = 46 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 70
#Up-Via Summary (total 70):
#           
#-----------------------
# Metal1             47
# Metal2             20
# Metal3              2
# Metal4              1
#-----------------------
#                    70 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.12 (MB)
#Total memory = 1162.97 (MB)
#Peak memory = 1357.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 54.22 (MB)
#Total memory = 1166.05 (MB)
#Peak memory = 1357.01 (MB)
#Number of warnings = 4
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  1 15:07:55 2025
#
#Default setup view is reset to bc.
#Default setup view is reset to bc.
#routeDesign: cpu time = 00:00:15, elapsed time = 00:00:16, memory = 1151.99 (MB), peak = 1357.01 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.00 (MB), peak = 1357.01 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          9
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1397.9M, init mem=1405.9M)
*info: Placed = 15            
*info: Unplaced = 0           
Placement Density:79.60%(151/189)
Placement Density (including fixed std cells):79.60%(151/189)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1405.9M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1405.9M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Nov  1 15:07:57 2025
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=38)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_19896.tif.gz ...
#Read in timing information for 20 ports, 15 instances from timing file .timing_file_19896.tif.gz.
#NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
#Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
#Total number of routable nets = 20.
#Total number of nets in the design = 38.
#20 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Sat Nov  1 15:07:57 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 32 nets.
#Voltage range [0.000 - 0.000] has 5 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.07 (MB), peak = 1357.01 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.87 (MB), peak = 1357.01 (MB)
#
#Finished routing data preparation on Sat Nov  1 15:07:57 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.66 (MB)
#Total memory = 1159.87 (MB)
#Peak memory = 1357.01 (MB)
#
#
#Start global routing on Sat Nov  1 15:07:57 2025
#
#
#Start global routing initialization on Sat Nov  1 15:07:57 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.66 (MB)
#Total memory = 1159.87 (MB)
#Peak memory = 1357.01 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.68 (MB), peak = 1357.01 (MB)
#Complete Detail Routing.
#Total wire length = 181 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 15 um.
#Total wire length on LAYER Metal2 = 110 um.
#Total wire length on LAYER Metal3 = 46 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 70
#Up-Via Summary (total 70):
#           
#-----------------------
# Metal1             47
# Metal2             20
# Metal3              2
# Metal4              1
#-----------------------
#                    70 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 1159.89 (MB)
#Peak memory = 1357.01 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.93 (MB), peak = 1357.01 (MB)
#CELL_VIEW dedee,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  1 15:07:58 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 181 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 15 um.
#Total wire length on LAYER Metal2 = 110 um.
#Total wire length on LAYER Metal3 = 46 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 70
#Up-Via Summary (total 70):
#           
#-----------------------
# Metal1             47
# Metal2             20
# Metal3              2
# Metal4              1
#-----------------------
#                    70 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.60 (MB), peak = 1357.01 (MB)
#CELL_VIEW dedee,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.60 (MB), peak = 1357.01 (MB)
#CELL_VIEW dedee,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 181 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER Metal1 = 15 um.
#Total wire length on LAYER Metal2 = 110 um.
#Total wire length on LAYER Metal3 = 46 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 4 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 70
#Up-Via Summary (total 70):
#           
#-----------------------
# Metal1             47
# Metal2             20
# Metal3              2
# Metal4              1
#-----------------------
#                    70 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -1.07 (MB)
#Total memory = 1158.80 (MB)
#Peak memory = 1357.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.42 (MB)
#Total memory = 1154.51 (MB)
#Peak memory = 1357.01 (MB)
#Number of warnings = 3
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  1 15:07:58 2025
#
#Default setup view is reset to bc.
#Default setup view is reset to bc.
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1155.03 (MB), peak = 1357.01 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for CLK...
  clock_tree CLK contains 7 sinks and 0 clock gates.
  Extraction for CLK complete.
Extracting original clock gating for CLK done.
The skew group CLK/constraints was created. It contains 7 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for min:setup.late...
AAE DB initialization (MEM=1440.7 CPU=0:00:00.0 REAL=0:00:00.0) 
Clock tree timing engine global stage delay update for min:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> selectObject Net clk
<CMD> zoomSelected
<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
<CMD> setAnalysisMode -checkType hold
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report dedee.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report dedee.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 1488.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Nov  1 15:09:00 2025

Design Name: dedee
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (22.6200, 21.1700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: dangling Wire.
Net VSS: dangling Wire.

Begin Summary 
    12 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    12 total info(s) created.
End Summary

End Time: Sat Nov  1 15:09:00 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 12 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

**ERROR: (IMPOAX-685):	Can't find physical path for OpenAccess design (de.gds/dedee/layout). Either library definition file is missing or the library (de.gds) entry is not present in library definition file cds.lib.
<CMD> saveDesign -cellview {de.gds dedee layout}
#% Begin save design ... (date=11/01 15:09:36, mem=1171.7M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: de.gds, Cell: dedee, View: layout
**ERROR: (IMPOAX-1258):	OpenAccess (OA) based databases cannot be created from LEF based libraries. To save a design database in OA cellview, first covert the LEF libraries to OA form and then reload the design using those OA libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
**ERROR: (IMPIMEX-7323):	Could not save design into OA database.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-1258          1  OpenAccess (OA) based databases cannot b...
ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
*** Message Summary: 0 warning(s), 2 error(s)

**ERROR: (IMPOAX-685):	Can't find physical path for OpenAccess design (de.gds/dedee/layout). Either library definition file is missing or the library (de.gds) entry is not present in library definition file cds.lib.
<CMD> saveDesign -cellview {de.gds dedee layout}
% Begin save design ... (date=11/01 15:09:37, mem=1174.0M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: de.gds, Cell: dedee, View: layout
**ERROR: (IMPOAX-1258):	OpenAccess (OA) based databases cannot be created from LEF based libraries. To save a design database in OA cellview, first covert the LEF libraries to OA form and then reload the design using those OA libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
**ERROR: (IMPIMEX-7323):	Could not save design into OA database.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-1258          1  OpenAccess (OA) based databases cannot b...
ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> streamOut de.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 6
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    117                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    164                           Metal8
    27                              Via1
    8                             Metal1
    33                            Metal2
    109                             Via5
    10                            Metal1
    86                              Via4
    50                            Metal3
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    9                             Metal1
    28                              Via1
    85                              Via4
    142                           Metal7
    4                               Cont
    138                           Metal7
    5                               Cont
    12                            Metal1
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    55                            Metal3
    113                           Metal6
    56                            Metal3
    57                            Metal3
    114                           Metal6
    58                            Metal3
    115                           Metal6
    59                            Metal3
    116                           Metal6
    65                              Via3
    66                              Via3
    67                              Via3
    68                              Via3
    75                            Metal4
    76                            Metal4
    77                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    87                              Via4
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    42                            Metal2
    41                            Metal2
    40                            Metal2
    18                            Metal1
    20                            Metal1
    60                            Metal3
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    123                           Metal6
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                             15

Ports/Pins                            20
    metal layer Metal2                 8
    metal layer Metal3                 6
    metal layer Metal4                 2
    metal layer Metal5                 2
    metal layer Metal6                 1
    metal layer Metal8                 1

Nets                                 121
    metal layer Metal1                11
    metal layer Metal2                81
    metal layer Metal3                25
    metal layer Metal4                 2
    metal layer Metal5                 2

    Via Instances                     70

Special Nets                          12
    metal layer Metal8                 6
    metal layer Metal9                 6

    Via Instances                     26

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  42
    metal layer Metal2                22
    metal layer Metal3                11
    metal layer Metal4                 2
    metal layer Metal5                 3
    metal layer Metal6                 1
    metal layer Metal8                 3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut de.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 6
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    117                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    164                           Metal8
    27                              Via1
    8                             Metal1
    33                            Metal2
    109                             Via5
    10                            Metal1
    86                              Via4
    50                            Metal3
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    9                             Metal1
    28                              Via1
    85                              Via4
    142                           Metal7
    4                               Cont
    138                           Metal7
    5                               Cont
    12                            Metal1
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    55                            Metal3
    113                           Metal6
    56                            Metal3
    57                            Metal3
    114                           Metal6
    58                            Metal3
    115                           Metal6
    59                            Metal3
    116                           Metal6
    65                              Via3
    66                              Via3
    67                              Via3
    68                              Via3
    75                            Metal4
    76                            Metal4
    77                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    87                              Via4
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    42                            Metal2
    41                            Metal2
    40                            Metal2
    18                            Metal1
    20                            Metal1
    60                            Metal3
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    123                           Metal6
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                             15

Ports/Pins                            20
    metal layer Metal2                 8
    metal layer Metal3                 6
    metal layer Metal4                 2
    metal layer Metal5                 2
    metal layer Metal6                 1
    metal layer Metal8                 1

Nets                                 121
    metal layer Metal1                11
    metal layer Metal2                81
    metal layer Metal3                25
    metal layer Metal4                 2
    metal layer Metal5                 2

    Via Instances                     70

Special Nets                          12
    metal layer Metal8                 6
    metal layer Metal9                 6

    Via Instances                     26

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  42
    metal layer Metal2                22
    metal layer Metal3                11
    metal layer Metal4                 2
    metal layer Metal5                 3
    metal layer Metal6                 1
    metal layer Metal8                 3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> fit
<CMD> zoomBox -9.56300 0.91800 31.37900 20.71200
<CMD> zoomBox -21.00100 -6.12100 45.66700 26.11050
<CMD> zoomBox -16.52750 -3.38500 40.14050 24.01200
<CMD> zoomBox -12.72500 -1.05950 35.44300 22.22800
<CMD> zoomBox -9.49250 0.91750 31.45000 20.71150
<CMD> zoomBox -12.72500 -1.05900 35.44250 22.22800
<CMD> zoomBox -9.49250 0.91750 31.45000 20.71150
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_module -isSelectable 0
<CMD> setLayerPreference node_module -isVisible 0
<CMD> setLayerPreference node_module -isVisible 1
<CMD> setLayerPreference node_module -isSelectable 1
<CMD> zoomBox -8.30750 0.22300 32.63450 20.01700
<CMD> zoomBox -12.76050 -1.00650 35.40650 22.28050
