<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Basic Functions/Clocks; PLLs and Resets,Project,Library/Basic Functions,Library/Memory Interfaces and Controllers/SDRAM,Library/Memory Interfaces and Controllers" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <generation synthesis="VHDL" />
</preferences>
