# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tpu_receive.ip_user_files/ipstatic/hdl" --include "../../../../tpu_receive.srcs/sources_1/ip/tpu_receive_clock" \
"../../../../tpu_receive.srcs/sources_1/new/ddc_out_fifo/sim/ddc_out_fifo.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" \
"../../../../tpu_receive.ip_user_files/bd/mac_phy/sim/mac_phy.v" \
"../../../../tpu_receive.srcs/sources_1/new/bb_interface_fifo/sim/bb_interface_fifo.v" \
"../../../../tpu_receive.srcs/sources_1/new/bb_data_loopback_fifo/sim/bb_data_loopback_fifo.v" \
"../../../../tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock_clk_wiz.v" \
"../../../../tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock.v" \
"../../../../tpu_receive.srcs/sources_1/new/crc24_calc_1bit.v" \
"../../../../tpu_receive.srcs/sources_1/new/crc24_insert_1bit.v" \
"../../../../tpu_receive.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v" \

sv xil_defaultlib  --include "../../../../tpu_receive.ip_user_files/ipstatic/hdl" --include "../../../../tpu_receive.srcs/sources_1/ip/tpu_receive_clock" \
"../../../../tpu_receive.srcs/sources_1/new/axi_stream_gen.sv" \
"../../../../tpu_receive.srcs/sources_1/new/axi_stream_gen_mon_0.sv" \
"../../../../tpu_receive.srcs/sources_1/new/axi_stream_interface.sv" \
"../../../../tpu_receive.srcs/sources_1/new/crc_detector.sv" \
"../../../../tpu_receive.srcs/sources_1/new/crc_generator.sv" \
"../../../../tpu_receive.srcs/sources_1/new/data_transfer.sv" \
"../../../../tpu_receive.srcs/sources_1/new/ddc.sv" \
"../../../../tpu_receive.srcs/sources_1/new/debounce_reset.sv" \
"../../../../tpu_receive.srcs/sources_1/new/deintrlv.sv" \
"../../../../tpu_receive.srcs/sources_1/new/descrambler.sv" \
"../../../../tpu_receive.srcs/sources_1/new/eqam.sv" \
"../../../../tpu_receive.srcs/sources_1/new/kcu105_10gbaser.sv" \
"../../../../tpu_receive.srcs/sources_1/new/layer1.sv" \
"../../../../tpu_receive.srcs/sources_1/new/layer1_receive.sv" \
"../../../../tpu_receive.srcs/sources_1/new/mac_deblock.sv" \
"../../../../tpu_receive.srcs/sources_1/new/radio.sv" \
"../../../../tpu_receive.srcs/sources_1/new/radio_receive.sv" \
"../../../../tpu_receive.srcs/sources_1/new/tpu_pullstream.sv" \
"../../../../tpu_receive.srcs/sources_1/new/tpu_receive.sv" \
"../../../../tpu_receive.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
