Loading plugins phase: Elapsed time ==> 0s.185ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0029: information: Voltage Reference Information: Vref '0.256V' is connected to terminal 'vref' of '\Mixer_PD_B:SC\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Mixer_v2_0\Mixer_v2_0.cysch (Instance:SC)
 * C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_4)

ADD: fit.M0029: information: Voltage Reference Information: Vref '0.256V' is connected to terminal 'vref' of '\Mixer_PD_A:SC\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Mixer_v2_0\Mixer_v2_0.cysch (Instance:SC)
 * C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_3)

ADD: sdb.M0061: information: Info from component: Mixer_A. Frequency of the LO input is not known to the design. Please set valid frequency in the text box provided in the configure window for mixer to operate properly.
 * C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\TopDesign\TopDesign.cysch (Instance:Mixer_A)

ADD: sdb.M0061: information: Info from component: Mixer_B. Frequency of the LO input is not known to the design. Please set valid frequency in the text box provided in the configure window for mixer to operate properly.
 * C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\TopDesign\TopDesign.cysch (Instance:Mixer_B)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.951ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.110ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FirstTry.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -dcpsoc3 FirstTry.v -verilog
======================================================================

======================================================================
Compiling:  FirstTry.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -dcpsoc3 FirstTry.v -verilog
======================================================================

======================================================================
Compiling:  FirstTry.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -dcpsoc3 -verilog FirstTry.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Nov 22 14:03:10 2018


======================================================================
Compiling:  FirstTry.v
Program  :   vpp
Options  :    -yv2 -q10 FirstTry.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Nov 22 14:03:10 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FirstTry.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  FirstTry.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -dcpsoc3 -verilog FirstTry.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Nov 22 14:03:10 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\codegentemp\FirstTry.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\codegentemp\FirstTry.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.

tovif:  No errors.


======================================================================
Compiling:  FirstTry.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -dcpsoc3 -verilog FirstTry.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Nov 22 14:03:10 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\codegentemp\FirstTry.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\codegentemp\FirstTry.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Comp_PD_B:Net_9\
	\Comp_PD_A:Net_9\
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	Net_178
	Net_175
	\Counter:Net_89\
	\Counter:Net_95\
	\Counter:Net_102\


Deleted 23 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_A:vp_ctl_2\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:vn_ctl_1\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:vn_ctl_3\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:vp_ctl_1\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:vp_ctl_3\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:vn_ctl_0\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:vn_ctl_2\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:soc\ to \ADC_A:vp_ctl_0\
Aliasing zero to \ADC_A:vp_ctl_0\
Aliasing \ADC_A:Net_381\ to \ADC_A:vp_ctl_0\
Aliasing \VDAC:Net_83\ to \ADC_A:vp_ctl_0\
Aliasing \VDAC:Net_81\ to \ADC_A:vp_ctl_0\
Aliasing \VDAC:Net_82\ to \ADC_A:vp_ctl_0\
Aliasing \Mixer_A:Net_134\ to \ADC_A:vp_ctl_0\
Aliasing \Mixer_A:Net_145\ to \ADC_A:vp_ctl_0\
Aliasing one to tmpOE__SignalA_net_0
Aliasing \Mixer_PD_A:Net_134\ to \ADC_A:vp_ctl_0\
Aliasing \Mixer_PD_A:Net_145\ to \ADC_A:vp_ctl_0\
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__SignalA_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__SignalA_net_0
Aliasing \ADC_B:vp_ctl_0\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:vp_ctl_2\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:vn_ctl_1\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:vn_ctl_3\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:vp_ctl_1\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:vp_ctl_3\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:vn_ctl_0\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:vn_ctl_2\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:soc\ to \ADC_A:vp_ctl_0\
Aliasing \ADC_B:Net_381\ to \ADC_A:vp_ctl_0\
Aliasing \Mixer_B:Net_134\ to \ADC_A:vp_ctl_0\
Aliasing \Mixer_B:Net_145\ to \ADC_A:vp_ctl_0\
Aliasing tmpOE__SignalB_net_0 to tmpOE__SignalA_net_0
Aliasing \Counter:Net_82\ to \ADC_A:vp_ctl_0\
Aliasing \Counter:Net_91\ to \ADC_A:vp_ctl_0\
Aliasing \Mixer_PD_B:Net_110\ to \Mixer_PD_A:Net_110\
Aliasing \Mixer_PD_B:Net_134\ to \ADC_A:vp_ctl_0\
Aliasing \Mixer_PD_B:Net_145\ to \ADC_A:vp_ctl_0\
Removing Rhs of wire Net_59[3] = \Comp_PD_A:Net_1\[91]
Removing Lhs of wire \ADC_A:vp_ctl_2\[10] = \ADC_A:vp_ctl_0\[9]
Removing Lhs of wire \ADC_A:vn_ctl_1\[11] = \ADC_A:vp_ctl_0\[9]
Removing Lhs of wire \ADC_A:vn_ctl_3\[12] = \ADC_A:vp_ctl_0\[9]
Removing Lhs of wire \ADC_A:vp_ctl_1\[13] = \ADC_A:vp_ctl_0\[9]
Removing Lhs of wire \ADC_A:vp_ctl_3\[14] = \ADC_A:vp_ctl_0\[9]
Removing Lhs of wire \ADC_A:vn_ctl_0\[15] = \ADC_A:vp_ctl_0\[9]
Removing Lhs of wire \ADC_A:vn_ctl_2\[16] = \ADC_A:vp_ctl_0\[9]
Removing Rhs of wire \ADC_A:Net_188\[19] = \ADC_A:Net_221\[20]
Removing Lhs of wire \ADC_A:soc\[26] = \ADC_A:vp_ctl_0\[9]
Removing Rhs of wire zero[27] = \ADC_A:vp_ctl_0\[9]
Removing Lhs of wire \ADC_A:Net_381\[52] = zero[27]
Removing Lhs of wire \VDAC:Net_83\[54] = zero[27]
Removing Lhs of wire \VDAC:Net_81\[55] = zero[27]
Removing Lhs of wire \VDAC:Net_82\[56] = zero[27]
Removing Lhs of wire \Mixer_A:Net_110\[63] = Net_59[3]
Removing Lhs of wire \Mixer_A:Net_134\[64] = zero[27]
Removing Lhs of wire \Mixer_A:Net_145\[65] = zero[27]
Removing Lhs of wire one[72] = tmpOE__SignalA_net_0[68]
Removing Lhs of wire \Mixer_PD_A:Net_110\[76] = Net_212[1]
Removing Lhs of wire \Mixer_PD_A:Net_134\[77] = zero[27]
Removing Lhs of wire \Mixer_PD_A:Net_145\[78] = zero[27]
Removing Rhs of wire Net_152[87] = \Comp_PD_B:Net_1\[86]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[96] = tmpOE__SignalA_net_0[68]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[103] = tmpOE__SignalA_net_0[68]
Removing Lhs of wire \ADC_B:vp_ctl_0\[161] = zero[27]
Removing Lhs of wire \ADC_B:vp_ctl_2\[162] = zero[27]
Removing Lhs of wire \ADC_B:vn_ctl_1\[163] = zero[27]
Removing Lhs of wire \ADC_B:vn_ctl_3\[164] = zero[27]
Removing Lhs of wire \ADC_B:vp_ctl_1\[165] = zero[27]
Removing Lhs of wire \ADC_B:vp_ctl_3\[166] = zero[27]
Removing Lhs of wire \ADC_B:vn_ctl_0\[167] = zero[27]
Removing Lhs of wire \ADC_B:vn_ctl_2\[168] = zero[27]
Removing Rhs of wire \ADC_B:Net_188\[171] = \ADC_B:Net_221\[172]
Removing Lhs of wire \ADC_B:soc\[178] = zero[27]
Removing Lhs of wire \ADC_B:Net_381\[203] = zero[27]
Removing Lhs of wire \Mixer_B:Net_110\[207] = Net_152[87]
Removing Lhs of wire \Mixer_B:Net_134\[208] = zero[27]
Removing Lhs of wire \Mixer_B:Net_145\[209] = zero[27]
Removing Lhs of wire tmpOE__SignalB_net_0[212] = tmpOE__SignalA_net_0[68]
Removing Lhs of wire \Counter:Net_82\[219] = zero[27]
Removing Lhs of wire \Counter:Net_91\[220] = zero[27]
Removing Lhs of wire \Mixer_PD_B:Net_110\[230] = Net_212[1]
Removing Lhs of wire \Mixer_PD_B:Net_134\[231] = zero[27]
Removing Lhs of wire \Mixer_PD_B:Net_145\[232] = zero[27]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \ADC_A:Net_188\[19] = \ADC_A:Net_376\[18]
Removing Lhs of wire \ADC_B:Net_188\[171] = \ADC_B:Net_376\[170]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -dcpsoc3 FirstTry.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.555ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 22 November 2018 14:03:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Krist\OneDrive\Dokumenter\GitHub\platooning\PSoC\PeakDetector\FirstTry.cydsn\FirstTry.cyprj -d CY8C5888LTI-LP097 FirstTry.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_B_theACLK'. Fanout=1, Signal=\ADC_B:Net_376\
    Analog  Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_212
    Digital Clock 1: Automatic-assigning  clock 'ADC_A_theACLK'. Fanout=1, Signal=\ADC_A:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_177
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\, SignalB(0)

<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SignalA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SignalA(0)__PA ,
            analog_term => Net_213 ,
            pad => SignalA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );

    Pin : Name = SignalB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SignalB(0)__PA ,
            analog_term => Net_151 ,
            pad => SignalB(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_PIN_A
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_A:IRQ\
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_265 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_PIN_B
        PORT MAP (
            interrupt => Net_152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_B:IRQ\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :  191 :  192 :  0.52 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    4 :    0 :    4 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.018ms
Tech Mapping phase: Elapsed time ==> 0s.118ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : SignalA(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SignalB(0)
SAR[1]@[FFB(SAR,1)] : \ADC_A:ADC_SAR\
SAR[0]@[FFB(SAR,0)] : \ADC_B:ADC_SAR\ (SAR-VDAC)
Comparator[0]@[FFB(Comparator,0)] : \Comp_PD_A:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Comp_PD_B:ctComp\
SC[1]@[FFB(SC,1)] : \Mixer_A:SC\
SC[3]@[FFB(SC,3)] : \Mixer_B:SC\
SC[2]@[FFB(SC,2)] : \Mixer_PD_A:SC\
SC[0]@[FFB(SC,0)] : \Mixer_PD_B:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC:viDAC8\ (SAR-VDAC)
Vref[6]@[FFB(Vref,6)] : vRef_1
Vref[4]@[FFB(Vref,4)] : vRef_3
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 59% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : SignalA(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SignalB(0)
SAR[1]@[FFB(SAR,1)] : \ADC_A:ADC_SAR\
SAR[0]@[FFB(SAR,0)] : \ADC_B:ADC_SAR\ (SAR-VDAC)
Comparator[3]@[FFB(Comparator,3)] : \Comp_PD_A:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_PD_B:ctComp\
SC[3]@[FFB(SC,3)] : \Mixer_A:SC\
SC[2]@[FFB(SC,2)] : \Mixer_B:SC\
SC[1]@[FFB(SC,1)] : \Mixer_PD_A:SC\
SC[0]@[FFB(SC,0)] : \Mixer_PD_B:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC:viDAC8\ (SAR-VDAC)
Vref[6]@[FFB(Vref,6)] : vRef_1
Vref[4]@[FFB(Vref,4)] : vRef_3

Analog Placement phase: Elapsed time ==> 3s.719ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_213" overuses wire "AGR[4]"
Net "Net_213" overuses wire "AGR[4]"
Net "Net_62" overuses wire "AGR[4]"
Net "Net_236" overuses wire "AGL[6]"
Net "Net_238" overuses wire "AGL[5]"
Net "Net_60" overuses wire "AGL[5]"
Net "Net_60" overuses wire "AGL[5]"
Net "Net_197" overuses wire "AGL[6]"
Net "Net_197" overuses wire "AGL[6]"
Net "Net_213" overuses wire "AGR[6]"
Net "Net_151" overuses wire "AGL[7]"
Net "Net_238" overuses wire "AGL[7]"
Net "Net_197" overuses wire "AGR[6]"
Net "Net_197" overuses wire "AGR[6]"
Net "Net_213" overuses wire "AGR[5]"
Net "Net_62" overuses wire "AGR[4]"
Net "Net_154" overuses wire "AGL[4]"
Net "Net_60" overuses wire "AGR[5]"
Net "Net_197" overuses wire "AGL[4]"
Net "Net_197" overuses wire "AGL[4]"
Net "Net_197" overuses wire "AGR[4]"
Net "Net_62" overuses wire "SAR vplus wire R"
Net "Net_60" overuses wire "SAR vplus wire R"
Net "\ADC_A:Net_126\" overuses wire "SAR vminus wire R"
Net "Net_60" overuses wire "SAR vminus wire R"
Net "Net_62" overuses wire "SAR vplus wire R"
Net "Net_208" overuses wire "AGR[7]"
Net "Net_60" overuses wire "SAR vplus wire R"
Net "Net_60" overuses wire "AGR[7]"
Net "\ADC_A:Net_126\" overuses wire "SAR vminus wire R"
Net "Net_60" overuses wire "SAR vminus wire R"
Net "Net_62" overuses wire "SAR vplus wire R"
Net "Net_60" overuses wire "SAR vplus wire R"
Analog Routing phase: Elapsed time ==> 0s.102ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_213 {
    sc_1_vin
    agr6_x_sc_1_vin
    agr6
    agr6_x_comp_3_vplus
    comp_3_vplus
    agr2_x_sc_1_vin
    agr2
    agr2_x_p1_6
    p1_6
    agr6_x_sc_3_vin
    sc_3_vin
  }
  Net: Net_151 {
    sc_0_vin
    agl2_x_sc_0_vin
    agl2
    agl2_x_p2_6
    p2_6
  }
  Net: Net_62 {
    sc_3_vout
    agr0_x_sc_3_vout
    agr0
    agr0_x_sar_1_vplus
    sar_1_vplus
  }
  Net: \ADC_A:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_A:Net_209\ {
  }
  Net: Net_68 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_agr1
    agr1
    agr1_x_vidac_1_vout
    vidac_1_vout
    sar_1_vref_x_vidac_1_vout
    sar_1_vref
    sar_0_vref_x_vidac_0_vout
    sar_0_vref
  }
  Net: Net_154 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_B:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_B:Net_209\ {
  }
  Net: Net_208 {
    sc_1_vout
    agr5_x_sc_1_vout
    agr5
    agr5_x_comp_3_vminus
    comp_3_vminus
  }
  Net: Net_236 {
    sc_2_vin
    agl3_x_sc_2_vin
    agl3
    agl3_x_comp_2_vplus
    comp_2_vplus
  }
  Net: Net_238 {
    sc_0_vout
    agl7_x_sc_0_vout
    agl7
    agl7_x_comp_2_vminus
    comp_2_vminus
  }
  Net: Net_60 {
    common_vssa
    dsm_0_vminus_vssa
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus
    abusl1_x_dsm_0_vminus
    abusl1
    abusl1_x_abusr1
    abusr1
    abusr1_x_sc_3_vref
    sc_3_vref
    abusl1_x_sc_2_vref
    sc_2_vref
  }
  Net: Net_197 {
    vref_cmp1_0256
    comp_vref_vdda_0256_x_vref_cmp1_0256
    comp_vref_vdda_0256
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
    agr4_x_comp_1_vminus
    agr4
    agr4_x_sc_1_vref
    sc_1_vref
    agl4_x_agr4
    agl4
    agl4_x_sc_0_vref
    sc_0_vref
  }
  Net: \VDAC:Net_77\ {
  }
}
Map of item to net {
  sc_1_vin                                         -> Net_213
  agr6_x_sc_1_vin                                  -> Net_213
  agr6                                             -> Net_213
  agr6_x_comp_3_vplus                              -> Net_213
  comp_3_vplus                                     -> Net_213
  agr2_x_sc_1_vin                                  -> Net_213
  agr2                                             -> Net_213
  agr2_x_p1_6                                      -> Net_213
  p1_6                                             -> Net_213
  agr6_x_sc_3_vin                                  -> Net_213
  sc_3_vin                                         -> Net_213
  sc_0_vin                                         -> Net_151
  agl2_x_sc_0_vin                                  -> Net_151
  agl2                                             -> Net_151
  agl2_x_p2_6                                      -> Net_151
  p2_6                                             -> Net_151
  sc_3_vout                                        -> Net_62
  agr0_x_sc_3_vout                                 -> Net_62
  agr0                                             -> Net_62
  agr0_x_sar_1_vplus                               -> Net_62
  sar_1_vplus                                      -> Net_62
  sar_1_vrefhi                                     -> \ADC_A:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_A:Net_126\
  sar_1_vminus                                     -> \ADC_A:Net_126\
  vidac_0_vout                                     -> Net_68
  agl1_x_vidac_0_vout                              -> Net_68
  agl1                                             -> Net_68
  agl1_x_agr1                                      -> Net_68
  agr1                                             -> Net_68
  agr1_x_vidac_1_vout                              -> Net_68
  vidac_1_vout                                     -> Net_68
  sar_1_vref_x_vidac_1_vout                        -> Net_68
  sar_1_vref                                       -> Net_68
  sar_0_vref_x_vidac_0_vout                        -> Net_68
  sar_0_vref                                       -> Net_68
  sc_2_vout                                        -> Net_154
  agl6_x_sc_2_vout                                 -> Net_154
  agl6                                             -> Net_154
  agl6_x_sar_0_vplus                               -> Net_154
  sar_0_vplus                                      -> Net_154
  sar_0_vrefhi                                     -> \ADC_B:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_B:Net_126\
  sar_0_vminus                                     -> \ADC_B:Net_126\
  sc_1_vout                                        -> Net_208
  agr5_x_sc_1_vout                                 -> Net_208
  agr5                                             -> Net_208
  agr5_x_comp_3_vminus                             -> Net_208
  comp_3_vminus                                    -> Net_208
  sc_2_vin                                         -> Net_236
  agl3_x_sc_2_vin                                  -> Net_236
  agl3                                             -> Net_236
  agl3_x_comp_2_vplus                              -> Net_236
  comp_2_vplus                                     -> Net_236
  sc_0_vout                                        -> Net_238
  agl7_x_sc_0_vout                                 -> Net_238
  agl7                                             -> Net_238
  agl7_x_comp_2_vminus                             -> Net_238
  comp_2_vminus                                    -> Net_238
  common_vssa                                      -> Net_60
  dsm_0_vminus_vssa                                -> Net_60
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> Net_60
  dsm_0_vminus                                     -> Net_60
  abusl1_x_dsm_0_vminus                            -> Net_60
  abusl1                                           -> Net_60
  abusl1_x_abusr1                                  -> Net_60
  abusr1                                           -> Net_60
  abusr1_x_sc_3_vref                               -> Net_60
  sc_3_vref                                        -> Net_60
  abusl1_x_sc_2_vref                               -> Net_60
  sc_2_vref                                        -> Net_60
  vref_cmp1_0256                                   -> Net_197
  comp_vref_vdda_0256_x_vref_cmp1_0256             -> Net_197
  comp_vref_vdda_0256                              -> Net_197
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_197
  comp_1_vminus                                    -> Net_197
  agr4_x_comp_1_vminus                             -> Net_197
  agr4                                             -> Net_197
  agr4_x_sc_1_vref                                 -> Net_197
  sc_1_vref                                        -> Net_197
  agl4_x_agr4                                      -> Net_197
  agl4                                             -> Net_197
  agl4_x_sc_0_vref                                 -> Net_197
  sc_0_vref                                        -> Net_197
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.305ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_PIN_A
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_PIN_B
        PORT MAP (
            interrupt => Net_152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_A:IRQ\
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_B:IRQ\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_265 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = SignalA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SignalA(0)__PA ,
        analog_term => Net_213 ,
        pad => SignalA(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = SignalB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SignalB(0)__PA ,
        analog_term => Net_151 ,
        pad => SignalB(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SignalA_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SignalA_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_B:Net_376\ ,
            dclk_0 => \ADC_B:Net_376_local\ ,
            aclk_glb_0 => Net_212 ,
            aclk_0 => Net_212_local ,
            clk_a_dig_glb_0 => Net_212_adig ,
            clk_a_dig_0 => Net_212_adig_local ,
            dclk_glb_1 => \ADC_A:Net_376\ ,
            dclk_1 => \ADC_A:Net_376_local\ ,
            dclk_glb_2 => Net_177 ,
            dclk_2 => Net_177_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_PD_B:ctComp\
        PORT MAP (
            vplus => Net_236 ,
            vminus => Net_238 ,
            clock => Net_212 ,
            out => Net_152 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_PD_A:ctComp\
        PORT MAP (
            vplus => Net_213 ,
            vminus => Net_208 ,
            clock => Net_212 ,
            out => Net_59 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\Mixer_PD_B:SC\
        PORT MAP (
            vref => Net_197 ,
            vin => Net_151 ,
            aclk => Net_212 ,
            clk_udb => Net_212_local ,
            modout => \Mixer_PD_B:Net_144\ ,
            vout => Net_238 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,1): 
    sccell: Name =\Mixer_PD_A:SC\
        PORT MAP (
            vref => Net_197 ,
            vin => Net_213 ,
            aclk => Net_212 ,
            clk_udb => Net_212_local ,
            modout => \Mixer_PD_A:Net_144\ ,
            vout => Net_208 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\Mixer_B:SC\
        PORT MAP (
            vref => Net_60 ,
            vin => Net_236 ,
            clk_udb => Net_152 ,
            modout => \Mixer_B:Net_144\ ,
            vout => Net_154 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\Mixer_A:SC\
        PORT MAP (
            vref => Net_60 ,
            vin => Net_213 ,
            clk_udb => Net_59 ,
            modout => \Mixer_A:Net_144\ ,
            vout => Net_62 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Counter:CounterHW\
        PORT MAP (
            clock => Net_177 ,
            enable => __ZERO__ ,
            tc => \Counter:Net_48\ ,
            cmp => \Counter:Net_47\ ,
            irq => \Counter:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_265 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC:viDAC8\
        PORT MAP (
            vout => Net_68 ,
            iout => \VDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,4): 
    vrefcell: Name =vRef_3
        PORT MAP (
            vout => Net_197 );
        Properties:
        {
            autoenable = 1
            guid = "4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0"
            ignoresleep = 0
            name = "0.256V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_60 );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_B:ADC_SAR\
        PORT MAP (
            vplus => Net_154 ,
            vminus => \ADC_B:Net_126\ ,
            ext_pin => \ADC_B:Net_209\ ,
            vrefhi_out => \ADC_B:Net_126\ ,
            vref => Net_68 ,
            clk_udb => \ADC_B:Net_376_local\ ,
            irq => \ADC_B:Net_252\ ,
            next => Net_161 ,
            data_out_udb_11 => \ADC_B:Net_207_11\ ,
            data_out_udb_10 => \ADC_B:Net_207_10\ ,
            data_out_udb_9 => \ADC_B:Net_207_9\ ,
            data_out_udb_8 => \ADC_B:Net_207_8\ ,
            data_out_udb_7 => \ADC_B:Net_207_7\ ,
            data_out_udb_6 => \ADC_B:Net_207_6\ ,
            data_out_udb_5 => \ADC_B:Net_207_5\ ,
            data_out_udb_4 => \ADC_B:Net_207_4\ ,
            data_out_udb_3 => \ADC_B:Net_207_3\ ,
            data_out_udb_2 => \ADC_B:Net_207_2\ ,
            data_out_udb_1 => \ADC_B:Net_207_1\ ,
            data_out_udb_0 => \ADC_B:Net_207_0\ ,
            eof_udb => Net_158 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_A:ADC_SAR\
        PORT MAP (
            vplus => Net_62 ,
            vminus => \ADC_A:Net_126\ ,
            ext_pin => \ADC_A:Net_209\ ,
            vrefhi_out => \ADC_A:Net_126\ ,
            vref => Net_68 ,
            clk_udb => \ADC_A:Net_376_local\ ,
            irq => \ADC_A:Net_252\ ,
            next => Net_69 ,
            data_out_udb_11 => \ADC_A:Net_207_11\ ,
            data_out_udb_10 => \ADC_A:Net_207_10\ ,
            data_out_udb_9 => \ADC_A:Net_207_9\ ,
            data_out_udb_8 => \ADC_A:Net_207_8\ ,
            data_out_udb_7 => \ADC_A:Net_207_7\ ,
            data_out_udb_6 => \ADC_A:Net_207_6\ ,
            data_out_udb_5 => \ADC_A:Net_207_5\ ,
            data_out_udb_4 => \ADC_A:Net_207_4\ ,
            data_out_udb_3 => \ADC_A:Net_207_3\ ,
            data_out_udb_2 => \ADC_A:Net_207_2\ ,
            data_out_udb_1 => \ADC_A:Net_207_1\ ,
            data_out_udb_0 => \ADC_A:Net_207_0\ ,
            eof_udb => Net_66 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   1 |   6 |     * |      NONE |      HI_Z_ANALOG |        SignalA(0) | Analog(Net_213)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   2 |   6 |       |      NONE |      HI_Z_ANALOG |        SignalB(0) | Analog(Net_151)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.016ms
Digital Placement phase: Elapsed time ==> 0s.918ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FirstTry_r.vh2" --pcf-path "FirstTry.pco" --des-name "FirstTry" --dsf-path "FirstTry.dsf" --sdc-path "FirstTry.sdc" --lib-path "FirstTry_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.598ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FirstTry_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.971ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.972ms
API generation phase: Elapsed time ==> 3s.000ms
Dependency generation phase: Elapsed time ==> 0s.042ms
Cleanup phase: Elapsed time ==> 0s.000ms
