// Seed: 310054430
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply0 id_2,
    output tri1 id_3
);
  logic id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wand id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output wor id_13,
    input supply1 id_14,
    output wand id_15,
    input wire id_16,
    input uwire id_17,
    input tri id_18,
    output tri0 id_19,
    output tri id_20
);
  assign id_13 = id_18;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_7,
      id_19
  );
endmodule
