// Seed: 4281481261
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always force id_3 = !(id_2);
  assign module_1.type_2 = 0;
endmodule
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input tri1 module_1,
    input uwire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8,
    inout wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input tri id_13
);
  assign id_1 = id_10;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_15,
      id_16
  );
  wire id_17;
  assign id_1 = (1);
endmodule
