<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › cpu.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cpu.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * cpu.h: Values of the PRId register used to match up</span>
<span class="cm"> *        various MIPS cpu types.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> * Copyright (C) 2004  Maciej W. Rozycki</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_CPU_H</span>
<span class="cp">#define _ASM_CPU_H</span>

<span class="cm">/* Assigned Company values for bits 23:16 of the PRId Register</span>
<span class="cm">   (CP0 register 15, select 0).  As of the MIPS32 and MIPS64 specs from</span>
<span class="cm">   MTI, the PRId register is defined in this (backwards compatible)</span>
<span class="cm">   way:</span>

<span class="cm">  +----------------+----------------+----------------+----------------+</span>
<span class="cm">  | Company Options| Company ID     | Processor ID   | Revision       |</span>
<span class="cm">  +----------------+----------------+----------------+----------------+</span>
<span class="cm">   31            24 23            16 15             8 7</span>

<span class="cm">   I don&#39;t have docs for all the previous processors, but my impression is</span>
<span class="cm">   that bits 16-23 have been 0 for all MIPS processors before the MIPS32/64</span>
<span class="cm">   spec.</span>
<span class="cm">*/</span>

<span class="cp">#define PRID_COMP_LEGACY	0x000000</span>
<span class="cp">#define PRID_COMP_MIPS		0x010000</span>
<span class="cp">#define PRID_COMP_BROADCOM	0x020000</span>
<span class="cp">#define PRID_COMP_ALCHEMY	0x030000</span>
<span class="cp">#define PRID_COMP_SIBYTE	0x040000</span>
<span class="cp">#define PRID_COMP_SANDCRAFT	0x050000</span>
<span class="cp">#define PRID_COMP_NXP   	0x060000</span>
<span class="cp">#define PRID_COMP_TOSHIBA	0x070000</span>
<span class="cp">#define PRID_COMP_LSI		0x080000</span>
<span class="cp">#define PRID_COMP_LEXRA		0x0b0000</span>
<span class="cp">#define PRID_COMP_NETLOGIC	0x0c0000</span>
<span class="cp">#define PRID_COMP_CAVIUM	0x0d0000</span>
<span class="cp">#define PRID_COMP_INGENIC	0xd00000</span>

<span class="cm">/*</span>
<span class="cm"> * Assigned values for the product ID register.  In order to detect a</span>
<span class="cm"> * certain CPU type exactly eventually additional registers may need to</span>
<span class="cm"> * be examined.  These are valid when 23:16 == PRID_COMP_LEGACY</span>
<span class="cm"> */</span>
<span class="cp">#define PRID_IMP_R2000		0x0100</span>
<span class="cp">#define PRID_IMP_AU1_REV1	0x0100</span>
<span class="cp">#define PRID_IMP_AU1_REV2	0x0200</span>
<span class="cp">#define PRID_IMP_R3000		0x0200		</span><span class="cm">/* Same as R2000A  */</span><span class="cp"></span>
<span class="cp">#define PRID_IMP_R6000		0x0300		</span><span class="cm">/* Same as R3000A  */</span><span class="cp"></span>
<span class="cp">#define PRID_IMP_R4000		0x0400</span>
<span class="cp">#define PRID_IMP_R6000A		0x0600</span>
<span class="cp">#define PRID_IMP_R10000		0x0900</span>
<span class="cp">#define PRID_IMP_R4300		0x0b00</span>
<span class="cp">#define PRID_IMP_VR41XX		0x0c00</span>
<span class="cp">#define PRID_IMP_R12000		0x0e00</span>
<span class="cp">#define PRID_IMP_R14000		0x0f00</span>
<span class="cp">#define PRID_IMP_R8000		0x1000</span>
<span class="cp">#define PRID_IMP_PR4450		0x1200</span>
<span class="cp">#define PRID_IMP_R4600		0x2000</span>
<span class="cp">#define PRID_IMP_R4700		0x2100</span>
<span class="cp">#define PRID_IMP_TX39		0x2200</span>
<span class="cp">#define PRID_IMP_R4640		0x2200</span>
<span class="cp">#define PRID_IMP_R4650		0x2200		</span><span class="cm">/* Same as R4640 */</span><span class="cp"></span>
<span class="cp">#define PRID_IMP_R5000		0x2300</span>
<span class="cp">#define PRID_IMP_TX49		0x2d00</span>
<span class="cp">#define PRID_IMP_SONIC		0x2400</span>
<span class="cp">#define PRID_IMP_MAGIC		0x2500</span>
<span class="cp">#define PRID_IMP_RM7000		0x2700</span>
<span class="cp">#define PRID_IMP_NEVADA		0x2800		</span><span class="cm">/* RM5260 ??? */</span><span class="cp"></span>
<span class="cp">#define PRID_IMP_RM9000		0x3400</span>
<span class="cp">#define PRID_IMP_LOONGSON1	0x4200</span>
<span class="cp">#define PRID_IMP_R5432		0x5400</span>
<span class="cp">#define PRID_IMP_R5500		0x5500</span>
<span class="cp">#define PRID_IMP_LOONGSON2	0x6300</span>

<span class="cp">#define PRID_IMP_UNKNOWN	0xff00</span>

<span class="cm">/*</span>
<span class="cm"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_MIPS</span>
<span class="cm"> */</span>

<span class="cp">#define PRID_IMP_4KC		0x8000</span>
<span class="cp">#define PRID_IMP_5KC		0x8100</span>
<span class="cp">#define PRID_IMP_20KC		0x8200</span>
<span class="cp">#define PRID_IMP_4KEC		0x8400</span>
<span class="cp">#define PRID_IMP_4KSC		0x8600</span>
<span class="cp">#define PRID_IMP_25KF		0x8800</span>
<span class="cp">#define PRID_IMP_5KE		0x8900</span>
<span class="cp">#define PRID_IMP_4KECR2		0x9000</span>
<span class="cp">#define PRID_IMP_4KEMPR2	0x9100</span>
<span class="cp">#define PRID_IMP_4KSD		0x9200</span>
<span class="cp">#define PRID_IMP_24K		0x9300</span>
<span class="cp">#define PRID_IMP_34K		0x9500</span>
<span class="cp">#define PRID_IMP_24KE		0x9600</span>
<span class="cp">#define PRID_IMP_74K		0x9700</span>
<span class="cp">#define PRID_IMP_1004K		0x9900</span>

<span class="cm">/*</span>
<span class="cm"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_SIBYTE</span>
<span class="cm"> */</span>

<span class="cp">#define PRID_IMP_SB1            0x0100</span>
<span class="cp">#define PRID_IMP_SB1A           0x1100</span>

<span class="cm">/*</span>
<span class="cm"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_SANDCRAFT</span>
<span class="cm"> */</span>

<span class="cp">#define PRID_IMP_SR71000        0x0400</span>

<span class="cm">/*</span>
<span class="cm"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_BROADCOM</span>
<span class="cm"> */</span>

<span class="cp">#define PRID_IMP_BMIPS32_REV4	0x4000</span>
<span class="cp">#define PRID_IMP_BMIPS32_REV8	0x8000</span>
<span class="cp">#define PRID_IMP_BMIPS3300	0x9000</span>
<span class="cp">#define PRID_IMP_BMIPS3300_ALT	0x9100</span>
<span class="cp">#define PRID_IMP_BMIPS3300_BUG	0x0000</span>
<span class="cp">#define PRID_IMP_BMIPS43XX	0xa000</span>
<span class="cp">#define PRID_IMP_BMIPS5000	0x5a00</span>

<span class="cp">#define PRID_REV_BMIPS4380_LO	0x0040</span>
<span class="cp">#define PRID_REV_BMIPS4380_HI	0x006f</span>

<span class="cm">/*</span>
<span class="cm"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_CAVIUM</span>
<span class="cm"> */</span>

<span class="cp">#define PRID_IMP_CAVIUM_CN38XX 0x0000</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN31XX 0x0100</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN30XX 0x0200</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN58XX 0x0300</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN56XX 0x0400</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN50XX 0x0600</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN52XX 0x0700</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN63XX 0x9000</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN68XX 0x9100</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN66XX 0x9200</span>
<span class="cp">#define PRID_IMP_CAVIUM_CN61XX 0x9300</span>

<span class="cm">/*</span>
<span class="cm"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_INGENIC</span>
<span class="cm"> */</span>

<span class="cp">#define PRID_IMP_JZRISC        0x0200</span>

<span class="cm">/*</span>
<span class="cm"> * These are the PRID&#39;s for when 23:16 == PRID_COMP_NETLOGIC</span>
<span class="cm"> */</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR732	0x0000</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR716	0x0200</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR532	0x0900</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR308	0x0600</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR532C	0x0800</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR516C	0x0a00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR508C	0x0b00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLR308C	0x0f00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS608	0x8000</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS408	0x8800</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS404	0x8c00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS208	0x8e00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS204	0x8f00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS108	0xce00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS104	0xcf00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS616B	0x4000</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS608B	0x4a00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS416B	0x4400</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS412B	0x4c00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS408B	0x4e00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLS404B	0x4f00</span>
<span class="cp">#define PRID_IMP_NETLOGIC_AU13XX	0x8000</span>

<span class="cp">#define PRID_IMP_NETLOGIC_XLP8XX	0x1000</span>
<span class="cp">#define PRID_IMP_NETLOGIC_XLP3XX	0x1100</span>

<span class="cm">/*</span>
<span class="cm"> * Definitions for 7:0 on legacy processors</span>
<span class="cm"> */</span>

<span class="cp">#define PRID_REV_MASK		0x00ff</span>

<span class="cp">#define PRID_REV_TX4927		0x0022</span>
<span class="cp">#define PRID_REV_TX4937		0x0030</span>
<span class="cp">#define PRID_REV_R4400		0x0040</span>
<span class="cp">#define PRID_REV_R3000A		0x0030</span>
<span class="cp">#define PRID_REV_R3000		0x0020</span>
<span class="cp">#define PRID_REV_R2000A		0x0010</span>
<span class="cp">#define PRID_REV_TX3912 	0x0010</span>
<span class="cp">#define PRID_REV_TX3922 	0x0030</span>
<span class="cp">#define PRID_REV_TX3927 	0x0040</span>
<span class="cp">#define PRID_REV_VR4111		0x0050</span>
<span class="cp">#define PRID_REV_VR4181		0x0050	</span><span class="cm">/* Same as VR4111 */</span><span class="cp"></span>
<span class="cp">#define PRID_REV_VR4121		0x0060</span>
<span class="cp">#define PRID_REV_VR4122		0x0070</span>
<span class="cp">#define PRID_REV_VR4181A	0x0070	</span><span class="cm">/* Same as VR4122 */</span><span class="cp"></span>
<span class="cp">#define PRID_REV_VR4130		0x0080</span>
<span class="cp">#define PRID_REV_34K_V1_0_2	0x0022</span>
<span class="cp">#define PRID_REV_LOONGSON2E	0x0002</span>
<span class="cp">#define PRID_REV_LOONGSON2F	0x0003</span>

<span class="cm">/*</span>
<span class="cm"> * Older processors used to encode processor version and revision in two</span>
<span class="cm"> * 4-bit bitfields, the 4K seems to simply count up and even newer MTI cores</span>
<span class="cm"> * have switched to use the 8-bits as 3:3:2 bitfield with the last field as</span>
<span class="cm"> * the patch number.  *ARGH*</span>
<span class="cm"> */</span>
<span class="cp">#define PRID_REV_ENCODE_44(ver, rev)					\</span>
<span class="cp">	((ver) &lt;&lt; 4 | (rev))</span>
<span class="cp">#define PRID_REV_ENCODE_332(ver, rev, patch)				\</span>
<span class="cp">	((ver) &lt;&lt; 5 | (rev) &lt;&lt; 2 | (patch))</span>

<span class="cm">/*</span>
<span class="cm"> * FPU implementation/revision register (CP1 control register 0).</span>
<span class="cm"> *</span>
<span class="cm"> * +---------------------------------+----------------+----------------+</span>
<span class="cm"> * | 0                               | Implementation | Revision       |</span>
<span class="cm"> * +---------------------------------+----------------+----------------+</span>
<span class="cm"> *  31                             16 15             8 7              0</span>
<span class="cm"> */</span>

<span class="cp">#define FPIR_IMP_NONE		0x0000</span>

<span class="k">enum</span> <span class="n">cpu_type_enum</span> <span class="p">{</span>
	<span class="n">CPU_UNKNOWN</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * R2000 class processors</span>
<span class="cm">	 */</span>
	<span class="n">CPU_R2000</span><span class="p">,</span> <span class="n">CPU_R3000</span><span class="p">,</span> <span class="n">CPU_R3000A</span><span class="p">,</span> <span class="n">CPU_R3041</span><span class="p">,</span> <span class="n">CPU_R3051</span><span class="p">,</span> <span class="n">CPU_R3052</span><span class="p">,</span>
	<span class="n">CPU_R3081</span><span class="p">,</span> <span class="n">CPU_R3081E</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * R6000 class processors</span>
<span class="cm">	 */</span>
	<span class="n">CPU_R6000</span><span class="p">,</span> <span class="n">CPU_R6000A</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * R4000 class processors</span>
<span class="cm">	 */</span>
	<span class="n">CPU_R4000PC</span><span class="p">,</span> <span class="n">CPU_R4000SC</span><span class="p">,</span> <span class="n">CPU_R4000MC</span><span class="p">,</span> <span class="n">CPU_R4200</span><span class="p">,</span> <span class="n">CPU_R4300</span><span class="p">,</span> <span class="n">CPU_R4310</span><span class="p">,</span>
	<span class="n">CPU_R4400PC</span><span class="p">,</span> <span class="n">CPU_R4400SC</span><span class="p">,</span> <span class="n">CPU_R4400MC</span><span class="p">,</span> <span class="n">CPU_R4600</span><span class="p">,</span> <span class="n">CPU_R4640</span><span class="p">,</span> <span class="n">CPU_R4650</span><span class="p">,</span>
	<span class="n">CPU_R4700</span><span class="p">,</span> <span class="n">CPU_R5000</span><span class="p">,</span> <span class="n">CPU_R5000A</span><span class="p">,</span> <span class="n">CPU_R5500</span><span class="p">,</span> <span class="n">CPU_NEVADA</span><span class="p">,</span> <span class="n">CPU_R5432</span><span class="p">,</span>
	<span class="n">CPU_R10000</span><span class="p">,</span> <span class="n">CPU_R12000</span><span class="p">,</span> <span class="n">CPU_R14000</span><span class="p">,</span> <span class="n">CPU_VR41XX</span><span class="p">,</span> <span class="n">CPU_VR4111</span><span class="p">,</span> <span class="n">CPU_VR4121</span><span class="p">,</span>
	<span class="n">CPU_VR4122</span><span class="p">,</span> <span class="n">CPU_VR4131</span><span class="p">,</span> <span class="n">CPU_VR4133</span><span class="p">,</span> <span class="n">CPU_VR4181</span><span class="p">,</span> <span class="n">CPU_VR4181A</span><span class="p">,</span> <span class="n">CPU_RM7000</span><span class="p">,</span>
	<span class="n">CPU_SR71000</span><span class="p">,</span> <span class="n">CPU_RM9000</span><span class="p">,</span> <span class="n">CPU_TX49XX</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * R8000 class processors</span>
<span class="cm">	 */</span>
	<span class="n">CPU_R8000</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * TX3900 class processors</span>
<span class="cm">	 */</span>
	<span class="n">CPU_TX3912</span><span class="p">,</span> <span class="n">CPU_TX3922</span><span class="p">,</span> <span class="n">CPU_TX3927</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * MIPS32 class processors</span>
<span class="cm">	 */</span>
	<span class="n">CPU_4KC</span><span class="p">,</span> <span class="n">CPU_4KEC</span><span class="p">,</span> <span class="n">CPU_4KSC</span><span class="p">,</span> <span class="n">CPU_24K</span><span class="p">,</span> <span class="n">CPU_34K</span><span class="p">,</span> <span class="n">CPU_1004K</span><span class="p">,</span> <span class="n">CPU_74K</span><span class="p">,</span>
	<span class="n">CPU_ALCHEMY</span><span class="p">,</span> <span class="n">CPU_PR4450</span><span class="p">,</span> <span class="n">CPU_BMIPS32</span><span class="p">,</span> <span class="n">CPU_BMIPS3300</span><span class="p">,</span> <span class="n">CPU_BMIPS4350</span><span class="p">,</span>
	<span class="n">CPU_BMIPS4380</span><span class="p">,</span> <span class="n">CPU_BMIPS5000</span><span class="p">,</span> <span class="n">CPU_JZRISC</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * MIPS64 class processors</span>
<span class="cm">	 */</span>
	<span class="n">CPU_5KC</span><span class="p">,</span> <span class="n">CPU_20KC</span><span class="p">,</span> <span class="n">CPU_25KF</span><span class="p">,</span> <span class="n">CPU_SB1</span><span class="p">,</span> <span class="n">CPU_SB1A</span><span class="p">,</span> <span class="n">CPU_LOONGSON2</span><span class="p">,</span>
	<span class="n">CPU_CAVIUM_OCTEON</span><span class="p">,</span> <span class="n">CPU_CAVIUM_OCTEON_PLUS</span><span class="p">,</span> <span class="n">CPU_CAVIUM_OCTEON2</span><span class="p">,</span>
	<span class="n">CPU_XLR</span><span class="p">,</span> <span class="n">CPU_XLP</span><span class="p">,</span>

	<span class="n">CPU_LAST</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * ISA Level encodings</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define MIPS_CPU_ISA_I		0x00000001</span>
<span class="cp">#define MIPS_CPU_ISA_II		0x00000002</span>
<span class="cp">#define MIPS_CPU_ISA_III	0x00000004</span>
<span class="cp">#define MIPS_CPU_ISA_IV		0x00000008</span>
<span class="cp">#define MIPS_CPU_ISA_V		0x00000010</span>
<span class="cp">#define MIPS_CPU_ISA_M32R1	0x00000020</span>
<span class="cp">#define MIPS_CPU_ISA_M32R2	0x00000040</span>
<span class="cp">#define MIPS_CPU_ISA_M64R1	0x00000080</span>
<span class="cp">#define MIPS_CPU_ISA_M64R2	0x00000100</span>

<span class="cp">#define MIPS_CPU_ISA_32BIT (MIPS_CPU_ISA_I | MIPS_CPU_ISA_II | \</span>
<span class="cp">	MIPS_CPU_ISA_M32R1 | MIPS_CPU_ISA_M32R2 )</span>
<span class="cp">#define MIPS_CPU_ISA_64BIT (MIPS_CPU_ISA_III | MIPS_CPU_ISA_IV | \</span>
<span class="cp">	MIPS_CPU_ISA_V | MIPS_CPU_ISA_M64R1 | MIPS_CPU_ISA_M64R2)</span>

<span class="cm">/*</span>
<span class="cm"> * CPU Option encodings</span>
<span class="cm"> */</span>
<span class="cp">#define MIPS_CPU_TLB		0x00000001 </span><span class="cm">/* CPU has TLB */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_4KEX		0x00000002 </span><span class="cm">/* &quot;R4K&quot; exception model */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_3K_CACHE	0x00000004 </span><span class="cm">/* R3000-style caches */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_4K_CACHE	0x00000008 </span><span class="cm">/* R4000-style caches */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_TX39_CACHE	0x00000010 </span><span class="cm">/* TX3900-style caches */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_FPU		0x00000020 </span><span class="cm">/* CPU has FPU */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_32FPR		0x00000040 </span><span class="cm">/* 32 dbl. prec. FP registers */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_COUNTER	0x00000080 </span><span class="cm">/* Cycle count/compare */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_WATCH		0x00000100 </span><span class="cm">/* watchpoint registers */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_DIVEC		0x00000200 </span><span class="cm">/* dedicated interrupt vector */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_VCE		0x00000400 </span><span class="cm">/* virt. coherence conflict possible */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_CACHE_CDEX_P	0x00000800 </span><span class="cm">/* Create_Dirty_Exclusive CACHE op */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_CACHE_CDEX_S	0x00001000 </span><span class="cm">/* ... same for seconary cache ... */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_MCHECK		0x00002000 </span><span class="cm">/* Machine check exception */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_EJTAG		0x00004000 </span><span class="cm">/* EJTAG exception */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_NOFPUEX	0x00008000 </span><span class="cm">/* no FPU exception */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_LLSC		0x00010000 </span><span class="cm">/* CPU has ll/sc instructions */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_INCLUSIVE_CACHES	0x00020000 </span><span class="cm">/* P-cache subset enforced */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_PREFETCH	0x00040000 </span><span class="cm">/* CPU has usable prefetch */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_VINT		0x00080000 </span><span class="cm">/* CPU supports MIPSR2 vectored interrupts */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_VEIC		0x00100000 </span><span class="cm">/* CPU supports MIPSR2 external interrupt controller mode */</span><span class="cp"></span>
<span class="cp">#define MIPS_CPU_ULRI		0x00200000 </span><span class="cm">/* CPU has ULRI feature */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * CPU ASE encodings</span>
<span class="cm"> */</span>
<span class="cp">#define MIPS_ASE_MIPS16		0x00000001 </span><span class="cm">/* code compression */</span><span class="cp"></span>
<span class="cp">#define MIPS_ASE_MDMX		0x00000002 </span><span class="cm">/* MIPS digital media extension */</span><span class="cp"></span>
<span class="cp">#define MIPS_ASE_MIPS3D		0x00000004 </span><span class="cm">/* MIPS-3D */</span><span class="cp"></span>
<span class="cp">#define MIPS_ASE_SMARTMIPS	0x00000008 </span><span class="cm">/* SmartMIPS */</span><span class="cp"></span>
<span class="cp">#define MIPS_ASE_DSP		0x00000010 </span><span class="cm">/* Signal Processing ASE */</span><span class="cp"></span>
<span class="cp">#define MIPS_ASE_MIPSMT		0x00000020 </span><span class="cm">/* CPU supports MIPS MT */</span><span class="cp"></span>


<span class="cp">#endif </span><span class="cm">/* _ASM_CPU_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
