// Seed: 534697492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_2[1'h0] = 1;
  always @(1 or posedge 1) begin
    id_3 <= 1;
  end
endmodule
