# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do somador_1bit_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/larag/OneDrive/Documentos/sistemasdigitais/somador1bit_LaraGama_MateusRibeiro_Sulamita {C:/Users/larag/OneDrive/Documentos/sistemasdigitais/somador1bit_LaraGama_MateusRibeiro_Sulamita/somador_1bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module somador_1bit
# 
# Top level modules:
# 	somador_1bit
# 
vsim work.somador_1bit
# vsim work.somador_1bit 
# Loading work.somador_1bit
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/somador_1bit/A
wave create -driver freeze -pattern clock -initialvalue 0 -period 50ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/somador_1bit/B
wave create -driver freeze -pattern clock -initialvalue 0 -period 25ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/somador_1bit/TE
add wave -position insertpoint  \
sim:/somador_1bit/SOMA
add wave -position insertpoint  \
sim:/somador_1bit/TS
run
# WARNING: No extended dataflow license exists
wave editwrite -file C:/Users/larag/OneDrive/Documentos/sistemasdigitais/somador1bit_LaraGama_MateusRibeiro_Sulamita/wave.do
