







.version 5.0
.target sm_50
.address_size 64


































































.extern .shared .align 1 .b8 partialSumExtern[];

























































.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB0_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 4;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB0_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB0_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB0_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB0_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 4;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB0_12;
bra.uni BB0_6;

BB0_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd21, %rd7, %rd4;
ld.global.f32 %f30, [%rd21];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB0_13;

BB0_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB0_11;
bra.uni BB0_7;

BB0_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB0_13;

BB0_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB0_10;
bra.uni BB0_8;

BB0_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB0_13;

BB0_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB0_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB0_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB0_19;
bra.uni BB0_14;

BB0_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB0_16;

BB0_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 4;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.f32 %f34, [%rd22];

	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.f32 %f35, [%rd23];

	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.f32 %f36, [%rd24];

	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.f32 %f37, [%rd25];

	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f86, %f87;
@%p12 bra BB0_15;

BB0_16:
mov.f32 %f85, %f86;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f84, %f85;
@%p13 bra BB0_18;

BB0_17:
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.f32 %f45, [%rd33];

	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f84, %f85;
@%p14 bra BB0_17;

BB0_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB0_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB0_5;

BB0_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB0_24;
bra.uni BB0_21;

BB0_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd14], %f88;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 4;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB0_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd14], %f88;

BB0_23:
st.global.f32 [%rd8], %f88;

BB0_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB0_2;

BB0_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB1_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 4;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB1_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB1_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB1_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB1_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 4;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB1_12;
bra.uni BB1_6;

BB1_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd24, %rd7, %rd4;
ld.global.f32 %f30, [%rd24];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB1_13;

BB1_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB1_11;
bra.uni BB1_7;

BB1_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB1_13;

BB1_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB1_10;
bra.uni BB1_8;

BB1_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 4;
add.s64 %rd23, %rd1, %rd22;
ld.global.f32 %f16, [%rd23];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB1_13;

BB1_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB1_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB1_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB1_19;
bra.uni BB1_14;

BB1_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB1_16;

BB1_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 4;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.f32 %f34, [%rd25];

	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 4;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.f32 %f35, [%rd26];

	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 4;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.f32 %f36, [%rd27];

	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 4;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.f32 %f37, [%rd28];

	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f86, %f87;
@%p13 bra BB1_15;

BB1_16:
mov.f32 %f85, %f86;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f84, %f85;
@%p14 bra BB1_18;

BB1_17:
mul.wide.s32 %rd37, %r72, 4;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.f32 %f45, [%rd36];

	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f84, %f85;
@%p15 bra BB1_17;

BB1_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB1_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB1_5;

BB1_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB1_24;
bra.uni BB1_21;

BB1_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd17], %f88;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 4;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB1_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd17], %f88;

BB1_23:
st.global.f32 [%rd8], %f88;

BB1_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB1_2;

BB1_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB2_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 4;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB2_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB2_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB2_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB2_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 4;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB2_12;
bra.uni BB2_6;

BB2_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd21, %rd7, %rd4;
ld.global.f32 %f30, [%rd21];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB2_13;

BB2_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB2_11;
bra.uni BB2_7;

BB2_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB2_13;

BB2_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB2_10;
bra.uni BB2_8;

BB2_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB2_13;

BB2_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB2_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB2_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB2_19;
bra.uni BB2_14;

BB2_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB2_16;

BB2_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 4;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.f32 %f34, [%rd22];

	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.f32 %f35, [%rd23];

	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.f32 %f36, [%rd24];

	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.f32 %f37, [%rd25];

	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f86, %f87;
@%p12 bra BB2_15;

BB2_16:
mov.f32 %f85, %f86;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f84, %f85;
@%p13 bra BB2_18;

BB2_17:
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.f32 %f45, [%rd33];

	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f84, %f85;
@%p14 bra BB2_17;

BB2_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB2_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB2_5;

BB2_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB2_24;
bra.uni BB2_21;

BB2_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd14], %f88;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 4;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB2_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd14], %f88;

BB2_23:
st.global.f32 [%rd8], %f88;

BB2_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB2_2;

BB2_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB3_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 4;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB3_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB3_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB3_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB3_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 4;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB3_12;
bra.uni BB3_6;

BB3_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd24, %rd7, %rd4;
ld.global.f32 %f30, [%rd24];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB3_13;

BB3_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB3_11;
bra.uni BB3_7;

BB3_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB3_13;

BB3_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB3_10;
bra.uni BB3_8;

BB3_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 4;
add.s64 %rd23, %rd1, %rd22;
ld.global.f32 %f16, [%rd23];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB3_13;

BB3_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB3_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB3_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB3_19;
bra.uni BB3_14;

BB3_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB3_16;

BB3_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 4;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.f32 %f34, [%rd25];

	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 4;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.f32 %f35, [%rd26];

	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 4;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.f32 %f36, [%rd27];

	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 4;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.f32 %f37, [%rd28];

	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f86, %f87;
@%p13 bra BB3_15;

BB3_16:
mov.f32 %f85, %f86;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f84, %f85;
@%p14 bra BB3_18;

BB3_17:
mul.wide.s32 %rd37, %r72, 4;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.f32 %f45, [%rd36];

	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f84, %f85;
@%p15 bra BB3_17;

BB3_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB3_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB3_5;

BB3_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB3_24;
bra.uni BB3_21;

BB3_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd17], %f88;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 4;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB3_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd17], %f88;

BB3_23:
st.global.f32 [%rd8], %f88;

BB3_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB3_2;

BB3_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<102>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 25;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -128;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB4_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 7;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r57, %r47;
add.s32 %r59, %r57, 1;
mul.lo.s32 %r9, %r59, %r47;
shl.b32 %r10, %r57, 9;
add.s32 %r60, %r10, %r2;
mul.wide.s32 %rd32, %r60, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r61, %r47, %r44;
mad.lo.s32 %r62, %r61, %r57, %r2;
mad.lo.s32 %r12, %r58, 128, %r62;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r92, 0;
mov.u32 %r91, %r92;

BB4_2:
shl.b32 %r64, %r58, 7;
add.s32 %r16, %r64, %r92;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB4_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r93, 0;
st.shared.u32 [%rd4], %r93;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB4_21;

mov.u32 %r94, %r8;

BB4_5:
mov.u32 %r19, %r94;
add.s32 %r67, %r19, 512;
min.s32 %r68, %r67, %r47;
min.s32 %r20, %r68, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r69, %r21, %r45;
add.s32 %r70, %r20, -384;
setp.lt.s32	%p6, %r21, %r70;
mul.wide.s32 %rd35, %r69, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB4_12;
bra.uni BB4_6;

BB4_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+512];
ld.global.f32 %f27, [%rd9+1024];
ld.global.f32 %f28, [%rd9+1536];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+512], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+1024], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB4_13;

BB4_6:
add.s32 %r71, %r20, -256;
setp.lt.s32	%p7, %r21, %r71;
@%p7 bra BB4_11;
bra.uni BB4_7;

BB4_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+512];
ld.global.f32 %f21, [%rd9+1024];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+512], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB4_13;

BB4_7:
add.s32 %r72, %r20, -128;
setp.lt.s32	%p8, %r21, %r72;
@%p8 bra BB4_10;
bra.uni BB4_8;

BB4_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+512];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB4_13;

BB4_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB4_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB4_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB4_20;
bra.uni BB4_14;

BB4_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r100, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r74, %r23, -3;
shl.b32 %r75, %r44, 9;
mov.u32 %r76, %nctaid.x;
shl.b32 %r77, %r76, 7;
mad.lo.s32 %r78, %r77, %r91, %r12;
mad.lo.s32 %r79, %r75, %r93, %r78;
mul.wide.s32 %rd36, %r79, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r95, 0;
setp.lt.s32	%p10, %r74, 1;
mov.u32 %r98, %r10;
mov.u32 %r99, %r10;
@%p10 bra BB4_16;

BB4_15:
mov.u32 %r25, %r99;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r100, %r100, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r95, %r95, 4;
setp.lt.s32	%p11, %r95, %r74;
mov.u32 %r98, %r27;
mov.u32 %r99, %r27;
mov.f32 %f57, %f58;
@%p11 bra BB4_15;

BB4_16:
mov.f32 %f55, %f57;
sub.s32 %r81, %r98, %r10;
setp.ge.s32	%p12, %r81, %r23;
@%p12 bra BB4_19;

mul.wide.s32 %rd41, %r98, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r101, %r13, %r98;
mul.wide.s32 %rd43, %r100, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f56, %f55;

BB4_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r101, %r101, 1;
setp.lt.s32	%p13, %r101, %r23;
mov.f32 %f55, %f56;
@%p13 bra BB4_18;

BB4_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB4_20:
setp.lt.s32	%p14, %r67, %r9;
add.s32 %r93, %r93, 1;
mov.u32 %r94, %r67;
@%p14 bra BB4_5;

BB4_21:
add.s32 %r83, %r1, 127;
setp.lt.u32	%p2, %r83, 255;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB4_26;
bra.uni BB4_22;

BB4_22:
setp.neu.f32	%p17, %f11, 0f00000000;
mov.u32 %r84, 1;
sub.s32 %r85, %r84, %r46;
mul.lo.s32 %r86, %r85, %r43;
setp.gt.s32	%p18, %r43, -1;
selp.b32	%r87, 0, %r86, %p18;
mad.lo.s32 %r88, %r17, %r43, %r87;
mul.wide.s32 %rd45, %r88, 4;
add.s64 %rd22, %rd3, %rd45;
@%p17 bra BB4_24;
bra.uni BB4_23;

BB4_24:
ld.global.f32 %f49, [%rd22];
add.s64 %rd51, %rd29, %rd31;
ld.shared.f32 %f50, [%rd51];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd51], %f59;
bra.uni BB4_25;

BB4_23:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f32 %f59, [%rd48];

BB4_25:
st.global.f32 [%rd22], %f59;

BB4_26:
bar.sync 0;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 7;
add.s32 %r92, %r90, %r92;
setp.lt.s32	%p19, %r92, %r46;
add.s32 %r91, %r91, 1;
@%p19 bra BB4_2;

BB4_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<111>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB5_27;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd34, %r61, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 4;
shl.b32 %r64, %r46, 7;
mul.wide.s32 %rd9, %r64, 4;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB5_2:
shl.b32 %r66, %r59, 7;
add.s32 %r16, %r66, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB5_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r102, 0;
st.shared.u32 [%rd4], %r102;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB5_21;

mov.u32 %r103, %r8;

BB5_5:
mov.u32 %r19, %r103;
add.s32 %r69, %r19, 512;
min.s32 %r70, %r69, %r48;
min.s32 %r20, %r70, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r74, 0, %r73, %p6;
mad.lo.s32 %r22, %r21, %r46, %r74;
add.s32 %r75, %r20, -384;
setp.lt.s32	%p7, %r21, %r75;
mul.wide.s32 %rd37, %r22, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB5_12;
bra.uni BB5_6;

BB5_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+512], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+1024], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB5_13;

BB5_6:
add.s32 %r76, %r20, -256;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB5_11;
bra.uni BB5_7;

BB5_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+512], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB5_13;

BB5_7:
add.s32 %r77, %r20, -128;
setp.lt.s32	%p9, %r21, %r77;
@%p9 bra BB5_10;
bra.uni BB5_8;

BB5_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r79, %r22, %r64;
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB5_13;

BB5_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB5_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB5_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB5_20;
bra.uni BB5_14;

BB5_14:
shl.b32 %r83, %r45, 9;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r100, %r12;
mad.lo.s32 %r87, %r83, %r102, %r86;
mul.wide.s32 %rd45, %r87, 4;
add.s64 %rd61, %rd27, %rd45;
mov.u64 %rd62, %rd6;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r88, %r24, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB5_16;

BB5_15:
mov.u32 %r26, %r108;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r88;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f32 %f57, %f58;
@%p12 bra BB5_15;

BB5_16:
mov.f32 %f55, %f57;
sub.s32 %r90, %r107, %r10;
setp.ge.s32	%p13, %r90, %r24;
@%p13 bra BB5_19;

mul.wide.s32 %rd50, %r107, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd52, %r109, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f56, %f55;

BB5_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f32 %f55, %f56;
@%p14 bra BB5_18;

BB5_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB5_20:
setp.lt.s32	%p15, %r69, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r69;
@%p15 bra BB5_5;

BB5_21:
add.s32 %r92, %r1, 127;
setp.lt.u32	%p2, %r92, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB5_26;
bra.uni BB5_22;

BB5_22:
setp.neu.f32	%p18, %f11, 0f00000000;
mov.u32 %r93, 1;
sub.s32 %r94, %r93, %r47;
mul.lo.s32 %r95, %r94, %r44;
setp.gt.s32	%p19, %r44, -1;
selp.b32	%r96, 0, %r95, %p19;
mad.lo.s32 %r97, %r17, %r44, %r96;
mul.wide.s32 %rd54, %r97, 4;
add.s64 %rd24, %rd3, %rd54;
@%p18 bra BB5_24;
bra.uni BB5_23;

BB5_24:
ld.global.f32 %f49, [%rd24];
add.s64 %rd60, %rd31, %rd33;
ld.shared.f32 %f50, [%rd60];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd60], %f59;
bra.uni BB5_25;

BB5_23:
add.s64 %rd57, %rd31, %rd33;
ld.shared.f32 %f59, [%rd57];

BB5_25:
st.global.f32 [%rd24], %f59;

BB5_26:
bar.sync 0;
mov.u32 %r98, %nctaid.x;
shl.b32 %r99, %r98, 7;
add.s32 %r101, %r99, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB5_2;

BB5_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<118>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB6_27;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
shl.b32 %r61, %r42, 2;
mul.wide.s32 %rd8, %r61, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB6_2:
shl.b32 %r63, %r56, 7;
add.s32 %r64, %r63, %r108;
setp.ge.s32	%p4, %r64, %r44;
@%p4 bra BB6_27;

mov.u32 %r109, 0;
st.shared.u32 [%rd5], %r109;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB6_21;

mov.u32 %r110, %r8;

BB6_5:
mov.u32 %r16, %r110;
add.s32 %r67, %r16, 512;
min.s32 %r68, %r67, %r45;
min.s32 %r17, %r68, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r69, %r18, %r43;
add.s32 %r70, %r17, -384;
setp.lt.s32	%p6, %r18, %r70;
mul.wide.s32 %rd37, %r69, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB6_12;
bra.uni BB6_6;

BB6_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+512];
ld.global.f32 %f27, [%rd10+1024];
ld.global.f32 %f28, [%rd10+1536];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+512], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+1024], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB6_13;

BB6_6:
add.s32 %r71, %r17, -256;
setp.lt.s32	%p7, %r18, %r71;
@%p7 bra BB6_11;
bra.uni BB6_7;

BB6_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+512];
ld.global.f32 %f21, [%rd10+1024];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+512], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB6_13;

BB6_7:
add.s32 %r72, %r17, -128;
setp.lt.s32	%p8, %r18, %r72;
@%p8 bra BB6_10;
bra.uni BB6_8;

BB6_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+512];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB6_13;

BB6_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB6_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB6_13:
add.s32 %r76, %r64, %r2;
setp.lt.s32	%p1, %r76, %r44;
bar.sync 0;
@!%p1 bra BB6_20;
bra.uni BB6_14;

BB6_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r116, %r16, %r42, %r76;
sub.s32 %r20, %r17, %r16;
add.s32 %r82, %r20, -3;
shl.b32 %r83, %r42, 9;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r107, %r11;
mad.lo.s32 %r87, %r83, %r109, %r86;
mul.wide.s32 %rd38, %r87, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r111, 0;
setp.lt.s32	%p10, %r82, 1;
mov.u32 %r114, %r10;
mov.u32 %r115, %r10;
@%p10 bra BB6_16;

BB6_15:
mov.u32 %r23, %r115;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r116, %r116, %r61;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p11, %r111, %r82;
mov.u32 %r114, %r25;
mov.u32 %r115, %r25;
mov.f32 %f57, %f58;
@%p11 bra BB6_15;

BB6_16:
mov.f32 %f55, %f57;
sub.s32 %r89, %r114, %r10;
setp.ge.s32	%p12, %r89, %r20;
@%p12 bra BB6_19;

mul.wide.s32 %rd43, %r114, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r117, %r12, %r114;
mul.wide.s32 %rd45, %r116, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f56, %f55;

BB6_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p13, %r117, %r20;
mov.f32 %f55, %f56;
@%p13 bra BB6_18;

BB6_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB6_20:
setp.lt.s32	%p14, %r67, %r9;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r67;
@%p14 bra BB6_5;

BB6_21:
add.s32 %r91, %r1, 127;
setp.lt.u32	%p2, %r91, 255;
bar.sync 0;
add.s32 %r95, %r64, %r2;
setp.lt.s32	%p15, %r95, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB6_26;
bra.uni BB6_22;

BB6_22:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r44;
mul.lo.s32 %r102, %r101, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r103, 0, %r102, %p17;
mad.lo.s32 %r104, %r95, %r41, %r103;
ld.global.f32 %f8, [%rd1];
setp.neu.f32	%p18, %f8, 0f00000000;
mul.wide.s32 %rd47, %r104, 4;
add.s64 %rd23, %rd4, %rd47;
@%p18 bra BB6_24;
bra.uni BB6_23;

BB6_24:
ld.global.f32 %f49, [%rd23];
add.s64 %rd53, %rd31, %rd33;
ld.shared.f32 %f50, [%rd53];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd53], %f59;
bra.uni BB6_25;

BB6_23:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f32 %f59, [%rd50];

BB6_25:
st.global.f32 [%rd23], %f59;

BB6_26:
bar.sync 0;
mov.u32 %r105, %nctaid.x;
shl.b32 %r106, %r105, 7;
add.s32 %r108, %r106, %r108;
setp.lt.s32	%p19, %r108, %r44;
add.s32 %r107, %r107, 1;
@%p19 bra BB6_2;

BB6_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<111>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB7_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd31, %r58, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd35, %r61, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r45, 4;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB7_2:
shl.b32 %r65, %r59, 7;
add.s32 %r16, %r65, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB7_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r102, 0;
st.shared.u32 [%rd5], %r102;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB7_21;

mov.u32 %r103, %r8;

BB7_5:
mov.u32 %r19, %r103;
add.s32 %r68, %r19, 512;
min.s32 %r69, %r68, %r48;
min.s32 %r20, %r69, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r70, 1;
sub.s32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r73, 0, %r72, %p6;
mad.lo.s32 %r22, %r21, %r46, %r73;
add.s32 %r74, %r20, -384;
setp.lt.s32	%p7, %r21, %r74;
mul.wide.s32 %rd38, %r22, 4;
add.s64 %rd10, %rd1, %rd38;
shl.b32 %r75, %r46, 7;
mul.wide.s32 %rd39, %r75, 4;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB7_12;
bra.uni BB7_6;

BB7_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+512], %f27;
add.s64 %rd45, %rd11, %rd39;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+1024], %f29;
add.s64 %rd46, %rd45, %rd39;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB7_13;

BB7_6:
add.s32 %r76, %r20, -256;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB7_11;
bra.uni BB7_7;

BB7_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+512], %f21;
add.s64 %rd43, %rd11, %rd39;
ld.global.f32 %f22, [%rd43];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB7_13;

BB7_7:
add.s32 %r77, %r20, -128;
setp.lt.s32	%p9, %r21, %r77;
@%p9 bra BB7_10;
bra.uni BB7_8;

BB7_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
add.s32 %r79, %r22, %r75;
mul.wide.s32 %rd40, %r79, 4;
add.s64 %rd41, %rd1, %rd40;
ld.global.f32 %f16, [%rd41];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB7_13;

BB7_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB7_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB7_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB7_20;
bra.uni BB7_14;

BB7_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r83, %r24, -3;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r100, %r12;
shl.b32 %r87, %r45, 9;
mad.lo.s32 %r88, %r87, %r102, %r86;
mul.wide.s32 %rd47, %r88, 4;
add.s64 %rd63, %rd27, %rd47;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r83, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB7_16;

BB7_15:
mov.u32 %r26, %r108;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r83;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f32 %f57, %f58;
@%p12 bra BB7_15;

BB7_16:
mov.f32 %f55, %f57;
sub.s32 %r90, %r107, %r10;
setp.ge.s32	%p13, %r90, %r24;
@%p13 bra BB7_19;

mul.wide.s32 %rd52, %r107, 4;
add.s64 %rd66, %rd36, %rd52;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd54, %r109, 4;
add.s64 %rd65, %rd27, %rd54;
mov.f32 %f56, %f55;

BB7_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f32 %f55, %f56;
@%p14 bra BB7_18;

BB7_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB7_20:
setp.lt.s32	%p15, %r68, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r68;
@%p15 bra BB7_5;

BB7_21:
add.s32 %r92, %r1, 127;
setp.lt.u32	%p2, %r92, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB7_26;
bra.uni BB7_22;

BB7_22:
mov.u32 %r93, 1;
sub.s32 %r94, %r93, %r47;
mul.lo.s32 %r95, %r94, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r96, 0, %r95, %p18;
mad.lo.s32 %r97, %r17, %r44, %r96;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p19, %f8, 0f00000000;
mul.wide.s32 %rd56, %r97, 4;
add.s64 %rd24, %rd4, %rd56;
@%p19 bra BB7_24;
bra.uni BB7_23;

BB7_24:
ld.global.f32 %f49, [%rd24];
add.s64 %rd62, %rd32, %rd34;
ld.shared.f32 %f50, [%rd62];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd62], %f59;
bra.uni BB7_25;

BB7_23:
add.s64 %rd59, %rd32, %rd34;
ld.shared.f32 %f59, [%rd59];

BB7_25:
st.global.f32 [%rd24], %f59;

BB7_26:
bar.sync 0;
mov.u32 %r98, %nctaid.x;
shl.b32 %r99, %r98, 7;
add.s32 %r101, %r99, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB7_2;

BB7_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<106>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 26;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -64;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB8_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 6;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 256;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 1;
shr.u32 %r60, %r59, 31;
add.s32 %r61, %r59, %r60;
shr.s32 %r62, %r61, 1;
mul.lo.s32 %r8, %r62, %r57;
add.s32 %r63, %r57, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r57, 8;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd32, %r64, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r65, %r44, %r62;
mad.lo.s32 %r66, %r65, %r57, %r2;
mad.lo.s32 %r12, %r58, 64, %r66;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB8_2:
shl.b32 %r68, %r58, 6;
add.s32 %r16, %r68, %r96;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB8_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r97, 0;
st.shared.u32 [%rd4], %r97;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB8_21;

mov.u32 %r98, %r8;

BB8_5:
mov.u32 %r19, %r98;
add.s32 %r71, %r19, 256;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -192;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd35, %r73, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB8_12;
bra.uni BB8_6;

BB8_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+256];
ld.global.f32 %f27, [%rd9+512];
ld.global.f32 %f28, [%rd9+768];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+256], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+512], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB8_13;

BB8_6:
add.s32 %r75, %r20, -128;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB8_11;
bra.uni BB8_7;

BB8_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+256];
ld.global.f32 %f21, [%rd9+512];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+256], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB8_13;

BB8_7:
add.s32 %r76, %r20, -64;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB8_10;
bra.uni BB8_8;

BB8_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+256];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB8_13;

BB8_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB8_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB8_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB8_20;
bra.uni BB8_14;

BB8_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r104, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r78, %r23, -3;
shl.b32 %r79, %r44, 8;
mov.u32 %r80, %nctaid.x;
shl.b32 %r81, %r80, 6;
mad.lo.s32 %r82, %r81, %r95, %r12;
mad.lo.s32 %r83, %r79, %r97, %r82;
mul.wide.s32 %rd36, %r83, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r99, 0;
setp.lt.s32	%p10, %r78, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p10 bra BB8_16;

BB8_15:
mov.u32 %r25, %r103;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p11, %r99, %r78;
mov.u32 %r102, %r27;
mov.u32 %r103, %r27;
mov.f32 %f58, %f59;
@%p11 bra BB8_15;

BB8_16:
mov.f32 %f56, %f58;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB8_19;

mul.wide.s32 %rd41, %r102, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd43, %r104, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f57, %f56;

BB8_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p13, %r105, %r23;
mov.f32 %f56, %f57;
@%p13 bra BB8_18;

BB8_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB8_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p14 bra BB8_5;

BB8_21:
add.s32 %r87, %r1, 63;
setp.lt.u32	%p2, %r87, 127;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB8_25;
bra.uni BB8_22;

BB8_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd47], %f60;
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r43, %r91;
mul.wide.s32 %rd48, %r92, 4;
add.s64 %rd22, %rd3, %rd48;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB8_24;

ld.global.f32 %f51, [%rd22];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd47], %f60;

BB8_24:
st.global.f32 [%rd22], %f60;

BB8_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 6;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p19, %r96, %r46;
add.s32 %r95, %r95, 1;
@%p19 bra BB8_2;

BB8_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<115>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB9_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r2;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 4;
shl.b32 %r69, %r47, 6;
mul.wide.s32 %rd9, %r69, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB9_2:
mov.u32 %r70, %nctaid.x;
shl.b32 %r71, %r70, 6;
mad.lo.s32 %r16, %r71, %r104, %r12;
shl.b32 %r73, %r60, 6;
add.s32 %r17, %r73, %r105;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB9_26;

add.s32 %r18, %r17, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd4], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB9_21;

mov.u32 %r107, %r8;

BB9_5:
mov.u32 %r20, %r107;
add.s32 %r76, %r20, 256;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -192;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB9_12;
bra.uni BB9_6;

BB9_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+256], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+512], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB9_13;

BB9_6:
add.s32 %r83, %r21, -128;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB9_11;
bra.uni BB9_7;

BB9_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+256], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB9_13;

BB9_7:
add.s32 %r84, %r21, -64;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB9_10;
bra.uni BB9_8;

BB9_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r86, %r23, %r69;
mul.wide.s32 %rd38, %r86, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB9_13;

BB9_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB9_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB9_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB9_20;
bra.uni BB9_14;

BB9_14:
mov.u64 %rd62, %rd6;
mad.lo.s32 %r113, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 8;
mad.lo.s32 %r92, %r91, %r106, %r16;
mul.wide.s32 %rd45, %r92, 4;
add.s64 %rd61, %rd27, %rd45;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB9_16;

BB9_15:
mov.u32 %r27, %r112;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r90;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f58, %f59;
@%p12 bra BB9_15;

BB9_16:
mov.f32 %f56, %f58;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB9_19;

mul.wide.s32 %rd50, %r111, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd52, %r113, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f57, %f56;

BB9_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
mov.f32 %f56, %f57;
@%p14 bra BB9_18;

BB9_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB9_20:
setp.lt.s32	%p15, %r76, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r76;
@%p15 bra BB9_5;

BB9_21:
add.s32 %r96, %r1, 63;
setp.lt.u32	%p2, %r96, 127;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB9_25;
bra.uni BB9_22;

BB9_22:
add.s64 %rd56, %rd31, %rd33;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd56], %f60;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r18, %r45, %r100;
mul.wide.s32 %rd57, %r101, 4;
add.s64 %rd24, %rd3, %rd57;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB9_24;

ld.global.f32 %f51, [%rd24];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd56], %f60;

BB9_24:
st.global.f32 [%rd24], %f60;

BB9_25:
bar.sync 0;
add.s32 %r105, %r71, %r105;
setp.lt.s32	%p20, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p20 bra BB9_2;

BB9_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<122>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB10_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r11, %r56, 64, %r64;
shl.b32 %r65, %r42, 2;
mul.wide.s32 %rd8, %r65, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB10_2:
shl.b32 %r67, %r56, 6;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB10_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd5], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB10_21;

mov.u32 %r114, %r8;

BB10_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 256;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -192;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd37, %r73, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB10_12;
bra.uni BB10_6;

BB10_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+256];
ld.global.f32 %f27, [%rd10+512];
ld.global.f32 %f28, [%rd10+768];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+256], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+512], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB10_13;

BB10_6:
add.s32 %r75, %r17, -128;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB10_11;
bra.uni BB10_7;

BB10_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+256];
ld.global.f32 %f21, [%rd10+512];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+256], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB10_13;

BB10_7:
add.s32 %r76, %r17, -64;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB10_10;
bra.uni BB10_8;

BB10_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+256];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB10_13;

BB10_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB10_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB10_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB10_20;
bra.uni BB10_14;

BB10_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r86, %r20, -3;
shl.b32 %r87, %r42, 8;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 6;
mad.lo.s32 %r90, %r89, %r111, %r11;
mad.lo.s32 %r91, %r87, %r113, %r90;
mul.wide.s32 %rd38, %r91, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB10_16;

BB10_15:
mov.u32 %r23, %r119;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r65;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r86;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f58, %f59;
@%p11 bra BB10_15;

BB10_16:
mov.f32 %f56, %f58;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB10_19;

mul.wide.s32 %rd43, %r118, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd45, %r120, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f57, %f56;

BB10_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f32 %f56, %f57;
@%p13 bra BB10_18;

BB10_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB10_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB10_5;

BB10_21:
add.s32 %r95, %r1, 63;
setp.lt.u32	%p2, %r95, 127;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB10_25;
bra.uni BB10_22;

BB10_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.f32 %f49, [%rd49];
ld.shared.f32 %f50, [%rd49+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd49], %f60;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f32 %f9, [%rd1];
mul.wide.s32 %rd50, %r108, 4;
add.s64 %rd23, %rd4, %rd50;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB10_24;

ld.global.f32 %f51, [%rd23];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd49], %f60;

BB10_24:
st.global.f32 [%rd23], %f60;

BB10_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 6;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB10_2;

BB10_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<114>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB11_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r2;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r104, 0;
mov.u32 %r103, %r104;

BB11_2:
shl.b32 %r70, %r60, 6;
add.s32 %r16, %r70, %r104;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB11_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r105, 0;
st.shared.u32 [%rd5], %r105;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB11_21;

mov.u32 %r106, %r8;

BB11_5:
mov.u32 %r19, %r106;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 6;
mad.lo.s32 %r20, %r74, %r103, %r12;
add.s32 %r75, %r19, 256;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -192;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB11_12;
bra.uni BB11_6;

BB11_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
shl.b32 %r87, %r47, 6;
mul.wide.s32 %rd43, %r87, 4;
add.s64 %rd44, %rd10, %rd43;
ld.global.f32 %f26, [%rd44];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+256], %f27;
add.s64 %rd45, %rd44, %rd43;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+512], %f29;
add.s64 %rd46, %rd45, %rd43;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB11_13;

BB11_6:
add.s32 %r82, %r21, -128;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB11_11;
bra.uni BB11_7;

BB11_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
shl.b32 %r86, %r47, 6;
mul.wide.s32 %rd40, %r86, 4;
add.s64 %rd41, %rd10, %rd40;
ld.global.f32 %f20, [%rd41];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+256], %f21;
add.s64 %rd42, %rd41, %rd40;
ld.global.f32 %f22, [%rd42];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB11_13;

BB11_7:
add.s32 %r83, %r21, -64;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB11_10;
bra.uni BB11_8;

BB11_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r84, %r47, 6;
add.s32 %r85, %r23, %r84;
mul.wide.s32 %rd38, %r85, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB11_13;

BB11_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB11_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB11_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB11_20;
bra.uni BB11_14;

BB11_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r112, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 8;
mad.lo.s32 %r91, %r90, %r105, %r20;
mul.wide.s32 %rd47, %r91, 4;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r107, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r110, %r10;
mov.u32 %r111, %r10;
@%p11 bra BB11_16;

BB11_15:
mov.u32 %r27, %r111;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r112, %r112, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r107, %r107, 4;
setp.lt.s32	%p12, %r107, %r89;
mov.u32 %r110, %r29;
mov.u32 %r111, %r29;
mov.f32 %f58, %f59;
@%p12 bra BB11_15;

BB11_16:
mov.f32 %f56, %f58;
sub.s32 %r93, %r110, %r10;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB11_19;

mul.wide.s32 %rd52, %r110, 4;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r113, %r13, %r110;
mul.wide.s32 %rd54, %r112, 4;
add.s64 %rd65, %rd26, %rd54;
mov.f32 %f57, %f56;

BB11_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r113, %r113, 1;
setp.lt.s32	%p14, %r113, %r25;
mov.f32 %f56, %f57;
@%p14 bra BB11_18;

BB11_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB11_20:
setp.lt.s32	%p15, %r75, %r9;
add.s32 %r105, %r105, 1;
mov.u32 %r106, %r75;
@%p15 bra BB11_5;

BB11_21:
add.s32 %r95, %r1, 63;
setp.lt.u32	%p2, %r95, 127;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB11_25;
bra.uni BB11_22;

BB11_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f49, [%rd58];
ld.shared.f32 %f50, [%rd58+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd58], %f60;
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r17, %r45, %r99;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd59, %r100, 4;
add.s64 %rd23, %rd4, %rd59;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB11_24;

ld.global.f32 %f51, [%rd23];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd58], %f60;

BB11_24:
st.global.f32 [%rd23], %f60;

BB11_25:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 6;
add.s32 %r104, %r102, %r104;
setp.lt.s32	%p20, %r104, %r48;
add.s32 %r103, %r103, 1;
@%p20 bra BB11_2;

BB11_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<107>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 27;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -32;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB12_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 5;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 128;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 3;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 30;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 2;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 7;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd32, %r65, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 32, %r67;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r97, 0;
mov.u32 %r96, %r97;

BB12_2:
shl.b32 %r69, %r58, 5;
add.s32 %r16, %r69, %r97;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB12_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r98, 0;
st.shared.u32 [%rd4], %r98;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB12_21;

mov.u32 %r99, %r8;

BB12_5:
mov.u32 %r19, %r99;
add.s32 %r72, %r19, 128;
min.s32 %r73, %r72, %r47;
min.s32 %r20, %r73, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r74, %r21, %r45;
add.s32 %r75, %r20, -96;
setp.lt.s32	%p6, %r21, %r75;
mul.wide.s32 %rd35, %r74, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB12_12;
bra.uni BB12_6;

BB12_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+128];
ld.global.f32 %f27, [%rd9+256];
ld.global.f32 %f28, [%rd9+384];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+128], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+256], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB12_13;

BB12_6:
add.s32 %r76, %r20, -64;
setp.lt.s32	%p7, %r21, %r76;
@%p7 bra BB12_11;
bra.uni BB12_7;

BB12_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+128];
ld.global.f32 %f21, [%rd9+256];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+128], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB12_13;

BB12_7:
add.s32 %r77, %r20, -32;
setp.lt.s32	%p8, %r21, %r77;
@%p8 bra BB12_10;
bra.uni BB12_8;

BB12_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+128];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB12_13;

BB12_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB12_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB12_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB12_20;
bra.uni BB12_14;

BB12_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r105, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r79, %r23, -3;
shl.b32 %r80, %r44, 7;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 5;
mad.lo.s32 %r83, %r82, %r96, %r12;
mad.lo.s32 %r84, %r80, %r98, %r83;
mul.wide.s32 %rd36, %r84, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r100, 0;
setp.lt.s32	%p10, %r79, 1;
mov.u32 %r103, %r10;
mov.u32 %r104, %r10;
@%p10 bra BB12_16;

BB12_15:
mov.u32 %r25, %r104;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r105, %r105, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r100, %r100, 4;
setp.lt.s32	%p11, %r100, %r79;
mov.u32 %r103, %r27;
mov.u32 %r104, %r27;
mov.f32 %f62, %f63;
@%p11 bra BB12_15;

BB12_16:
mov.f32 %f60, %f62;
sub.s32 %r86, %r103, %r10;
setp.ge.s32	%p12, %r86, %r23;
@%p12 bra BB12_19;

mul.wide.s32 %rd41, %r103, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r106, %r13, %r103;
mul.wide.s32 %rd43, %r105, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f61, %f60;

BB12_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r106, %r106, 1;
setp.lt.s32	%p13, %r106, %r23;
mov.f32 %f60, %f61;
@%p13 bra BB12_18;

BB12_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB12_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r98, %r98, 1;
mov.u32 %r99, %r72;
@%p14 bra BB12_5;

BB12_21:
add.s32 %r88, %r1, 31;
setp.lt.u32	%p2, %r88, 63;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB12_25;
bra.uni BB12_22;

BB12_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd47], %f64;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r46;
mul.lo.s32 %r91, %r90, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r92, 0, %r91, %p17;
mad.lo.s32 %r93, %r17, %r43, %r92;
mul.wide.s32 %rd48, %r93, 4;
add.s64 %rd22, %rd3, %rd48;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB12_24;

ld.global.f32 %f55, [%rd22];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd47], %f64;

BB12_24:
st.global.f32 [%rd22], %f64;

BB12_25:
bar.sync 0;
mov.u32 %r94, %nctaid.x;
shl.b32 %r95, %r94, 5;
add.s32 %r97, %r95, %r97;
setp.lt.s32	%p19, %r97, %r46;
add.s32 %r96, %r96, 1;
@%p19 bra BB12_2;

BB12_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<116>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB13_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 4;
shl.b32 %r70, %r47, 5;
mul.wide.s32 %rd9, %r70, 4;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB13_2:
mov.u32 %r71, %nctaid.x;
shl.b32 %r72, %r71, 5;
mad.lo.s32 %r16, %r72, %r105, %r12;
shl.b32 %r74, %r60, 5;
add.s32 %r17, %r74, %r106;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB13_26;

add.s32 %r18, %r17, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB13_21;

mov.u32 %r108, %r8;

BB13_5:
mov.u32 %r20, %r108;
add.s32 %r77, %r20, 128;
min.s32 %r78, %r77, %r49;
min.s32 %r21, %r78, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r79, 1;
sub.s32 %r80, %r79, %r49;
mul.lo.s32 %r81, %r80, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r82, 0, %r81, %p6;
mad.lo.s32 %r23, %r22, %r47, %r82;
add.s32 %r83, %r21, -96;
setp.lt.s32	%p7, %r22, %r83;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB13_12;
bra.uni BB13_6;

BB13_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+128], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+256], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB13_13;

BB13_6:
add.s32 %r84, %r21, -64;
setp.lt.s32	%p8, %r22, %r84;
@%p8 bra BB13_11;
bra.uni BB13_7;

BB13_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+128], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB13_13;

BB13_7:
add.s32 %r85, %r21, -32;
setp.lt.s32	%p9, %r22, %r85;
@%p9 bra BB13_10;
bra.uni BB13_8;

BB13_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r87, %r23, %r70;
mul.wide.s32 %rd38, %r87, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB13_13;

BB13_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB13_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB13_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB13_20;
bra.uni BB13_14;

BB13_14:
mov.u64 %rd62, %rd6;
mad.lo.s32 %r114, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r91, %r25, -3;
shl.b32 %r92, %r46, 7;
mad.lo.s32 %r93, %r92, %r107, %r16;
mul.wide.s32 %rd45, %r93, 4;
add.s64 %rd61, %rd27, %rd45;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r91, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB13_16;

BB13_15:
mov.u32 %r27, %r113;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r91;
mov.u32 %r112, %r29;
mov.u32 %r113, %r29;
mov.f32 %f62, %f63;
@%p12 bra BB13_15;

BB13_16:
mov.f32 %f60, %f62;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r25;
@%p13 bra BB13_19;

mul.wide.s32 %rd50, %r112, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd52, %r114, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f61, %f60;

BB13_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r25;
mov.f32 %f60, %f61;
@%p14 bra BB13_18;

BB13_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB13_20:
setp.lt.s32	%p15, %r77, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r77;
@%p15 bra BB13_5;

BB13_21:
add.s32 %r97, %r1, 31;
setp.lt.u32	%p2, %r97, 63;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB13_25;
bra.uni BB13_22;

BB13_22:
add.s64 %rd56, %rd31, %rd33;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd56], %f64;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r48;
mul.lo.s32 %r100, %r99, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r18, %r45, %r101;
mul.wide.s32 %rd57, %r102, 4;
add.s64 %rd24, %rd3, %rd57;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB13_24;

ld.global.f32 %f55, [%rd24];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd56], %f64;

BB13_24:
st.global.f32 [%rd24], %f64;

BB13_25:
bar.sync 0;
add.s32 %r106, %r72, %r106;
setp.lt.s32	%p20, %r106, %r48;
add.s32 %r105, %r105, 1;
@%p20 bra BB13_2;

BB13_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<123>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB14_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 32, %r65;
shl.b32 %r66, %r42, 2;
mul.wide.s32 %rd8, %r66, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r113, 0;
mov.u32 %r112, %r113;

BB14_2:
shl.b32 %r68, %r56, 5;
add.s32 %r69, %r68, %r113;
setp.ge.s32	%p4, %r69, %r44;
@%p4 bra BB14_26;

mov.u32 %r114, 0;
st.shared.u32 [%rd5], %r114;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB14_21;

mov.u32 %r115, %r8;

BB14_5:
mov.u32 %r16, %r115;
add.s32 %r72, %r16, 128;
min.s32 %r73, %r72, %r45;
min.s32 %r17, %r73, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r74, %r18, %r43;
add.s32 %r75, %r17, -96;
setp.lt.s32	%p6, %r18, %r75;
mul.wide.s32 %rd37, %r74, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB14_12;
bra.uni BB14_6;

BB14_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+128];
ld.global.f32 %f27, [%rd10+256];
ld.global.f32 %f28, [%rd10+384];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+128], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+256], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB14_13;

BB14_6:
add.s32 %r76, %r17, -64;
setp.lt.s32	%p7, %r18, %r76;
@%p7 bra BB14_11;
bra.uni BB14_7;

BB14_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+128];
ld.global.f32 %f21, [%rd10+256];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+128], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB14_13;

BB14_7:
add.s32 %r77, %r17, -32;
setp.lt.s32	%p8, %r18, %r77;
@%p8 bra BB14_10;
bra.uni BB14_8;

BB14_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+128];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB14_13;

BB14_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB14_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB14_13:
add.s32 %r81, %r69, %r2;
setp.lt.s32	%p1, %r81, %r44;
bar.sync 0;
@!%p1 bra BB14_20;
bra.uni BB14_14;

BB14_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r121, %r16, %r42, %r81;
sub.s32 %r20, %r17, %r16;
add.s32 %r87, %r20, -3;
shl.b32 %r88, %r42, 7;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 5;
mad.lo.s32 %r91, %r90, %r112, %r11;
mad.lo.s32 %r92, %r88, %r114, %r91;
mul.wide.s32 %rd38, %r92, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r116, 0;
setp.lt.s32	%p10, %r87, 1;
mov.u32 %r119, %r10;
mov.u32 %r120, %r10;
@%p10 bra BB14_16;

BB14_15:
mov.u32 %r23, %r120;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r121, %r121, %r66;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r116, %r116, 4;
setp.lt.s32	%p11, %r116, %r87;
mov.u32 %r119, %r25;
mov.u32 %r120, %r25;
mov.f32 %f62, %f63;
@%p11 bra BB14_15;

BB14_16:
mov.f32 %f60, %f62;
sub.s32 %r94, %r119, %r10;
setp.ge.s32	%p12, %r94, %r20;
@%p12 bra BB14_19;

mul.wide.s32 %rd43, %r119, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r122, %r12, %r119;
mul.wide.s32 %rd45, %r121, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f61, %f60;

BB14_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p13, %r122, %r20;
mov.f32 %f60, %f61;
@%p13 bra BB14_18;

BB14_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB14_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r114, %r114, 1;
mov.u32 %r115, %r72;
@%p14 bra BB14_5;

BB14_21:
add.s32 %r96, %r1, 31;
setp.lt.u32	%p2, %r96, 63;
bar.sync 0;
add.s32 %r100, %r69, %r2;
setp.lt.s32	%p15, %r100, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB14_25;
bra.uni BB14_22;

BB14_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.f32 %f49, [%rd49];
ld.shared.f32 %f50, [%rd49+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd49+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd49+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd49], %f64;
mov.u32 %r105, 1;
sub.s32 %r106, %r105, %r44;
mul.lo.s32 %r107, %r106, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r108, 0, %r107, %p17;
mad.lo.s32 %r109, %r100, %r41, %r108;
ld.global.f32 %f9, [%rd1];
mul.wide.s32 %rd50, %r109, 4;
add.s64 %rd23, %rd4, %rd50;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB14_24;

ld.global.f32 %f55, [%rd23];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd49], %f64;

BB14_24:
st.global.f32 [%rd23], %f64;

BB14_25:
bar.sync 0;
mov.u32 %r110, %nctaid.x;
shl.b32 %r111, %r110, 5;
add.s32 %r113, %r111, %r113;
setp.lt.s32	%p19, %r113, %r44;
add.s32 %r112, %r112, 1;
@%p19 bra BB14_2;

BB14_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<115>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB15_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB15_2:
shl.b32 %r71, %r60, 5;
add.s32 %r16, %r71, %r105;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB15_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd5], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB15_21;

mov.u32 %r107, %r8;

BB15_5:
mov.u32 %r19, %r107;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 5;
mad.lo.s32 %r20, %r75, %r104, %r12;
add.s32 %r76, %r19, 128;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -96;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB15_12;
bra.uni BB15_6;

BB15_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
shl.b32 %r88, %r47, 5;
mul.wide.s32 %rd43, %r88, 4;
add.s64 %rd44, %rd10, %rd43;
ld.global.f32 %f26, [%rd44];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+128], %f27;
add.s64 %rd45, %rd44, %rd43;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+256], %f29;
add.s64 %rd46, %rd45, %rd43;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB15_13;

BB15_6:
add.s32 %r83, %r21, -64;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB15_11;
bra.uni BB15_7;

BB15_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
shl.b32 %r87, %r47, 5;
mul.wide.s32 %rd40, %r87, 4;
add.s64 %rd41, %rd10, %rd40;
ld.global.f32 %f20, [%rd41];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+128], %f21;
add.s64 %rd42, %rd41, %rd40;
ld.global.f32 %f22, [%rd42];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB15_13;

BB15_7:
add.s32 %r84, %r21, -32;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB15_10;
bra.uni BB15_8;

BB15_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r85, %r47, 5;
add.s32 %r86, %r23, %r85;
mul.wide.s32 %rd38, %r86, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB15_13;

BB15_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB15_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB15_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB15_20;
bra.uni BB15_14;

BB15_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r113, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 7;
mad.lo.s32 %r92, %r91, %r106, %r20;
mul.wide.s32 %rd47, %r92, 4;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB15_16;

BB15_15:
mov.u32 %r27, %r112;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r90;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f62, %f63;
@%p12 bra BB15_15;

BB15_16:
mov.f32 %f60, %f62;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB15_19;

mul.wide.s32 %rd52, %r111, 4;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd54, %r113, 4;
add.s64 %rd65, %rd26, %rd54;
mov.f32 %f61, %f60;

BB15_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
mov.f32 %f60, %f61;
@%p14 bra BB15_18;

BB15_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB15_20:
setp.lt.s32	%p15, %r76, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r76;
@%p15 bra BB15_5;

BB15_21:
add.s32 %r96, %r1, 31;
setp.lt.u32	%p2, %r96, 63;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB15_25;
bra.uni BB15_22;

BB15_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f49, [%rd58];
ld.shared.f32 %f50, [%rd58+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd58+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd58+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd58], %f64;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r17, %r45, %r100;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd59, %r101, 4;
add.s64 %rd23, %rd4, %rd59;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB15_24;

ld.global.f32 %f55, [%rd23];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd58], %f64;

BB15_24:
st.global.f32 [%rd23], %f64;

BB15_25:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 5;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p20, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p20 bra BB15_2;

BB15_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<92>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB16_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd12;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd13, %r49, 16;
mov.u64 %rd14, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd15, %rd14, %rd13;
mul.wide.s32 %rd16, %r3, 4;
add.s64 %rd4, %rd15, %rd16;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd5, %r37, 4;
mov.u32 %r83, 0;

BB16_2:
mov.u32 %r56, %ctaid.x;
shl.b32 %r57, %r56, 2;
add.s32 %r13, %r57, %r83;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB16_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r58, 0;
st.shared.u32 [%rd4], %r58;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB16_20;

mov.u32 %r84, %r8;

BB16_5:
mov.u32 %r15, %r84;
add.s32 %r59, %r15, 16;
min.s32 %r60, %r59, %r40;
min.s32 %r16, %r60, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r61, %r17, %r38;
add.s32 %r62, %r16, -12;
setp.lt.s32	%p6, %r17, %r62;
mul.wide.s32 %rd17, %r61, 4;
add.s64 %rd6, %rd2, %rd17;
@%p6 bra BB16_12;
bra.uni BB16_6;

BB16_12:
ld.global.f32 %f24, [%rd6];
mul.f32 %f25, %f24, %f10;
add.s32 %r68, %r10, %r3;
mul.wide.s32 %rd27, %r68, 4;
mov.u64 %rd28, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd29, %rd28, %rd27;
ld.global.f32 %f26, [%rd6+16];
ld.global.f32 %f27, [%rd6+32];
ld.global.f32 %f28, [%rd6+48];
st.shared.f32 [%rd29], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd29+16], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd29+32], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd29+48], %f31;
bra.uni BB16_13;

BB16_6:
add.s32 %r63, %r16, -8;
setp.lt.s32	%p7, %r17, %r63;
@%p7 bra BB16_11;
bra.uni BB16_7;

BB16_11:
ld.global.f32 %f18, [%rd6];
mul.f32 %f19, %f18, %f10;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd24, %r67, 4;
mov.u64 %rd25, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd26, %rd25, %rd24;
ld.global.f32 %f20, [%rd6+16];
ld.global.f32 %f21, [%rd6+32];
st.shared.f32 [%rd26], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd26+16], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd26+32], %f23;
bra.uni BB16_13;

BB16_7:
add.s32 %r64, %r16, -4;
setp.lt.s32	%p8, %r17, %r64;
@%p8 bra BB16_10;
bra.uni BB16_8;

BB16_10:
ld.global.f32 %f14, [%rd6];
mul.f32 %f15, %f14, %f10;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd21, %r66, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd23, %rd22, %rd21;
ld.global.f32 %f16, [%rd6+16];
st.shared.f32 [%rd23], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd23+16], %f17;
bra.uni BB16_13;

BB16_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB16_13;

ld.global.f32 %f12, [%rd6];
mul.f32 %f13, %f12, %f10;
add.s32 %r65, %r10, %r3;
mul.wide.s32 %rd18, %r65, 4;
mov.u64 %rd19, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd20, %rd19, %rd18;
st.shared.f32 [%rd20], %f13;

BB16_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB16_19;
bra.uni BB16_14;

BB16_14:
mad.lo.s32 %r91, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r69, %r19, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r69, 1;
mov.u32 %r89, %r10;
mov.u32 %r90, %r10;
@%p10 bra BB16_16;

BB16_15:
mov.u32 %r20, %r90;
mul.wide.s32 %rd34, %r91, 4;
add.s64 %rd30, %rd1, %rd34;

	ld.global.cv.f32 %f34, [%rd30];

	mul.wide.s32 %rd35, %r20, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd37, %rd36, %rd35;
ld.shared.f32 %f38, [%rd37];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd31, %rd30, %rd5;

	ld.global.cv.f32 %f35, [%rd31];

	ld.shared.f32 %f40, [%rd37+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd32, %rd31, %rd5;

	ld.global.cv.f32 %f36, [%rd32];

	ld.shared.f32 %f42, [%rd37+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd33, %rd32, %rd5;

	ld.global.cv.f32 %f37, [%rd33];

	ld.shared.f32 %f44, [%rd37+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r91, %r91, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r70, %r23, %r10;
setp.lt.s32	%p11, %r70, %r69;
mov.u32 %r89, %r23;
mov.u32 %r90, %r23;
mov.f32 %f118, %f119;
@%p11 bra BB16_15;

BB16_16:
mov.f32 %f117, %f118;
mov.u32 %r88, %r89;
sub.s32 %r72, %r88, %r10;
setp.ge.s32	%p12, %r72, %r19;
mov.f32 %f116, %f117;
@%p12 bra BB16_18;

BB16_17:
mul.wide.s32 %rd39, %r91, 4;
add.s64 %rd38, %rd1, %rd39;

	ld.global.cv.f32 %f45, [%rd38];

	mul.wide.s32 %rd40, %r88, 4;
mov.u64 %rd41, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd42, %rd41, %rd40;
ld.shared.f32 %f46, [%rd42];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r91, %r91, %r37;
add.s32 %r88, %r88, 1;
sub.s32 %r73, %r88, %r10;
setp.lt.s32	%p13, %r73, %r19;
mov.f32 %f116, %f117;
@%p13 bra BB16_17;

BB16_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB16_19:
setp.lt.s32	%p14, %r59, %r9;
mov.u32 %r84, %r59;
@%p14 bra BB16_5;

BB16_20:
add.s32 %r75, %r2, 3;
setp.lt.u32	%p2, %r75, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB16_24;
bra.uni BB16_21;

BB16_21:
add.s64 %rd45, %rd14, %rd16;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd45+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd45+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd45+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd45+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd45+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd45+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd45+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd45+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd45+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd45+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd45+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd45+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd45+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd45+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd45+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd45+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd45+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd45+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd45+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd45+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd45+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd45+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd45+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd45+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd45+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd45+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd45+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd45+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd45], %f120;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r39;
mul.lo.s32 %r78, %r77, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r79, 0, %r78, %p17;
mad.lo.s32 %r80, %r14, %r36, %r79;
mul.wide.s32 %rd46, %r80, 4;
add.s64 %rd7, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB16_23;

ld.global.f32 %f111, [%rd7];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd45], %f120;

BB16_23:
st.global.f32 [%rd7], %f120;

BB16_24:
bar.sync 0;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 2;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p19, %r83, %r39;
@%p19 bra BB16_2;

BB16_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<96>;
.reg .b64 %rd<47>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd16, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB17_25;

cvta.to.global.u64 %rd3, %rd16;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd4, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd6, %r38, 4;
shl.b32 %r58, %r39, 2;
mul.wide.s32 %rd7, %r58, 4;
mov.u32 %r87, 0;

BB17_2:
mov.u32 %r59, %ctaid.x;
shl.b32 %r60, %r59, 2;
add.s32 %r13, %r60, %r87;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB17_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r61, 0;
st.shared.u32 [%rd4], %r61;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB17_20;

mov.u32 %r88, %r8;

BB17_5:
mov.u32 %r15, %r88;
add.s32 %r62, %r15, 16;
min.s32 %r63, %r62, %r41;
min.s32 %r16, %r63, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r64, 1;
sub.s32 %r65, %r64, %r41;
mul.lo.s32 %r66, %r65, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r67, 0, %r66, %p6;
mad.lo.s32 %r18, %r17, %r39, %r67;
add.s32 %r68, %r16, -12;
setp.lt.s32	%p7, %r17, %r68;
mul.wide.s32 %rd23, %r18, 4;
add.s64 %rd8, %rd2, %rd23;
add.s64 %rd9, %rd8, %rd7;
add.s64 %rd10, %rd9, %rd7;
@%p7 bra BB17_12;
bra.uni BB17_6;

BB17_12:
ld.global.f32 %f24, [%rd8];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd9];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+16], %f27;
ld.global.f32 %f28, [%rd10];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+32], %f29;
add.s64 %rd26, %rd10, %rd7;
ld.global.f32 %f30, [%rd26];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+48], %f31;
bra.uni BB17_13;

BB17_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB17_11;
bra.uni BB17_7;

BB17_11:
ld.global.f32 %f18, [%rd8];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd9];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+16], %f21;
ld.global.f32 %f22, [%rd10];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+32], %f23;
bra.uni BB17_13;

BB17_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB17_10;
bra.uni BB17_8;

BB17_10:
ld.global.f32 %f14, [%rd8];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r72, %r18, %r58;
mul.wide.s32 %rd24, %r72, 4;
add.s64 %rd25, %rd2, %rd24;
ld.global.f32 %f16, [%rd25];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+16], %f17;
bra.uni BB17_13;

BB17_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB17_13;

ld.global.f32 %f12, [%rd8];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB17_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB17_19;
bra.uni BB17_14;

BB17_14:
mad.lo.s32 %r95, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r73, %r20, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r73, 1;
mov.u32 %r93, %r10;
mov.u32 %r94, %r10;
@%p11 bra BB17_16;

BB17_15:
mov.u32 %r21, %r94;
mul.wide.s32 %rd31, %r95, 4;
add.s64 %rd27, %rd1, %rd31;

	ld.global.cv.f32 %f34, [%rd27];

	mul.wide.s32 %rd32, %r21, 4;
add.s64 %rd34, %rd22, %rd32;
ld.shared.f32 %f38, [%rd34];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd28, %rd27, %rd6;

	ld.global.cv.f32 %f35, [%rd28];

	ld.shared.f32 %f40, [%rd34+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd29, %rd28, %rd6;

	ld.global.cv.f32 %f36, [%rd29];

	ld.shared.f32 %f42, [%rd34+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd30, %rd29, %rd6;

	ld.global.cv.f32 %f37, [%rd30];

	ld.shared.f32 %f44, [%rd34+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r95, %r95, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r74, %r24, %r10;
setp.lt.s32	%p12, %r74, %r73;
mov.u32 %r93, %r24;
mov.u32 %r94, %r24;
mov.f32 %f118, %f119;
@%p12 bra BB17_15;

BB17_16:
mov.f32 %f117, %f118;
mov.u32 %r92, %r93;
sub.s32 %r76, %r92, %r10;
setp.ge.s32	%p13, %r76, %r20;
mov.f32 %f116, %f117;
@%p13 bra BB17_18;

BB17_17:
mul.wide.s32 %rd36, %r95, 4;
add.s64 %rd35, %rd1, %rd36;

	ld.global.cv.f32 %f45, [%rd35];

	mul.wide.s32 %rd37, %r92, 4;
add.s64 %rd39, %rd22, %rd37;
ld.shared.f32 %f46, [%rd39];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r95, %r95, %r38;
add.s32 %r92, %r92, 1;
sub.s32 %r77, %r92, %r10;
setp.lt.s32	%p14, %r77, %r20;
mov.f32 %f116, %f117;
@%p14 bra BB17_17;

BB17_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB17_19:
setp.lt.s32	%p15, %r62, %r9;
mov.u32 %r88, %r62;
@%p15 bra BB17_5;

BB17_20:
add.s32 %r79, %r2, 3;
setp.lt.u32	%p2, %r79, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB17_24;
bra.uni BB17_21;

BB17_21:
add.s64 %rd42, %rd18, %rd20;
ld.shared.f32 %f49, [%rd42];
ld.shared.f32 %f50, [%rd42+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd42+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd42+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd42+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd42+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd42+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd42+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd42+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd42+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd42+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd42+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd42+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd42+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd42+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd42+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd42+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd42+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd42+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd42+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd42+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd42+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd42+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd42+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd42+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd42+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd42+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd42+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd42+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd42+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd42+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd42+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd42], %f120;
mov.u32 %r80, 1;
sub.s32 %r81, %r80, %r40;
mul.lo.s32 %r82, %r81, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r83, 0, %r82, %p18;
mad.lo.s32 %r84, %r14, %r37, %r83;
mul.wide.s32 %rd43, %r84, 4;
add.s64 %rd11, %rd3, %rd43;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB17_23;

ld.global.f32 %f111, [%rd11];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd42], %f120;

BB17_23:
st.global.f32 [%rd11], %f120;

BB17_24:
bar.sync 0;
mov.u32 %r85, %nctaid.x;
shl.b32 %r86, %r85, 2;
add.s32 %r87, %r86, %r87;
setp.lt.s32	%p20, %r87, %r40;
@%p20 bra BB17_2;

BB17_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<89>;
.reg .b64 %rd<43>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd15, %rd10;
ld.global.f32 %f1, [%rd15];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB18_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd14;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd16, %r49, 16;
mov.u64 %rd17, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd18, %rd17, %rd16;
mul.wide.s32 %rd19, %r3, 4;
add.s64 %rd5, %rd18, %rd19;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
add.s32 %r56, %r10, %r3;
mul.wide.s32 %rd20, %r56, 4;
mov.u64 %rd21, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd21, %rd20;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd7, %r37, 4;
mov.u32 %r80, 0;

BB18_2:
mov.u32 %r57, %ctaid.x;
shl.b32 %r58, %r57, 2;
add.s32 %r13, %r58, %r80;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB18_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r59, 0;
st.shared.u32 [%rd5], %r59;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB18_20;

mov.u32 %r81, %r8;

BB18_5:
mov.u32 %r15, %r81;
add.s32 %r60, %r15, 16;
min.s32 %r61, %r60, %r40;
min.s32 %r16, %r61, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r62, %r17, %r38;
add.s32 %r63, %r16, -12;
setp.lt.s32	%p6, %r17, %r63;
mul.wide.s32 %rd22, %r62, 4;
add.s64 %rd8, %rd3, %rd22;
@%p6 bra BB18_12;
bra.uni BB18_6;

BB18_12:
ld.global.f32 %f24, [%rd8];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd8+16];
ld.global.f32 %f27, [%rd8+32];
ld.global.f32 %f28, [%rd8+48];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+16], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+32], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB18_13;

BB18_6:
add.s32 %r64, %r16, -8;
setp.lt.s32	%p7, %r17, %r64;
@%p7 bra BB18_11;
bra.uni BB18_7;

BB18_11:
ld.global.f32 %f18, [%rd8];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd8+16];
ld.global.f32 %f21, [%rd8+32];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+16], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB18_13;

BB18_7:
add.s32 %r65, %r16, -4;
setp.lt.s32	%p8, %r17, %r65;
@%p8 bra BB18_10;
bra.uni BB18_8;

BB18_10:
ld.global.f32 %f14, [%rd8];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd8+16];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB18_13;

BB18_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB18_13;

ld.global.f32 %f12, [%rd8];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB18_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB18_19;
bra.uni BB18_14;

BB18_14:
mad.lo.s32 %r88, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r66, %r19, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r66, 1;
mov.u32 %r86, %r10;
mov.u32 %r87, %r10;
@%p10 bra BB18_16;

BB18_15:
mov.u32 %r20, %r87;
mul.wide.s32 %rd27, %r88, 4;
add.s64 %rd23, %rd1, %rd27;

	ld.global.cv.f32 %f34, [%rd23];

	mul.wide.s32 %rd28, %r20, 4;
add.s64 %rd30, %rd21, %rd28;
ld.shared.f32 %f38, [%rd30];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd24, %rd23, %rd7;

	ld.global.cv.f32 %f35, [%rd24];

	ld.shared.f32 %f40, [%rd30+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd25, %rd24, %rd7;

	ld.global.cv.f32 %f36, [%rd25];

	ld.shared.f32 %f42, [%rd30+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd26, %rd25, %rd7;

	ld.global.cv.f32 %f37, [%rd26];

	ld.shared.f32 %f44, [%rd30+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r88, %r88, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r67, %r23, %r10;
setp.lt.s32	%p11, %r67, %r66;
mov.u32 %r86, %r23;
mov.u32 %r87, %r23;
mov.f32 %f118, %f119;
@%p11 bra BB18_15;

BB18_16:
mov.f32 %f117, %f118;
mov.u32 %r85, %r86;
sub.s32 %r69, %r85, %r10;
setp.ge.s32	%p12, %r69, %r19;
mov.f32 %f116, %f117;
@%p12 bra BB18_18;

BB18_17:
mul.wide.s32 %rd32, %r88, 4;
add.s64 %rd31, %rd1, %rd32;

	ld.global.cv.f32 %f45, [%rd31];

	mul.wide.s32 %rd33, %r85, 4;
add.s64 %rd35, %rd21, %rd33;
ld.shared.f32 %f46, [%rd35];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r88, %r88, %r37;
add.s32 %r85, %r85, 1;
sub.s32 %r70, %r85, %r10;
setp.lt.s32	%p13, %r70, %r19;
mov.f32 %f116, %f117;
@%p13 bra BB18_17;

BB18_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB18_19:
setp.lt.s32	%p14, %r60, %r9;
mov.u32 %r81, %r60;
@%p14 bra BB18_5;

BB18_20:
add.s32 %r72, %r2, 3;
setp.lt.u32	%p2, %r72, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB18_24;
bra.uni BB18_21;

BB18_21:
add.s64 %rd38, %rd17, %rd19;
ld.shared.f32 %f49, [%rd38];
ld.shared.f32 %f50, [%rd38+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd38+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd38+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd38+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd38+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd38+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd38+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd38+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd38+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd38+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd38+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd38+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd38+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd38+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd38+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd38+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd38+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd38+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd38+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd38+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd38+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd38+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd38+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd38+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd38+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd38+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd38+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd38+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd38+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd38+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd38+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd38], %f120;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r39;
mul.lo.s32 %r75, %r74, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r76, 0, %r75, %p17;
mad.lo.s32 %r77, %r14, %r36, %r76;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd39, %r77, 4;
add.s64 %rd9, %rd4, %rd39;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB18_23;

ld.global.f32 %f111, [%rd9];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd38], %f120;

BB18_23:
st.global.f32 [%rd9], %f120;

BB18_24:
bar.sync 0;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 2;
add.s32 %r80, %r79, %r80;
setp.lt.s32	%p19, %r80, %r39;
@%p19 bra BB18_2;

BB18_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<98>;
.reg .b64 %rd<52>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd16, %rd11;
cvta.to.global.u64 %rd2, %rd14;
ld.global.f32 %f1, [%rd16];
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB19_25;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd4, %rd15;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd5, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd7, %r38, 4;
mov.u32 %r89, 0;

BB19_2:
mov.u32 %r58, %ctaid.x;
shl.b32 %r59, %r58, 2;
add.s32 %r13, %r59, %r89;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB19_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r60, 0;
st.shared.u32 [%rd5], %r60;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB19_20;

mov.u32 %r90, %r8;

BB19_5:
mov.u32 %r15, %r90;
add.s32 %r61, %r15, 16;
min.s32 %r62, %r61, %r41;
min.s32 %r16, %r62, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r41;
mul.lo.s32 %r65, %r64, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r66, 0, %r65, %p6;
mad.lo.s32 %r18, %r17, %r39, %r66;
add.s32 %r67, %r16, -12;
setp.lt.s32	%p7, %r17, %r67;
mul.wide.s32 %rd23, %r18, 4;
add.s64 %rd8, %rd2, %rd23;
shl.b32 %r68, %r39, 2;
mul.wide.s32 %rd24, %r68, 4;
add.s64 %rd9, %rd8, %rd24;
@%p7 bra BB19_12;
bra.uni BB19_6;

BB19_12:
ld.global.f32 %f24, [%rd8];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.f32 %f26, [%rd9];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+16], %f27;
add.s64 %rd30, %rd9, %rd24;
ld.global.f32 %f28, [%rd30];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+32], %f29;
add.s64 %rd31, %rd30, %rd24;
ld.global.f32 %f30, [%rd31];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB19_13;

BB19_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB19_11;
bra.uni BB19_7;

BB19_11:
ld.global.f32 %f18, [%rd8];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.f32 %f20, [%rd9];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+16], %f21;
add.s64 %rd28, %rd9, %rd24;
ld.global.f32 %f22, [%rd28];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB19_13;

BB19_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB19_10;
bra.uni BB19_8;

BB19_10:
ld.global.f32 %f14, [%rd8];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
add.s32 %r72, %r18, %r68;
mul.wide.s32 %rd25, %r72, 4;
add.s64 %rd26, %rd2, %rd25;
ld.global.f32 %f16, [%rd26];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB19_13;

BB19_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB19_13;

ld.global.f32 %f12, [%rd8];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB19_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB19_19;
bra.uni BB19_14;

BB19_14:
mad.lo.s32 %r97, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r75, %r20, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r75, 1;
mov.u32 %r95, %r10;
mov.u32 %r96, %r10;
@%p11 bra BB19_16;

BB19_15:
mov.u32 %r21, %r96;
mul.wide.s32 %rd36, %r97, 4;
add.s64 %rd32, %rd1, %rd36;

	ld.global.cv.f32 %f34, [%rd32];

	mul.wide.s32 %rd37, %r21, 4;
add.s64 %rd39, %rd22, %rd37;
ld.shared.f32 %f38, [%rd39];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd33, %rd32, %rd7;

	ld.global.cv.f32 %f35, [%rd33];

	ld.shared.f32 %f40, [%rd39+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd34, %rd33, %rd7;

	ld.global.cv.f32 %f36, [%rd34];

	ld.shared.f32 %f42, [%rd39+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd35, %rd34, %rd7;

	ld.global.cv.f32 %f37, [%rd35];

	ld.shared.f32 %f44, [%rd39+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r97, %r97, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r76, %r24, %r10;
setp.lt.s32	%p12, %r76, %r75;
mov.u32 %r95, %r24;
mov.u32 %r96, %r24;
mov.f32 %f118, %f119;
@%p12 bra BB19_15;

BB19_16:
mov.f32 %f117, %f118;
mov.u32 %r94, %r95;
sub.s32 %r78, %r94, %r10;
setp.ge.s32	%p13, %r78, %r20;
mov.f32 %f116, %f117;
@%p13 bra BB19_18;

BB19_17:
mul.wide.s32 %rd41, %r97, 4;
add.s64 %rd40, %rd1, %rd41;

	ld.global.cv.f32 %f45, [%rd40];

	mul.wide.s32 %rd42, %r94, 4;
add.s64 %rd44, %rd22, %rd42;
ld.shared.f32 %f46, [%rd44];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r97, %r97, %r38;
add.s32 %r94, %r94, 1;
sub.s32 %r79, %r94, %r10;
setp.lt.s32	%p14, %r79, %r20;
mov.f32 %f116, %f117;
@%p14 bra BB19_17;

BB19_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB19_19:
setp.lt.s32	%p15, %r61, %r9;
mov.u32 %r90, %r61;
@%p15 bra BB19_5;

BB19_20:
add.s32 %r81, %r2, 3;
setp.lt.u32	%p2, %r81, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB19_24;
bra.uni BB19_21;

BB19_21:
add.s64 %rd47, %rd18, %rd20;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd47+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd47+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd47+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd47+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd47+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd47+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd47+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd47+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd47+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd47+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd47+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd47+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd47+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd47+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd47+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd47+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd47+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd47+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd47+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd47+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd47+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd47+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd47+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd47+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd47], %f120;
mov.u32 %r82, 1;
sub.s32 %r83, %r82, %r40;
mul.lo.s32 %r84, %r83, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r85, 0, %r84, %p18;
mad.lo.s32 %r86, %r14, %r37, %r85;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd48, %r86, 4;
add.s64 %rd10, %rd4, %rd48;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB19_23;

ld.global.f32 %f111, [%rd10];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd47], %f120;

BB19_23:
st.global.f32 [%rd10], %f120;

BB19_24:
bar.sync 0;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 2;
add.s32 %r89, %r88, %r89;
setp.lt.s32	%p20, %r89, %r40;
@%p20 bra BB19_2;

BB19_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<107>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 28;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -16;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB20_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 4;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 64;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 7;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 29;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 3;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 6;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd32, %r65, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 16, %r67;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r97, 0;
mov.u32 %r96, %r97;

BB20_2:
shl.b32 %r69, %r58, 4;
add.s32 %r16, %r69, %r97;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB20_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r98, 0;
st.shared.u32 [%rd4], %r98;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB20_21;

mov.u32 %r99, %r8;

BB20_5:
mov.u32 %r19, %r99;
add.s32 %r72, %r19, 64;
min.s32 %r73, %r72, %r47;
min.s32 %r20, %r73, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r74, %r21, %r45;
add.s32 %r75, %r20, -48;
setp.lt.s32	%p6, %r21, %r75;
mul.wide.s32 %rd35, %r74, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB20_12;
bra.uni BB20_6;

BB20_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+64];
ld.global.f32 %f27, [%rd9+128];
ld.global.f32 %f28, [%rd9+192];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+64], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+128], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB20_13;

BB20_6:
add.s32 %r76, %r20, -32;
setp.lt.s32	%p7, %r21, %r76;
@%p7 bra BB20_11;
bra.uni BB20_7;

BB20_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+64];
ld.global.f32 %f21, [%rd9+128];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+64], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB20_13;

BB20_7:
add.s32 %r77, %r20, -16;
setp.lt.s32	%p8, %r21, %r77;
@%p8 bra BB20_10;
bra.uni BB20_8;

BB20_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+64];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB20_13;

BB20_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB20_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB20_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB20_20;
bra.uni BB20_14;

BB20_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r105, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r79, %r23, -3;
shl.b32 %r80, %r44, 6;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 4;
mad.lo.s32 %r83, %r82, %r96, %r12;
mad.lo.s32 %r84, %r80, %r98, %r83;
mul.wide.s32 %rd36, %r84, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r100, 0;
setp.lt.s32	%p10, %r79, 1;
mov.u32 %r103, %r10;
mov.u32 %r104, %r10;
@%p10 bra BB20_16;

BB20_15:
mov.u32 %r25, %r104;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r105, %r105, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r100, %r100, 4;
setp.lt.s32	%p11, %r100, %r79;
mov.u32 %r103, %r27;
mov.u32 %r104, %r27;
mov.f32 %f70, %f71;
@%p11 bra BB20_15;

BB20_16:
mov.f32 %f68, %f70;
sub.s32 %r86, %r103, %r10;
setp.ge.s32	%p12, %r86, %r23;
@%p12 bra BB20_19;

mul.wide.s32 %rd41, %r103, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r106, %r13, %r103;
mul.wide.s32 %rd43, %r105, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f69, %f68;

BB20_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r106, %r106, 1;
setp.lt.s32	%p13, %r106, %r23;
mov.f32 %f68, %f69;
@%p13 bra BB20_18;

BB20_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB20_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r98, %r98, 1;
mov.u32 %r99, %r72;
@%p14 bra BB20_5;

BB20_21:
add.s32 %r88, %r1, 15;
setp.lt.u32	%p2, %r88, 31;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB20_25;
bra.uni BB20_22;

BB20_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd47], %f72;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r46;
mul.lo.s32 %r91, %r90, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r92, 0, %r91, %p17;
mad.lo.s32 %r93, %r17, %r43, %r92;
mul.wide.s32 %rd48, %r93, 4;
add.s64 %rd22, %rd3, %rd48;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB20_24;

ld.global.f32 %f63, [%rd22];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd47], %f72;

BB20_24:
st.global.f32 [%rd22], %f72;

BB20_25:
bar.sync 0;
mov.u32 %r94, %nctaid.x;
shl.b32 %r95, %r94, 4;
add.s32 %r97, %r95, %r97;
setp.lt.s32	%p19, %r97, %r46;
add.s32 %r96, %r96, 1;
@%p19 bra BB20_2;

BB20_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<116>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -16;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB21_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 4;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 7;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 29;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 3;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 6;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 16, %r69;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 4;
shl.b32 %r70, %r47, 4;
mul.wide.s32 %rd9, %r70, 4;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB21_2:
mov.u32 %r71, %nctaid.x;
shl.b32 %r72, %r71, 4;
mad.lo.s32 %r16, %r72, %r105, %r12;
shl.b32 %r74, %r60, 4;
add.s32 %r17, %r74, %r106;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB21_26;

add.s32 %r18, %r17, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB21_21;

mov.u32 %r108, %r8;

BB21_5:
mov.u32 %r20, %r108;
add.s32 %r77, %r20, 64;
min.s32 %r78, %r77, %r49;
min.s32 %r21, %r78, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r79, 1;
sub.s32 %r80, %r79, %r49;
mul.lo.s32 %r81, %r80, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r82, 0, %r81, %p6;
mad.lo.s32 %r23, %r22, %r47, %r82;
add.s32 %r83, %r21, -48;
setp.lt.s32	%p7, %r22, %r83;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB21_12;
bra.uni BB21_6;

BB21_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+64], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+128], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB21_13;

BB21_6:
add.s32 %r84, %r21, -32;
setp.lt.s32	%p8, %r22, %r84;
@%p8 bra BB21_11;
bra.uni BB21_7;

BB21_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+64], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB21_13;

BB21_7:
add.s32 %r85, %r21, -16;
setp.lt.s32	%p9, %r22, %r85;
@%p9 bra BB21_10;
bra.uni BB21_8;

BB21_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r87, %r23, %r70;
mul.wide.s32 %rd38, %r87, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB21_13;

BB21_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB21_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB21_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB21_20;
bra.uni BB21_14;

BB21_14:
mov.u64 %rd62, %rd6;
mad.lo.s32 %r114, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r91, %r25, -3;
shl.b32 %r92, %r46, 6;
mad.lo.s32 %r93, %r92, %r107, %r16;
mul.wide.s32 %rd45, %r93, 4;
add.s64 %rd61, %rd27, %rd45;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r91, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB21_16;

BB21_15:
mov.u32 %r27, %r113;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r91;
mov.u32 %r112, %r29;
mov.u32 %r113, %r29;
mov.f32 %f70, %f71;
@%p12 bra BB21_15;

BB21_16:
mov.f32 %f68, %f70;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r25;
@%p13 bra BB21_19;

mul.wide.s32 %rd50, %r112, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd52, %r114, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f69, %f68;

BB21_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r25;
mov.f32 %f68, %f69;
@%p14 bra BB21_18;

BB21_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB21_20:
setp.lt.s32	%p15, %r77, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r77;
@%p15 bra BB21_5;

BB21_21:
add.s32 %r97, %r1, 15;
setp.lt.u32	%p2, %r97, 31;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB21_25;
bra.uni BB21_22;

BB21_22:
add.s64 %rd56, %rd31, %rd33;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd56+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd56+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd56+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd56+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd56], %f72;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r48;
mul.lo.s32 %r100, %r99, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r18, %r45, %r101;
mul.wide.s32 %rd57, %r102, 4;
add.s64 %rd24, %rd3, %rd57;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB21_24;

ld.global.f32 %f63, [%rd24];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd56], %f72;

BB21_24:
st.global.f32 [%rd24], %f72;

BB21_25:
bar.sync 0;
add.s32 %r106, %r72, %r106;
setp.lt.s32	%p20, %r106, %r48;
add.s32 %r105, %r105, 1;
@%p20 bra BB21_2;

BB21_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<123>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB22_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 16, %r65;
shl.b32 %r66, %r42, 2;
mul.wide.s32 %rd8, %r66, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r113, 0;
mov.u32 %r112, %r113;

BB22_2:
shl.b32 %r68, %r56, 4;
add.s32 %r69, %r68, %r113;
setp.ge.s32	%p4, %r69, %r44;
@%p4 bra BB22_26;

mov.u32 %r114, 0;
st.shared.u32 [%rd5], %r114;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB22_21;

mov.u32 %r115, %r8;

BB22_5:
mov.u32 %r16, %r115;
add.s32 %r72, %r16, 64;
min.s32 %r73, %r72, %r45;
min.s32 %r17, %r73, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r74, %r18, %r43;
add.s32 %r75, %r17, -48;
setp.lt.s32	%p6, %r18, %r75;
mul.wide.s32 %rd37, %r74, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB22_12;
bra.uni BB22_6;

BB22_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+64];
ld.global.f32 %f27, [%rd10+128];
ld.global.f32 %f28, [%rd10+192];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+64], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+128], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB22_13;

BB22_6:
add.s32 %r76, %r17, -32;
setp.lt.s32	%p7, %r18, %r76;
@%p7 bra BB22_11;
bra.uni BB22_7;

BB22_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+64];
ld.global.f32 %f21, [%rd10+128];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+64], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB22_13;

BB22_7:
add.s32 %r77, %r17, -16;
setp.lt.s32	%p8, %r18, %r77;
@%p8 bra BB22_10;
bra.uni BB22_8;

BB22_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+64];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB22_13;

BB22_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB22_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB22_13:
add.s32 %r81, %r69, %r2;
setp.lt.s32	%p1, %r81, %r44;
bar.sync 0;
@!%p1 bra BB22_20;
bra.uni BB22_14;

BB22_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r121, %r16, %r42, %r81;
sub.s32 %r20, %r17, %r16;
add.s32 %r87, %r20, -3;
shl.b32 %r88, %r42, 6;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 4;
mad.lo.s32 %r91, %r90, %r112, %r11;
mad.lo.s32 %r92, %r88, %r114, %r91;
mul.wide.s32 %rd38, %r92, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r116, 0;
setp.lt.s32	%p10, %r87, 1;
mov.u32 %r119, %r10;
mov.u32 %r120, %r10;
@%p10 bra BB22_16;

BB22_15:
mov.u32 %r23, %r120;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r121, %r121, %r66;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r116, %r116, 4;
setp.lt.s32	%p11, %r116, %r87;
mov.u32 %r119, %r25;
mov.u32 %r120, %r25;
mov.f32 %f70, %f71;
@%p11 bra BB22_15;

BB22_16:
mov.f32 %f68, %f70;
sub.s32 %r94, %r119, %r10;
setp.ge.s32	%p12, %r94, %r20;
@%p12 bra BB22_19;

mul.wide.s32 %rd43, %r119, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r122, %r12, %r119;
mul.wide.s32 %rd45, %r121, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f69, %f68;

BB22_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p13, %r122, %r20;
mov.f32 %f68, %f69;
@%p13 bra BB22_18;

BB22_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB22_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r114, %r114, 1;
mov.u32 %r115, %r72;
@%p14 bra BB22_5;

BB22_21:
add.s32 %r96, %r1, 15;
setp.lt.u32	%p2, %r96, 31;
bar.sync 0;
add.s32 %r100, %r69, %r2;
setp.lt.s32	%p15, %r100, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB22_25;
bra.uni BB22_22;

BB22_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.f32 %f49, [%rd49];
ld.shared.f32 %f50, [%rd49+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd49+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd49+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd49+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd49+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd49+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd49+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd49], %f72;
mov.u32 %r105, 1;
sub.s32 %r106, %r105, %r44;
mul.lo.s32 %r107, %r106, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r108, 0, %r107, %p17;
mad.lo.s32 %r109, %r100, %r41, %r108;
ld.global.f32 %f9, [%rd1];
mul.wide.s32 %rd50, %r109, 4;
add.s64 %rd23, %rd4, %rd50;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB22_24;

ld.global.f32 %f63, [%rd23];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd49], %f72;

BB22_24:
st.global.f32 [%rd23], %f72;

BB22_25:
bar.sync 0;
mov.u32 %r110, %nctaid.x;
shl.b32 %r111, %r110, 4;
add.s32 %r113, %r111, %r113;
setp.lt.s32	%p19, %r113, %r44;
add.s32 %r112, %r112, 1;
@%p19 bra BB22_2;

BB22_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<115>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -16;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB23_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 4;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 7;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 29;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 3;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 6;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 16, %r69;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB23_2:
shl.b32 %r71, %r60, 4;
add.s32 %r16, %r71, %r105;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB23_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd5], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB23_21;

mov.u32 %r107, %r8;

BB23_5:
mov.u32 %r19, %r107;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 4;
mad.lo.s32 %r20, %r75, %r104, %r12;
add.s32 %r76, %r19, 64;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -48;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB23_12;
bra.uni BB23_6;

BB23_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
shl.b32 %r88, %r47, 4;
mul.wide.s32 %rd43, %r88, 4;
add.s64 %rd44, %rd10, %rd43;
ld.global.f32 %f26, [%rd44];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+64], %f27;
add.s64 %rd45, %rd44, %rd43;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+128], %f29;
add.s64 %rd46, %rd45, %rd43;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB23_13;

BB23_6:
add.s32 %r83, %r21, -32;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB23_11;
bra.uni BB23_7;

BB23_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
shl.b32 %r87, %r47, 4;
mul.wide.s32 %rd40, %r87, 4;
add.s64 %rd41, %rd10, %rd40;
ld.global.f32 %f20, [%rd41];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+64], %f21;
add.s64 %rd42, %rd41, %rd40;
ld.global.f32 %f22, [%rd42];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB23_13;

BB23_7:
add.s32 %r84, %r21, -16;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB23_10;
bra.uni BB23_8;

BB23_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r85, %r47, 4;
add.s32 %r86, %r23, %r85;
mul.wide.s32 %rd38, %r86, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB23_13;

BB23_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB23_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB23_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB23_20;
bra.uni BB23_14;

BB23_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r113, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 6;
mad.lo.s32 %r92, %r91, %r106, %r20;
mul.wide.s32 %rd47, %r92, 4;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB23_16;

BB23_15:
mov.u32 %r27, %r112;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r90;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f70, %f71;
@%p12 bra BB23_15;

BB23_16:
mov.f32 %f68, %f70;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB23_19;

mul.wide.s32 %rd52, %r111, 4;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd54, %r113, 4;
add.s64 %rd65, %rd26, %rd54;
mov.f32 %f69, %f68;

BB23_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
mov.f32 %f68, %f69;
@%p14 bra BB23_18;

BB23_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB23_20:
setp.lt.s32	%p15, %r76, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r76;
@%p15 bra BB23_5;

BB23_21:
add.s32 %r96, %r1, 15;
setp.lt.u32	%p2, %r96, 31;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB23_25;
bra.uni BB23_22;

BB23_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f49, [%rd58];
ld.shared.f32 %f50, [%rd58+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd58+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd58+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd58+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd58+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd58+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd58+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd58], %f72;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r17, %r45, %r100;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd59, %r101, 4;
add.s64 %rd23, %rd4, %rd59;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB23_24;

ld.global.f32 %f63, [%rd23];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd58], %f72;

BB23_24:
st.global.f32 [%rd23], %f72;

BB23_25:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 4;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p20, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p20 bra BB23_2;

BB23_26:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<69>;
.reg .b32 %r<70>;
.reg .b64 %rd<32>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB24_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r64, 0;
cvta.to.global.u64 %rd30, %rd8;

BB24_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r64;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB24_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r65, 0;
st.shared.u32 [%rd2], %r65;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB24_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB24_5:
mov.u32 %r10, %r65;
add.s32 %r65, %r10, 256;
min.s32 %r11, %r65, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 4;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB24_8;
bra.uni BB24_6;

BB24_8:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 4;
add.s64 %rd17, %rd1, %rd16;
ld.global.f32 %f16, [%rd17];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB24_9;

BB24_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB24_9;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB24_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB24_15;
bra.uni BB24_10;

BB24_10:
add.s32 %r69, %r9, %r10;
add.s32 %r68, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -16;
mov.f32 %f66, 0f00000000;
mov.f32 %f67, %f66;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r66, %r3;
@%p9 bra BB24_12;

BB24_11:
mov.u32 %r17, %r66;
mul.wide.s32 %rd20, %r69, 4;
add.s64 %rd18, %rd7, %rd20;

	ld.global.nc.f32 %f20, [%rd18];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd23, %rd14, %rd21;
ld.shared.f32 %f22, [%rd23];
fma.rn.f32 %f23, %f20, %f22, %f67;
add.s32 %r55, %r69, 16;
mul.wide.s32 %rd24, %r55, 4;
add.s64 %rd19, %rd7, %rd24;

	ld.global.nc.f32 %f21, [%rd19];

	ld.shared.f32 %f24, [%rd23+64];
fma.rn.f32 %f67, %f21, %f24, %f23;
add.s32 %r69, %r69, 32;
add.s32 %r68, %r68, 32;
sub.s32 %r22, %r68, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r66, %r22;
mov.f32 %f66, %f67;
@%p10 bra BB24_11;

BB24_12:
mov.f32 %f65, %f66;
sub.s32 %r67, %r68, %r10;
setp.ge.s32	%p11, %r67, %r16;
mov.f32 %f64, %f65;
@%p11 bra BB24_14;

BB24_13:
mul.wide.s32 %rd26, %r69, 4;
add.s64 %rd25, %rd7, %rd26;

	ld.global.nc.f32 %f25, [%rd25];

	mul.wide.s32 %rd27, %r67, 4;
add.s64 %rd29, %rd14, %rd27;
ld.shared.f32 %f26, [%rd29];
fma.rn.f32 %f65, %f25, %f26, %f65;
add.s32 %r69, %r69, 16;
add.s32 %r68, %r68, 16;
sub.s32 %r67, %r68, %r10;
setp.lt.s32	%p12, %r67, %r16;
mov.f32 %f64, %f65;
@%p12 bra BB24_13;

BB24_14:
ld.shared.f32 %f27, [%rd2];
add.f32 %f28, %f64, %f27;
st.shared.f32 [%rd2], %f28;

BB24_15:
setp.lt.s32	%p13, %r65, %r34;
@%p13 bra BB24_5;

BB24_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB24_20;
bra.uni BB24_17;

BB24_17:
ld.shared.f32 %f29, [%rd4];
ld.shared.f32 %f30, [%rd4+4];
add.f32 %f31, %f30, %f29;
ld.shared.f32 %f32, [%rd4+8];
add.f32 %f33, %f32, %f31;
ld.shared.f32 %f34, [%rd4+12];
add.f32 %f35, %f34, %f33;
ld.shared.f32 %f36, [%rd4+16];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+20];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+24];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+28];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+32];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+36];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+40];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+44];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+48];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+52];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+56];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+60];
add.f32 %f68, %f58, %f57;
st.shared.f32 [%rd4], %f68;
sub.s32 %r58, %r44, %r35;
mul.lo.s32 %r59, %r58, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r60, 0, %r59, %p16;
mad.lo.s32 %r61, %r8, %r38, %r60;
mul.wide.s32 %rd31, %r61, 4;
add.s64 %rd6, %rd30, %rd31;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB24_19;

ld.global.f32 %f59, [%rd6];
fma.rn.f32 %f68, %f59, %f11, %f68;
st.shared.f32 [%rd4], %f68;

BB24_19:
st.global.f32 [%rd6], %f68;

BB24_20:
mov.u32 %r62, %nctaid.x;
shl.b32 %r63, %r62, 3;
add.s32 %r64, %r63, %r64;
setp.lt.s32	%p18, %r64, %r35;
@%p18 bra BB24_2;

BB24_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<69>;
.reg .b32 %r<69>;
.reg .b64 %rd<42>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB25_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r63, 0;
cvta.to.global.u64 %rd36, %rd7;
cvta.to.global.u64 %rd37, %rd8;

BB25_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r63;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB25_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r64, 0;
st.shared.u32 [%rd2], %r64;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB25_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB25_5:
mov.u32 %r11, %r64;
add.s32 %r64, %r11, 256;
min.s32 %r12, %r64, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 4;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB25_8;
bra.uni BB25_6;

BB25_8:
ld.global.f32 %f14, [%rd4];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB25_9;

BB25_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB25_9;

ld.global.f32 %f12, [%rd4];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB25_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB25_15;
bra.uni BB25_10;

BB25_10:
add.s32 %r68, %r10, %r11;
add.s32 %r67, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -16;
mov.f32 %f66, 0f00000000;
mov.f32 %f67, %f66;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r65, %r3;
@%p10 bra BB25_12;

BB25_11:
mov.u32 %r18, %r65;
mul.wide.s32 %rd23, %r68, 4;
add.s64 %rd21, %rd6, %rd23;

	ld.global.nc.f32 %f20, [%rd21];

	mul.wide.s32 %rd24, %r18, 4;
add.s64 %rd26, %rd17, %rd24;
ld.shared.f32 %f22, [%rd26];
fma.rn.f32 %f23, %f20, %f22, %f67;
add.s32 %r58, %r68, 16;
mul.wide.s32 %rd27, %r58, 4;
add.s64 %rd22, %rd6, %rd27;

	ld.global.nc.f32 %f21, [%rd22];

	ld.shared.f32 %f24, [%rd26+64];
fma.rn.f32 %f67, %f21, %f24, %f23;
add.s32 %r68, %r68, 32;
add.s32 %r67, %r67, 32;
sub.s32 %r23, %r67, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r65, %r23;
mov.f32 %f66, %f67;
@%p11 bra BB25_11;

BB25_12:
mov.f32 %f65, %f66;
sub.s32 %r66, %r67, %r11;
setp.ge.s32	%p12, %r66, %r17;
mov.f32 %f64, %f65;
@%p12 bra BB25_14;

BB25_13:
mul.wide.s32 %rd29, %r68, 4;
add.s64 %rd28, %rd6, %rd29;

	ld.global.nc.f32 %f25, [%rd28];

	mul.wide.s32 %rd30, %r66, 4;
add.s64 %rd32, %rd17, %rd30;
ld.shared.f32 %f26, [%rd32];
fma.rn.f32 %f65, %f25, %f26, %f65;
add.s32 %r68, %r68, 16;
add.s32 %r67, %r67, 16;
sub.s32 %r66, %r67, %r11;
setp.lt.s32	%p13, %r66, %r17;
mov.f32 %f64, %f65;
@%p13 bra BB25_13;

BB25_14:
ld.shared.f32 %f27, [%rd2];
add.f32 %f28, %f64, %f27;
st.shared.f32 [%rd2], %f28;

BB25_15:
setp.lt.s32	%p14, %r64, %r35;
@%p14 bra BB25_5;

BB25_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB25_20;
bra.uni BB25_17;

BB25_17:
ld.shared.f32 %f29, [%rd14];
ld.shared.f32 %f30, [%rd14+4];
add.f32 %f31, %f30, %f29;
ld.shared.f32 %f32, [%rd14+8];
add.f32 %f33, %f32, %f31;
ld.shared.f32 %f34, [%rd14+12];
add.f32 %f35, %f34, %f33;
ld.shared.f32 %f36, [%rd14+16];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+20];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+24];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+28];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+32];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+36];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+40];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+44];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+48];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+52];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+56];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+60];
add.f32 %f68, %f58, %f57;
st.shared.f32 [%rd14], %f68;
mad.lo.s32 %r60, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd36];
mul.wide.s32 %rd38, %r60, 4;
add.s64 %rd5, %rd37, %rd38;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB25_19;

ld.global.f32 %f59, [%rd5];
fma.rn.f32 %f68, %f9, %f59, %f68;
st.shared.f32 [%rd14], %f68;

BB25_19:
st.global.f32 [%rd5], %f68;

BB25_20:
mov.u32 %r61, %nctaid.x;
shl.b32 %r62, %r61, 3;
add.s32 %r63, %r62, %r63;
setp.lt.s32	%p18, %r63, %r36;
@%p18 bra BB25_2;

BB25_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<69>;
.reg .b32 %r<70>;
.reg .b64 %rd<32>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB26_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r64, 0;
cvta.to.global.u64 %rd30, %rd8;

BB26_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r64;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB26_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r65, 0;
st.shared.u32 [%rd2], %r65;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB26_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB26_5:
mov.u32 %r10, %r65;
add.s32 %r65, %r10, 256;
min.s32 %r11, %r65, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 4;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB26_8;
bra.uni BB26_6;

BB26_8:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 4;
add.s64 %rd17, %rd1, %rd16;
ld.global.f32 %f16, [%rd17];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB26_9;

BB26_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB26_9;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB26_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB26_15;
bra.uni BB26_10;

BB26_10:
add.s32 %r69, %r9, %r10;
add.s32 %r68, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -16;
mov.f32 %f66, 0f00000000;
mov.f32 %f67, %f66;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r66, %r3;
@%p9 bra BB26_12;

BB26_11:
mov.u32 %r17, %r66;
mul.wide.s32 %rd20, %r69, 4;
add.s64 %rd18, %rd7, %rd20;

	ld.global.nc.f32 %f20, [%rd18];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd23, %rd14, %rd21;
ld.shared.f32 %f22, [%rd23];
fma.rn.f32 %f23, %f20, %f22, %f67;
add.s32 %r55, %r69, 16;
mul.wide.s32 %rd24, %r55, 4;
add.s64 %rd19, %rd7, %rd24;

	ld.global.nc.f32 %f21, [%rd19];

	ld.shared.f32 %f24, [%rd23+64];
fma.rn.f32 %f67, %f21, %f24, %f23;
add.s32 %r69, %r69, 32;
add.s32 %r68, %r68, 32;
sub.s32 %r22, %r68, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r66, %r22;
mov.f32 %f66, %f67;
@%p10 bra BB26_11;

BB26_12:
mov.f32 %f65, %f66;
sub.s32 %r67, %r68, %r10;
setp.ge.s32	%p11, %r67, %r16;
mov.f32 %f64, %f65;
@%p11 bra BB26_14;

BB26_13:
mul.wide.s32 %rd26, %r69, 4;
add.s64 %rd25, %rd7, %rd26;

	ld.global.nc.f32 %f25, [%rd25];

	mul.wide.s32 %rd27, %r67, 4;
add.s64 %rd29, %rd14, %rd27;
ld.shared.f32 %f26, [%rd29];
fma.rn.f32 %f65, %f25, %f26, %f65;
add.s32 %r69, %r69, 16;
add.s32 %r68, %r68, 16;
sub.s32 %r67, %r68, %r10;
setp.lt.s32	%p12, %r67, %r16;
mov.f32 %f64, %f65;
@%p12 bra BB26_13;

BB26_14:
ld.shared.f32 %f27, [%rd2];
add.f32 %f28, %f64, %f27;
st.shared.f32 [%rd2], %f28;

BB26_15:
setp.lt.s32	%p13, %r65, %r34;
@%p13 bra BB26_5;

BB26_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB26_20;
bra.uni BB26_17;

BB26_17:
ld.shared.f32 %f29, [%rd4];
ld.shared.f32 %f30, [%rd4+4];
add.f32 %f31, %f30, %f29;
ld.shared.f32 %f32, [%rd4+8];
add.f32 %f33, %f32, %f31;
ld.shared.f32 %f34, [%rd4+12];
add.f32 %f35, %f34, %f33;
ld.shared.f32 %f36, [%rd4+16];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+20];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+24];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+28];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+32];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+36];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+40];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+44];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+48];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+52];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+56];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+60];
add.f32 %f68, %f58, %f57;
st.shared.f32 [%rd4], %f68;
sub.s32 %r58, %r44, %r35;
mul.lo.s32 %r59, %r58, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r60, 0, %r59, %p16;
mad.lo.s32 %r61, %r8, %r38, %r60;
mul.wide.s32 %rd31, %r61, 4;
add.s64 %rd6, %rd30, %rd31;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB26_19;

ld.global.f32 %f59, [%rd6];
fma.rn.f32 %f68, %f59, %f11, %f68;
st.shared.f32 [%rd4], %f68;

BB26_19:
st.global.f32 [%rd6], %f68;

BB26_20:
mov.u32 %r62, %nctaid.x;
shl.b32 %r63, %r62, 3;
add.s32 %r64, %r63, %r64;
setp.lt.s32	%p18, %r64, %r35;
@%p18 bra BB26_2;

BB26_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<69>;
.reg .b32 %r<69>;
.reg .b64 %rd<42>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB27_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r63, 0;
cvta.to.global.u64 %rd36, %rd7;
cvta.to.global.u64 %rd37, %rd8;

BB27_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r63;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB27_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r64, 0;
st.shared.u32 [%rd2], %r64;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB27_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB27_5:
mov.u32 %r11, %r64;
add.s32 %r64, %r11, 256;
min.s32 %r12, %r64, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 4;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB27_8;
bra.uni BB27_6;

BB27_8:
ld.global.f32 %f14, [%rd4];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB27_9;

BB27_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB27_9;

ld.global.f32 %f12, [%rd4];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB27_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB27_15;
bra.uni BB27_10;

BB27_10:
add.s32 %r68, %r10, %r11;
add.s32 %r67, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -16;
mov.f32 %f66, 0f00000000;
mov.f32 %f67, %f66;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r65, %r3;
@%p10 bra BB27_12;

BB27_11:
mov.u32 %r18, %r65;
mul.wide.s32 %rd23, %r68, 4;
add.s64 %rd21, %rd6, %rd23;

	ld.global.nc.f32 %f20, [%rd21];

	mul.wide.s32 %rd24, %r18, 4;
add.s64 %rd26, %rd17, %rd24;
ld.shared.f32 %f22, [%rd26];
fma.rn.f32 %f23, %f20, %f22, %f67;
add.s32 %r58, %r68, 16;
mul.wide.s32 %rd27, %r58, 4;
add.s64 %rd22, %rd6, %rd27;

	ld.global.nc.f32 %f21, [%rd22];

	ld.shared.f32 %f24, [%rd26+64];
fma.rn.f32 %f67, %f21, %f24, %f23;
add.s32 %r68, %r68, 32;
add.s32 %r67, %r67, 32;
sub.s32 %r23, %r67, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r65, %r23;
mov.f32 %f66, %f67;
@%p11 bra BB27_11;

BB27_12:
mov.f32 %f65, %f66;
sub.s32 %r66, %r67, %r11;
setp.ge.s32	%p12, %r66, %r17;
mov.f32 %f64, %f65;
@%p12 bra BB27_14;

BB27_13:
mul.wide.s32 %rd29, %r68, 4;
add.s64 %rd28, %rd6, %rd29;

	ld.global.nc.f32 %f25, [%rd28];

	mul.wide.s32 %rd30, %r66, 4;
add.s64 %rd32, %rd17, %rd30;
ld.shared.f32 %f26, [%rd32];
fma.rn.f32 %f65, %f25, %f26, %f65;
add.s32 %r68, %r68, 16;
add.s32 %r67, %r67, 16;
sub.s32 %r66, %r67, %r11;
setp.lt.s32	%p13, %r66, %r17;
mov.f32 %f64, %f65;
@%p13 bra BB27_13;

BB27_14:
ld.shared.f32 %f27, [%rd2];
add.f32 %f28, %f64, %f27;
st.shared.f32 [%rd2], %f28;

BB27_15:
setp.lt.s32	%p14, %r64, %r35;
@%p14 bra BB27_5;

BB27_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB27_20;
bra.uni BB27_17;

BB27_17:
ld.shared.f32 %f29, [%rd14];
ld.shared.f32 %f30, [%rd14+4];
add.f32 %f31, %f30, %f29;
ld.shared.f32 %f32, [%rd14+8];
add.f32 %f33, %f32, %f31;
ld.shared.f32 %f34, [%rd14+12];
add.f32 %f35, %f34, %f33;
ld.shared.f32 %f36, [%rd14+16];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+20];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+24];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+28];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+32];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+36];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+40];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+44];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+48];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+52];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+56];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+60];
add.f32 %f68, %f58, %f57;
st.shared.f32 [%rd14], %f68;
mad.lo.s32 %r60, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd36];
mul.wide.s32 %rd38, %r60, 4;
add.s64 %rd5, %rd37, %rd38;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB27_19;

ld.global.f32 %f59, [%rd5];
fma.rn.f32 %f68, %f9, %f59, %f68;
st.shared.f32 [%rd14], %f68;

BB27_19:
st.global.f32 [%rd5], %f68;

BB27_20:
mov.u32 %r61, %nctaid.x;
shl.b32 %r62, %r61, 3;
add.s32 %r63, %r62, %r63;
setp.lt.s32	%p18, %r63, %r36;
@%p18 bra BB27_2;

BB27_21:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<123>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 25;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -128;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB28_23;

cvta.to.global.u64 %rd2, %rd29;
cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r56, %r49, 7;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r8, %r46, %r56;
add.s32 %r58, %r56, 1;
mul.lo.s32 %r9, %r58, %r46;
shl.b32 %r10, %r56, 8;
add.s32 %r59, %r10, %r2;
mul.wide.s32 %rd35, %r59, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
shl.b32 %r11, %r43, 1;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r60, %r46, %r43;
mad.lo.s32 %r61, %r60, %r56, %r2;
shl.b32 %r62, %r57, 7;
add.s32 %r12, %r61, %r62;
mul.wide.s32 %rd7, %r11, 4;
add.s32 %r63, %r8, 1;
mad.lo.s32 %r64, %r43, %r63, %r2;
add.s32 %r13, %r64, %r62;
neg.s32 %r14, %r10;
mul.wide.s32 %rd8, %r43, 4;
mov.u32 %r113, 0;
mov.u32 %r112, %r113;

BB28_2:
add.s32 %r67, %r62, %r113;
setp.ge.s32	%p4, %r67, %r45;
@%p4 bra BB28_23;

mov.u32 %r114, 0;
st.shared.u32 [%rd4], %r114;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB28_17;

mov.u32 %r115, %r8;

BB28_5:
mov.u32 %r18, %r115;
add.s32 %r70, %r18, 256;
min.s32 %r71, %r70, %r46;
min.s32 %r19, %r71, %r9;
bar.sync 0;
add.s32 %r20, %r18, %r2;
mul.lo.s32 %r72, %r20, %r44;
add.s32 %r73, %r19, -128;
setp.lt.s32	%p6, %r20, %r73;
mul.wide.s32 %rd38, %r72, 4;
add.s64 %rd9, %rd2, %rd38;
@%p6 bra BB28_8;
bra.uni BB28_6;

BB28_8:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+512];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB28_9;

BB28_6:
setp.ge.s32	%p7, %r20, %r19;
@%p7 bra BB28_9;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB28_9:
add.s32 %r77, %r67, %r2;
setp.lt.s32	%p1, %r77, %r45;
bar.sync 0;
@!%p1 bra BB28_16;
bra.uni BB28_10;

BB28_10:
mov.u64 %rd56, %rd6;
mad.lo.s32 %r121, %r18, %r43, %r77;
sub.s32 %r22, %r19, %r18;
add.s32 %r83, %r22, -1;
mul.lo.s32 %r84, %r43, %r114;
shl.b32 %r85, %r84, 8;
mov.u32 %r86, %nctaid.x;
mul.lo.s32 %r87, %r86, %r112;
shl.b32 %r88, %r87, 7;
add.s32 %r89, %r13, %r88;
add.s32 %r90, %r89, %r85;
mul.wide.s32 %rd39, %r90, 4;
add.s64 %rd54, %rd28, %rd39;
add.s32 %r91, %r12, %r88;
add.s32 %r92, %r91, %r85;
mul.wide.s32 %rd40, %r92, 4;
add.s64 %rd55, %rd28, %rd40;
mov.f32 %f37, 0f00000000;
mov.f32 %f38, %f37;
mov.u32 %r116, 0;
setp.lt.s32	%p8, %r83, 1;
mov.u32 %r119, %r10;
mov.u32 %r120, %r10;
@%p8 bra BB28_12;

BB28_11:
mov.u32 %r24, %r120;

	ld.global.cv.f32 %f20, [%rd55];

	ld.shared.f32 %f22, [%rd56];
fma.rn.f32 %f23, %f20, %f22, %f38;

	ld.global.cv.f32 %f21, [%rd54];

	ld.shared.f32 %f24, [%rd56+4];
fma.rn.f32 %f38, %f21, %f24, %f23;
add.s32 %r26, %r24, 2;
add.s32 %r121, %r121, %r11;
add.s64 %rd56, %rd56, 8;
add.s64 %rd55, %rd55, %rd7;
add.s64 %rd54, %rd54, %rd7;
add.s32 %r116, %r116, 2;
setp.lt.s32	%p9, %r116, %r83;
mov.u32 %r119, %r26;
mov.u32 %r120, %r26;
mov.f32 %f37, %f38;
@%p9 bra BB28_11;

BB28_12:
mov.f32 %f35, %f37;
sub.s32 %r94, %r119, %r10;
setp.ge.s32	%p10, %r94, %r22;
@%p10 bra BB28_15;

mul.wide.s32 %rd43, %r119, 4;
add.s64 %rd58, %rd36, %rd43;
add.s32 %r122, %r14, %r119;
mul.wide.s32 %rd45, %r121, 4;
add.s64 %rd57, %rd28, %rd45;
mov.f32 %f36, %f35;

BB28_14:

	ld.global.cv.f32 %f25, [%rd57];

	ld.shared.f32 %f26, [%rd58];
fma.rn.f32 %f36, %f25, %f26, %f36;
add.s64 %rd58, %rd58, 4;
add.s64 %rd57, %rd57, %rd8;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p11, %r122, %r22;
mov.f32 %f35, %f36;
@%p11 bra BB28_14;

BB28_15:
ld.shared.f32 %f27, [%rd4];
add.f32 %f28, %f35, %f27;
st.shared.f32 [%rd4], %f28;

BB28_16:
setp.lt.s32	%p12, %r70, %r9;
add.s32 %r114, %r114, 1;
mov.u32 %r115, %r70;
@%p12 bra BB28_5;

BB28_17:
add.s32 %r96, %r1, 127;
setp.lt.u32	%p2, %r96, 255;
bar.sync 0;
add.s32 %r100, %r67, %r2;
setp.lt.s32	%p13, %r100, %r45;
and.pred %p14, %p13, %p2;
@!%p14 bra BB28_22;
bra.uni BB28_18;

BB28_18:
setp.neu.f32	%p15, %f11, 0f00000000;
mov.u32 %r105, 1;
sub.s32 %r106, %r105, %r45;
mul.lo.s32 %r107, %r106, %r42;
setp.gt.s32	%p16, %r42, -1;
selp.b32	%r108, 0, %r107, %p16;
mad.lo.s32 %r109, %r100, %r42, %r108;
mul.wide.s32 %rd47, %r109, 4;
add.s64 %rd25, %rd3, %rd47;
@%p15 bra BB28_20;
bra.uni BB28_19;

BB28_20:
ld.global.f32 %f29, [%rd25];
add.s64 %rd53, %rd32, %rd34;
ld.shared.f32 %f30, [%rd53];
fma.rn.f32 %f39, %f29, %f11, %f30;
st.shared.f32 [%rd53], %f39;
bra.uni BB28_21;

BB28_19:
add.s64 %rd50, %rd32, %rd34;
ld.shared.f32 %f39, [%rd50];

BB28_21:
st.global.f32 [%rd25], %f39;

BB28_22:
bar.sync 0;
mov.u32 %r110, %nctaid.x;
shl.b32 %r111, %r110, 7;
add.s32 %r113, %r111, %r113;
setp.lt.s32	%p17, %r113, %r45;
add.s32 %r112, %r112, 1;
@%p17 bra BB28_2;

BB28_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<115>;
.reg .b64 %rd<61>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 25;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -128;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB29_23;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r60, %r53, 7;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd31, %r60, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r8, %r50, %r60;
add.s32 %r62, %r60, 1;
mul.lo.s32 %r9, %r62, %r50;
shl.b32 %r10, %r60, 8;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd35, %r63, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
shl.b32 %r11, %r47, 1;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r64, %r50, %r47;
mad.lo.s32 %r65, %r64, %r60, %r2;
shl.b32 %r66, %r61, 7;
add.s32 %r12, %r65, %r66;
mul.wide.s32 %rd7, %r11, 4;
add.s32 %r67, %r8, 1;
mad.lo.s32 %r68, %r47, %r67, %r2;
add.s32 %r13, %r68, %r66;
neg.s32 %r14, %r10;
mul.wide.s32 %rd8, %r47, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB29_2:
add.s32 %r17, %r66, %r105;
setp.ge.s32	%p4, %r17, %r49;
@%p4 bra BB29_23;

add.s32 %r18, %r17, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd4], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB29_17;

mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 7;
mad.lo.s32 %r19, %r74, %r104, %r13;
mov.u32 %r107, %r8;

BB29_5:
mov.u32 %r21, %r107;
add.s32 %r75, %r21, 256;
min.s32 %r76, %r75, %r50;
min.s32 %r22, %r76, %r9;
bar.sync 0;
add.s32 %r23, %r21, %r2;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r50;
mul.lo.s32 %r79, %r78, %r48;
setp.gt.s32	%p6, %r48, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r24, %r23, %r48, %r80;
add.s32 %r81, %r22, -128;
setp.lt.s32	%p7, %r23, %r81;
mul.wide.s32 %rd38, %r24, 4;
add.s64 %rd9, %rd1, %rd38;
@%p7 bra BB29_8;
bra.uni BB29_6;

BB29_8:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
shl.b32 %r82, %r48, 7;
add.s32 %r83, %r24, %r82;
mul.wide.s32 %rd39, %r83, 4;
add.s64 %rd40, %rd1, %rd39;
ld.global.f32 %f16, [%rd40];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB29_9;

BB29_6:
setp.ge.s32	%p8, %r23, %r22;
@%p8 bra BB29_9;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB29_9:
setp.lt.s32	%p1, %r18, %r49;
bar.sync 0;
@!%p1 bra BB29_16;
bra.uni BB29_10;

BB29_10:
mul.lo.s32 %r85, %r47, %r106;
shl.b32 %r86, %r85, 8;
mad.lo.s32 %r89, %r74, %r104, %r12;
add.s32 %r90, %r89, %r86;
mul.wide.s32 %rd41, %r90, 4;
add.s64 %rd57, %rd28, %rd41;
add.s32 %r91, %r19, %r86;
mul.wide.s32 %rd42, %r91, 4;
add.s64 %rd56, %rd28, %rd42;
mov.u64 %rd58, %rd6;
mad.lo.s32 %r113, %r21, %r47, %r18;
sub.s32 %r26, %r22, %r21;
add.s32 %r92, %r26, -1;
mov.f32 %f37, 0f00000000;
mov.f32 %f38, %f37;
mov.u32 %r108, 0;
setp.lt.s32	%p9, %r92, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p9 bra BB29_12;

BB29_11:
mov.u32 %r28, %r112;

	ld.global.cv.f32 %f20, [%rd57];

	ld.shared.f32 %f22, [%rd58];
fma.rn.f32 %f23, %f20, %f22, %f38;

	ld.global.cv.f32 %f21, [%rd56];

	ld.shared.f32 %f24, [%rd58+4];
fma.rn.f32 %f38, %f21, %f24, %f23;
add.s32 %r30, %r28, 2;
add.s32 %r113, %r113, %r11;
add.s64 %rd58, %rd58, 8;
add.s64 %rd57, %rd57, %rd7;
add.s64 %rd56, %rd56, %rd7;
add.s32 %r108, %r108, 2;
setp.lt.s32	%p10, %r108, %r92;
mov.u32 %r111, %r30;
mov.u32 %r112, %r30;
mov.f32 %f37, %f38;
@%p10 bra BB29_11;

BB29_12:
mov.f32 %f35, %f37;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p11, %r94, %r26;
@%p11 bra BB29_15;

mul.wide.s32 %rd45, %r111, 4;
add.s64 %rd60, %rd36, %rd45;
add.s32 %r114, %r14, %r111;
mul.wide.s32 %rd47, %r113, 4;
add.s64 %rd59, %rd28, %rd47;
mov.f32 %f36, %f35;

BB29_14:

	ld.global.cv.f32 %f25, [%rd59];

	ld.shared.f32 %f26, [%rd60];
fma.rn.f32 %f36, %f25, %f26, %f36;
add.s64 %rd60, %rd60, 4;
add.s64 %rd59, %rd59, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p12, %r114, %r26;
mov.f32 %f35, %f36;
@%p12 bra BB29_14;

BB29_15:
ld.shared.f32 %f27, [%rd4];
add.f32 %f28, %f35, %f27;
st.shared.f32 [%rd4], %f28;

BB29_16:
setp.lt.s32	%p13, %r75, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r75;
@%p13 bra BB29_5;

BB29_17:
add.s32 %r96, %r1, 127;
setp.lt.u32	%p2, %r96, 255;
bar.sync 0;
setp.lt.s32	%p14, %r18, %r49;
and.pred %p15, %p14, %p2;
@!%p15 bra BB29_22;
bra.uni BB29_18;

BB29_18:
setp.neu.f32	%p16, %f11, 0f00000000;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r49;
mul.lo.s32 %r99, %r98, %r46;
setp.gt.s32	%p17, %r46, -1;
selp.b32	%r100, 0, %r99, %p17;
mad.lo.s32 %r101, %r18, %r46, %r100;
mul.wide.s32 %rd49, %r101, 4;
add.s64 %rd25, %rd3, %rd49;
@%p16 bra BB29_20;
bra.uni BB29_19;

BB29_20:
ld.global.f32 %f29, [%rd25];
add.s64 %rd55, %rd32, %rd34;
ld.shared.f32 %f30, [%rd55];
fma.rn.f32 %f39, %f29, %f11, %f30;
st.shared.f32 [%rd55], %f39;
bra.uni BB29_21;

BB29_19:
add.s64 %rd52, %rd32, %rd34;
ld.shared.f32 %f39, [%rd52];

BB29_21:
st.global.f32 [%rd25], %f39;

BB29_22:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 7;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p18, %r105, %r49;
add.s32 %r104, %r104, 1;
@%p18 bra BB29_2;

BB29_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<109>;
.reg .b64 %rd<61>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd31, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd32, %rd27;
ld.global.f32 %f1, [%rd32];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 25;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -128;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB30_23;

cvta.to.global.u64 %rd1, %rd28;
cvta.to.global.u64 %rd3, %rd30;
cvta.to.global.u64 %rd4, %rd31;
shr.s32 %r59, %r52, 7;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd33, %r59, 512;
mov.u64 %rd34, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r2, 4;
add.s64 %rd5, %rd35, %rd36;
mul.lo.s32 %r8, %r49, %r59;
add.s32 %r61, %r59, 1;
mul.lo.s32 %r9, %r61, %r49;
shl.b32 %r10, %r59, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd37, %r62, 4;
mov.u64 %rd38, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd38, %rd37;
shl.b32 %r11, %r46, 1;
mul.wide.s32 %rd39, %r10, 4;
add.s64 %rd7, %rd38, %rd39;
mul.lo.s32 %r63, %r49, %r46;
mad.lo.s32 %r64, %r63, %r59, %r2;
shl.b32 %r65, %r60, 7;
add.s32 %r12, %r64, %r65;
mul.wide.s32 %rd8, %r11, 4;
add.s32 %r66, %r8, 1;
mad.lo.s32 %r67, %r46, %r66, %r2;
add.s32 %r13, %r67, %r65;
neg.s32 %r14, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r99, 0;
mov.u32 %r98, %r99;

BB30_2:
add.s32 %r17, %r65, %r99;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB30_23;

add.s32 %r18, %r17, %r2;
mov.u32 %r100, 0;
st.shared.u32 [%rd5], %r100;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB30_17;

mov.u32 %r101, %r8;

BB30_5:
mov.u32 %r20, %r101;
mov.u32 %r72, %nctaid.x;
shl.b32 %r73, %r72, 7;
mad.lo.s32 %r21, %r73, %r98, %r13;
add.s32 %r74, %r20, 256;
min.s32 %r75, %r74, %r49;
min.s32 %r22, %r75, %r9;
bar.sync 0;
add.s32 %r23, %r20, %r2;
mul.lo.s32 %r76, %r23, %r47;
add.s32 %r77, %r22, -128;
setp.lt.s32	%p6, %r23, %r77;
mul.wide.s32 %rd40, %r76, 4;
add.s64 %rd10, %rd3, %rd40;
@%p6 bra BB30_8;
bra.uni BB30_6;

BB30_8:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+512];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB30_9;

BB30_6:
setp.ge.s32	%p7, %r23, %r22;
@%p7 bra BB30_9;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB30_9:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB30_16;
bra.uni BB30_10;

BB30_10:
mov.u64 %rd58, %rd7;
mad.lo.s32 %r107, %r20, %r46, %r18;
sub.s32 %r25, %r22, %r20;
add.s32 %r79, %r25, -1;
mul.lo.s32 %r80, %r46, %r100;
shl.b32 %r81, %r80, 8;
add.s32 %r82, %r21, %r81;
mul.wide.s32 %rd41, %r82, 4;
add.s64 %rd56, %rd29, %rd41;
mad.lo.s32 %r85, %r73, %r98, %r12;
add.s32 %r86, %r85, %r81;
mul.wide.s32 %rd42, %r86, 4;
add.s64 %rd57, %rd29, %rd42;
mov.f32 %f37, 0f00000000;
mov.f32 %f38, %f37;
mov.u32 %r102, 0;
setp.lt.s32	%p8, %r79, 1;
mov.u32 %r105, %r10;
mov.u32 %r106, %r10;
@%p8 bra BB30_12;

BB30_11:
mov.u32 %r27, %r106;

	ld.global.cv.f32 %f20, [%rd57];

	ld.shared.f32 %f22, [%rd58];
fma.rn.f32 %f23, %f20, %f22, %f38;

	ld.global.cv.f32 %f21, [%rd56];

	ld.shared.f32 %f24, [%rd58+4];
fma.rn.f32 %f38, %f21, %f24, %f23;
add.s32 %r29, %r27, 2;
add.s32 %r107, %r107, %r11;
add.s64 %rd58, %rd58, 8;
add.s64 %rd57, %rd57, %rd8;
add.s64 %rd56, %rd56, %rd8;
add.s32 %r102, %r102, 2;
setp.lt.s32	%p9, %r102, %r79;
mov.u32 %r105, %r29;
mov.u32 %r106, %r29;
mov.f32 %f37, %f38;
@%p9 bra BB30_11;

BB30_12:
mov.f32 %f35, %f37;
sub.s32 %r88, %r105, %r10;
setp.ge.s32	%p10, %r88, %r25;
@%p10 bra BB30_15;

mul.wide.s32 %rd45, %r105, 4;
add.s64 %rd60, %rd38, %rd45;
add.s32 %r108, %r14, %r105;
mul.wide.s32 %rd47, %r107, 4;
add.s64 %rd59, %rd29, %rd47;
mov.f32 %f36, %f35;

BB30_14:

	ld.global.cv.f32 %f25, [%rd59];

	ld.shared.f32 %f26, [%rd60];
fma.rn.f32 %f36, %f25, %f26, %f36;
add.s64 %rd60, %rd60, 4;
add.s64 %rd59, %rd59, %rd9;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p11, %r108, %r25;
mov.f32 %f35, %f36;
@%p11 bra BB30_14;

BB30_15:
ld.shared.f32 %f27, [%rd5];
add.f32 %f28, %f35, %f27;
st.shared.f32 [%rd5], %f28;

BB30_16:
setp.lt.s32	%p12, %r74, %r9;
add.s32 %r100, %r100, 1;
mov.u32 %r101, %r74;
@%p12 bra BB30_5;

BB30_17:
add.s32 %r90, %r1, 127;
setp.lt.u32	%p2, %r90, 255;
bar.sync 0;
setp.lt.s32	%p13, %r18, %r48;
and.pred %p14, %p13, %p2;
@!%p14 bra BB30_22;
bra.uni BB30_18;

BB30_18:
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r48;
mul.lo.s32 %r93, %r92, %r45;
setp.gt.s32	%p15, %r45, -1;
selp.b32	%r94, 0, %r93, %p15;
mad.lo.s32 %r95, %r18, %r45, %r94;
ld.global.f32 %f8, [%rd1];
setp.neu.f32	%p16, %f8, 0f00000000;
mul.wide.s32 %rd49, %r95, 4;
add.s64 %rd26, %rd4, %rd49;
@%p16 bra BB30_20;
bra.uni BB30_19;

BB30_20:
ld.global.f32 %f29, [%rd26];
add.s64 %rd55, %rd34, %rd36;
ld.shared.f32 %f30, [%rd55];
fma.rn.f32 %f39, %f8, %f29, %f30;
st.shared.f32 [%rd55], %f39;
bra.uni BB30_21;

BB30_19:
add.s64 %rd52, %rd34, %rd36;
ld.shared.f32 %f39, [%rd52];

BB30_21:
st.global.f32 [%rd26], %f39;

BB30_22:
bar.sync 0;
mov.u32 %r96, %nctaid.x;
shl.b32 %r97, %r96, 7;
add.s32 %r99, %r97, %r99;
setp.lt.s32	%p17, %r99, %r48;
add.s32 %r98, %r98, 1;
@%p17 bra BB30_2;

BB30_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<115>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[512];

ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd31, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd32, %rd27;
cvta.to.global.u64 %rd1, %rd30;
ld.global.f32 %f1, [%rd32];
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 25;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -128;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB31_23;

cvta.to.global.u64 %rd2, %rd28;
cvta.to.global.u64 %rd4, %rd31;
shr.s32 %r60, %r53, 7;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd33, %r60, 512;
mov.u64 %rd34, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r2, 4;
add.s64 %rd5, %rd35, %rd36;
mul.lo.s32 %r8, %r50, %r60;
add.s32 %r62, %r60, 1;
mul.lo.s32 %r9, %r62, %r50;
shl.b32 %r10, %r60, 8;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd37, %r63, 4;
mov.u64 %rd38, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd38, %rd37;
shl.b32 %r11, %r47, 1;
mul.wide.s32 %rd39, %r10, 4;
add.s64 %rd7, %rd38, %rd39;
mul.lo.s32 %r64, %r50, %r47;
mad.lo.s32 %r65, %r64, %r60, %r2;
shl.b32 %r66, %r61, 7;
add.s32 %r12, %r65, %r66;
mul.wide.s32 %rd8, %r11, 4;
add.s32 %r67, %r8, 1;
mad.lo.s32 %r68, %r47, %r67, %r2;
add.s32 %r13, %r68, %r66;
neg.s32 %r14, %r10;
mul.wide.s32 %rd9, %r47, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB31_2:
add.s32 %r17, %r66, %r105;
setp.ge.s32	%p4, %r17, %r49;
@%p4 bra BB31_23;

add.s32 %r18, %r17, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd5], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB31_17;

mov.u32 %r107, %r8;

BB31_5:
mov.u32 %r20, %r107;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 7;
mad.lo.s32 %r21, %r74, %r104, %r13;
add.s32 %r75, %r20, 256;
min.s32 %r76, %r75, %r50;
min.s32 %r22, %r76, %r9;
bar.sync 0;
add.s32 %r23, %r20, %r2;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r50;
mul.lo.s32 %r79, %r78, %r48;
setp.gt.s32	%p6, %r48, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r24, %r23, %r48, %r80;
add.s32 %r81, %r22, -128;
setp.lt.s32	%p7, %r23, %r81;
mul.wide.s32 %rd40, %r24, 4;
add.s64 %rd10, %rd1, %rd40;
@%p7 bra BB31_8;
bra.uni BB31_6;

BB31_8:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r82, %r48, 7;
add.s32 %r83, %r24, %r82;
mul.wide.s32 %rd41, %r83, 4;
add.s64 %rd42, %rd1, %rd41;
ld.global.f32 %f16, [%rd42];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB31_9;

BB31_6:
setp.ge.s32	%p8, %r23, %r22;
@%p8 bra BB31_9;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB31_9:
setp.lt.s32	%p1, %r18, %r49;
bar.sync 0;
@!%p1 bra BB31_16;
bra.uni BB31_10;

BB31_10:
mov.u64 %rd60, %rd7;
mad.lo.s32 %r113, %r20, %r47, %r18;
sub.s32 %r26, %r22, %r20;
add.s32 %r85, %r26, -1;
mul.lo.s32 %r86, %r47, %r106;
shl.b32 %r87, %r86, 8;
add.s32 %r88, %r21, %r87;
mul.wide.s32 %rd43, %r88, 4;
add.s64 %rd58, %rd29, %rd43;
mad.lo.s32 %r91, %r74, %r104, %r12;
add.s32 %r92, %r91, %r87;
mul.wide.s32 %rd44, %r92, 4;
add.s64 %rd59, %rd29, %rd44;
mov.f32 %f37, 0f00000000;
mov.f32 %f38, %f37;
mov.u32 %r108, 0;
setp.lt.s32	%p9, %r85, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p9 bra BB31_12;

BB31_11:
mov.u32 %r28, %r112;

	ld.global.cv.f32 %f20, [%rd59];

	ld.shared.f32 %f22, [%rd60];
fma.rn.f32 %f23, %f20, %f22, %f38;

	ld.global.cv.f32 %f21, [%rd58];

	ld.shared.f32 %f24, [%rd60+4];
fma.rn.f32 %f38, %f21, %f24, %f23;
add.s32 %r30, %r28, 2;
add.s32 %r113, %r113, %r11;
add.s64 %rd60, %rd60, 8;
add.s64 %rd59, %rd59, %rd8;
add.s64 %rd58, %rd58, %rd8;
add.s32 %r108, %r108, 2;
setp.lt.s32	%p10, %r108, %r85;
mov.u32 %r111, %r30;
mov.u32 %r112, %r30;
mov.f32 %f37, %f38;
@%p10 bra BB31_11;

BB31_12:
mov.f32 %f35, %f37;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p11, %r94, %r26;
@%p11 bra BB31_15;

mul.wide.s32 %rd47, %r111, 4;
add.s64 %rd62, %rd38, %rd47;
add.s32 %r114, %r14, %r111;
mul.wide.s32 %rd49, %r113, 4;
add.s64 %rd61, %rd29, %rd49;
mov.f32 %f36, %f35;

BB31_14:

	ld.global.cv.f32 %f25, [%rd61];

	ld.shared.f32 %f26, [%rd62];
fma.rn.f32 %f36, %f25, %f26, %f36;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p12, %r114, %r26;
mov.f32 %f35, %f36;
@%p12 bra BB31_14;

BB31_15:
ld.shared.f32 %f27, [%rd5];
add.f32 %f28, %f35, %f27;
st.shared.f32 [%rd5], %f28;

BB31_16:
setp.lt.s32	%p13, %r75, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r75;
@%p13 bra BB31_5;

BB31_17:
add.s32 %r96, %r1, 127;
setp.lt.u32	%p2, %r96, 255;
bar.sync 0;
setp.lt.s32	%p14, %r18, %r49;
and.pred %p15, %p14, %p2;
@!%p15 bra BB31_22;
bra.uni BB31_18;

BB31_18:
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r49;
mul.lo.s32 %r99, %r98, %r46;
setp.gt.s32	%p16, %r46, -1;
selp.b32	%r100, 0, %r99, %p16;
mad.lo.s32 %r101, %r18, %r46, %r100;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p17, %f8, 0f00000000;
mul.wide.s32 %rd51, %r101, 4;
add.s64 %rd26, %rd4, %rd51;
@%p17 bra BB31_20;
bra.uni BB31_19;

BB31_20:
ld.global.f32 %f29, [%rd26];
add.s64 %rd57, %rd34, %rd36;
ld.shared.f32 %f30, [%rd57];
fma.rn.f32 %f39, %f8, %f29, %f30;
st.shared.f32 [%rd57], %f39;
bra.uni BB31_21;

BB31_19:
add.s64 %rd54, %rd34, %rd36;
ld.shared.f32 %f39, [%rd54];

BB31_21:
st.global.f32 [%rd26], %f39;

BB31_22:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 7;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p18, %r105, %r49;
add.s32 %r104, %r104, 1;
@%p18 bra BB31_2;

BB31_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<45>;
.reg .b32 %r<97>;
.reg .b64 %rd<47>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB32_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB32_8;

mov.f32 %f43, 0f00000000;

BB32_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB32_5;
bra.uni BB32_4;

BB32_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB32_7;

BB32_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f43, %f25, %f26, %f43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB32_6;
bra.uni BB32_7;

BB32_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f43, %f20, %f21, %f24;

BB32_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB32_3;

BB32_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB32_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB32_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB32_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB32_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB32_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB32_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB32_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB32_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB32_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB32_21;
bra.uni BB32_18;

BB32_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
mul.wide.s32 %rd43, %r91, 4;
add.s64 %rd4, %rd42, %rd43;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f10, 0f00000000;
@%p17 bra BB32_20;

ld.global.f32 %f40, [%rd4];
mul.f32 %f44, %f40, %f10;

BB32_20:
mul.wide.s32 %rd44, %r23, 4;
add.s64 %rd46, %rd29, %rd44;
ld.shared.f32 %f41, [%rd46];
fma.rn.f32 %f42, %f41, %f9, %f44;
st.global.f32 [%rd4], %f42;

BB32_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<45>;
.reg .b32 %r<97>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB33_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB33_8;

mov.f32 %f43, 0f00000000;

BB33_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB33_5;
bra.uni BB33_4;

BB33_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB33_7;

BB33_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f43, %f24, %f25, %f43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB33_6;
bra.uni BB33_7;

BB33_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f43, %f19, %f20, %f23;

BB33_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB33_3;

BB33_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB33_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB33_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB33_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB33_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB33_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB33_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB33_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB33_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB33_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB33_21;
bra.uni BB33_18;

BB33_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd6;
cvta.to.global.u64 %rd43, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
ld.global.f32 %f7, [%rd42];
mul.wide.s32 %rd44, %r91, 4;
add.s64 %rd4, %rd43, %rd44;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f7, 0f00000000;
@%p17 bra BB33_20;

ld.global.f32 %f39, [%rd4];
mul.f32 %f44, %f39, %f7;

BB33_20:
cvta.to.global.u64 %rd45, %rd5;
mul.wide.s32 %rd46, %r23, 4;
add.s64 %rd48, %rd29, %rd46;
ld.global.f32 %f40, [%rd45];
ld.shared.f32 %f41, [%rd48];
fma.rn.f32 %f42, %f41, %f40, %f44;
st.global.f32 [%rd4], %f42;

BB33_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<36>;
.reg .b32 %r<79>;
.reg .b64 %rd<38>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB34_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB34_8;

mov.f32 %f34, 0f00000000;

BB34_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB34_5;
bra.uni BB34_4;

BB34_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB34_7;

BB34_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f34, %f25, %f26, %f34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB34_6;
bra.uni BB34_7;

BB34_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f34, %f20, %f21, %f24;

BB34_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB34_3;

BB34_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB34_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB34_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB34_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB34_15;
bra.uni BB34_12;

BB34_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd4, %rd33, %rd34;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f10, 0f00000000;
@%p14 bra BB34_14;

ld.global.f32 %f31, [%rd4];
mul.f32 %f35, %f31, %f10;

BB34_14:
mul.wide.s32 %rd35, %r23, 4;
add.s64 %rd37, %rd29, %rd35;
ld.shared.f32 %f32, [%rd37];
fma.rn.f32 %f33, %f32, %f9, %f35;
st.global.f32 [%rd4], %f33;

BB34_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<105>;
.reg .b64 %rd<53>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f59, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB35_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB35_23;

mov.f32 %f59, 0f00000000;

BB35_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB35_17;
bra.uni BB35_4;

BB35_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB35_22;

BB35_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB35_20;
bra.uni BB35_19;

BB35_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f58, [%rd39];

	bra.uni BB35_21;

BB35_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f58, [%rd37];


BB35_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f59, %f58, %f46, %f59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB35_18;
bra.uni BB35_22;

BB35_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB35_6;
bra.uni BB35_5;

BB35_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f54, [%rd15];

	bra.uni BB35_7;

BB35_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f54, [%rd13];


BB35_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f54, %f34, %f59;
add.s32 %r7, %r6, 1;
@%p4 bra BB35_9;
bra.uni BB35_8;

BB35_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f55, [%rd21];

	bra.uni BB35_10;

BB35_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f55, [%rd19];


BB35_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f55, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB35_12;
bra.uni BB35_11;

BB35_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f56, [%rd27];

	bra.uni BB35_13;

BB35_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f56, [%rd25];


BB35_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f56, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB35_15;
bra.uni BB35_14;

BB35_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f57, [%rd33];

	bra.uni BB35_16;

BB35_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f57, [%rd31];


BB35_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f59, %f57, %f43, %f13;

BB35_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB35_3;

BB35_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB35_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB35_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB35_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB35_30;
bra.uni BB35_27;

BB35_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
mul.wide.s32 %rd49, %r99, 4;
add.s64 %rd7, %rd48, %rd49;
mov.f32 %f60, 0f00000000;
setp.eq.f32	%p19, %f28, 0f00000000;
@%p19 bra BB35_29;

ld.global.f32 %f51, [%rd7];
mul.f32 %f60, %f51, %f28;

BB35_29:
mul.wide.s32 %rd50, %r26, 4;
add.s64 %rd52, %rd44, %rd50;
ld.shared.f32 %f52, [%rd52];
fma.rn.f32 %f53, %f52, %f27, %f60;
st.global.f32 [%rd7], %f53;

BB35_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<39>;
.reg .b32 %r<85>;
.reg .b64 %rd<41>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB36_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB36_8;

mov.f32 %f37, 0f00000000;

BB36_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB36_5;
bra.uni BB36_4;

BB36_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB36_7;

BB36_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f37, %f25, %f26, %f37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB36_6;
bra.uni BB36_7;

BB36_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f37, %f20, %f21, %f24;

BB36_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB36_3;

BB36_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB36_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB36_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB36_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB36_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB36_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB36_17;
bra.uni BB36_14;

BB36_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
mul.wide.s32 %rd37, %r79, 4;
add.s64 %rd4, %rd36, %rd37;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f10, 0f00000000;
@%p15 bra BB36_16;

ld.global.f32 %f34, [%rd4];
mul.f32 %f38, %f34, %f10;

BB36_16:
mul.wide.s32 %rd38, %r23, 4;
add.s64 %rd40, %rd29, %rd38;
ld.shared.f32 %f35, [%rd40];
fma.rn.f32 %f36, %f35, %f9, %f38;
st.global.f32 [%rd4], %f36;

BB36_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<64>;
.reg .b32 %r<111>;
.reg .b64 %rd<56>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f62, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB37_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB37_23;

mov.f32 %f62, 0f00000000;

BB37_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB37_17;
bra.uni BB37_4;

BB37_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB37_22;

BB37_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB37_20;
bra.uni BB37_19;

BB37_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f61, [%rd39];

	bra.uni BB37_21;

BB37_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f61, [%rd37];


BB37_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f62, %f61, %f46, %f62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB37_18;
bra.uni BB37_22;

BB37_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB37_6;
bra.uni BB37_5;

BB37_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f57, [%rd15];

	bra.uni BB37_7;

BB37_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f57, [%rd13];


BB37_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f57, %f34, %f62;
add.s32 %r7, %r6, 1;
@%p4 bra BB37_9;
bra.uni BB37_8;

BB37_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f58, [%rd21];

	bra.uni BB37_10;

BB37_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f58, [%rd19];


BB37_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f58, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB37_12;
bra.uni BB37_11;

BB37_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f59, [%rd27];

	bra.uni BB37_13;

BB37_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f59, [%rd25];


BB37_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f59, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB37_15;
bra.uni BB37_14;

BB37_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f60, [%rd33];

	bra.uni BB37_16;

BB37_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f60, [%rd31];


BB37_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f62, %f60, %f43, %f13;

BB37_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB37_3;

BB37_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB37_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB37_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB37_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB37_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB37_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB37_32;
bra.uni BB37_29;

BB37_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
mul.wide.s32 %rd52, %r105, 4;
add.s64 %rd7, %rd51, %rd52;
mov.f32 %f63, 0f00000000;
setp.eq.f32	%p20, %f28, 0f00000000;
@%p20 bra BB37_31;

ld.global.f32 %f54, [%rd7];
mul.f32 %f63, %f54, %f28;

BB37_31:
mul.wide.s32 %rd53, %r26, 4;
add.s64 %rd55, %rd44, %rd53;
ld.shared.f32 %f55, [%rd55];
fma.rn.f32 %f56, %f55, %f27, %f63;
st.global.f32 [%rd7], %f56;

BB37_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<91>;
.reg .b64 %rd<44>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB38_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB38_8;

mov.f32 %f40, 0f00000000;

BB38_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB38_5;
bra.uni BB38_4;

BB38_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB38_7;

BB38_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f40, %f25, %f26, %f40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB38_6;
bra.uni BB38_7;

BB38_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f40, %f20, %f21, %f24;

BB38_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB38_3;

BB38_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB38_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB38_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB38_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB38_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB38_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB38_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB38_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB38_19;
bra.uni BB38_16;

BB38_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
mul.wide.s32 %rd40, %r85, 4;
add.s64 %rd4, %rd39, %rd40;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f10, 0f00000000;
@%p16 bra BB38_18;

ld.global.f32 %f37, [%rd4];
mul.f32 %f41, %f37, %f10;

BB38_18:
mul.wide.s32 %rd41, %r23, 4;
add.s64 %rd43, %rd29, %rd41;
ld.shared.f32 %f38, [%rd43];
fma.rn.f32 %f39, %f38, %f9, %f41;
st.global.f32 [%rd4], %f39;

BB38_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<67>;
.reg .b32 %r<117>;
.reg .b64 %rd<59>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f65, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB39_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB39_23;

mov.f32 %f65, 0f00000000;

BB39_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB39_17;
bra.uni BB39_4;

BB39_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB39_22;

BB39_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB39_20;
bra.uni BB39_19;

BB39_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f64, [%rd39];

	bra.uni BB39_21;

BB39_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f64, [%rd37];


BB39_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f65, %f64, %f46, %f65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB39_18;
bra.uni BB39_22;

BB39_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB39_6;
bra.uni BB39_5;

BB39_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f60, [%rd15];

	bra.uni BB39_7;

BB39_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f60, [%rd13];


BB39_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f60, %f34, %f65;
add.s32 %r7, %r6, 1;
@%p4 bra BB39_9;
bra.uni BB39_8;

BB39_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f61, [%rd21];

	bra.uni BB39_10;

BB39_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f61, [%rd19];


BB39_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f61, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB39_12;
bra.uni BB39_11;

BB39_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f62, [%rd27];

	bra.uni BB39_13;

BB39_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f62, [%rd25];


BB39_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f62, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB39_15;
bra.uni BB39_14;

BB39_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f63, [%rd33];

	bra.uni BB39_16;

BB39_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f63, [%rd31];


BB39_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f65, %f63, %f43, %f13;

BB39_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB39_3;

BB39_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB39_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB39_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB39_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB39_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB39_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB39_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB39_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB39_34;
bra.uni BB39_31;

BB39_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
mul.wide.s32 %rd55, %r111, 4;
add.s64 %rd7, %rd54, %rd55;
mov.f32 %f66, 0f00000000;
setp.eq.f32	%p21, %f28, 0f00000000;
@%p21 bra BB39_33;

ld.global.f32 %f57, [%rd7];
mul.f32 %f66, %f57, %f28;

BB39_33:
mul.wide.s32 %rd56, %r26, 4;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f32 %f58, [%rd58];
fma.rn.f32 %f59, %f58, %f27, %f66;
st.global.f32 [%rd7], %f59;

BB39_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<70>;
.reg .b32 %r<123>;
.reg .b64 %rd<62>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f68, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB40_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB40_23;

mov.f32 %f68, 0f00000000;

BB40_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB40_17;
bra.uni BB40_4;

BB40_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB40_22;

BB40_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB40_20;
bra.uni BB40_19;

BB40_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f67, [%rd39];

	bra.uni BB40_21;

BB40_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f67, [%rd37];


BB40_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f68, %f67, %f46, %f68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB40_18;
bra.uni BB40_22;

BB40_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB40_6;
bra.uni BB40_5;

BB40_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f63, [%rd15];

	bra.uni BB40_7;

BB40_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f63, [%rd13];


BB40_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f63, %f34, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB40_9;
bra.uni BB40_8;

BB40_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f64, [%rd21];

	bra.uni BB40_10;

BB40_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f64, [%rd19];


BB40_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f64, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB40_12;
bra.uni BB40_11;

BB40_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f65, [%rd27];

	bra.uni BB40_13;

BB40_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f65, [%rd25];


BB40_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f65, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB40_15;
bra.uni BB40_14;

BB40_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f66, [%rd33];

	bra.uni BB40_16;

BB40_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f66, [%rd31];


BB40_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f68, %f66, %f43, %f13;

BB40_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB40_3;

BB40_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB40_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB40_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB40_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB40_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB40_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB40_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB40_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB40_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f57, [%rd56];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB40_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB40_36;
bra.uni BB40_33;

BB40_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
mul.wide.s32 %rd58, %r117, 4;
add.s64 %rd7, %rd57, %rd58;
mov.f32 %f69, 0f00000000;
setp.eq.f32	%p22, %f28, 0f00000000;
@%p22 bra BB40_35;

ld.global.f32 %f60, [%rd7];
mul.f32 %f69, %f60, %f28;

BB40_35:
mul.wide.s32 %rd59, %r26, 4;
add.s64 %rd61, %rd44, %rd59;
ld.shared.f32 %f61, [%rd61];
fma.rn.f32 %f62, %f61, %f27, %f69;
st.global.f32 [%rd7], %f62;

BB40_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<48>;
.reg .b32 %r<103>;
.reg .b64 %rd<50>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB41_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB41_8;

mov.f32 %f46, 0f00000000;

BB41_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB41_5;
bra.uni BB41_4;

BB41_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB41_7;

BB41_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f46, %f25, %f26, %f46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB41_6;
bra.uni BB41_7;

BB41_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f46, %f20, %f21, %f24;

BB41_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB41_3;

BB41_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB41_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB41_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB41_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB41_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB41_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB41_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB41_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB41_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB41_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB41_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB41_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB41_23;
bra.uni BB41_20;

BB41_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
mul.wide.s32 %rd46, %r97, 4;
add.s64 %rd4, %rd45, %rd46;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f10, 0f00000000;
@%p18 bra BB41_22;

ld.global.f32 %f43, [%rd4];
mul.f32 %f47, %f43, %f10;

BB41_22:
mul.wide.s32 %rd47, %r23, 4;
add.s64 %rd49, %rd29, %rd47;
ld.shared.f32 %f44, [%rd49];
fma.rn.f32 %f45, %f44, %f9, %f47;
st.global.f32 [%rd4], %f45;

BB41_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<129>;
.reg .b64 %rd<65>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f71, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB42_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB42_23;

mov.f32 %f71, 0f00000000;

BB42_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB42_17;
bra.uni BB42_4;

BB42_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB42_22;

BB42_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB42_20;
bra.uni BB42_19;

BB42_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f70, [%rd39];

	bra.uni BB42_21;

BB42_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f70, [%rd37];


BB42_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f71, %f70, %f46, %f71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB42_18;
bra.uni BB42_22;

BB42_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB42_6;
bra.uni BB42_5;

BB42_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f66, [%rd15];

	bra.uni BB42_7;

BB42_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f66, [%rd13];


BB42_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f66, %f34, %f71;
add.s32 %r7, %r6, 1;
@%p4 bra BB42_9;
bra.uni BB42_8;

BB42_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f67, [%rd21];

	bra.uni BB42_10;

BB42_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f67, [%rd19];


BB42_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f67, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB42_12;
bra.uni BB42_11;

BB42_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f68, [%rd27];

	bra.uni BB42_13;

BB42_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f68, [%rd25];


BB42_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f68, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB42_15;
bra.uni BB42_14;

BB42_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f69, [%rd33];

	bra.uni BB42_16;

BB42_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f69, [%rd31];


BB42_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f71, %f69, %f43, %f13;

BB42_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB42_3;

BB42_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB42_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB42_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB42_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB42_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB42_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB42_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB42_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB42_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f57, [%rd56];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB42_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB42_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f60, [%rd59];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB42_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB42_38;
bra.uni BB42_35;

BB42_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
mul.wide.s32 %rd61, %r123, 4;
add.s64 %rd7, %rd60, %rd61;
mov.f32 %f72, 0f00000000;
setp.eq.f32	%p23, %f28, 0f00000000;
@%p23 bra BB42_37;

ld.global.f32 %f63, [%rd7];
mul.f32 %f72, %f63, %f28;

BB42_37:
mul.wide.s32 %rd62, %r26, 4;
add.s64 %rd64, %rd44, %rd62;
ld.shared.f32 %f64, [%rd64];
fma.rn.f32 %f65, %f64, %f27, %f72;
st.global.f32 [%rd7], %f65;

BB42_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<51>;
.reg .b32 %r<109>;
.reg .b64 %rd<53>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB43_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB43_8;

mov.f32 %f49, 0f00000000;

BB43_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB43_5;
bra.uni BB43_4;

BB43_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB43_7;

BB43_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f49, %f25, %f26, %f49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB43_6;
bra.uni BB43_7;

BB43_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f49, %f20, %f21, %f24;

BB43_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB43_3;

BB43_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB43_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB43_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB43_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB43_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB43_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB43_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB43_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB43_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB43_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB43_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB43_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB43_21;

ld.shared.f32 %f42, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 4;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f32 %f43, [%rd47];
add.f32 %f44, %f42, %f43;
st.shared.f32 [%rd3], %f44;

BB43_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB43_25;
bra.uni BB43_22;

BB43_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
mul.wide.s32 %rd49, %r103, 4;
add.s64 %rd4, %rd48, %rd49;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f10, 0f00000000;
@%p19 bra BB43_24;

ld.global.f32 %f46, [%rd4];
mul.f32 %f50, %f46, %f10;

BB43_24:
mul.wide.s32 %rd50, %r23, 4;
add.s64 %rd52, %rd29, %rd50;
ld.shared.f32 %f47, [%rd52];
fma.rn.f32 %f48, %f47, %f9, %f50;
st.global.f32 [%rd4], %f48;

BB43_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .f32 %f<76>;
.reg .b32 %r<135>;
.reg .b64 %rd<68>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f74, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB44_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB44_23;

mov.f32 %f74, 0f00000000;

BB44_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB44_17;
bra.uni BB44_4;

BB44_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB44_22;

BB44_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB44_20;
bra.uni BB44_19;

BB44_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f73, [%rd39];

	bra.uni BB44_21;

BB44_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f73, [%rd37];


BB44_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f74, %f73, %f46, %f74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB44_18;
bra.uni BB44_22;

BB44_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB44_6;
bra.uni BB44_5;

BB44_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f69, [%rd15];

	bra.uni BB44_7;

BB44_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f69, [%rd13];


BB44_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f69, %f34, %f74;
add.s32 %r7, %r6, 1;
@%p4 bra BB44_9;
bra.uni BB44_8;

BB44_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f70, [%rd21];

	bra.uni BB44_10;

BB44_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f70, [%rd19];


BB44_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f70, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB44_12;
bra.uni BB44_11;

BB44_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f71, [%rd27];

	bra.uni BB44_13;

BB44_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f71, [%rd25];


BB44_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f71, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB44_15;
bra.uni BB44_14;

BB44_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f72, [%rd33];

	bra.uni BB44_16;

BB44_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f72, [%rd31];


BB44_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f74, %f72, %f43, %f13;

BB44_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB44_3;

BB44_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB44_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB44_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB44_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB44_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB44_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB44_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB44_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB44_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f57, [%rd56];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB44_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB44_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f60, [%rd59];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB44_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB44_36;

ld.shared.f32 %f62, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 4;
add.s64 %rd62, %rd44, %rd60;
ld.shared.f32 %f63, [%rd62];
add.f32 %f64, %f62, %f63;
st.shared.f32 [%rd6], %f64;

BB44_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB44_40;
bra.uni BB44_37;

BB44_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
mul.wide.s32 %rd64, %r129, 4;
add.s64 %rd7, %rd63, %rd64;
mov.f32 %f75, 0f00000000;
setp.eq.f32	%p24, %f28, 0f00000000;
@%p24 bra BB44_39;

ld.global.f32 %f66, [%rd7];
mul.f32 %f75, %f66, %f28;

BB44_39:
mul.wide.s32 %rd65, %r26, 4;
add.s64 %rd67, %rd44, %rd65;
ld.shared.f32 %f67, [%rd67];
fma.rn.f32 %f68, %f67, %f27, %f75;
st.global.f32 [%rd7], %f68;

BB44_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<36>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB45_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB45_8;

mov.f32 %f34, 0f00000000;

BB45_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB45_5;
bra.uni BB45_4;

BB45_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB45_7;

BB45_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f34, %f24, %f25, %f34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB45_6;
bra.uni BB45_7;

BB45_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f34, %f19, %f20, %f23;

BB45_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB45_3;

BB45_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB45_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB45_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB45_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB45_15;
bra.uni BB45_12;

BB45_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd6;
cvta.to.global.u64 %rd34, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
ld.global.f32 %f7, [%rd33];
mul.wide.s32 %rd35, %r73, 4;
add.s64 %rd4, %rd34, %rd35;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f7, 0f00000000;
@%p14 bra BB45_14;

ld.global.f32 %f30, [%rd4];
mul.f32 %f35, %f30, %f7;

BB45_14:
cvta.to.global.u64 %rd36, %rd5;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd39, %rd29, %rd37;
ld.global.f32 %f31, [%rd36];
ld.shared.f32 %f32, [%rd39];
fma.rn.f32 %f33, %f32, %f31, %f35;
st.global.f32 [%rd4], %f33;

BB45_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<105>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f59, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB46_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB46_23;

mov.f32 %f59, 0f00000000;

BB46_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB46_17;
bra.uni BB46_4;

BB46_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB46_22;

BB46_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB46_20;
bra.uni BB46_19;

BB46_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f58, [%rd39];

	bra.uni BB46_21;

BB46_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f58, [%rd37];


BB46_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f59, %f58, %f45, %f59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB46_18;
bra.uni BB46_22;

BB46_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB46_6;
bra.uni BB46_5;

BB46_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f54, [%rd15];

	bra.uni BB46_7;

BB46_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f54, [%rd13];


BB46_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f54, %f33, %f59;
add.s32 %r7, %r6, 1;
@%p4 bra BB46_9;
bra.uni BB46_8;

BB46_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f55, [%rd21];

	bra.uni BB46_10;

BB46_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f55, [%rd19];


BB46_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f55, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB46_12;
bra.uni BB46_11;

BB46_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f56, [%rd27];

	bra.uni BB46_13;

BB46_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f56, [%rd25];


BB46_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f56, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB46_15;
bra.uni BB46_14;

BB46_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f57, [%rd33];

	bra.uni BB46_16;

BB46_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f57, [%rd31];


BB46_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f59, %f57, %f42, %f13;

BB46_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB46_3;

BB46_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB46_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB46_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB46_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB46_30;
bra.uni BB46_27;

BB46_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd9;
cvta.to.global.u64 %rd49, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
ld.global.f32 %f25, [%rd48];
mul.wide.s32 %rd50, %r99, 4;
add.s64 %rd7, %rd49, %rd50;
mov.f32 %f60, 0f00000000;
setp.eq.f32	%p19, %f25, 0f00000000;
@%p19 bra BB46_29;

ld.global.f32 %f50, [%rd7];
mul.f32 %f60, %f50, %f25;

BB46_29:
cvta.to.global.u64 %rd51, %rd8;
mul.wide.s32 %rd52, %r26, 4;
add.s64 %rd54, %rd44, %rd52;
ld.global.f32 %f51, [%rd51];
ld.shared.f32 %f52, [%rd54];
fma.rn.f32 %f53, %f52, %f51, %f60;
st.global.f32 [%rd7], %f53;

BB46_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<39>;
.reg .b32 %r<85>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB47_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB47_8;

mov.f32 %f37, 0f00000000;

BB47_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB47_5;
bra.uni BB47_4;

BB47_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB47_7;

BB47_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f37, %f24, %f25, %f37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB47_6;
bra.uni BB47_7;

BB47_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f37, %f19, %f20, %f23;

BB47_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB47_3;

BB47_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB47_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB47_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB47_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB47_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB47_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB47_17;
bra.uni BB47_14;

BB47_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd6;
cvta.to.global.u64 %rd37, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
ld.global.f32 %f7, [%rd36];
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd4, %rd37, %rd38;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f7, 0f00000000;
@%p15 bra BB47_16;

ld.global.f32 %f33, [%rd4];
mul.f32 %f38, %f33, %f7;

BB47_16:
cvta.to.global.u64 %rd39, %rd5;
mul.wide.s32 %rd40, %r23, 4;
add.s64 %rd42, %rd29, %rd40;
ld.global.f32 %f34, [%rd39];
ld.shared.f32 %f35, [%rd42];
fma.rn.f32 %f36, %f35, %f34, %f38;
st.global.f32 [%rd4], %f36;

BB47_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<64>;
.reg .b32 %r<111>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f62, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB48_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB48_23;

mov.f32 %f62, 0f00000000;

BB48_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB48_17;
bra.uni BB48_4;

BB48_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB48_22;

BB48_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB48_20;
bra.uni BB48_19;

BB48_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f61, [%rd39];

	bra.uni BB48_21;

BB48_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f61, [%rd37];


BB48_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f62, %f61, %f45, %f62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB48_18;
bra.uni BB48_22;

BB48_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB48_6;
bra.uni BB48_5;

BB48_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f57, [%rd15];

	bra.uni BB48_7;

BB48_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f57, [%rd13];


BB48_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f57, %f33, %f62;
add.s32 %r7, %r6, 1;
@%p4 bra BB48_9;
bra.uni BB48_8;

BB48_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f58, [%rd21];

	bra.uni BB48_10;

BB48_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f58, [%rd19];


BB48_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f58, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB48_12;
bra.uni BB48_11;

BB48_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f59, [%rd27];

	bra.uni BB48_13;

BB48_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f59, [%rd25];


BB48_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f59, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB48_15;
bra.uni BB48_14;

BB48_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f60, [%rd33];

	bra.uni BB48_16;

BB48_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f60, [%rd31];


BB48_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f62, %f60, %f42, %f13;

BB48_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB48_3;

BB48_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB48_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB48_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB48_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB48_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB48_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB48_32;
bra.uni BB48_29;

BB48_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd9;
cvta.to.global.u64 %rd52, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
ld.global.f32 %f25, [%rd51];
mul.wide.s32 %rd53, %r105, 4;
add.s64 %rd7, %rd52, %rd53;
mov.f32 %f63, 0f00000000;
setp.eq.f32	%p20, %f25, 0f00000000;
@%p20 bra BB48_31;

ld.global.f32 %f53, [%rd7];
mul.f32 %f63, %f53, %f25;

BB48_31:
cvta.to.global.u64 %rd54, %rd8;
mul.wide.s32 %rd55, %r26, 4;
add.s64 %rd57, %rd44, %rd55;
ld.global.f32 %f54, [%rd54];
ld.shared.f32 %f55, [%rd57];
fma.rn.f32 %f56, %f55, %f54, %f63;
st.global.f32 [%rd7], %f56;

BB48_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<91>;
.reg .b64 %rd<46>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB49_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB49_8;

mov.f32 %f40, 0f00000000;

BB49_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB49_5;
bra.uni BB49_4;

BB49_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB49_7;

BB49_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f40, %f24, %f25, %f40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB49_6;
bra.uni BB49_7;

BB49_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f40, %f19, %f20, %f23;

BB49_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB49_3;

BB49_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB49_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB49_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB49_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB49_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB49_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB49_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB49_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB49_19;
bra.uni BB49_16;

BB49_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd6;
cvta.to.global.u64 %rd40, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
ld.global.f32 %f7, [%rd39];
mul.wide.s32 %rd41, %r85, 4;
add.s64 %rd4, %rd40, %rd41;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f7, 0f00000000;
@%p16 bra BB49_18;

ld.global.f32 %f36, [%rd4];
mul.f32 %f41, %f36, %f7;

BB49_18:
cvta.to.global.u64 %rd42, %rd5;
mul.wide.s32 %rd43, %r23, 4;
add.s64 %rd45, %rd29, %rd43;
ld.global.f32 %f37, [%rd42];
ld.shared.f32 %f38, [%rd45];
fma.rn.f32 %f39, %f38, %f37, %f41;
st.global.f32 [%rd4], %f39;

BB49_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<67>;
.reg .b32 %r<117>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f65, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB50_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB50_23;

mov.f32 %f65, 0f00000000;

BB50_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB50_17;
bra.uni BB50_4;

BB50_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB50_22;

BB50_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB50_20;
bra.uni BB50_19;

BB50_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f64, [%rd39];

	bra.uni BB50_21;

BB50_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f64, [%rd37];


BB50_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f65, %f64, %f45, %f65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB50_18;
bra.uni BB50_22;

BB50_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB50_6;
bra.uni BB50_5;

BB50_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f60, [%rd15];

	bra.uni BB50_7;

BB50_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f60, [%rd13];


BB50_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f60, %f33, %f65;
add.s32 %r7, %r6, 1;
@%p4 bra BB50_9;
bra.uni BB50_8;

BB50_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f61, [%rd21];

	bra.uni BB50_10;

BB50_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f61, [%rd19];


BB50_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f61, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB50_12;
bra.uni BB50_11;

BB50_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f62, [%rd27];

	bra.uni BB50_13;

BB50_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f62, [%rd25];


BB50_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f62, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB50_15;
bra.uni BB50_14;

BB50_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f63, [%rd33];

	bra.uni BB50_16;

BB50_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f63, [%rd31];


BB50_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f65, %f63, %f42, %f13;

BB50_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB50_3;

BB50_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB50_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB50_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB50_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB50_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB50_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB50_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB50_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB50_34;
bra.uni BB50_31;

BB50_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd9;
cvta.to.global.u64 %rd55, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
ld.global.f32 %f25, [%rd54];
mul.wide.s32 %rd56, %r111, 4;
add.s64 %rd7, %rd55, %rd56;
mov.f32 %f66, 0f00000000;
setp.eq.f32	%p21, %f25, 0f00000000;
@%p21 bra BB50_33;

ld.global.f32 %f56, [%rd7];
mul.f32 %f66, %f56, %f25;

BB50_33:
cvta.to.global.u64 %rd57, %rd8;
mul.wide.s32 %rd58, %r26, 4;
add.s64 %rd60, %rd44, %rd58;
ld.global.f32 %f57, [%rd57];
ld.shared.f32 %f58, [%rd60];
fma.rn.f32 %f59, %f58, %f57, %f66;
st.global.f32 [%rd7], %f59;

BB50_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<70>;
.reg .b32 %r<123>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f68, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB51_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB51_23;

mov.f32 %f68, 0f00000000;

BB51_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB51_17;
bra.uni BB51_4;

BB51_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB51_22;

BB51_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB51_20;
bra.uni BB51_19;

BB51_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f67, [%rd39];

	bra.uni BB51_21;

BB51_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f67, [%rd37];


BB51_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f68, %f67, %f45, %f68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB51_18;
bra.uni BB51_22;

BB51_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB51_6;
bra.uni BB51_5;

BB51_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f63, [%rd15];

	bra.uni BB51_7;

BB51_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f63, [%rd13];


BB51_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f63, %f33, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB51_9;
bra.uni BB51_8;

BB51_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f64, [%rd21];

	bra.uni BB51_10;

BB51_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f64, [%rd19];


BB51_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f64, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB51_12;
bra.uni BB51_11;

BB51_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f65, [%rd27];

	bra.uni BB51_13;

BB51_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f65, [%rd25];


BB51_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f65, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB51_15;
bra.uni BB51_14;

BB51_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f66, [%rd33];

	bra.uni BB51_16;

BB51_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f66, [%rd31];


BB51_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f68, %f66, %f42, %f13;

BB51_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB51_3;

BB51_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB51_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB51_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB51_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB51_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB51_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB51_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB51_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB51_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f56, [%rd56];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB51_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB51_36;
bra.uni BB51_33;

BB51_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd9;
cvta.to.global.u64 %rd58, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
ld.global.f32 %f25, [%rd57];
mul.wide.s32 %rd59, %r117, 4;
add.s64 %rd7, %rd58, %rd59;
mov.f32 %f69, 0f00000000;
setp.eq.f32	%p22, %f25, 0f00000000;
@%p22 bra BB51_35;

ld.global.f32 %f59, [%rd7];
mul.f32 %f69, %f59, %f25;

BB51_35:
cvta.to.global.u64 %rd60, %rd8;
mul.wide.s32 %rd61, %r26, 4;
add.s64 %rd63, %rd44, %rd61;
ld.global.f32 %f60, [%rd60];
ld.shared.f32 %f61, [%rd63];
fma.rn.f32 %f62, %f61, %f60, %f69;
st.global.f32 [%rd7], %f62;

BB51_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<48>;
.reg .b32 %r<103>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB52_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB52_8;

mov.f32 %f46, 0f00000000;

BB52_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB52_5;
bra.uni BB52_4;

BB52_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB52_7;

BB52_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f46, %f24, %f25, %f46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB52_6;
bra.uni BB52_7;

BB52_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f46, %f19, %f20, %f23;

BB52_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB52_3;

BB52_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB52_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB52_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB52_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB52_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB52_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB52_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB52_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB52_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB52_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB52_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f39, [%rd44];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB52_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB52_23;
bra.uni BB52_20;

BB52_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd6;
cvta.to.global.u64 %rd46, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
ld.global.f32 %f7, [%rd45];
mul.wide.s32 %rd47, %r97, 4;
add.s64 %rd4, %rd46, %rd47;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f7, 0f00000000;
@%p18 bra BB52_22;

ld.global.f32 %f42, [%rd4];
mul.f32 %f47, %f42, %f7;

BB52_22:
cvta.to.global.u64 %rd48, %rd5;
mul.wide.s32 %rd49, %r23, 4;
add.s64 %rd51, %rd29, %rd49;
ld.global.f32 %f43, [%rd48];
ld.shared.f32 %f44, [%rd51];
fma.rn.f32 %f45, %f44, %f43, %f47;
st.global.f32 [%rd4], %f45;

BB52_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<129>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f71, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB53_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB53_23;

mov.f32 %f71, 0f00000000;

BB53_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB53_17;
bra.uni BB53_4;

BB53_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB53_22;

BB53_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB53_20;
bra.uni BB53_19;

BB53_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f70, [%rd39];

	bra.uni BB53_21;

BB53_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f70, [%rd37];


BB53_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f71, %f70, %f45, %f71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB53_18;
bra.uni BB53_22;

BB53_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB53_6;
bra.uni BB53_5;

BB53_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f66, [%rd15];

	bra.uni BB53_7;

BB53_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f66, [%rd13];


BB53_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f66, %f33, %f71;
add.s32 %r7, %r6, 1;
@%p4 bra BB53_9;
bra.uni BB53_8;

BB53_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f67, [%rd21];

	bra.uni BB53_10;

BB53_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f67, [%rd19];


BB53_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f67, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB53_12;
bra.uni BB53_11;

BB53_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f68, [%rd27];

	bra.uni BB53_13;

BB53_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f68, [%rd25];


BB53_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f68, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB53_15;
bra.uni BB53_14;

BB53_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f69, [%rd33];

	bra.uni BB53_16;

BB53_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f69, [%rd31];


BB53_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f71, %f69, %f42, %f13;

BB53_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB53_3;

BB53_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB53_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB53_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB53_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB53_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB53_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB53_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB53_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB53_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f56, [%rd56];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB53_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB53_34;

ld.shared.f32 %f58, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f59, [%rd59];
add.f32 %f60, %f58, %f59;
st.shared.f32 [%rd6], %f60;

BB53_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB53_38;
bra.uni BB53_35;

BB53_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd9;
cvta.to.global.u64 %rd61, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
ld.global.f32 %f25, [%rd60];
mul.wide.s32 %rd62, %r123, 4;
add.s64 %rd7, %rd61, %rd62;
mov.f32 %f72, 0f00000000;
setp.eq.f32	%p23, %f25, 0f00000000;
@%p23 bra BB53_37;

ld.global.f32 %f62, [%rd7];
mul.f32 %f72, %f62, %f25;

BB53_37:
cvta.to.global.u64 %rd63, %rd8;
mul.wide.s32 %rd64, %r26, 4;
add.s64 %rd66, %rd44, %rd64;
ld.global.f32 %f63, [%rd63];
ld.shared.f32 %f64, [%rd66];
fma.rn.f32 %f65, %f64, %f63, %f72;
st.global.f32 [%rd7], %f65;

BB53_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<51>;
.reg .b32 %r<109>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB54_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB54_8;

mov.f32 %f49, 0f00000000;

BB54_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB54_5;
bra.uni BB54_4;

BB54_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB54_7;

BB54_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f49, %f24, %f25, %f49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB54_6;
bra.uni BB54_7;

BB54_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f49, %f19, %f20, %f23;

BB54_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB54_3;

BB54_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB54_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB54_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB54_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB54_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB54_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB54_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB54_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB54_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB54_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB54_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f39, [%rd44];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB54_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB54_21;

ld.shared.f32 %f41, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 4;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f32 %f42, [%rd47];
add.f32 %f43, %f41, %f42;
st.shared.f32 [%rd3], %f43;

BB54_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB54_25;
bra.uni BB54_22;

BB54_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd6;
cvta.to.global.u64 %rd49, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
ld.global.f32 %f7, [%rd48];
mul.wide.s32 %rd50, %r103, 4;
add.s64 %rd4, %rd49, %rd50;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f7, 0f00000000;
@%p19 bra BB54_24;

ld.global.f32 %f45, [%rd4];
mul.f32 %f50, %f45, %f7;

BB54_24:
cvta.to.global.u64 %rd51, %rd5;
mul.wide.s32 %rd52, %r23, 4;
add.s64 %rd54, %rd29, %rd52;
ld.global.f32 %f46, [%rd51];
ld.shared.f32 %f47, [%rd54];
fma.rn.f32 %f48, %f47, %f46, %f50;
st.global.f32 [%rd4], %f48;

BB54_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .f32 %f<76>;
.reg .b32 %r<135>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f74, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB55_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB55_23;

mov.f32 %f74, 0f00000000;

BB55_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB55_17;
bra.uni BB55_4;

BB55_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB55_22;

BB55_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB55_20;
bra.uni BB55_19;

BB55_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f73, [%rd39];

	bra.uni BB55_21;

BB55_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f73, [%rd37];


BB55_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f74, %f73, %f45, %f74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB55_18;
bra.uni BB55_22;

BB55_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB55_6;
bra.uni BB55_5;

BB55_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f69, [%rd15];

	bra.uni BB55_7;

BB55_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f69, [%rd13];


BB55_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f69, %f33, %f74;
add.s32 %r7, %r6, 1;
@%p4 bra BB55_9;
bra.uni BB55_8;

BB55_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f70, [%rd21];

	bra.uni BB55_10;

BB55_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f70, [%rd19];


BB55_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f70, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB55_12;
bra.uni BB55_11;

BB55_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f71, [%rd27];

	bra.uni BB55_13;

BB55_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f71, [%rd25];


BB55_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f71, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB55_15;
bra.uni BB55_14;

BB55_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f72, [%rd33];

	bra.uni BB55_16;

BB55_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f72, [%rd31];


BB55_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f74, %f72, %f42, %f13;

BB55_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB55_3;

BB55_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB55_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB55_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB55_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB55_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB55_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB55_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB55_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB55_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f56, [%rd56];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB55_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB55_34;

ld.shared.f32 %f58, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f59, [%rd59];
add.f32 %f60, %f58, %f59;
st.shared.f32 [%rd6], %f60;

BB55_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB55_36;

ld.shared.f32 %f61, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 4;
add.s64 %rd62, %rd44, %rd60;
ld.shared.f32 %f62, [%rd62];
add.f32 %f63, %f61, %f62;
st.shared.f32 [%rd6], %f63;

BB55_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB55_40;
bra.uni BB55_37;

BB55_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd9;
cvta.to.global.u64 %rd64, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
ld.global.f32 %f25, [%rd63];
mul.wide.s32 %rd65, %r129, 4;
add.s64 %rd7, %rd64, %rd65;
mov.f32 %f75, 0f00000000;
setp.eq.f32	%p24, %f25, 0f00000000;
@%p24 bra BB55_39;

ld.global.f32 %f65, [%rd7];
mul.f32 %f75, %f65, %f25;

BB55_39:
cvta.to.global.u64 %rd66, %rd8;
mul.wide.s32 %rd67, %r26, 4;
add.s64 %rd69, %rd44, %rd67;
ld.global.f32 %f66, [%rd66];
ld.shared.f32 %f67, [%rd69];
fma.rn.f32 %f68, %f67, %f66, %f75;
st.global.f32 [%rd7], %f68;

BB55_40:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .f32 %f<292>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r33, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f28, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2+4];
ld.param.f32 %f27, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f30, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7+4];
ld.param.f32 %f29, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r38, %r1, 31;
shr.u32 %r39, %r38, 28;
add.s32 %r40, %r1, %r39;
shr.s32 %r2, %r40, 4;
and.b32 %r41, %r40, -16;
sub.s32 %r3, %r1, %r41;
setp.lt.s32	%p3, %r34, 1;
@%p3 bra BB56_25;

mov.u32 %r43, 1;
sub.s32 %r44, %r43, %r33;
mul.lo.s32 %r45, %r44, %r36;
setp.gt.s32	%p4, %r36, -1;
selp.b32	%r4, 0, %r45, %p4;
mul.wide.s32 %rd12, %r2, 128;
mov.u64 %rd13, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r46, %r36, 7;
mul.wide.s32 %rd4, %r46, 8;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB56_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r6, %r48, %r68;
setp.ge.s32	%p5, %r6, %r34;
@%p5 bra BB56_25;

add.s32 %r7, %r6, %r2;
mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd2], {%f31, %f31};
setp.lt.s32	%p6, %r33, 1;
@%p6 bra BB56_20;

mad.lo.s32 %r8, %r7, %r35, %r3;
mov.u32 %r69, 0;

BB56_5:
mov.u32 %r9, %r69;
add.s32 %r69, %r9, 512;
min.s32 %r10, %r69, %r33;
bar.sync 0;
add.s32 %r11, %r9, %r1;
mad.lo.s32 %r12, %r11, %r36, %r4;
add.s32 %r51, %r10, -384;
setp.lt.s32	%p7, %r11, %r51;
mul.wide.s32 %rd18, %r12, 8;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB56_12;
bra.uni BB56_6;

BB56_12:
ld.global.v2.f32 {%f86, %f87}, [%rd5];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
st.shared.v2.f32 [%rd3], {%f93, %f94};
ld.global.v2.f32 {%f95, %f96}, [%rd6];
mul.f32 %f99, %f27, %f95;
mul.f32 %f100, %f28, %f96;
mul.f32 %f101, %f28, %f95;
sub.f32 %f102, %f99, %f100;
fma.rn.f32 %f103, %f27, %f96, %f101;
st.shared.v2.f32 [%rd3+1024], {%f102, %f103};
ld.global.v2.f32 {%f104, %f105}, [%rd7];
mul.f32 %f108, %f27, %f104;
mul.f32 %f109, %f28, %f105;
mul.f32 %f110, %f28, %f104;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f105, %f110;
st.shared.v2.f32 [%rd3+2048], {%f111, %f112};
add.s64 %rd21, %rd7, %rd4;
ld.global.v2.f32 {%f113, %f114}, [%rd21];
mul.f32 %f117, %f27, %f113;
mul.f32 %f118, %f28, %f114;
mul.f32 %f119, %f28, %f113;
fma.rn.f32 %f120, %f27, %f114, %f119;
sub.f32 %f121, %f117, %f118;
st.shared.v2.f32 [%rd3+3072], {%f121, %f120};
bra.uni BB56_13;

BB56_6:
add.s32 %r52, %r10, -256;
setp.lt.s32	%p8, %r11, %r52;
@%p8 bra BB56_11;
bra.uni BB56_7;

BB56_11:
ld.global.v2.f32 {%f59, %f60}, [%rd5];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
st.shared.v2.f32 [%rd3], {%f66, %f67};
ld.global.v2.f32 {%f68, %f69}, [%rd6];
mul.f32 %f72, %f27, %f68;
mul.f32 %f73, %f28, %f69;
mul.f32 %f74, %f28, %f68;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f69, %f74;
st.shared.v2.f32 [%rd3+1024], {%f75, %f76};
ld.global.v2.f32 {%f77, %f78}, [%rd7];
mul.f32 %f81, %f27, %f77;
mul.f32 %f82, %f28, %f78;
mul.f32 %f83, %f28, %f77;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f78, %f83;
st.shared.v2.f32 [%rd3+2048], {%f84, %f85};
bra.uni BB56_13;

BB56_7:
add.s32 %r53, %r10, -128;
setp.lt.s32	%p9, %r11, %r53;
@%p9 bra BB56_10;
bra.uni BB56_8;

BB56_10:
ld.global.v2.f32 {%f41, %f42}, [%rd5];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
st.shared.v2.f32 [%rd3], {%f48, %f49};
add.s32 %r55, %r46, %r12;
mul.wide.s32 %rd19, %r55, 8;
add.s64 %rd20, %rd1, %rd19;
ld.global.v2.f32 {%f50, %f51}, [%rd20];
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
fma.rn.f32 %f57, %f27, %f51, %f56;
sub.f32 %f58, %f54, %f55;
st.shared.v2.f32 [%rd3+1024], {%f58, %f57};
bra.uni BB56_13;

BB56_8:
setp.ge.s32	%p10, %r11, %r10;
@%p10 bra BB56_13;

ld.global.v2.f32 {%f32, %f33}, [%rd5];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd3], {%f39, %f40};

BB56_13:
setp.lt.s32	%p1, %r7, %r34;
bar.sync 0;
@!%p1 bra BB56_19;
bra.uni BB56_14;

BB56_14:
add.s32 %r73, %r8, %r9;
add.s32 %r72, %r9, %r3;
sub.s32 %r15, %r10, %r9;
add.s32 %r56, %r15, -48;
mov.f32 %f286, %f31;
mov.f32 %f283, %f31;
mov.f32 %f284, %f31;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
mov.f32 %f287, %f31;
@%p11 bra BB56_16;

BB56_15:
mov.f32 %f6, %f287;
mov.u32 %r16, %r70;
mul.wide.s32 %rd26, %r73, 8;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.v2.f32 {%f126,%f127}, [%rd22];

	mul.wide.s32 %rd27, %r16, 8;
add.s64 %rd29, %rd17, %rd27;
ld.shared.v2.f32 {%f134, %f135}, [%rd29];
fma.rn.f32 %f138, %f126, %f134, %f284;
fma.rn.f32 %f139, %f126, %f135, %f6;
fma.rn.f32 %f140, %f135, %f127, %f138;
mul.f32 %f141, %f134, %f127;
sub.f32 %f142, %f139, %f141;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 8;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.v2.f32 {%f128,%f129}, [%rd23];

	ld.shared.v2.f32 {%f143, %f144}, [%rd29+128];
fma.rn.f32 %f147, %f128, %f143, %f140;
fma.rn.f32 %f148, %f128, %f144, %f142;
fma.rn.f32 %f149, %f144, %f129, %f147;
mul.f32 %f150, %f143, %f129;
sub.f32 %f151, %f148, %f150;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 8;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.v2.f32 {%f130,%f131}, [%rd24];

	ld.shared.v2.f32 {%f152, %f153}, [%rd29+256];
fma.rn.f32 %f156, %f130, %f152, %f149;
fma.rn.f32 %f157, %f130, %f153, %f151;
fma.rn.f32 %f158, %f153, %f131, %f156;
mul.f32 %f159, %f152, %f131;
sub.f32 %f160, %f157, %f159;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 8;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.v2.f32 {%f132,%f133}, [%rd25];

	ld.shared.v2.f32 {%f161, %f162}, [%rd29+384];
fma.rn.f32 %f165, %f132, %f161, %f158;
fma.rn.f32 %f166, %f132, %f162, %f160;
fma.rn.f32 %f284, %f162, %f133, %f165;
mul.f32 %f167, %f161, %f133;
sub.f32 %f8, %f166, %f167;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r21, %r72, %r9;
setp.lt.s32	%p12, %r21, %r56;
mov.u32 %r70, %r21;
mov.f32 %f283, %f284;
mov.f32 %f286, %f8;
mov.f32 %f287, %f8;
@%p12 bra BB56_15;

BB56_16:
sub.s32 %r71, %r72, %r9;
mov.f32 %f289, %f283;
mov.f32 %f288, %f286;
setp.ge.s32	%p13, %r71, %r15;
@%p13 bra BB56_18;

BB56_17:
mul.wide.s32 %rd34, %r73, 8;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.v2.f32 {%f168,%f169}, [%rd33];

	mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd37, %rd17, %rd35;
ld.shared.v2.f32 {%f170, %f171}, [%rd37];
fma.rn.f32 %f174, %f168, %f170, %f289;
fma.rn.f32 %f175, %f168, %f171, %f288;
fma.rn.f32 %f289, %f171, %f169, %f174;
mul.f32 %f176, %f170, %f169;
sub.f32 %f288, %f175, %f176;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r9;
setp.lt.s32	%p14, %r71, %r15;
@%p14 bra BB56_17;

BB56_18:
ld.shared.v2.f32 {%f177, %f178}, [%rd2];
add.f32 %f181, %f288, %f178;
add.f32 %f182, %f289, %f177;
st.shared.v2.f32 [%rd2], {%f182, %f181};

BB56_19:
setp.lt.s32	%p15, %r69, %r33;
@%p15 bra BB56_5;

BB56_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r7, %r34;
and.pred %p17, %p16, %p2;
@!%p17 bra BB56_24;
bra.uni BB56_21;

BB56_21:
ld.shared.v2.f32 {%f183, %f184}, [%rd14];
ld.shared.v2.f32 {%f187, %f188}, [%rd14+8];
add.f32 %f191, %f187, %f183;
add.f32 %f192, %f188, %f184;
ld.shared.v2.f32 {%f193, %f194}, [%rd14+16];
add.f32 %f197, %f193, %f191;
add.f32 %f198, %f194, %f192;
ld.shared.v2.f32 {%f199, %f200}, [%rd14+24];
add.f32 %f203, %f199, %f197;
add.f32 %f204, %f200, %f198;
ld.shared.v2.f32 {%f205, %f206}, [%rd14+32];
add.f32 %f209, %f205, %f203;
add.f32 %f210, %f206, %f204;
ld.shared.v2.f32 {%f211, %f212}, [%rd14+40];
add.f32 %f215, %f211, %f209;
add.f32 %f216, %f212, %f210;
ld.shared.v2.f32 {%f217, %f218}, [%rd14+48];
add.f32 %f221, %f217, %f215;
add.f32 %f222, %f218, %f216;
ld.shared.v2.f32 {%f223, %f224}, [%rd14+56];
add.f32 %f227, %f223, %f221;
add.f32 %f228, %f224, %f222;
ld.shared.v2.f32 {%f229, %f230}, [%rd14+64];
add.f32 %f233, %f229, %f227;
add.f32 %f234, %f230, %f228;
ld.shared.v2.f32 {%f235, %f236}, [%rd14+72];
add.f32 %f239, %f235, %f233;
add.f32 %f240, %f236, %f234;
ld.shared.v2.f32 {%f241, %f242}, [%rd14+80];
add.f32 %f245, %f241, %f239;
add.f32 %f246, %f242, %f240;
ld.shared.v2.f32 {%f247, %f248}, [%rd14+88];
add.f32 %f251, %f247, %f245;
add.f32 %f252, %f248, %f246;
ld.shared.v2.f32 {%f253, %f254}, [%rd14+96];
add.f32 %f257, %f253, %f251;
add.f32 %f258, %f254, %f252;
ld.shared.v2.f32 {%f259, %f260}, [%rd14+104];
add.f32 %f263, %f259, %f257;
add.f32 %f264, %f260, %f258;
ld.shared.v2.f32 {%f265, %f266}, [%rd14+112];
add.f32 %f269, %f265, %f263;
add.f32 %f270, %f266, %f264;
ld.shared.v2.f32 {%f271, %f272}, [%rd14+120];
add.f32 %f290, %f271, %f269;
add.f32 %f291, %f272, %f270;
st.shared.v2.f32 [%rd14], {%f290, %f291};
sub.s32 %r62, %r43, %r34;
mul.lo.s32 %r63, %r62, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r7, %r37, %r64;
mul.wide.s32 %rd42, %r65, 8;
add.s64 %rd8, %rd41, %rd42;
setp.neu.f32	%p19, %f30, 0f00000000;
setp.neu.f32	%p20, %f29, 0f00000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB56_23;
bra.uni BB56_22;

BB56_22:
ld.global.v2.f32 {%f275, %f276}, [%rd8];
fma.rn.f32 %f279, %f29, %f275, %f290;
fma.rn.f32 %f280, %f29, %f276, %f291;
mul.f32 %f281, %f30, %f276;
fma.rn.f32 %f291, %f30, %f275, %f280;
sub.f32 %f290, %f279, %f281;
st.shared.v2.f32 [%rd14], {%f290, %f291};

BB56_23:
st.global.v2.f32 [%rd8], {%f290, %f291};

BB56_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p22, %r68, %r34;
@%p22 bra BB56_2;

BB56_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .f32 %f<292>;
.reg .b32 %r<72>;
.reg .b64 %rd<50>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB57_25;

cvta.to.global.u64 %rd14, %rd9;
ld.global.v2.f32 {%f27, %f28}, [%rd14];
mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 128;
mov.u64 %rd16, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 8;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 8;
mov.u64 %rd20, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 8;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd44, %rd11;
cvta.to.global.u64 %rd45, %rd12;

BB57_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r66;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB57_25;

add.s32 %r9, %r8, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd2], {%f29, %f29};
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB57_20;

mad.lo.s32 %r10, %r9, %r37, %r3;
mov.u32 %r67, 0;

BB57_5:
mov.u32 %r11, %r67;
add.s32 %r67, %r11, 512;
min.s32 %r12, %r67, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r54, %r12, -384;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd21, %r14, 8;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB57_12;
bra.uni BB57_6;

BB57_12:
ld.global.v2.f32 {%f84, %f85}, [%rd5];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
st.shared.v2.f32 [%rd3], {%f91, %f92};
ld.global.v2.f32 {%f93, %f94}, [%rd6];
mul.f32 %f97, %f27, %f93;
mul.f32 %f98, %f28, %f94;
mul.f32 %f99, %f28, %f93;
sub.f32 %f100, %f97, %f98;
fma.rn.f32 %f101, %f27, %f94, %f99;
st.shared.v2.f32 [%rd3+1024], {%f100, %f101};
ld.global.v2.f32 {%f102, %f103}, [%rd7];
mul.f32 %f106, %f27, %f102;
mul.f32 %f107, %f28, %f103;
mul.f32 %f108, %f28, %f102;
sub.f32 %f109, %f106, %f107;
fma.rn.f32 %f110, %f27, %f103, %f108;
st.shared.v2.f32 [%rd3+2048], {%f109, %f110};
add.s64 %rd24, %rd7, %rd4;
ld.global.v2.f32 {%f111, %f112}, [%rd24];
mul.f32 %f115, %f27, %f111;
mul.f32 %f116, %f28, %f112;
mul.f32 %f117, %f28, %f111;
fma.rn.f32 %f118, %f27, %f112, %f117;
sub.f32 %f119, %f115, %f116;
st.shared.v2.f32 [%rd3+3072], {%f119, %f118};
bra.uni BB57_13;

BB57_6:
add.s32 %r55, %r12, -256;
setp.lt.s32	%p9, %r13, %r55;
@%p9 bra BB57_11;
bra.uni BB57_7;

BB57_11:
ld.global.v2.f32 {%f57, %f58}, [%rd5];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
st.shared.v2.f32 [%rd3], {%f64, %f65};
ld.global.v2.f32 {%f66, %f67}, [%rd6];
mul.f32 %f70, %f27, %f66;
mul.f32 %f71, %f28, %f67;
mul.f32 %f72, %f28, %f66;
sub.f32 %f73, %f70, %f71;
fma.rn.f32 %f74, %f27, %f67, %f72;
st.shared.v2.f32 [%rd3+1024], {%f73, %f74};
ld.global.v2.f32 {%f75, %f76}, [%rd7];
mul.f32 %f79, %f27, %f75;
mul.f32 %f80, %f28, %f76;
mul.f32 %f81, %f28, %f75;
sub.f32 %f82, %f79, %f80;
fma.rn.f32 %f83, %f27, %f76, %f81;
st.shared.v2.f32 [%rd3+2048], {%f82, %f83};
bra.uni BB57_13;

BB57_7:
add.s32 %r56, %r12, -128;
setp.lt.s32	%p10, %r13, %r56;
@%p10 bra BB57_10;
bra.uni BB57_8;

BB57_10:
ld.global.v2.f32 {%f39, %f40}, [%rd5];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
st.shared.v2.f32 [%rd3], {%f46, %f47};
add.s32 %r57, %r6, %r14;
mul.wide.s32 %rd22, %r57, 8;
add.s64 %rd23, %rd1, %rd22;
ld.global.v2.f32 {%f48, %f49}, [%rd23];
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
fma.rn.f32 %f55, %f27, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd3+1024], {%f56, %f55};
bra.uni BB57_13;

BB57_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB57_13;

ld.global.v2.f32 {%f30, %f31}, [%rd5];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd3], {%f37, %f38};

BB57_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB57_19;
bra.uni BB57_14;

BB57_14:
add.s32 %r71, %r10, %r11;
add.s32 %r70, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r58, %r17, -48;
mov.f32 %f286, %f29;
mov.f32 %f283, %f29;
mov.f32 %f284, %f29;
setp.ge.s32	%p12, %r3, %r58;
mov.u32 %r68, %r3;
mov.f32 %f287, %f29;
@%p12 bra BB57_16;

BB57_15:
mov.f32 %f4, %f287;
mov.u32 %r18, %r68;
mul.wide.s32 %rd29, %r71, 8;
add.s64 %rd25, %rd10, %rd29;

	ld.global.nc.v2.f32 {%f124,%f125}, [%rd25];

	mul.wide.s32 %rd30, %r18, 8;
add.s64 %rd32, %rd20, %rd30;
ld.shared.v2.f32 {%f132, %f133}, [%rd32];
fma.rn.f32 %f136, %f124, %f132, %f284;
fma.rn.f32 %f137, %f124, %f133, %f4;
fma.rn.f32 %f138, %f133, %f125, %f136;
mul.f32 %f139, %f132, %f125;
sub.f32 %f140, %f137, %f139;
add.s32 %r59, %r71, 16;
mul.wide.s32 %rd33, %r59, 8;
add.s64 %rd26, %rd10, %rd33;

	ld.global.nc.v2.f32 {%f126,%f127}, [%rd26];

	ld.shared.v2.f32 {%f141, %f142}, [%rd32+128];
fma.rn.f32 %f145, %f126, %f141, %f138;
fma.rn.f32 %f146, %f126, %f142, %f140;
fma.rn.f32 %f147, %f142, %f127, %f145;
mul.f32 %f148, %f141, %f127;
sub.f32 %f149, %f146, %f148;
add.s32 %r60, %r71, 32;
mul.wide.s32 %rd34, %r60, 8;
add.s64 %rd27, %rd10, %rd34;

	ld.global.nc.v2.f32 {%f128,%f129}, [%rd27];

	ld.shared.v2.f32 {%f150, %f151}, [%rd32+256];
fma.rn.f32 %f154, %f128, %f150, %f147;
fma.rn.f32 %f155, %f128, %f151, %f149;
fma.rn.f32 %f156, %f151, %f129, %f154;
mul.f32 %f157, %f150, %f129;
sub.f32 %f158, %f155, %f157;
add.s32 %r61, %r71, 48;
mul.wide.s32 %rd35, %r61, 8;
add.s64 %rd28, %rd10, %rd35;

	ld.global.nc.v2.f32 {%f130,%f131}, [%rd28];

	ld.shared.v2.f32 {%f159, %f160}, [%rd32+384];
fma.rn.f32 %f163, %f130, %f159, %f156;
fma.rn.f32 %f164, %f130, %f160, %f158;
fma.rn.f32 %f284, %f160, %f131, %f163;
mul.f32 %f165, %f159, %f131;
sub.f32 %f6, %f164, %f165;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r23, %r70, %r11;
setp.lt.s32	%p13, %r23, %r58;
mov.u32 %r68, %r23;
mov.f32 %f283, %f284;
mov.f32 %f286, %f6;
mov.f32 %f287, %f6;
@%p13 bra BB57_15;

BB57_16:
sub.s32 %r69, %r70, %r11;
mov.f32 %f289, %f283;
mov.f32 %f288, %f286;
setp.ge.s32	%p14, %r69, %r17;
@%p14 bra BB57_18;

BB57_17:
mul.wide.s32 %rd37, %r71, 8;
add.s64 %rd36, %rd10, %rd37;

	ld.global.nc.v2.f32 {%f166,%f167}, [%rd36];

	mul.wide.s32 %rd38, %r69, 8;
add.s64 %rd40, %rd20, %rd38;
ld.shared.v2.f32 {%f168, %f169}, [%rd40];
fma.rn.f32 %f172, %f166, %f168, %f289;
fma.rn.f32 %f173, %f166, %f169, %f288;
fma.rn.f32 %f289, %f169, %f167, %f172;
mul.f32 %f174, %f168, %f167;
sub.f32 %f288, %f173, %f174;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r11;
setp.lt.s32	%p15, %r69, %r17;
@%p15 bra BB57_17;

BB57_18:
ld.shared.v2.f32 {%f175, %f176}, [%rd2];
add.f32 %f179, %f288, %f176;
add.f32 %f180, %f289, %f175;
st.shared.v2.f32 [%rd2], {%f180, %f179};

BB57_19:
setp.lt.s32	%p16, %r67, %r35;
@%p16 bra BB57_5;

BB57_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB57_24;
bra.uni BB57_21;

BB57_21:
ld.shared.v2.f32 {%f181, %f182}, [%rd17];
ld.shared.v2.f32 {%f185, %f186}, [%rd17+8];
add.f32 %f189, %f185, %f181;
add.f32 %f190, %f186, %f182;
ld.shared.v2.f32 {%f191, %f192}, [%rd17+16];
add.f32 %f195, %f191, %f189;
add.f32 %f196, %f192, %f190;
ld.shared.v2.f32 {%f197, %f198}, [%rd17+24];
add.f32 %f201, %f197, %f195;
add.f32 %f202, %f198, %f196;
ld.shared.v2.f32 {%f203, %f204}, [%rd17+32];
add.f32 %f207, %f203, %f201;
add.f32 %f208, %f204, %f202;
ld.shared.v2.f32 {%f209, %f210}, [%rd17+40];
add.f32 %f213, %f209, %f207;
add.f32 %f214, %f210, %f208;
ld.shared.v2.f32 {%f215, %f216}, [%rd17+48];
add.f32 %f219, %f215, %f213;
add.f32 %f220, %f216, %f214;
ld.shared.v2.f32 {%f221, %f222}, [%rd17+56];
add.f32 %f225, %f221, %f219;
add.f32 %f226, %f222, %f220;
ld.shared.v2.f32 {%f227, %f228}, [%rd17+64];
add.f32 %f231, %f227, %f225;
add.f32 %f232, %f228, %f226;
ld.shared.v2.f32 {%f233, %f234}, [%rd17+72];
add.f32 %f237, %f233, %f231;
add.f32 %f238, %f234, %f232;
ld.shared.v2.f32 {%f239, %f240}, [%rd17+80];
add.f32 %f243, %f239, %f237;
add.f32 %f244, %f240, %f238;
ld.shared.v2.f32 {%f245, %f246}, [%rd17+88];
add.f32 %f249, %f245, %f243;
add.f32 %f250, %f246, %f244;
ld.shared.v2.f32 {%f251, %f252}, [%rd17+96];
add.f32 %f255, %f251, %f249;
add.f32 %f256, %f252, %f250;
ld.shared.v2.f32 {%f257, %f258}, [%rd17+104];
add.f32 %f261, %f257, %f255;
add.f32 %f262, %f258, %f256;
ld.shared.v2.f32 {%f263, %f264}, [%rd17+112];
add.f32 %f267, %f263, %f261;
add.f32 %f268, %f264, %f262;
ld.shared.v2.f32 {%f269, %f270}, [%rd17+120];
add.f32 %f290, %f269, %f267;
add.f32 %f291, %f270, %f268;
st.shared.v2.f32 [%rd17], {%f290, %f291};
mad.lo.s32 %r63, %r9, %r39, %r5;
ld.global.v2.f32 {%f273, %f274}, [%rd44];
setp.neu.f32	%p19, %f273, 0f00000000;
setp.neu.f32	%p20, %f274, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd46, %r63, 8;
add.s64 %rd8, %rd45, %rd46;
@!%p21 bra BB57_23;
bra.uni BB57_22;

BB57_22:
ld.global.v2.f32 {%f275, %f276}, [%rd8];
fma.rn.f32 %f279, %f273, %f275, %f290;
fma.rn.f32 %f280, %f273, %f276, %f291;
mul.f32 %f281, %f274, %f276;
fma.rn.f32 %f291, %f274, %f275, %f280;
sub.f32 %f290, %f279, %f281;
st.shared.v2.f32 [%rd17], {%f290, %f291};

BB57_23:
st.global.v2.f32 [%rd8], {%f290, %f291};

BB57_24:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p22, %r66, %r36;
@%p22 bra BB57_2;

BB57_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .f32 %f<292>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r33, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f28, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2+4];
ld.param.f32 %f27, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f30, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7+4];
ld.param.f32 %f29, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r38, %r1, 31;
shr.u32 %r39, %r38, 28;
add.s32 %r40, %r1, %r39;
shr.s32 %r2, %r40, 4;
and.b32 %r41, %r40, -16;
sub.s32 %r3, %r1, %r41;
setp.lt.s32	%p3, %r34, 1;
@%p3 bra BB58_25;

mov.u32 %r43, 1;
sub.s32 %r44, %r43, %r33;
mul.lo.s32 %r45, %r44, %r36;
setp.gt.s32	%p4, %r36, -1;
selp.b32	%r4, 0, %r45, %p4;
mul.wide.s32 %rd12, %r2, 128;
mov.u64 %rd13, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r46, %r36, 7;
mul.wide.s32 %rd4, %r46, 8;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB58_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r6, %r48, %r68;
setp.ge.s32	%p5, %r6, %r34;
@%p5 bra BB58_25;

add.s32 %r7, %r6, %r2;
mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd2], {%f31, %f31};
setp.lt.s32	%p6, %r33, 1;
@%p6 bra BB58_20;

mad.lo.s32 %r8, %r7, %r35, %r3;
mov.u32 %r69, 0;

BB58_5:
mov.u32 %r9, %r69;
add.s32 %r69, %r9, 512;
min.s32 %r10, %r69, %r33;
bar.sync 0;
add.s32 %r11, %r9, %r1;
mad.lo.s32 %r12, %r11, %r36, %r4;
add.s32 %r51, %r10, -384;
setp.lt.s32	%p7, %r11, %r51;
mul.wide.s32 %rd18, %r12, 8;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB58_12;
bra.uni BB58_6;

BB58_12:
ld.global.v2.f32 {%f86, %f87}, [%rd5];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
st.shared.v2.f32 [%rd3], {%f93, %f94};
ld.global.v2.f32 {%f95, %f96}, [%rd6];
mul.f32 %f99, %f27, %f95;
mul.f32 %f100, %f28, %f96;
mul.f32 %f101, %f28, %f95;
sub.f32 %f102, %f99, %f100;
fma.rn.f32 %f103, %f27, %f96, %f101;
st.shared.v2.f32 [%rd3+1024], {%f102, %f103};
ld.global.v2.f32 {%f104, %f105}, [%rd7];
mul.f32 %f108, %f27, %f104;
mul.f32 %f109, %f28, %f105;
mul.f32 %f110, %f28, %f104;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f105, %f110;
st.shared.v2.f32 [%rd3+2048], {%f111, %f112};
add.s64 %rd21, %rd7, %rd4;
ld.global.v2.f32 {%f113, %f114}, [%rd21];
mul.f32 %f117, %f27, %f113;
mul.f32 %f118, %f28, %f114;
mul.f32 %f119, %f28, %f113;
fma.rn.f32 %f120, %f27, %f114, %f119;
sub.f32 %f121, %f117, %f118;
st.shared.v2.f32 [%rd3+3072], {%f121, %f120};
bra.uni BB58_13;

BB58_6:
add.s32 %r52, %r10, -256;
setp.lt.s32	%p8, %r11, %r52;
@%p8 bra BB58_11;
bra.uni BB58_7;

BB58_11:
ld.global.v2.f32 {%f59, %f60}, [%rd5];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
st.shared.v2.f32 [%rd3], {%f66, %f67};
ld.global.v2.f32 {%f68, %f69}, [%rd6];
mul.f32 %f72, %f27, %f68;
mul.f32 %f73, %f28, %f69;
mul.f32 %f74, %f28, %f68;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f69, %f74;
st.shared.v2.f32 [%rd3+1024], {%f75, %f76};
ld.global.v2.f32 {%f77, %f78}, [%rd7];
mul.f32 %f81, %f27, %f77;
mul.f32 %f82, %f28, %f78;
mul.f32 %f83, %f28, %f77;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f78, %f83;
st.shared.v2.f32 [%rd3+2048], {%f84, %f85};
bra.uni BB58_13;

BB58_7:
add.s32 %r53, %r10, -128;
setp.lt.s32	%p9, %r11, %r53;
@%p9 bra BB58_10;
bra.uni BB58_8;

BB58_10:
ld.global.v2.f32 {%f41, %f42}, [%rd5];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
st.shared.v2.f32 [%rd3], {%f48, %f49};
add.s32 %r55, %r46, %r12;
mul.wide.s32 %rd19, %r55, 8;
add.s64 %rd20, %rd1, %rd19;
ld.global.v2.f32 {%f50, %f51}, [%rd20];
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
fma.rn.f32 %f57, %f27, %f51, %f56;
sub.f32 %f58, %f54, %f55;
st.shared.v2.f32 [%rd3+1024], {%f58, %f57};
bra.uni BB58_13;

BB58_8:
setp.ge.s32	%p10, %r11, %r10;
@%p10 bra BB58_13;

ld.global.v2.f32 {%f32, %f33}, [%rd5];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd3], {%f39, %f40};

BB58_13:
setp.lt.s32	%p1, %r7, %r34;
bar.sync 0;
@!%p1 bra BB58_19;
bra.uni BB58_14;

BB58_14:
add.s32 %r73, %r8, %r9;
add.s32 %r72, %r9, %r3;
sub.s32 %r15, %r10, %r9;
add.s32 %r56, %r15, -48;
mov.f32 %f286, %f31;
mov.f32 %f283, %f31;
mov.f32 %f284, %f31;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
mov.f32 %f287, %f31;
@%p11 bra BB58_16;

BB58_15:
mov.f32 %f6, %f287;
mov.u32 %r16, %r70;
mul.wide.s32 %rd26, %r73, 8;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.v2.f32 {%f126,%f127}, [%rd22];

	mul.wide.s32 %rd27, %r16, 8;
add.s64 %rd29, %rd17, %rd27;
ld.shared.v2.f32 {%f134, %f135}, [%rd29];
fma.rn.f32 %f138, %f126, %f134, %f284;
fma.rn.f32 %f139, %f126, %f135, %f6;
mul.f32 %f140, %f127, %f135;
sub.f32 %f141, %f138, %f140;
fma.rn.f32 %f142, %f127, %f134, %f139;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 8;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.v2.f32 {%f128,%f129}, [%rd23];

	ld.shared.v2.f32 {%f143, %f144}, [%rd29+128];
fma.rn.f32 %f147, %f128, %f143, %f141;
fma.rn.f32 %f148, %f128, %f144, %f142;
mul.f32 %f149, %f129, %f144;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f129, %f143, %f148;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 8;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.v2.f32 {%f130,%f131}, [%rd24];

	ld.shared.v2.f32 {%f152, %f153}, [%rd29+256];
fma.rn.f32 %f156, %f130, %f152, %f150;
fma.rn.f32 %f157, %f130, %f153, %f151;
mul.f32 %f158, %f131, %f153;
sub.f32 %f159, %f156, %f158;
fma.rn.f32 %f160, %f131, %f152, %f157;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 8;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.v2.f32 {%f132,%f133}, [%rd25];

	ld.shared.v2.f32 {%f161, %f162}, [%rd29+384];
fma.rn.f32 %f165, %f132, %f161, %f159;
fma.rn.f32 %f166, %f132, %f162, %f160;
mul.f32 %f167, %f133, %f162;
sub.f32 %f284, %f165, %f167;
fma.rn.f32 %f8, %f133, %f161, %f166;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r21, %r72, %r9;
setp.lt.s32	%p12, %r21, %r56;
mov.u32 %r70, %r21;
mov.f32 %f283, %f284;
mov.f32 %f286, %f8;
mov.f32 %f287, %f8;
@%p12 bra BB58_15;

BB58_16:
sub.s32 %r71, %r72, %r9;
mov.f32 %f289, %f283;
mov.f32 %f288, %f286;
setp.ge.s32	%p13, %r71, %r15;
@%p13 bra BB58_18;

BB58_17:
mul.wide.s32 %rd34, %r73, 8;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.v2.f32 {%f168,%f169}, [%rd33];

	mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd37, %rd17, %rd35;
ld.shared.v2.f32 {%f170, %f171}, [%rd37];
fma.rn.f32 %f174, %f168, %f170, %f289;
fma.rn.f32 %f175, %f168, %f171, %f288;
mul.f32 %f176, %f169, %f171;
sub.f32 %f289, %f174, %f176;
fma.rn.f32 %f288, %f169, %f170, %f175;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r9;
setp.lt.s32	%p14, %r71, %r15;
@%p14 bra BB58_17;

BB58_18:
ld.shared.v2.f32 {%f177, %f178}, [%rd2];
add.f32 %f181, %f288, %f178;
add.f32 %f182, %f289, %f177;
st.shared.v2.f32 [%rd2], {%f182, %f181};

BB58_19:
setp.lt.s32	%p15, %r69, %r33;
@%p15 bra BB58_5;

BB58_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r7, %r34;
and.pred %p17, %p16, %p2;
@!%p17 bra BB58_24;
bra.uni BB58_21;

BB58_21:
ld.shared.v2.f32 {%f183, %f184}, [%rd14];
ld.shared.v2.f32 {%f187, %f188}, [%rd14+8];
add.f32 %f191, %f187, %f183;
add.f32 %f192, %f188, %f184;
ld.shared.v2.f32 {%f193, %f194}, [%rd14+16];
add.f32 %f197, %f193, %f191;
add.f32 %f198, %f194, %f192;
ld.shared.v2.f32 {%f199, %f200}, [%rd14+24];
add.f32 %f203, %f199, %f197;
add.f32 %f204, %f200, %f198;
ld.shared.v2.f32 {%f205, %f206}, [%rd14+32];
add.f32 %f209, %f205, %f203;
add.f32 %f210, %f206, %f204;
ld.shared.v2.f32 {%f211, %f212}, [%rd14+40];
add.f32 %f215, %f211, %f209;
add.f32 %f216, %f212, %f210;
ld.shared.v2.f32 {%f217, %f218}, [%rd14+48];
add.f32 %f221, %f217, %f215;
add.f32 %f222, %f218, %f216;
ld.shared.v2.f32 {%f223, %f224}, [%rd14+56];
add.f32 %f227, %f223, %f221;
add.f32 %f228, %f224, %f222;
ld.shared.v2.f32 {%f229, %f230}, [%rd14+64];
add.f32 %f233, %f229, %f227;
add.f32 %f234, %f230, %f228;
ld.shared.v2.f32 {%f235, %f236}, [%rd14+72];
add.f32 %f239, %f235, %f233;
add.f32 %f240, %f236, %f234;
ld.shared.v2.f32 {%f241, %f242}, [%rd14+80];
add.f32 %f245, %f241, %f239;
add.f32 %f246, %f242, %f240;
ld.shared.v2.f32 {%f247, %f248}, [%rd14+88];
add.f32 %f251, %f247, %f245;
add.f32 %f252, %f248, %f246;
ld.shared.v2.f32 {%f253, %f254}, [%rd14+96];
add.f32 %f257, %f253, %f251;
add.f32 %f258, %f254, %f252;
ld.shared.v2.f32 {%f259, %f260}, [%rd14+104];
add.f32 %f263, %f259, %f257;
add.f32 %f264, %f260, %f258;
ld.shared.v2.f32 {%f265, %f266}, [%rd14+112];
add.f32 %f269, %f265, %f263;
add.f32 %f270, %f266, %f264;
ld.shared.v2.f32 {%f271, %f272}, [%rd14+120];
add.f32 %f290, %f271, %f269;
add.f32 %f291, %f272, %f270;
st.shared.v2.f32 [%rd14], {%f290, %f291};
sub.s32 %r62, %r43, %r34;
mul.lo.s32 %r63, %r62, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r7, %r37, %r64;
mul.wide.s32 %rd42, %r65, 8;
add.s64 %rd8, %rd41, %rd42;
setp.neu.f32	%p19, %f30, 0f00000000;
setp.neu.f32	%p20, %f29, 0f00000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB58_23;
bra.uni BB58_22;

BB58_22:
ld.global.v2.f32 {%f275, %f276}, [%rd8];
fma.rn.f32 %f279, %f29, %f275, %f290;
fma.rn.f32 %f280, %f29, %f276, %f291;
mul.f32 %f281, %f30, %f276;
fma.rn.f32 %f291, %f30, %f275, %f280;
sub.f32 %f290, %f279, %f281;
st.shared.v2.f32 [%rd14], {%f290, %f291};

BB58_23:
st.global.v2.f32 [%rd8], {%f290, %f291};

BB58_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p22, %r68, %r34;
@%p22 bra BB58_2;

BB58_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .f32 %f<292>;
.reg .b32 %r<72>;
.reg .b64 %rd<50>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB59_25;

cvta.to.global.u64 %rd14, %rd9;
ld.global.v2.f32 {%f27, %f28}, [%rd14];
mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 128;
mov.u64 %rd16, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 8;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 8;
mov.u64 %rd20, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 8;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd44, %rd11;
cvta.to.global.u64 %rd45, %rd12;

BB59_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r66;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB59_25;

add.s32 %r9, %r8, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd2], {%f29, %f29};
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB59_20;

mad.lo.s32 %r10, %r9, %r37, %r3;
mov.u32 %r67, 0;

BB59_5:
mov.u32 %r11, %r67;
add.s32 %r67, %r11, 512;
min.s32 %r12, %r67, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r54, %r12, -384;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd21, %r14, 8;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB59_12;
bra.uni BB59_6;

BB59_12:
ld.global.v2.f32 {%f84, %f85}, [%rd5];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
st.shared.v2.f32 [%rd3], {%f91, %f92};
ld.global.v2.f32 {%f93, %f94}, [%rd6];
mul.f32 %f97, %f27, %f93;
mul.f32 %f98, %f28, %f94;
mul.f32 %f99, %f28, %f93;
sub.f32 %f100, %f97, %f98;
fma.rn.f32 %f101, %f27, %f94, %f99;
st.shared.v2.f32 [%rd3+1024], {%f100, %f101};
ld.global.v2.f32 {%f102, %f103}, [%rd7];
mul.f32 %f106, %f27, %f102;
mul.f32 %f107, %f28, %f103;
mul.f32 %f108, %f28, %f102;
sub.f32 %f109, %f106, %f107;
fma.rn.f32 %f110, %f27, %f103, %f108;
st.shared.v2.f32 [%rd3+2048], {%f109, %f110};
add.s64 %rd24, %rd7, %rd4;
ld.global.v2.f32 {%f111, %f112}, [%rd24];
mul.f32 %f115, %f27, %f111;
mul.f32 %f116, %f28, %f112;
mul.f32 %f117, %f28, %f111;
fma.rn.f32 %f118, %f27, %f112, %f117;
sub.f32 %f119, %f115, %f116;
st.shared.v2.f32 [%rd3+3072], {%f119, %f118};
bra.uni BB59_13;

BB59_6:
add.s32 %r55, %r12, -256;
setp.lt.s32	%p9, %r13, %r55;
@%p9 bra BB59_11;
bra.uni BB59_7;

BB59_11:
ld.global.v2.f32 {%f57, %f58}, [%rd5];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
st.shared.v2.f32 [%rd3], {%f64, %f65};
ld.global.v2.f32 {%f66, %f67}, [%rd6];
mul.f32 %f70, %f27, %f66;
mul.f32 %f71, %f28, %f67;
mul.f32 %f72, %f28, %f66;
sub.f32 %f73, %f70, %f71;
fma.rn.f32 %f74, %f27, %f67, %f72;
st.shared.v2.f32 [%rd3+1024], {%f73, %f74};
ld.global.v2.f32 {%f75, %f76}, [%rd7];
mul.f32 %f79, %f27, %f75;
mul.f32 %f80, %f28, %f76;
mul.f32 %f81, %f28, %f75;
sub.f32 %f82, %f79, %f80;
fma.rn.f32 %f83, %f27, %f76, %f81;
st.shared.v2.f32 [%rd3+2048], {%f82, %f83};
bra.uni BB59_13;

BB59_7:
add.s32 %r56, %r12, -128;
setp.lt.s32	%p10, %r13, %r56;
@%p10 bra BB59_10;
bra.uni BB59_8;

BB59_10:
ld.global.v2.f32 {%f39, %f40}, [%rd5];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
st.shared.v2.f32 [%rd3], {%f46, %f47};
add.s32 %r57, %r6, %r14;
mul.wide.s32 %rd22, %r57, 8;
add.s64 %rd23, %rd1, %rd22;
ld.global.v2.f32 {%f48, %f49}, [%rd23];
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
fma.rn.f32 %f55, %f27, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd3+1024], {%f56, %f55};
bra.uni BB59_13;

BB59_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB59_13;

ld.global.v2.f32 {%f30, %f31}, [%rd5];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd3], {%f37, %f38};

BB59_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB59_19;
bra.uni BB59_14;

BB59_14:
add.s32 %r71, %r10, %r11;
add.s32 %r70, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r58, %r17, -48;
mov.f32 %f286, %f29;
mov.f32 %f283, %f29;
mov.f32 %f284, %f29;
setp.ge.s32	%p12, %r3, %r58;
mov.u32 %r68, %r3;
mov.f32 %f287, %f29;
@%p12 bra BB59_16;

BB59_15:
mov.f32 %f4, %f287;
mov.u32 %r18, %r68;
mul.wide.s32 %rd29, %r71, 8;
add.s64 %rd25, %rd10, %rd29;

	ld.global.nc.v2.f32 {%f124,%f125}, [%rd25];

	mul.wide.s32 %rd30, %r18, 8;
add.s64 %rd32, %rd20, %rd30;
ld.shared.v2.f32 {%f132, %f133}, [%rd32];
fma.rn.f32 %f136, %f124, %f132, %f284;
fma.rn.f32 %f137, %f124, %f133, %f4;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s32 %r59, %r71, 16;
mul.wide.s32 %rd33, %r59, 8;
add.s64 %rd26, %rd10, %rd33;

	ld.global.nc.v2.f32 {%f126,%f127}, [%rd26];

	ld.shared.v2.f32 {%f141, %f142}, [%rd32+128];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s32 %r60, %r71, 32;
mul.wide.s32 %rd34, %r60, 8;
add.s64 %rd27, %rd10, %rd34;

	ld.global.nc.v2.f32 {%f128,%f129}, [%rd27];

	ld.shared.v2.f32 {%f150, %f151}, [%rd32+256];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s32 %r61, %r71, 48;
mul.wide.s32 %rd35, %r61, 8;
add.s64 %rd28, %rd10, %rd35;

	ld.global.nc.v2.f32 {%f130,%f131}, [%rd28];

	ld.shared.v2.f32 {%f159, %f160}, [%rd32+384];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f284, %f163, %f165;
fma.rn.f32 %f6, %f131, %f159, %f164;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r23, %r70, %r11;
setp.lt.s32	%p13, %r23, %r58;
mov.u32 %r68, %r23;
mov.f32 %f283, %f284;
mov.f32 %f286, %f6;
mov.f32 %f287, %f6;
@%p13 bra BB59_15;

BB59_16:
sub.s32 %r69, %r70, %r11;
mov.f32 %f289, %f283;
mov.f32 %f288, %f286;
setp.ge.s32	%p14, %r69, %r17;
@%p14 bra BB59_18;

BB59_17:
mul.wide.s32 %rd37, %r71, 8;
add.s64 %rd36, %rd10, %rd37;

	ld.global.nc.v2.f32 {%f166,%f167}, [%rd36];

	mul.wide.s32 %rd38, %r69, 8;
add.s64 %rd40, %rd20, %rd38;
ld.shared.v2.f32 {%f168, %f169}, [%rd40];
fma.rn.f32 %f172, %f166, %f168, %f289;
fma.rn.f32 %f173, %f166, %f169, %f288;
mul.f32 %f174, %f167, %f169;
sub.f32 %f289, %f172, %f174;
fma.rn.f32 %f288, %f167, %f168, %f173;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r11;
setp.lt.s32	%p15, %r69, %r17;
@%p15 bra BB59_17;

BB59_18:
ld.shared.v2.f32 {%f175, %f176}, [%rd2];
add.f32 %f179, %f288, %f176;
add.f32 %f180, %f289, %f175;
st.shared.v2.f32 [%rd2], {%f180, %f179};

BB59_19:
setp.lt.s32	%p16, %r67, %r35;
@%p16 bra BB59_5;

BB59_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB59_24;
bra.uni BB59_21;

BB59_21:
ld.shared.v2.f32 {%f181, %f182}, [%rd17];
ld.shared.v2.f32 {%f185, %f186}, [%rd17+8];
add.f32 %f189, %f185, %f181;
add.f32 %f190, %f186, %f182;
ld.shared.v2.f32 {%f191, %f192}, [%rd17+16];
add.f32 %f195, %f191, %f189;
add.f32 %f196, %f192, %f190;
ld.shared.v2.f32 {%f197, %f198}, [%rd17+24];
add.f32 %f201, %f197, %f195;
add.f32 %f202, %f198, %f196;
ld.shared.v2.f32 {%f203, %f204}, [%rd17+32];
add.f32 %f207, %f203, %f201;
add.f32 %f208, %f204, %f202;
ld.shared.v2.f32 {%f209, %f210}, [%rd17+40];
add.f32 %f213, %f209, %f207;
add.f32 %f214, %f210, %f208;
ld.shared.v2.f32 {%f215, %f216}, [%rd17+48];
add.f32 %f219, %f215, %f213;
add.f32 %f220, %f216, %f214;
ld.shared.v2.f32 {%f221, %f222}, [%rd17+56];
add.f32 %f225, %f221, %f219;
add.f32 %f226, %f222, %f220;
ld.shared.v2.f32 {%f227, %f228}, [%rd17+64];
add.f32 %f231, %f227, %f225;
add.f32 %f232, %f228, %f226;
ld.shared.v2.f32 {%f233, %f234}, [%rd17+72];
add.f32 %f237, %f233, %f231;
add.f32 %f238, %f234, %f232;
ld.shared.v2.f32 {%f239, %f240}, [%rd17+80];
add.f32 %f243, %f239, %f237;
add.f32 %f244, %f240, %f238;
ld.shared.v2.f32 {%f245, %f246}, [%rd17+88];
add.f32 %f249, %f245, %f243;
add.f32 %f250, %f246, %f244;
ld.shared.v2.f32 {%f251, %f252}, [%rd17+96];
add.f32 %f255, %f251, %f249;
add.f32 %f256, %f252, %f250;
ld.shared.v2.f32 {%f257, %f258}, [%rd17+104];
add.f32 %f261, %f257, %f255;
add.f32 %f262, %f258, %f256;
ld.shared.v2.f32 {%f263, %f264}, [%rd17+112];
add.f32 %f267, %f263, %f261;
add.f32 %f268, %f264, %f262;
ld.shared.v2.f32 {%f269, %f270}, [%rd17+120];
add.f32 %f290, %f269, %f267;
add.f32 %f291, %f270, %f268;
st.shared.v2.f32 [%rd17], {%f290, %f291};
mad.lo.s32 %r63, %r9, %r39, %r5;
ld.global.v2.f32 {%f273, %f274}, [%rd44];
setp.neu.f32	%p19, %f273, 0f00000000;
setp.neu.f32	%p20, %f274, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd46, %r63, 8;
add.s64 %rd8, %rd45, %rd46;
@!%p21 bra BB59_23;
bra.uni BB59_22;

BB59_22:
ld.global.v2.f32 {%f275, %f276}, [%rd8];
fma.rn.f32 %f279, %f273, %f275, %f290;
fma.rn.f32 %f280, %f273, %f276, %f291;
mul.f32 %f281, %f274, %f276;
fma.rn.f32 %f291, %f274, %f275, %f280;
sub.f32 %f290, %f279, %f281;
st.shared.v2.f32 [%rd17], {%f290, %f291};

BB59_23:
st.global.v2.f32 [%rd8], {%f290, %f291};

BB59_24:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p22, %r66, %r36;
@%p22 bra BB59_2;

BB59_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<205>;
.reg .b32 %r<116>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB60_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 1024;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd32, %r58, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r12, %r56, 128, %r60;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 8;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB60_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r106;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB60_27;

mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd4], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB60_21;

mov.u32 %r107, 0;
mov.u32 %r108, %r8;

BB60_5:
mov.u32 %r17, %r108;
add.s32 %r65, %r17, 512;
min.s32 %r66, %r65, %r45;
min.s32 %r18, %r66, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r67, %r19, %r43;
add.s32 %r68, %r18, -384;
setp.lt.s32	%p6, %r19, %r68;
mul.wide.s32 %rd35, %r67, 8;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB60_12;
bra.uni BB60_6;

BB60_12:
ld.global.v2.f32 {%f84, %f85}, [%rd9];
mul.f32 %f88, %f25, %f84;
mul.f32 %f89, %f26, %f85;
mul.f32 %f90, %f26, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f25, %f85, %f90;
ld.global.v2.f32 {%f93, %f94}, [%rd9+1024];
ld.global.v2.f32 {%f95, %f96}, [%rd9+2048];
ld.global.v2.f32 {%f97, %f98}, [%rd9+3072];
st.shared.v2.f32 [%rd5], {%f91, %f92};
mul.f32 %f101, %f25, %f93;
mul.f32 %f102, %f26, %f94;
mul.f32 %f103, %f26, %f93;
sub.f32 %f104, %f101, %f102;
fma.rn.f32 %f105, %f25, %f94, %f103;
st.shared.v2.f32 [%rd5+1024], {%f104, %f105};
mul.f32 %f108, %f25, %f95;
mul.f32 %f109, %f26, %f96;
mul.f32 %f110, %f26, %f95;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f25, %f96, %f110;
st.shared.v2.f32 [%rd5+2048], {%f111, %f112};
mul.f32 %f115, %f25, %f97;
mul.f32 %f116, %f26, %f98;
mul.f32 %f117, %f26, %f97;
sub.f32 %f118, %f115, %f116;
fma.rn.f32 %f119, %f25, %f98, %f117;
st.shared.v2.f32 [%rd5+3072], {%f118, %f119};
bra.uni BB60_13;

BB60_6:
add.s32 %r69, %r18, -256;
setp.lt.s32	%p7, %r19, %r69;
@%p7 bra BB60_11;
bra.uni BB60_7;

BB60_11:
ld.global.v2.f32 {%f57, %f58}, [%rd9];
mul.f32 %f61, %f25, %f57;
mul.f32 %f62, %f26, %f58;
mul.f32 %f63, %f26, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f25, %f58, %f63;
ld.global.v2.f32 {%f66, %f67}, [%rd9+1024];
ld.global.v2.f32 {%f68, %f69}, [%rd9+2048];
st.shared.v2.f32 [%rd5], {%f64, %f65};
mul.f32 %f72, %f25, %f66;
mul.f32 %f73, %f26, %f67;
mul.f32 %f74, %f26, %f66;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f25, %f67, %f74;
st.shared.v2.f32 [%rd5+1024], {%f75, %f76};
mul.f32 %f79, %f25, %f68;
mul.f32 %f80, %f26, %f69;
mul.f32 %f81, %f26, %f68;
sub.f32 %f82, %f79, %f80;
fma.rn.f32 %f83, %f25, %f69, %f81;
st.shared.v2.f32 [%rd5+2048], {%f82, %f83};
bra.uni BB60_13;

BB60_7:
add.s32 %r70, %r18, -128;
setp.lt.s32	%p8, %r19, %r70;
@%p8 bra BB60_10;
bra.uni BB60_8;

BB60_10:
ld.global.v2.f32 {%f39, %f40}, [%rd9];
mul.f32 %f43, %f25, %f39;
mul.f32 %f44, %f26, %f40;
mul.f32 %f45, %f26, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f25, %f40, %f45;
ld.global.v2.f32 {%f48, %f49}, [%rd9+1024];
st.shared.v2.f32 [%rd5], {%f46, %f47};
mul.f32 %f52, %f25, %f48;
mul.f32 %f53, %f26, %f49;
mul.f32 %f54, %f26, %f48;
sub.f32 %f55, %f52, %f53;
fma.rn.f32 %f56, %f25, %f49, %f54;
st.shared.v2.f32 [%rd5+1024], {%f55, %f56};
bra.uni BB60_13;

BB60_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB60_13;

ld.global.v2.f32 {%f30, %f31}, [%rd9];
mul.f32 %f34, %f25, %f30;
mul.f32 %f35, %f26, %f31;
mul.f32 %f36, %f26, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f25, %f31, %f36;
st.shared.v2.f32 [%rd5], {%f37, %f38};

BB60_13:
add.s32 %r74, %r63, %r2;
setp.lt.s32	%p1, %r74, %r44;
bar.sync 0;
@!%p1 bra BB60_20;
bra.uni BB60_14;

BB60_14:
mov.f32 %f200, 0f00000000;
shl.b32 %r76, %r42, 9;
mov.u32 %r77, %nctaid.x;
shl.b32 %r78, %r77, 7;
mad.lo.s32 %r79, %r78, %r105, %r12;
mad.lo.s32 %r80, %r76, %r107, %r79;
mul.wide.s32 %rd36, %r80, 8;
add.s64 %rd52, %rd25, %rd36;
mov.u64 %rd53, %rd6;
mad.lo.s32 %r114, %r17, %r42, %r74;
sub.s32 %r21, %r18, %r17;
add.s32 %r85, %r21, -3;
mov.f32 %f199, %f200;
mov.f32 %f196, %f200;
mov.f32 %f197, %f200;
mov.u32 %r109, 0;
setp.lt.s32	%p10, %r85, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p10 bra BB60_16;

BB60_15:
mov.u32 %r23, %r113;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd52];

	ld.shared.v2.f32 {%f132, %f133}, [%rd53];
fma.rn.f32 %f136, %f124, %f132, %f197;
fma.rn.f32 %f137, %f124, %f133, %f200;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd38];

	ld.shared.v2.f32 {%f141, %f142}, [%rd53+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd39];

	ld.shared.v2.f32 {%f150, %f151}, [%rd53+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd40];

	ld.shared.v2.f32 {%f159, %f160}, [%rd53+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f197, %f163, %f165;
fma.rn.f32 %f200, %f131, %f159, %f164;
add.s32 %r25, %r23, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd53, %rd53, 32;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p11, %r109, %r85;
mov.u32 %r112, %r25;
mov.u32 %r113, %r25;
mov.f32 %f196, %f197;
mov.f32 %f199, %f200;
@%p11 bra BB60_15;

BB60_16:
sub.s32 %r87, %r112, %r10;
mov.f32 %f202, %f196;
mov.f32 %f201, %f199;
setp.ge.s32	%p12, %r87, %r21;
@%p12 bra BB60_19;

mul.wide.s32 %rd41, %r112, 8;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd43, %r114, 8;
add.s64 %rd54, %rd25, %rd43;

BB60_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd54];

	ld.shared.v2.f32 {%f168, %f169}, [%rd55];
fma.rn.f32 %f172, %f166, %f168, %f202;
fma.rn.f32 %f173, %f166, %f169, %f201;
mul.f32 %f174, %f167, %f169;
sub.f32 %f202, %f172, %f174;
fma.rn.f32 %f201, %f167, %f168, %f173;
add.s64 %rd55, %rd55, 8;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p13, %r115, %r21;
@%p13 bra BB60_18;

BB60_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd4];
add.f32 %f179, %f201, %f176;
add.f32 %f180, %f202, %f175;
st.shared.v2.f32 [%rd4], {%f180, %f179};

BB60_20:
setp.lt.s32	%p14, %r65, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r65;
@%p14 bra BB60_5;

BB60_21:
add.s32 %r89, %r1, 127;
setp.lt.u32	%p2, %r89, 255;
bar.sync 0;
add.s32 %r93, %r63, %r2;
setp.lt.s32	%p15, %r93, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB60_26;
bra.uni BB60_22;

BB60_22:
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r44;
mul.lo.s32 %r100, %r99, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r101, 0, %r100, %p17;
mad.lo.s32 %r102, %r93, %r41, %r101;
mul.wide.s32 %rd45, %r102, 8;
add.s64 %rd22, %rd3, %rd45;
setp.neu.f32	%p18, %f28, 0f00000000;
setp.neu.f32	%p19, %f27, 0f00000000;
or.pred %p20, %p19, %p18;
@%p20 bra BB60_24;
bra.uni BB60_23;

BB60_24:
ld.global.v2.f32 {%f183, %f184}, [%rd22];
add.s64 %rd51, %rd29, %rd31;
ld.shared.v2.f32 {%f187, %f188}, [%rd51];
fma.rn.f32 %f191, %f27, %f183, %f187;
fma.rn.f32 %f192, %f27, %f184, %f188;
mul.f32 %f193, %f28, %f184;
fma.rn.f32 %f204, %f28, %f183, %f192;
sub.f32 %f203, %f191, %f193;
st.shared.v2.f32 [%rd51], {%f203, %f204};
bra.uni BB60_25;

BB60_23:
add.s64 %rd48, %rd29, %rd31;
ld.shared.v2.f32 {%f181, %f182}, [%rd48];
mov.f32 %f204, %f182;
mov.f32 %f203, %f181;

BB60_25:
st.global.v2.f32 [%rd22], {%f203, %f204};

BB60_26:
bar.sync 0;
mov.u32 %r103, %nctaid.x;
shl.b32 %r104, %r103, 7;
add.s32 %r106, %r104, %r106;
setp.lt.s32	%p21, %r106, %r44;
add.s32 %r105, %r105, 1;
@%p21 bra BB60_2;

BB60_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<205>;
.reg .b32 %r<112>;
.reg .b64 %rd<64>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 25;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -128;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB61_27;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r59, %r52, 7;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd31, %r59, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r8, %r59, %r49;
add.s32 %r61, %r59, 1;
mul.lo.s32 %r9, %r61, %r49;
shl.b32 %r10, %r59, 9;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd35, %r62, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd37, %r10, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r63, %r49, %r46;
mad.lo.s32 %r64, %r63, %r59, %r2;
mad.lo.s32 %r12, %r60, 128, %r64;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 8;
shl.b32 %r65, %r47, 7;
mul.wide.s32 %rd9, %r65, 8;
mov.u32 %r102, 0;
mov.u32 %r101, %r102;

BB61_2:
mov.u32 %r98, %ctaid.x;
shl.b32 %r67, %r98, 7;
add.s32 %r16, %r67, %r102;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB61_27;

add.s32 %r17, %r16, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd4], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB61_21;

mov.u32 %r69, %nctaid.x;
shl.b32 %r70, %r69, 7;
mad.lo.s32 %r18, %r70, %r101, %r12;
mov.u32 %r103, 0;
mov.u32 %r104, %r8;

BB61_5:
mov.u32 %r20, %r104;
add.s32 %r71, %r20, 512;
min.s32 %r72, %r71, %r49;
min.s32 %r21, %r72, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r49;
mul.lo.s32 %r75, %r74, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r76, 0, %r75, %p6;
mad.lo.s32 %r23, %r22, %r47, %r76;
add.s32 %r77, %r21, -384;
setp.lt.s32	%p7, %r22, %r77;
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
add.s64 %rd12, %rd11, %rd9;
@%p7 bra BB61_12;
bra.uni BB61_6;

BB61_12:
add.s64 %rd59, %rd10, %rd9;
ld.global.v2.f32 {%f84, %f85}, [%rd10];
mul.f32 %f88, %f25, %f84;
mul.f32 %f89, %f26, %f85;
mul.f32 %f90, %f26, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f25, %f85, %f90;
st.shared.v2.f32 [%rd5], {%f91, %f92};
ld.global.v2.f32 {%f93, %f94}, [%rd59];
mul.f32 %f97, %f25, %f93;
mul.f32 %f98, %f26, %f94;
mul.f32 %f99, %f26, %f93;
sub.f32 %f100, %f97, %f98;
fma.rn.f32 %f101, %f25, %f94, %f99;
st.shared.v2.f32 [%rd5+1024], {%f100, %f101};
ld.global.v2.f32 {%f102, %f103}, [%rd12];
mul.f32 %f106, %f25, %f102;
mul.f32 %f107, %f26, %f103;
mul.f32 %f108, %f26, %f102;
sub.f32 %f109, %f106, %f107;
fma.rn.f32 %f110, %f25, %f103, %f108;
st.shared.v2.f32 [%rd5+2048], {%f109, %f110};
add.s64 %rd41, %rd12, %rd9;
ld.global.v2.f32 {%f111, %f112}, [%rd41];
mul.f32 %f115, %f25, %f111;
mul.f32 %f116, %f26, %f112;
mul.f32 %f117, %f26, %f111;
fma.rn.f32 %f118, %f25, %f112, %f117;
sub.f32 %f119, %f115, %f116;
st.shared.v2.f32 [%rd5+3072], {%f119, %f118};
bra.uni BB61_13;

BB61_6:
add.s32 %r78, %r21, -256;
setp.lt.s32	%p8, %r22, %r78;
@%p8 bra BB61_11;
bra.uni BB61_7;

BB61_11:
add.s64 %rd58, %rd10, %rd9;
ld.global.v2.f32 {%f57, %f58}, [%rd10];
mul.f32 %f61, %f25, %f57;
mul.f32 %f62, %f26, %f58;
mul.f32 %f63, %f26, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f25, %f58, %f63;
st.shared.v2.f32 [%rd5], {%f64, %f65};
ld.global.v2.f32 {%f66, %f67}, [%rd58];
mul.f32 %f70, %f25, %f66;
mul.f32 %f71, %f26, %f67;
mul.f32 %f72, %f26, %f66;
sub.f32 %f73, %f70, %f71;
fma.rn.f32 %f74, %f25, %f67, %f72;
st.shared.v2.f32 [%rd5+1024], {%f73, %f74};
ld.global.v2.f32 {%f75, %f76}, [%rd12];
mul.f32 %f79, %f25, %f75;
mul.f32 %f80, %f26, %f76;
mul.f32 %f81, %f26, %f75;
sub.f32 %f82, %f79, %f80;
fma.rn.f32 %f83, %f25, %f76, %f81;
st.shared.v2.f32 [%rd5+2048], {%f82, %f83};
bra.uni BB61_13;

BB61_7:
add.s32 %r79, %r21, -128;
setp.lt.s32	%p9, %r22, %r79;
@%p9 bra BB61_10;
bra.uni BB61_8;

BB61_10:
shl.b32 %r100, %r47, 7;
ld.global.v2.f32 {%f39, %f40}, [%rd10];
mul.f32 %f43, %f25, %f39;
mul.f32 %f44, %f26, %f40;
mul.f32 %f45, %f26, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f25, %f40, %f45;
st.shared.v2.f32 [%rd5], {%f46, %f47};
add.s32 %r81, %r23, %r100;
mul.wide.s32 %rd39, %r81, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f32 {%f48, %f49}, [%rd40];
mul.f32 %f52, %f25, %f48;
mul.f32 %f53, %f26, %f49;
mul.f32 %f54, %f26, %f48;
fma.rn.f32 %f55, %f25, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd5+1024], {%f56, %f55};
bra.uni BB61_13;

BB61_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB61_13;

ld.global.v2.f32 {%f30, %f31}, [%rd10];
mul.f32 %f34, %f25, %f30;
mul.f32 %f35, %f26, %f31;
mul.f32 %f36, %f26, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f25, %f31, %f36;
st.shared.v2.f32 [%rd5], {%f37, %f38};

BB61_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB61_20;
bra.uni BB61_14;

BB61_14:
mov.f32 %f200, 0f00000000;
shl.b32 %r83, %r46, 9;
mad.lo.s32 %r84, %r83, %r103, %r18;
mul.wide.s32 %rd42, %r84, 8;
add.s64 %rd60, %rd28, %rd42;
mov.u64 %rd61, %rd6;
mad.lo.s32 %r110, %r20, %r46, %r17;
sub.s32 %r25, %r21, %r20;
add.s32 %r85, %r25, -3;
mov.f32 %f199, %f200;
mov.f32 %f196, %f200;
mov.f32 %f197, %f200;
mov.u32 %r105, 0;
setp.lt.s32	%p11, %r85, 1;
mov.u32 %r108, %r10;
mov.u32 %r109, %r10;
@%p11 bra BB61_16;

BB61_15:
mov.u32 %r27, %r109;
shl.b32 %r99, %r46, 2;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd60];

	ld.shared.v2.f32 {%f132, %f133}, [%rd61];
fma.rn.f32 %f136, %f124, %f132, %f197;
fma.rn.f32 %f137, %f124, %f133, %f200;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd44, %rd60, %rd8;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd44];

	ld.shared.v2.f32 {%f141, %f142}, [%rd61+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd45, %rd44, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd45];

	ld.shared.v2.f32 {%f150, %f151}, [%rd61+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd46, %rd45, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd46];

	ld.shared.v2.f32 {%f159, %f160}, [%rd61+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f197, %f163, %f165;
fma.rn.f32 %f200, %f131, %f159, %f164;
add.s32 %r29, %r27, 4;
add.s32 %r110, %r110, %r99;
add.s64 %rd61, %rd61, 32;
add.s64 %rd60, %rd60, %rd7;
add.s32 %r105, %r105, 4;
setp.lt.s32	%p12, %r105, %r85;
mov.u32 %r108, %r29;
mov.u32 %r109, %r29;
mov.f32 %f196, %f197;
mov.f32 %f199, %f200;
@%p12 bra BB61_15;

BB61_16:
sub.s32 %r87, %r108, %r10;
mov.f32 %f202, %f196;
mov.f32 %f201, %f199;
setp.ge.s32	%p13, %r87, %r25;
@%p13 bra BB61_19;

mul.wide.s32 %rd47, %r108, 8;
add.s64 %rd63, %rd36, %rd47;
add.s32 %r111, %r13, %r108;
mul.wide.s32 %rd49, %r110, 8;
add.s64 %rd62, %rd28, %rd49;

BB61_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd62];

	ld.shared.v2.f32 {%f168, %f169}, [%rd63];
fma.rn.f32 %f172, %f166, %f168, %f202;
fma.rn.f32 %f173, %f166, %f169, %f201;
mul.f32 %f174, %f167, %f169;
sub.f32 %f202, %f172, %f174;
fma.rn.f32 %f201, %f167, %f168, %f173;
add.s64 %rd63, %rd63, 8;
add.s64 %rd62, %rd62, %rd8;
add.s32 %r111, %r111, 1;
setp.lt.s32	%p14, %r111, %r25;
@%p14 bra BB61_18;

BB61_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd4];
add.f32 %f179, %f201, %f176;
add.f32 %f180, %f202, %f175;
st.shared.v2.f32 [%rd4], {%f180, %f179};

BB61_20:
add.s32 %r97, %r20, 512;
setp.lt.s32	%p15, %r97, %r9;
add.s32 %r103, %r103, 1;
mov.u32 %r104, %r97;
@%p15 bra BB61_5;

BB61_21:
add.s32 %r89, %r1, 127;
setp.lt.u32	%p2, %r89, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB61_26;
bra.uni BB61_22;

BB61_22:
mov.u32 %r90, 1;
sub.s32 %r91, %r90, %r48;
mul.lo.s32 %r92, %r91, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r93, 0, %r92, %p18;
mad.lo.s32 %r94, %r17, %r45, %r93;
mul.wide.s32 %rd51, %r94, 8;
add.s64 %rd25, %rd3, %rd51;
setp.neu.f32	%p19, %f28, 0f00000000;
setp.neu.f32	%p20, %f27, 0f00000000;
or.pred %p21, %p20, %p19;
@%p21 bra BB61_24;
bra.uni BB61_23;

BB61_24:
ld.global.v2.f32 {%f183, %f184}, [%rd25];
add.s64 %rd57, %rd32, %rd34;
ld.shared.v2.f32 {%f187, %f188}, [%rd57];
fma.rn.f32 %f191, %f27, %f183, %f187;
fma.rn.f32 %f192, %f27, %f184, %f188;
mul.f32 %f193, %f28, %f184;
fma.rn.f32 %f204, %f28, %f183, %f192;
sub.f32 %f203, %f191, %f193;
st.shared.v2.f32 [%rd57], {%f203, %f204};
bra.uni BB61_25;

BB61_23:
add.s64 %rd54, %rd32, %rd34;
ld.shared.v2.f32 {%f181, %f182}, [%rd54];
mov.f32 %f204, %f182;
mov.f32 %f203, %f181;

BB61_25:
st.global.v2.f32 [%rd25], {%f203, %f204};

BB61_26:
bar.sync 0;
mov.u32 %r95, %nctaid.x;
shl.b32 %r96, %r95, 7;
add.s32 %r102, %r96, %r102;
setp.lt.s32	%p22, %r102, %r48;
add.s32 %r101, %r101, 1;
@%p22 bra BB61_2;

BB61_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<205>;
.reg .b32 %r<101>;
.reg .b64 %rd<58>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 25;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -128;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB62_27;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f32 {%f25, %f26}, [%rd29];
shr.s32 %r57, %r50, 7;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 1024;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r57, %r47;
add.s32 %r59, %r57, 1;
mul.lo.s32 %r9, %r59, %r47;
shl.b32 %r10, %r57, 9;
add.s32 %r60, %r10, %r2;
mul.wide.s32 %rd34, %r60, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r61, %r47, %r44;
mad.lo.s32 %r62, %r61, %r57, %r2;
mad.lo.s32 %r12, %r58, 128, %r62;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r44, 8;
mov.u32 %r91, 0;
mov.u32 %r90, %r91;

BB62_2:
shl.b32 %r64, %r58, 7;
add.s32 %r16, %r64, %r91;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB62_27;

add.s32 %r17, %r16, %r2;
mov.f32 %f27, 0f00000000;
st.shared.v2.f32 [%rd5], {%f27, %f27};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB62_21;

mov.u32 %r92, 0;
mov.u32 %r93, %r8;

BB62_5:
mov.u32 %r19, %r93;
add.s32 %r66, %r19, 512;
min.s32 %r67, %r66, %r47;
min.s32 %r20, %r67, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r68, %r21, %r45;
add.s32 %r69, %r20, -384;
setp.lt.s32	%p6, %r21, %r69;
mul.wide.s32 %rd37, %r68, 8;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB62_12;
bra.uni BB62_6;

BB62_12:
ld.global.v2.f32 {%f82, %f83}, [%rd10];
mul.f32 %f86, %f25, %f82;
mul.f32 %f87, %f26, %f83;
mul.f32 %f88, %f26, %f82;
sub.f32 %f89, %f86, %f87;
fma.rn.f32 %f90, %f25, %f83, %f88;
ld.global.v2.f32 {%f91, %f92}, [%rd10+1024];
ld.global.v2.f32 {%f93, %f94}, [%rd10+2048];
ld.global.v2.f32 {%f95, %f96}, [%rd10+3072];
st.shared.v2.f32 [%rd6], {%f89, %f90};
mul.f32 %f99, %f25, %f91;
mul.f32 %f100, %f26, %f92;
mul.f32 %f101, %f26, %f91;
sub.f32 %f102, %f99, %f100;
fma.rn.f32 %f103, %f25, %f92, %f101;
st.shared.v2.f32 [%rd6+1024], {%f102, %f103};
mul.f32 %f106, %f25, %f93;
mul.f32 %f107, %f26, %f94;
mul.f32 %f108, %f26, %f93;
sub.f32 %f109, %f106, %f107;
fma.rn.f32 %f110, %f25, %f94, %f108;
st.shared.v2.f32 [%rd6+2048], {%f109, %f110};
mul.f32 %f113, %f25, %f95;
mul.f32 %f114, %f26, %f96;
mul.f32 %f115, %f26, %f95;
sub.f32 %f116, %f113, %f114;
fma.rn.f32 %f117, %f25, %f96, %f115;
st.shared.v2.f32 [%rd6+3072], {%f116, %f117};
bra.uni BB62_13;

BB62_6:
add.s32 %r70, %r20, -256;
setp.lt.s32	%p7, %r21, %r70;
@%p7 bra BB62_11;
bra.uni BB62_7;

BB62_11:
ld.global.v2.f32 {%f55, %f56}, [%rd10];
mul.f32 %f59, %f25, %f55;
mul.f32 %f60, %f26, %f56;
mul.f32 %f61, %f26, %f55;
sub.f32 %f62, %f59, %f60;
fma.rn.f32 %f63, %f25, %f56, %f61;
ld.global.v2.f32 {%f64, %f65}, [%rd10+1024];
ld.global.v2.f32 {%f66, %f67}, [%rd10+2048];
st.shared.v2.f32 [%rd6], {%f62, %f63};
mul.f32 %f70, %f25, %f64;
mul.f32 %f71, %f26, %f65;
mul.f32 %f72, %f26, %f64;
sub.f32 %f73, %f70, %f71;
fma.rn.f32 %f74, %f25, %f65, %f72;
st.shared.v2.f32 [%rd6+1024], {%f73, %f74};
mul.f32 %f77, %f25, %f66;
mul.f32 %f78, %f26, %f67;
mul.f32 %f79, %f26, %f66;
sub.f32 %f80, %f77, %f78;
fma.rn.f32 %f81, %f25, %f67, %f79;
st.shared.v2.f32 [%rd6+2048], {%f80, %f81};
bra.uni BB62_13;

BB62_7:
add.s32 %r71, %r20, -128;
setp.lt.s32	%p8, %r21, %r71;
@%p8 bra BB62_10;
bra.uni BB62_8;

BB62_10:
ld.global.v2.f32 {%f37, %f38}, [%rd10];
mul.f32 %f41, %f25, %f37;
mul.f32 %f42, %f26, %f38;
mul.f32 %f43, %f26, %f37;
sub.f32 %f44, %f41, %f42;
fma.rn.f32 %f45, %f25, %f38, %f43;
ld.global.v2.f32 {%f46, %f47}, [%rd10+1024];
st.shared.v2.f32 [%rd6], {%f44, %f45};
mul.f32 %f50, %f25, %f46;
mul.f32 %f51, %f26, %f47;
mul.f32 %f52, %f26, %f46;
sub.f32 %f53, %f50, %f51;
fma.rn.f32 %f54, %f25, %f47, %f52;
st.shared.v2.f32 [%rd6+1024], {%f53, %f54};
bra.uni BB62_13;

BB62_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB62_13;

ld.global.v2.f32 {%f28, %f29}, [%rd10];
mul.f32 %f32, %f25, %f28;
mul.f32 %f33, %f26, %f29;
mul.f32 %f34, %f26, %f28;
sub.f32 %f35, %f32, %f33;
fma.rn.f32 %f36, %f25, %f29, %f34;
st.shared.v2.f32 [%rd6], {%f35, %f36};

BB62_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB62_20;
bra.uni BB62_14;

BB62_14:
mov.f32 %f200, 0f00000000;
shl.b32 %r73, %r44, 9;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 7;
mad.lo.s32 %r76, %r75, %r90, %r12;
mad.lo.s32 %r77, %r73, %r92, %r76;
mul.wide.s32 %rd38, %r77, 8;
add.s64 %rd54, %rd26, %rd38;
mov.u64 %rd55, %rd7;
mad.lo.s32 %r99, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r78, %r23, -3;
mov.f32 %f199, %f200;
mov.f32 %f196, %f200;
mov.f32 %f197, %f200;
mov.u32 %r94, 0;
setp.lt.s32	%p10, %r78, 1;
mov.u32 %r97, %r10;
mov.u32 %r98, %r10;
@%p10 bra BB62_16;

BB62_15:
mov.u32 %r25, %r98;

	ld.global.cv.v2.f32 {%f122, %f123}, [%rd54];

	ld.shared.v2.f32 {%f130, %f131}, [%rd55];
fma.rn.f32 %f134, %f122, %f130, %f197;
fma.rn.f32 %f135, %f122, %f131, %f200;
mul.f32 %f136, %f123, %f131;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f123, %f130, %f135;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd40];

	ld.shared.v2.f32 {%f139, %f140}, [%rd55+8];
fma.rn.f32 %f143, %f124, %f139, %f137;
fma.rn.f32 %f144, %f124, %f140, %f138;
mul.f32 %f145, %f125, %f140;
sub.f32 %f146, %f143, %f145;
fma.rn.f32 %f147, %f125, %f139, %f144;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd41];

	ld.shared.v2.f32 {%f148, %f149}, [%rd55+16];
fma.rn.f32 %f152, %f126, %f148, %f146;
fma.rn.f32 %f153, %f126, %f149, %f147;
mul.f32 %f154, %f127, %f149;
sub.f32 %f155, %f152, %f154;
fma.rn.f32 %f156, %f127, %f148, %f153;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd42];

	ld.shared.v2.f32 {%f157, %f158}, [%rd55+24];
fma.rn.f32 %f161, %f128, %f157, %f155;
fma.rn.f32 %f162, %f128, %f158, %f156;
mul.f32 %f163, %f129, %f158;
sub.f32 %f197, %f161, %f163;
fma.rn.f32 %f200, %f129, %f157, %f162;
add.s32 %r27, %r25, 4;
add.s32 %r99, %r99, %r11;
add.s64 %rd55, %rd55, 32;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r94, %r94, 4;
setp.lt.s32	%p11, %r94, %r78;
mov.u32 %r97, %r27;
mov.u32 %r98, %r27;
mov.f32 %f196, %f197;
mov.f32 %f199, %f200;
@%p11 bra BB62_15;

BB62_16:
sub.s32 %r80, %r97, %r10;
mov.f32 %f202, %f196;
mov.f32 %f201, %f199;
setp.ge.s32	%p12, %r80, %r23;
@%p12 bra BB62_19;

mul.wide.s32 %rd43, %r97, 8;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r100, %r13, %r97;
mul.wide.s32 %rd45, %r99, 8;
add.s64 %rd56, %rd26, %rd45;

BB62_18:

	ld.global.cv.v2.f32 {%f164, %f165}, [%rd56];

	ld.shared.v2.f32 {%f166, %f167}, [%rd57];
fma.rn.f32 %f170, %f164, %f166, %f202;
fma.rn.f32 %f171, %f164, %f167, %f201;
mul.f32 %f172, %f165, %f167;
sub.f32 %f202, %f170, %f172;
fma.rn.f32 %f201, %f165, %f166, %f171;
add.s64 %rd57, %rd57, 8;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r100, %r100, 1;
setp.lt.s32	%p13, %r100, %r23;
@%p13 bra BB62_18;

BB62_19:
ld.shared.v2.f32 {%f173, %f174}, [%rd5];
add.f32 %f177, %f201, %f174;
add.f32 %f178, %f202, %f173;
st.shared.v2.f32 [%rd5], {%f178, %f177};

BB62_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r92, %r92, 1;
mov.u32 %r93, %r66;
@%p14 bra BB62_5;

BB62_21:
add.s32 %r82, %r1, 127;
setp.lt.u32	%p2, %r82, 255;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB62_26;
bra.uni BB62_22;

BB62_22:
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r46;
mul.lo.s32 %r85, %r84, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r86, 0, %r85, %p17;
mad.lo.s32 %r87, %r17, %r43, %r86;
ld.global.v2.f32 {%f179, %f180}, [%rd1];
setp.neu.f32	%p18, %f179, 0f00000000;
setp.neu.f32	%p19, %f180, 0f00000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd47, %r87, 8;
add.s64 %rd23, %rd4, %rd47;
@%p20 bra BB62_24;
bra.uni BB62_23;

BB62_24:
ld.global.v2.f32 {%f183, %f184}, [%rd23];
add.s64 %rd53, %rd31, %rd33;
ld.shared.v2.f32 {%f187, %f188}, [%rd53];
fma.rn.f32 %f191, %f179, %f183, %f187;
fma.rn.f32 %f192, %f179, %f184, %f188;
mul.f32 %f193, %f180, %f184;
fma.rn.f32 %f204, %f180, %f183, %f192;
sub.f32 %f203, %f191, %f193;
st.shared.v2.f32 [%rd53], {%f203, %f204};
bra.uni BB62_25;

BB62_23:
add.s64 %rd50, %rd31, %rd33;
ld.shared.v2.f32 {%f181, %f182}, [%rd50];
mov.f32 %f204, %f182;
mov.f32 %f203, %f181;

BB62_25:
st.global.v2.f32 [%rd23], {%f203, %f204};

BB62_26:
bar.sync 0;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 7;
add.s32 %r91, %r89, %r91;
setp.lt.s32	%p21, %r91, %r46;
add.s32 %r90, %r90, 1;
@%p21 bra BB62_2;

BB62_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<205>;
.reg .b32 %r<110>;
.reg .b64 %rd<67>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r2, %tid.x;
shr.s32 %r49, %r2, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r2, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r3, %r2, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB63_27;

cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd4, %rd29;
ld.global.v2.f32 {%f25, %f26}, [%rd30];
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd31, %r58, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r3, 8;
add.s64 %rd5, %rd33, %rd34;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r3;
mul.wide.s32 %rd35, %r61, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd37, %r10, 8;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r3;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r45, 8;
mov.u32 %r100, 0;
mov.u32 %r99, %r100;

BB63_2:
shl.b32 %r65, %r59, 7;
add.s32 %r16, %r65, %r100;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB63_27;

add.s32 %r17, %r16, %r3;
mov.f32 %f27, 0f00000000;
st.shared.v2.f32 [%rd5], {%f27, %f27};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB63_21;

mov.u32 %r101, 0;
mov.u32 %r102, %r8;

BB63_5:
mov.u32 %r19, %r102;
add.s32 %r67, %r19, 512;
min.s32 %r68, %r67, %r48;
min.s32 %r20, %r68, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r3;
mov.u32 %r69, 1;
sub.s32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r72, 0, %r71, %p6;
mad.lo.s32 %r22, %r21, %r46, %r72;
add.s32 %r73, %r20, -384;
setp.lt.s32	%p7, %r21, %r73;
mul.wide.s32 %rd38, %r22, 8;
add.s64 %rd10, %rd1, %rd38;
shl.b32 %r74, %r46, 7;
mul.wide.s32 %rd39, %r74, 8;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB63_12;
bra.uni BB63_6;

BB63_12:
ld.global.v2.f32 {%f82, %f83}, [%rd10];
mul.f32 %f86, %f25, %f82;
mul.f32 %f87, %f26, %f83;
mul.f32 %f88, %f26, %f82;
sub.f32 %f89, %f86, %f87;
fma.rn.f32 %f90, %f25, %f83, %f88;
st.shared.v2.f32 [%rd6], {%f89, %f90};
ld.global.v2.f32 {%f91, %f92}, [%rd11];
mul.f32 %f95, %f25, %f91;
mul.f32 %f96, %f26, %f92;
mul.f32 %f97, %f26, %f91;
sub.f32 %f98, %f95, %f96;
fma.rn.f32 %f99, %f25, %f92, %f97;
st.shared.v2.f32 [%rd6+1024], {%f98, %f99};
add.s64 %rd45, %rd11, %rd39;
ld.global.v2.f32 {%f100, %f101}, [%rd45];
mul.f32 %f104, %f25, %f100;
mul.f32 %f105, %f26, %f101;
mul.f32 %f106, %f26, %f100;
fma.rn.f32 %f107, %f25, %f101, %f106;
sub.f32 %f108, %f104, %f105;
st.shared.v2.f32 [%rd6+2048], {%f108, %f107};
add.s64 %rd46, %rd45, %rd39;
ld.global.v2.f32 {%f109, %f110}, [%rd46];
mul.f32 %f113, %f25, %f109;
mul.f32 %f114, %f26, %f110;
mul.f32 %f115, %f26, %f109;
fma.rn.f32 %f116, %f25, %f110, %f115;
sub.f32 %f117, %f113, %f114;
st.shared.v2.f32 [%rd6+3072], {%f117, %f116};
bra.uni BB63_13;

BB63_6:
add.s32 %r75, %r20, -256;
setp.lt.s32	%p8, %r21, %r75;
@%p8 bra BB63_11;
bra.uni BB63_7;

BB63_11:
ld.global.v2.f32 {%f55, %f56}, [%rd10];
mul.f32 %f59, %f25, %f55;
mul.f32 %f60, %f26, %f56;
mul.f32 %f61, %f26, %f55;
sub.f32 %f62, %f59, %f60;
fma.rn.f32 %f63, %f25, %f56, %f61;
st.shared.v2.f32 [%rd6], {%f62, %f63};
ld.global.v2.f32 {%f64, %f65}, [%rd11];
mul.f32 %f68, %f25, %f64;
mul.f32 %f69, %f26, %f65;
mul.f32 %f70, %f26, %f64;
sub.f32 %f71, %f68, %f69;
fma.rn.f32 %f72, %f25, %f65, %f70;
st.shared.v2.f32 [%rd6+1024], {%f71, %f72};
add.s64 %rd43, %rd11, %rd39;
ld.global.v2.f32 {%f73, %f74}, [%rd43];
mul.f32 %f77, %f25, %f73;
mul.f32 %f78, %f26, %f74;
mul.f32 %f79, %f26, %f73;
fma.rn.f32 %f80, %f25, %f74, %f79;
sub.f32 %f81, %f77, %f78;
st.shared.v2.f32 [%rd6+2048], {%f81, %f80};
bra.uni BB63_13;

BB63_7:
add.s32 %r76, %r20, -128;
setp.lt.s32	%p9, %r21, %r76;
@%p9 bra BB63_10;
bra.uni BB63_8;

BB63_10:
ld.global.v2.f32 {%f37, %f38}, [%rd10];
mul.f32 %f41, %f25, %f37;
mul.f32 %f42, %f26, %f38;
mul.f32 %f43, %f26, %f37;
sub.f32 %f44, %f41, %f42;
fma.rn.f32 %f45, %f25, %f38, %f43;
st.shared.v2.f32 [%rd6], {%f44, %f45};
add.s32 %r78, %r22, %r74;
mul.wide.s32 %rd40, %r78, 8;
add.s64 %rd41, %rd1, %rd40;
ld.global.v2.f32 {%f46, %f47}, [%rd41];
mul.f32 %f50, %f25, %f46;
mul.f32 %f51, %f26, %f47;
mul.f32 %f52, %f26, %f46;
fma.rn.f32 %f53, %f25, %f47, %f52;
sub.f32 %f54, %f50, %f51;
st.shared.v2.f32 [%rd6+1024], {%f54, %f53};
bra.uni BB63_13;

BB63_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB63_13;

ld.global.v2.f32 {%f28, %f29}, [%rd10];
mul.f32 %f32, %f25, %f28;
mul.f32 %f33, %f26, %f29;
mul.f32 %f34, %f26, %f28;
sub.f32 %f35, %f32, %f33;
fma.rn.f32 %f36, %f25, %f29, %f34;
st.shared.v2.f32 [%rd6], {%f35, %f36};

BB63_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB63_20;
bra.uni BB63_14;

BB63_14:
mov.f32 %f200, 0f00000000;
mov.u64 %rd64, %rd7;
mad.lo.s32 %r108, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r82, %r24, -3;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 7;
mad.lo.s32 %r85, %r84, %r99, %r12;
shl.b32 %r86, %r45, 9;
mad.lo.s32 %r87, %r86, %r101, %r85;
mul.wide.s32 %rd47, %r87, 8;
add.s64 %rd63, %rd27, %rd47;
mov.f32 %f199, %f200;
mov.f32 %f196, %f200;
mov.f32 %f197, %f200;
mov.u32 %r103, 0;
setp.lt.s32	%p11, %r82, 1;
mov.u32 %r106, %r10;
mov.u32 %r107, %r10;
@%p11 bra BB63_16;

BB63_15:
mov.u32 %r26, %r107;

	ld.global.cv.v2.f32 {%f122, %f123}, [%rd63];

	ld.shared.v2.f32 {%f130, %f131}, [%rd64];
fma.rn.f32 %f134, %f122, %f130, %f197;
fma.rn.f32 %f135, %f122, %f131, %f200;
mul.f32 %f136, %f123, %f131;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f123, %f130, %f135;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd49];

	ld.shared.v2.f32 {%f139, %f140}, [%rd64+8];
fma.rn.f32 %f143, %f124, %f139, %f137;
fma.rn.f32 %f144, %f124, %f140, %f138;
mul.f32 %f145, %f125, %f140;
sub.f32 %f146, %f143, %f145;
fma.rn.f32 %f147, %f125, %f139, %f144;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd50];

	ld.shared.v2.f32 {%f148, %f149}, [%rd64+16];
fma.rn.f32 %f152, %f126, %f148, %f146;
fma.rn.f32 %f153, %f126, %f149, %f147;
mul.f32 %f154, %f127, %f149;
sub.f32 %f155, %f152, %f154;
fma.rn.f32 %f156, %f127, %f148, %f153;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd51];

	ld.shared.v2.f32 {%f157, %f158}, [%rd64+24];
fma.rn.f32 %f161, %f128, %f157, %f155;
fma.rn.f32 %f162, %f128, %f158, %f156;
mul.f32 %f163, %f129, %f158;
sub.f32 %f197, %f161, %f163;
fma.rn.f32 %f200, %f129, %f157, %f162;
add.s32 %r28, %r26, 4;
add.s32 %r108, %r108, %r11;
add.s64 %rd64, %rd64, 32;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r103, %r103, 4;
setp.lt.s32	%p12, %r103, %r82;
mov.u32 %r106, %r28;
mov.u32 %r107, %r28;
mov.f32 %f196, %f197;
mov.f32 %f199, %f200;
@%p12 bra BB63_15;

BB63_16:
sub.s32 %r89, %r106, %r10;
mov.f32 %f202, %f196;
mov.f32 %f201, %f199;
setp.ge.s32	%p13, %r89, %r24;
@%p13 bra BB63_19;

mul.wide.s32 %rd52, %r106, 8;
add.s64 %rd66, %rd36, %rd52;
add.s32 %r109, %r13, %r106;
mul.wide.s32 %rd54, %r108, 8;
add.s64 %rd65, %rd27, %rd54;

BB63_18:

	ld.global.cv.v2.f32 {%f164, %f165}, [%rd65];

	ld.shared.v2.f32 {%f166, %f167}, [%rd66];
fma.rn.f32 %f170, %f164, %f166, %f202;
fma.rn.f32 %f171, %f164, %f167, %f201;
mul.f32 %f172, %f165, %f167;
sub.f32 %f202, %f170, %f172;
fma.rn.f32 %f201, %f165, %f166, %f171;
add.s64 %rd66, %rd66, 8;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r109, %r109, 1;
setp.lt.s32	%p14, %r109, %r24;
@%p14 bra BB63_18;

BB63_19:
ld.shared.v2.f32 {%f173, %f174}, [%rd5];
add.f32 %f177, %f201, %f174;
add.f32 %f178, %f202, %f173;
st.shared.v2.f32 [%rd5], {%f178, %f177};

BB63_20:
setp.lt.s32	%p15, %r67, %r9;
add.s32 %r101, %r101, 1;
mov.u32 %r102, %r67;
@%p15 bra BB63_5;

BB63_21:
add.s32 %r91, %r2, 127;
setp.lt.u32	%p2, %r91, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB63_26;
bra.uni BB63_22;

BB63_22:
mov.u32 %r92, 1;
sub.s32 %r93, %r92, %r47;
mul.lo.s32 %r94, %r93, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r95, 0, %r94, %p18;
mad.lo.s32 %r96, %r17, %r44, %r95;
ld.global.v2.f32 {%f179, %f180}, [%rd2];
setp.neu.f32	%p19, %f179, 0f00000000;
setp.neu.f32	%p20, %f180, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd56, %r96, 8;
add.s64 %rd24, %rd4, %rd56;
@%p21 bra BB63_24;
bra.uni BB63_23;

BB63_24:
ld.global.v2.f32 {%f183, %f184}, [%rd24];
add.s64 %rd62, %rd32, %rd34;
ld.shared.v2.f32 {%f187, %f188}, [%rd62];
fma.rn.f32 %f191, %f179, %f183, %f187;
fma.rn.f32 %f192, %f179, %f184, %f188;
mul.f32 %f193, %f180, %f184;
fma.rn.f32 %f204, %f180, %f183, %f192;
sub.f32 %f203, %f191, %f193;
st.shared.v2.f32 [%rd62], {%f203, %f204};
bra.uni BB63_25;

BB63_23:
add.s64 %rd59, %rd32, %rd34;
ld.shared.v2.f32 {%f181, %f182}, [%rd59];
mov.f32 %f204, %f182;
mov.f32 %f203, %f181;

BB63_25:
st.global.v2.f32 [%rd24], {%f203, %f204};

BB63_26:
bar.sync 0;
mov.u32 %r97, %nctaid.x;
shl.b32 %r98, %r97, 7;
add.s32 %r100, %r98, %r100;
setp.lt.s32	%p22, %r100, %r47;
add.s32 %r99, %r99, 1;
@%p22 bra BB63_2;

BB63_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<209>;
.reg .b32 %r<120>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB64_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd32, %r62, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r12, %r56, 64, %r64;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 8;
mov.u32 %r110, 0;
mov.u32 %r109, %r110;

BB64_2:
shl.b32 %r66, %r56, 6;
add.s32 %r67, %r66, %r110;
setp.ge.s32	%p4, %r67, %r44;
@%p4 bra BB64_26;

mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd4], {%f31, %f31};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB64_21;

mov.u32 %r111, 0;
mov.u32 %r112, %r8;

BB64_5:
mov.u32 %r17, %r112;
add.s32 %r69, %r17, 256;
min.s32 %r70, %r69, %r45;
min.s32 %r18, %r70, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r71, %r19, %r43;
add.s32 %r72, %r18, -192;
setp.lt.s32	%p6, %r19, %r72;
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB64_12;
bra.uni BB64_6;

BB64_12:
ld.global.v2.f32 {%f86, %f87}, [%rd9];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
ld.global.v2.f32 {%f95, %f96}, [%rd9+512];
ld.global.v2.f32 {%f97, %f98}, [%rd9+1024];
ld.global.v2.f32 {%f99, %f100}, [%rd9+1536];
st.shared.v2.f32 [%rd5], {%f93, %f94};
mul.f32 %f103, %f27, %f95;
mul.f32 %f104, %f28, %f96;
mul.f32 %f105, %f28, %f95;
sub.f32 %f106, %f103, %f104;
fma.rn.f32 %f107, %f27, %f96, %f105;
st.shared.v2.f32 [%rd5+512], {%f106, %f107};
mul.f32 %f110, %f27, %f97;
mul.f32 %f111, %f28, %f98;
mul.f32 %f112, %f28, %f97;
sub.f32 %f113, %f110, %f111;
fma.rn.f32 %f114, %f27, %f98, %f112;
st.shared.v2.f32 [%rd5+1024], {%f113, %f114};
mul.f32 %f117, %f27, %f99;
mul.f32 %f118, %f28, %f100;
mul.f32 %f119, %f28, %f99;
sub.f32 %f120, %f117, %f118;
fma.rn.f32 %f121, %f27, %f100, %f119;
st.shared.v2.f32 [%rd5+1536], {%f120, %f121};
bra.uni BB64_13;

BB64_6:
add.s32 %r73, %r18, -128;
setp.lt.s32	%p7, %r19, %r73;
@%p7 bra BB64_11;
bra.uni BB64_7;

BB64_11:
ld.global.v2.f32 {%f59, %f60}, [%rd9];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
ld.global.v2.f32 {%f68, %f69}, [%rd9+512];
ld.global.v2.f32 {%f70, %f71}, [%rd9+1024];
st.shared.v2.f32 [%rd5], {%f66, %f67};
mul.f32 %f74, %f27, %f68;
mul.f32 %f75, %f28, %f69;
mul.f32 %f76, %f28, %f68;
sub.f32 %f77, %f74, %f75;
fma.rn.f32 %f78, %f27, %f69, %f76;
st.shared.v2.f32 [%rd5+512], {%f77, %f78};
mul.f32 %f81, %f27, %f70;
mul.f32 %f82, %f28, %f71;
mul.f32 %f83, %f28, %f70;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f71, %f83;
st.shared.v2.f32 [%rd5+1024], {%f84, %f85};
bra.uni BB64_13;

BB64_7:
add.s32 %r74, %r18, -64;
setp.lt.s32	%p8, %r19, %r74;
@%p8 bra BB64_10;
bra.uni BB64_8;

BB64_10:
ld.global.v2.f32 {%f41, %f42}, [%rd9];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
ld.global.v2.f32 {%f50, %f51}, [%rd9+512];
st.shared.v2.f32 [%rd5], {%f48, %f49};
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
sub.f32 %f57, %f54, %f55;
fma.rn.f32 %f58, %f27, %f51, %f56;
st.shared.v2.f32 [%rd5+512], {%f57, %f58};
bra.uni BB64_13;

BB64_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB64_13;

ld.global.v2.f32 {%f32, %f33}, [%rd9];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd5], {%f39, %f40};

BB64_13:
add.s32 %r78, %r67, %r2;
setp.lt.s32	%p1, %r78, %r44;
bar.sync 0;
@!%p1 bra BB64_20;
bra.uni BB64_14;

BB64_14:
mov.f32 %f204, 0f00000000;
shl.b32 %r80, %r42, 8;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 6;
mad.lo.s32 %r83, %r82, %r109, %r12;
mad.lo.s32 %r84, %r80, %r111, %r83;
mul.wide.s32 %rd36, %r84, 8;
add.s64 %rd52, %rd25, %rd36;
mov.u64 %rd53, %rd6;
mad.lo.s32 %r118, %r17, %r42, %r78;
sub.s32 %r21, %r18, %r17;
add.s32 %r89, %r21, -3;
mov.f32 %f203, %f204;
mov.f32 %f200, %f204;
mov.f32 %f201, %f204;
mov.u32 %r113, 0;
setp.lt.s32	%p10, %r89, 1;
mov.u32 %r116, %r10;
mov.u32 %r117, %r10;
@%p10 bra BB64_16;

BB64_15:
mov.u32 %r23, %r117;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd52];

	ld.shared.v2.f32 {%f134, %f135}, [%rd53];
fma.rn.f32 %f138, %f126, %f134, %f201;
fma.rn.f32 %f139, %f126, %f135, %f204;
mul.f32 %f140, %f127, %f135;
sub.f32 %f141, %f138, %f140;
fma.rn.f32 %f142, %f127, %f134, %f139;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd38];

	ld.shared.v2.f32 {%f143, %f144}, [%rd53+8];
fma.rn.f32 %f147, %f128, %f143, %f141;
fma.rn.f32 %f148, %f128, %f144, %f142;
mul.f32 %f149, %f129, %f144;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f129, %f143, %f148;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd39];

	ld.shared.v2.f32 {%f152, %f153}, [%rd53+16];
fma.rn.f32 %f156, %f130, %f152, %f150;
fma.rn.f32 %f157, %f130, %f153, %f151;
mul.f32 %f158, %f131, %f153;
sub.f32 %f159, %f156, %f158;
fma.rn.f32 %f160, %f131, %f152, %f157;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.v2.f32 {%f132, %f133}, [%rd40];

	ld.shared.v2.f32 {%f161, %f162}, [%rd53+24];
fma.rn.f32 %f165, %f132, %f161, %f159;
fma.rn.f32 %f166, %f132, %f162, %f160;
mul.f32 %f167, %f133, %f162;
sub.f32 %f201, %f165, %f167;
fma.rn.f32 %f204, %f133, %f161, %f166;
add.s32 %r25, %r23, 4;
add.s32 %r118, %r118, %r11;
add.s64 %rd53, %rd53, 32;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r113, %r113, 4;
setp.lt.s32	%p11, %r113, %r89;
mov.u32 %r116, %r25;
mov.u32 %r117, %r25;
mov.f32 %f200, %f201;
mov.f32 %f203, %f204;
@%p11 bra BB64_15;

BB64_16:
sub.s32 %r91, %r116, %r10;
mov.f32 %f206, %f200;
mov.f32 %f205, %f203;
setp.ge.s32	%p12, %r91, %r21;
@%p12 bra BB64_19;

mul.wide.s32 %rd41, %r116, 8;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r119, %r13, %r116;
mul.wide.s32 %rd43, %r118, 8;
add.s64 %rd54, %rd25, %rd43;

BB64_18:

	ld.global.cv.v2.f32 {%f168, %f169}, [%rd54];

	ld.shared.v2.f32 {%f170, %f171}, [%rd55];
fma.rn.f32 %f174, %f168, %f170, %f206;
fma.rn.f32 %f175, %f168, %f171, %f205;
mul.f32 %f176, %f169, %f171;
sub.f32 %f206, %f174, %f176;
fma.rn.f32 %f205, %f169, %f170, %f175;
add.s64 %rd55, %rd55, 8;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r119, %r119, 1;
setp.lt.s32	%p13, %r119, %r21;
@%p13 bra BB64_18;

BB64_19:
ld.shared.v2.f32 {%f177, %f178}, [%rd4];
add.f32 %f181, %f205, %f178;
add.f32 %f182, %f206, %f177;
st.shared.v2.f32 [%rd4], {%f182, %f181};

BB64_20:
setp.lt.s32	%p14, %r69, %r9;
add.s32 %r111, %r111, 1;
mov.u32 %r112, %r69;
@%p14 bra BB64_5;

BB64_21:
add.s32 %r93, %r1, 63;
setp.lt.u32	%p2, %r93, 127;
bar.sync 0;
add.s32 %r97, %r67, %r2;
setp.lt.s32	%p15, %r97, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB64_25;
bra.uni BB64_22;

BB64_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.v2.f32 {%f183, %f184}, [%rd47];
ld.shared.v2.f32 {%f187, %f188}, [%rd47+512];
add.f32 %f207, %f187, %f183;
add.f32 %f208, %f188, %f184;
st.shared.v2.f32 [%rd47], {%f207, %f208};
mov.u32 %r102, 1;
sub.s32 %r103, %r102, %r44;
mul.lo.s32 %r104, %r103, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r105, 0, %r104, %p17;
mad.lo.s32 %r106, %r97, %r41, %r105;
mul.wide.s32 %rd48, %r106, 8;
add.s64 %rd22, %rd3, %rd48;
setp.neu.f32	%p18, %f30, 0f00000000;
setp.neu.f32	%p19, %f29, 0f00000000;
or.pred %p20, %p19, %p18;
@!%p20 bra BB64_24;
bra.uni BB64_23;

BB64_23:
ld.global.v2.f32 {%f191, %f192}, [%rd22];
fma.rn.f32 %f195, %f29, %f191, %f207;
fma.rn.f32 %f196, %f29, %f192, %f208;
mul.f32 %f197, %f30, %f192;
fma.rn.f32 %f208, %f30, %f191, %f196;
sub.f32 %f207, %f195, %f197;
st.shared.v2.f32 [%rd47], {%f207, %f208};

BB64_24:
st.global.v2.f32 [%rd22], {%f207, %f208};

BB64_25:
bar.sync 0;
mov.u32 %r107, %nctaid.x;
shl.b32 %r108, %r107, 6;
add.s32 %r110, %r108, %r110;
setp.lt.s32	%p21, %r110, %r44;
add.s32 %r109, %r109, 1;
@%p21 bra BB64_2;

BB64_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<209>;
.reg .b32 %r<117>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 26;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -64;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB65_26;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r60, %r53, 6;
setp.gt.s32	%p4, %r48, -1;
mov.u32 %r61, 1;
sub.s32 %r62, %r61, %r50;
mul.lo.s32 %r63, %r62, %r48;
selp.b32	%r7, 0, %r63, %p4;
mov.u32 %r64, %ctaid.x;
mul.wide.s32 %rd31, %r60, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
add.s32 %r65, %r50, 1;
shr.u32 %r66, %r65, 31;
add.s32 %r67, %r65, %r66;
shr.s32 %r68, %r67, 1;
mul.lo.s32 %r9, %r68, %r60;
add.s32 %r69, %r60, 1;
mul.lo.s32 %r10, %r68, %r69;
shl.b32 %r11, %r60, 8;
add.s32 %r70, %r11, %r2;
mul.wide.s32 %rd35, %r70, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
mul.wide.s32 %rd37, %r11, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r71, %r47, %r68;
mad.lo.s32 %r72, %r71, %r60, %r2;
mad.lo.s32 %r13, %r64, 64, %r72;
mul.wide.s32 %rd8, %r47, 8;
shl.b32 %r73, %r48, 6;
mul.wide.s32 %rd9, %r73, 8;
mov.u32 %r107, 0;
mov.u32 %r106, %r107;

BB65_2:
mov.u32 %r102, %ctaid.x;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 6;
mad.lo.s32 %r17, %r75, %r106, %r13;
shl.b32 %r77, %r102, 6;
add.s32 %r18, %r77, %r107;
setp.ge.s32	%p5, %r18, %r49;
@%p5 bra BB65_26;

add.s32 %r19, %r18, %r2;
mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd4], {%f31, %f31};
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB65_21;

mov.u32 %r108, 0;
mov.u32 %r109, %r9;

BB65_5:
mov.u32 %r21, %r109;
add.s32 %r79, %r21, 256;
min.s32 %r80, %r79, %r50;
min.s32 %r22, %r80, %r10;
bar.sync 0;
add.s32 %r23, %r21, %r2;
mad.lo.s32 %r24, %r23, %r48, %r7;
add.s32 %r81, %r22, -192;
setp.lt.s32	%p7, %r23, %r81;
mul.wide.s32 %rd38, %r24, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
add.s64 %rd12, %rd11, %rd9;
@%p7 bra BB65_12;
bra.uni BB65_6;

BB65_12:
add.s64 %rd61, %rd10, %rd9;
ld.global.v2.f32 {%f86, %f87}, [%rd10];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
st.shared.v2.f32 [%rd5], {%f93, %f94};
ld.global.v2.f32 {%f95, %f96}, [%rd61];
mul.f32 %f99, %f27, %f95;
mul.f32 %f100, %f28, %f96;
mul.f32 %f101, %f28, %f95;
sub.f32 %f102, %f99, %f100;
fma.rn.f32 %f103, %f27, %f96, %f101;
st.shared.v2.f32 [%rd5+512], {%f102, %f103};
ld.global.v2.f32 {%f104, %f105}, [%rd12];
mul.f32 %f108, %f27, %f104;
mul.f32 %f109, %f28, %f105;
mul.f32 %f110, %f28, %f104;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f105, %f110;
st.shared.v2.f32 [%rd5+1024], {%f111, %f112};
add.s64 %rd41, %rd12, %rd9;
ld.global.v2.f32 {%f113, %f114}, [%rd41];
mul.f32 %f117, %f27, %f113;
mul.f32 %f118, %f28, %f114;
mul.f32 %f119, %f28, %f113;
fma.rn.f32 %f120, %f27, %f114, %f119;
sub.f32 %f121, %f117, %f118;
st.shared.v2.f32 [%rd5+1536], {%f121, %f120};
bra.uni BB65_13;

BB65_6:
add.s32 %r82, %r22, -128;
setp.lt.s32	%p8, %r23, %r82;
@%p8 bra BB65_11;
bra.uni BB65_7;

BB65_11:
add.s64 %rd60, %rd10, %rd9;
ld.global.v2.f32 {%f59, %f60}, [%rd10];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
st.shared.v2.f32 [%rd5], {%f66, %f67};
ld.global.v2.f32 {%f68, %f69}, [%rd60];
mul.f32 %f72, %f27, %f68;
mul.f32 %f73, %f28, %f69;
mul.f32 %f74, %f28, %f68;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f69, %f74;
st.shared.v2.f32 [%rd5+512], {%f75, %f76};
ld.global.v2.f32 {%f77, %f78}, [%rd12];
mul.f32 %f81, %f27, %f77;
mul.f32 %f82, %f28, %f78;
mul.f32 %f83, %f28, %f77;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f78, %f83;
st.shared.v2.f32 [%rd5+1024], {%f84, %f85};
bra.uni BB65_13;

BB65_7:
add.s32 %r83, %r22, -64;
setp.lt.s32	%p9, %r23, %r83;
@%p9 bra BB65_10;
bra.uni BB65_8;

BB65_10:
shl.b32 %r104, %r48, 6;
ld.global.v2.f32 {%f41, %f42}, [%rd10];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
st.shared.v2.f32 [%rd5], {%f48, %f49};
add.s32 %r85, %r24, %r104;
mul.wide.s32 %rd39, %r85, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f32 {%f50, %f51}, [%rd40];
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
fma.rn.f32 %f57, %f27, %f51, %f56;
sub.f32 %f58, %f54, %f55;
st.shared.v2.f32 [%rd5+512], {%f58, %f57};
bra.uni BB65_13;

BB65_8:
setp.ge.s32	%p10, %r23, %r22;
@%p10 bra BB65_13;

ld.global.v2.f32 {%f32, %f33}, [%rd10];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd5], {%f39, %f40};

BB65_13:
setp.lt.s32	%p1, %r19, %r49;
bar.sync 0;
@!%p1 bra BB65_20;
bra.uni BB65_14;

BB65_14:
mov.f32 %f204, 0f00000000;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r115, %r21, %r47, %r19;
sub.s32 %r26, %r22, %r21;
add.s32 %r87, %r26, -3;
shl.b32 %r88, %r47, 8;
mad.lo.s32 %r89, %r88, %r108, %r17;
mul.wide.s32 %rd42, %r89, 8;
add.s64 %rd62, %rd28, %rd42;
mov.f32 %f203, %f204;
mov.f32 %f200, %f204;
mov.f32 %f201, %f204;
mov.u32 %r110, 0;
setp.lt.s32	%p11, %r87, 1;
mov.u32 %r113, %r11;
mov.u32 %r114, %r11;
@%p11 bra BB65_16;

BB65_15:
mov.u32 %r28, %r114;
shl.b32 %r103, %r47, 2;
mul.wide.s32 %rd59, %r103, 8;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd62];

	ld.shared.v2.f32 {%f134, %f135}, [%rd63];
fma.rn.f32 %f138, %f126, %f134, %f201;
fma.rn.f32 %f139, %f126, %f135, %f204;
mul.f32 %f140, %f127, %f135;
sub.f32 %f141, %f138, %f140;
fma.rn.f32 %f142, %f127, %f134, %f139;
add.s64 %rd44, %rd62, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd44];

	ld.shared.v2.f32 {%f143, %f144}, [%rd63+8];
fma.rn.f32 %f147, %f128, %f143, %f141;
fma.rn.f32 %f148, %f128, %f144, %f142;
mul.f32 %f149, %f129, %f144;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f129, %f143, %f148;
add.s64 %rd45, %rd44, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd45];

	ld.shared.v2.f32 {%f152, %f153}, [%rd63+16];
fma.rn.f32 %f156, %f130, %f152, %f150;
fma.rn.f32 %f157, %f130, %f153, %f151;
mul.f32 %f158, %f131, %f153;
sub.f32 %f159, %f156, %f158;
fma.rn.f32 %f160, %f131, %f152, %f157;
add.s64 %rd46, %rd45, %rd8;

	ld.global.cv.v2.f32 {%f132, %f133}, [%rd46];

	ld.shared.v2.f32 {%f161, %f162}, [%rd63+24];
fma.rn.f32 %f165, %f132, %f161, %f159;
fma.rn.f32 %f166, %f132, %f162, %f160;
mul.f32 %f167, %f133, %f162;
sub.f32 %f201, %f165, %f167;
fma.rn.f32 %f204, %f133, %f161, %f166;
add.s32 %r30, %r28, 4;
add.s32 %r115, %r115, %r103;
add.s64 %rd63, %rd63, 32;
add.s64 %rd62, %rd62, %rd59;
add.s32 %r110, %r110, 4;
setp.lt.s32	%p12, %r110, %r87;
mov.u32 %r113, %r30;
mov.u32 %r114, %r30;
mov.f32 %f200, %f201;
mov.f32 %f203, %f204;
@%p12 bra BB65_15;

BB65_16:
sub.s32 %r91, %r113, %r11;
mov.f32 %f206, %f200;
mov.f32 %f205, %f203;
setp.ge.s32	%p13, %r91, %r26;
@%p13 bra BB65_19;

neg.s32 %r105, %r11;
mov.u64 %rd58, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd47, %r113, 8;
add.s64 %rd65, %rd58, %rd47;
add.s32 %r116, %r105, %r113;
mul.wide.s32 %rd49, %r115, 8;
add.s64 %rd64, %rd28, %rd49;

BB65_18:

	ld.global.cv.v2.f32 {%f168, %f169}, [%rd64];

	ld.shared.v2.f32 {%f170, %f171}, [%rd65];
fma.rn.f32 %f174, %f168, %f170, %f206;
fma.rn.f32 %f175, %f168, %f171, %f205;
mul.f32 %f176, %f169, %f171;
sub.f32 %f206, %f174, %f176;
fma.rn.f32 %f205, %f169, %f170, %f175;
add.s64 %rd65, %rd65, 8;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p14, %r116, %r26;
@%p14 bra BB65_18;

BB65_19:
ld.shared.v2.f32 {%f177, %f178}, [%rd4];
add.f32 %f181, %f205, %f178;
add.f32 %f182, %f206, %f177;
st.shared.v2.f32 [%rd4], {%f182, %f181};

BB65_20:
add.s32 %r101, %r21, 256;
setp.lt.s32	%p15, %r101, %r10;
add.s32 %r108, %r108, 1;
mov.u32 %r109, %r101;
@%p15 bra BB65_5;

BB65_21:
add.s32 %r93, %r1, 63;
setp.lt.u32	%p2, %r93, 127;
bar.sync 0;
setp.lt.s32	%p16, %r19, %r49;
and.pred %p17, %p16, %p2;
@!%p17 bra BB65_25;
bra.uni BB65_22;

BB65_22:
add.s64 %rd53, %rd32, %rd34;
ld.shared.v2.f32 {%f183, %f184}, [%rd53];
ld.shared.v2.f32 {%f187, %f188}, [%rd53+512];
add.f32 %f207, %f187, %f183;
add.f32 %f208, %f188, %f184;
st.shared.v2.f32 [%rd53], {%f207, %f208};
sub.s32 %r95, %r61, %r49;
mul.lo.s32 %r96, %r95, %r46;
setp.gt.s32	%p18, %r46, -1;
selp.b32	%r97, 0, %r96, %p18;
mad.lo.s32 %r98, %r19, %r46, %r97;
mul.wide.s32 %rd54, %r98, 8;
add.s64 %rd25, %rd3, %rd54;
setp.neu.f32	%p19, %f30, 0f00000000;
setp.neu.f32	%p20, %f29, 0f00000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB65_24;
bra.uni BB65_23;

BB65_23:
ld.global.v2.f32 {%f191, %f192}, [%rd25];
fma.rn.f32 %f195, %f29, %f191, %f207;
fma.rn.f32 %f196, %f29, %f192, %f208;
mul.f32 %f197, %f30, %f192;
fma.rn.f32 %f208, %f30, %f191, %f196;
sub.f32 %f207, %f195, %f197;
st.shared.v2.f32 [%rd53], {%f207, %f208};

BB65_24:
st.global.v2.f32 [%rd25], {%f207, %f208};

BB65_25:
bar.sync 0;
add.s32 %r107, %r75, %r107;
setp.lt.s32	%p22, %r107, %r49;
add.s32 %r106, %r106, 1;
@%p22 bra BB65_2;

BB65_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<209>;
.reg .b32 %r<105>;
.reg .b64 %rd<58>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 26;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -64;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB66_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f32 {%f27, %f28}, [%rd29];
shr.s32 %r57, %r50, 6;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r59, %r47, 1;
shr.u32 %r60, %r59, 31;
add.s32 %r61, %r59, %r60;
shr.s32 %r62, %r61, 1;
mul.lo.s32 %r8, %r62, %r57;
add.s32 %r63, %r57, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r57, 8;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd34, %r64, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r65, %r44, %r62;
mad.lo.s32 %r66, %r65, %r57, %r2;
mad.lo.s32 %r12, %r58, 64, %r66;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r44, 8;
mov.u32 %r95, 0;
mov.u32 %r94, %r95;

BB66_2:
shl.b32 %r68, %r58, 6;
add.s32 %r16, %r68, %r95;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB66_26;

add.s32 %r17, %r16, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd5], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB66_21;

mov.u32 %r96, 0;
mov.u32 %r97, %r8;

BB66_5:
mov.u32 %r19, %r97;
add.s32 %r70, %r19, 256;
min.s32 %r71, %r70, %r47;
min.s32 %r20, %r71, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r72, %r21, %r45;
add.s32 %r73, %r20, -192;
setp.lt.s32	%p6, %r21, %r73;
mul.wide.s32 %rd37, %r72, 8;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB66_12;
bra.uni BB66_6;

BB66_12:
ld.global.v2.f32 {%f84, %f85}, [%rd10];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
ld.global.v2.f32 {%f93, %f94}, [%rd10+512];
ld.global.v2.f32 {%f95, %f96}, [%rd10+1024];
ld.global.v2.f32 {%f97, %f98}, [%rd10+1536];
st.shared.v2.f32 [%rd6], {%f91, %f92};
mul.f32 %f101, %f27, %f93;
mul.f32 %f102, %f28, %f94;
mul.f32 %f103, %f28, %f93;
sub.f32 %f104, %f101, %f102;
fma.rn.f32 %f105, %f27, %f94, %f103;
st.shared.v2.f32 [%rd6+512], {%f104, %f105};
mul.f32 %f108, %f27, %f95;
mul.f32 %f109, %f28, %f96;
mul.f32 %f110, %f28, %f95;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f96, %f110;
st.shared.v2.f32 [%rd6+1024], {%f111, %f112};
mul.f32 %f115, %f27, %f97;
mul.f32 %f116, %f28, %f98;
mul.f32 %f117, %f28, %f97;
sub.f32 %f118, %f115, %f116;
fma.rn.f32 %f119, %f27, %f98, %f117;
st.shared.v2.f32 [%rd6+1536], {%f118, %f119};
bra.uni BB66_13;

BB66_6:
add.s32 %r74, %r20, -128;
setp.lt.s32	%p7, %r21, %r74;
@%p7 bra BB66_11;
bra.uni BB66_7;

BB66_11:
ld.global.v2.f32 {%f57, %f58}, [%rd10];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
ld.global.v2.f32 {%f66, %f67}, [%rd10+512];
ld.global.v2.f32 {%f68, %f69}, [%rd10+1024];
st.shared.v2.f32 [%rd6], {%f64, %f65};
mul.f32 %f72, %f27, %f66;
mul.f32 %f73, %f28, %f67;
mul.f32 %f74, %f28, %f66;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f67, %f74;
st.shared.v2.f32 [%rd6+512], {%f75, %f76};
mul.f32 %f79, %f27, %f68;
mul.f32 %f80, %f28, %f69;
mul.f32 %f81, %f28, %f68;
sub.f32 %f82, %f79, %f80;
fma.rn.f32 %f83, %f27, %f69, %f81;
st.shared.v2.f32 [%rd6+1024], {%f82, %f83};
bra.uni BB66_13;

BB66_7:
add.s32 %r75, %r20, -64;
setp.lt.s32	%p8, %r21, %r75;
@%p8 bra BB66_10;
bra.uni BB66_8;

BB66_10:
ld.global.v2.f32 {%f39, %f40}, [%rd10];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
ld.global.v2.f32 {%f48, %f49}, [%rd10+512];
st.shared.v2.f32 [%rd6], {%f46, %f47};
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
sub.f32 %f55, %f52, %f53;
fma.rn.f32 %f56, %f27, %f49, %f54;
st.shared.v2.f32 [%rd6+512], {%f55, %f56};
bra.uni BB66_13;

BB66_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB66_13;

ld.global.v2.f32 {%f30, %f31}, [%rd10];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd6], {%f37, %f38};

BB66_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB66_20;
bra.uni BB66_14;

BB66_14:
mov.f32 %f204, 0f00000000;
shl.b32 %r77, %r44, 8;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 6;
mad.lo.s32 %r80, %r79, %r94, %r12;
mad.lo.s32 %r81, %r77, %r96, %r80;
mul.wide.s32 %rd38, %r81, 8;
add.s64 %rd54, %rd26, %rd38;
mov.u64 %rd55, %rd7;
mad.lo.s32 %r103, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r82, %r23, -3;
mov.f32 %f203, %f204;
mov.f32 %f200, %f204;
mov.f32 %f201, %f204;
mov.u32 %r98, 0;
setp.lt.s32	%p10, %r82, 1;
mov.u32 %r101, %r10;
mov.u32 %r102, %r10;
@%p10 bra BB66_16;

BB66_15:
mov.u32 %r25, %r102;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd54];

	ld.shared.v2.f32 {%f132, %f133}, [%rd55];
fma.rn.f32 %f136, %f124, %f132, %f201;
fma.rn.f32 %f137, %f124, %f133, %f204;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd40];

	ld.shared.v2.f32 {%f141, %f142}, [%rd55+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd41];

	ld.shared.v2.f32 {%f150, %f151}, [%rd55+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd42];

	ld.shared.v2.f32 {%f159, %f160}, [%rd55+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f201, %f163, %f165;
fma.rn.f32 %f204, %f131, %f159, %f164;
add.s32 %r27, %r25, 4;
add.s32 %r103, %r103, %r11;
add.s64 %rd55, %rd55, 32;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r98, %r98, 4;
setp.lt.s32	%p11, %r98, %r82;
mov.u32 %r101, %r27;
mov.u32 %r102, %r27;
mov.f32 %f200, %f201;
mov.f32 %f203, %f204;
@%p11 bra BB66_15;

BB66_16:
sub.s32 %r84, %r101, %r10;
mov.f32 %f206, %f200;
mov.f32 %f205, %f203;
setp.ge.s32	%p12, %r84, %r23;
@%p12 bra BB66_19;

mul.wide.s32 %rd43, %r101, 8;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r104, %r13, %r101;
mul.wide.s32 %rd45, %r103, 8;
add.s64 %rd56, %rd26, %rd45;

BB66_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd56];

	ld.shared.v2.f32 {%f168, %f169}, [%rd57];
fma.rn.f32 %f172, %f166, %f168, %f206;
fma.rn.f32 %f173, %f166, %f169, %f205;
mul.f32 %f174, %f167, %f169;
sub.f32 %f206, %f172, %f174;
fma.rn.f32 %f205, %f167, %f168, %f173;
add.s64 %rd57, %rd57, 8;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p13, %r104, %r23;
@%p13 bra BB66_18;

BB66_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd5];
add.f32 %f179, %f205, %f176;
add.f32 %f180, %f206, %f175;
st.shared.v2.f32 [%rd5], {%f180, %f179};

BB66_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r96, %r96, 1;
mov.u32 %r97, %r70;
@%p14 bra BB66_5;

BB66_21:
add.s32 %r86, %r1, 63;
setp.lt.u32	%p2, %r86, 127;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB66_25;
bra.uni BB66_22;

BB66_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.v2.f32 {%f181, %f182}, [%rd49];
ld.shared.v2.f32 {%f185, %f186}, [%rd49+512];
add.f32 %f207, %f185, %f181;
add.f32 %f208, %f186, %f182;
st.shared.v2.f32 [%rd49], {%f207, %f208};
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r46;
mul.lo.s32 %r89, %r88, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r90, 0, %r89, %p17;
mad.lo.s32 %r91, %r17, %r43, %r90;
ld.global.v2.f32 {%f189, %f190}, [%rd1];
setp.neu.f32	%p18, %f189, 0f00000000;
setp.neu.f32	%p19, %f190, 0f00000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd50, %r91, 8;
add.s64 %rd23, %rd4, %rd50;
@!%p20 bra BB66_24;
bra.uni BB66_23;

BB66_23:
ld.global.v2.f32 {%f191, %f192}, [%rd23];
fma.rn.f32 %f195, %f189, %f191, %f207;
fma.rn.f32 %f196, %f189, %f192, %f208;
mul.f32 %f197, %f190, %f192;
fma.rn.f32 %f208, %f190, %f191, %f196;
sub.f32 %f207, %f195, %f197;
st.shared.v2.f32 [%rd49], {%f207, %f208};

BB66_24:
st.global.v2.f32 [%rd23], {%f207, %f208};

BB66_25:
bar.sync 0;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 6;
add.s32 %r95, %r93, %r95;
setp.lt.s32	%p21, %r95, %r46;
add.s32 %r94, %r94, 1;
@%p21 bra BB66_2;

BB66_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<208>;
.reg .b32 %r<114>;
.reg .b64 %rd<67>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd27;
mov.u32 %r2, %tid.x;
shr.s32 %r50, %r2, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r2, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r3, %r2, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB67_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f32 {%f27, %f28}, [%rd29];
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r3, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd34, %r66, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r3;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 8;
mov.u32 %r104, 0;
mov.u32 %r103, %r104;

BB67_2:
shl.b32 %r70, %r60, 6;
add.s32 %r16, %r70, %r104;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB67_26;

add.s32 %r17, %r16, %r3;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd5], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB67_21;

mov.u32 %r105, 0;
mov.u32 %r106, %r8;

BB67_5:
mov.u32 %r19, %r106;
mov.u32 %r72, %nctaid.x;
shl.b32 %r73, %r72, 6;
mad.lo.s32 %r20, %r73, %r103, %r12;
add.s32 %r74, %r19, 256;
min.s32 %r75, %r74, %r49;
min.s32 %r21, %r75, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r3;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r49;
mul.lo.s32 %r78, %r77, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r23, %r22, %r47, %r79;
add.s32 %r80, %r21, -192;
setp.lt.s32	%p7, %r22, %r80;
mul.wide.s32 %rd37, %r23, 8;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB67_12;
bra.uni BB67_6;

BB67_12:
ld.global.v2.f32 {%f84, %f85}, [%rd10];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
st.shared.v2.f32 [%rd6], {%f91, %f92};
shl.b32 %r86, %r47, 6;
mul.wide.s32 %rd43, %r86, 8;
add.s64 %rd44, %rd10, %rd43;
ld.global.v2.f32 {%f93, %f94}, [%rd44];
mul.f32 %f97, %f27, %f93;
mul.f32 %f98, %f28, %f94;
mul.f32 %f99, %f28, %f93;
fma.rn.f32 %f100, %f27, %f94, %f99;
sub.f32 %f101, %f97, %f98;
st.shared.v2.f32 [%rd6+512], {%f101, %f100};
add.s64 %rd45, %rd44, %rd43;
ld.global.v2.f32 {%f102, %f103}, [%rd45];
mul.f32 %f106, %f27, %f102;
mul.f32 %f107, %f28, %f103;
mul.f32 %f108, %f28, %f102;
fma.rn.f32 %f109, %f27, %f103, %f108;
sub.f32 %f110, %f106, %f107;
st.shared.v2.f32 [%rd6+1024], {%f110, %f109};
add.s64 %rd46, %rd45, %rd43;
ld.global.v2.f32 {%f111, %f112}, [%rd46];
mul.f32 %f115, %f27, %f111;
mul.f32 %f116, %f28, %f112;
mul.f32 %f117, %f28, %f111;
fma.rn.f32 %f118, %f27, %f112, %f117;
sub.f32 %f119, %f115, %f116;
st.shared.v2.f32 [%rd6+1536], {%f119, %f118};
bra.uni BB67_13;

BB67_6:
add.s32 %r81, %r21, -128;
setp.lt.s32	%p8, %r22, %r81;
@%p8 bra BB67_11;
bra.uni BB67_7;

BB67_11:
ld.global.v2.f32 {%f57, %f58}, [%rd10];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
st.shared.v2.f32 [%rd6], {%f64, %f65};
shl.b32 %r85, %r47, 6;
mul.wide.s32 %rd40, %r85, 8;
add.s64 %rd41, %rd10, %rd40;
ld.global.v2.f32 {%f66, %f67}, [%rd41];
mul.f32 %f70, %f27, %f66;
mul.f32 %f71, %f28, %f67;
mul.f32 %f72, %f28, %f66;
fma.rn.f32 %f73, %f27, %f67, %f72;
sub.f32 %f74, %f70, %f71;
st.shared.v2.f32 [%rd6+512], {%f74, %f73};
add.s64 %rd42, %rd41, %rd40;
ld.global.v2.f32 {%f75, %f76}, [%rd42];
mul.f32 %f79, %f27, %f75;
mul.f32 %f80, %f28, %f76;
mul.f32 %f81, %f28, %f75;
fma.rn.f32 %f82, %f27, %f76, %f81;
sub.f32 %f83, %f79, %f80;
st.shared.v2.f32 [%rd6+1024], {%f83, %f82};
bra.uni BB67_13;

BB67_7:
add.s32 %r82, %r21, -64;
setp.lt.s32	%p9, %r22, %r82;
@%p9 bra BB67_10;
bra.uni BB67_8;

BB67_10:
ld.global.v2.f32 {%f39, %f40}, [%rd10];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
st.shared.v2.f32 [%rd6], {%f46, %f47};
shl.b32 %r83, %r47, 6;
add.s32 %r84, %r23, %r83;
mul.wide.s32 %rd38, %r84, 8;
add.s64 %rd39, %rd1, %rd38;
ld.global.v2.f32 {%f48, %f49}, [%rd39];
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
fma.rn.f32 %f55, %f27, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd6+512], {%f56, %f55};
bra.uni BB67_13;

BB67_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB67_13;

ld.global.v2.f32 {%f30, %f31}, [%rd10];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd6], {%f37, %f38};

BB67_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB67_20;
bra.uni BB67_14;

BB67_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r112, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r88, %r25, -3;
shl.b32 %r89, %r46, 8;
mad.lo.s32 %r90, %r89, %r105, %r20;
mul.wide.s32 %rd47, %r90, 8;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f202, %f29;
mov.f32 %f199, %f29;
mov.f32 %f200, %f29;
mov.u32 %r107, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r110, %r10;
mov.u32 %r111, %r10;
mov.f32 %f203, %f29;
@%p11 bra BB67_16;

BB67_15:
mov.f32 %f4, %f203;
mov.u32 %r27, %r111;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd63];

	ld.shared.v2.f32 {%f132, %f133}, [%rd64];
fma.rn.f32 %f136, %f124, %f132, %f200;
fma.rn.f32 %f137, %f124, %f133, %f4;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd49];

	ld.shared.v2.f32 {%f141, %f142}, [%rd64+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd50];

	ld.shared.v2.f32 {%f150, %f151}, [%rd64+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd51];

	ld.shared.v2.f32 {%f159, %f160}, [%rd64+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f200, %f163, %f165;
fma.rn.f32 %f6, %f131, %f159, %f164;
add.s32 %r29, %r27, 4;
add.s32 %r112, %r112, %r11;
add.s64 %rd64, %rd64, 32;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r107, %r107, 4;
setp.lt.s32	%p12, %r107, %r88;
mov.u32 %r110, %r29;
mov.u32 %r111, %r29;
mov.f32 %f199, %f200;
mov.f32 %f202, %f6;
mov.f32 %f203, %f6;
@%p12 bra BB67_15;

BB67_16:
sub.s32 %r92, %r110, %r10;
mov.f32 %f205, %f199;
mov.f32 %f204, %f202;
setp.ge.s32	%p13, %r92, %r25;
@%p13 bra BB67_19;

mul.wide.s32 %rd52, %r110, 8;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r113, %r13, %r110;
mul.wide.s32 %rd54, %r112, 8;
add.s64 %rd65, %rd26, %rd54;

BB67_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd65];

	ld.shared.v2.f32 {%f168, %f169}, [%rd66];
fma.rn.f32 %f172, %f166, %f168, %f205;
fma.rn.f32 %f173, %f166, %f169, %f204;
mul.f32 %f174, %f167, %f169;
sub.f32 %f205, %f172, %f174;
fma.rn.f32 %f204, %f167, %f168, %f173;
add.s64 %rd66, %rd66, 8;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r113, %r113, 1;
setp.lt.s32	%p14, %r113, %r25;
@%p14 bra BB67_18;

BB67_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd5];
add.f32 %f179, %f204, %f176;
add.f32 %f180, %f205, %f175;
st.shared.v2.f32 [%rd5], {%f180, %f179};

BB67_20:
add.s32 %r102, %r19, 256;
setp.lt.s32	%p15, %r102, %r9;
add.s32 %r105, %r105, 1;
mov.u32 %r106, %r102;
@%p15 bra BB67_5;

BB67_21:
add.s32 %r94, %r2, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB67_25;
bra.uni BB67_22;

BB67_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.v2.f32 {%f181, %f182}, [%rd58];
ld.shared.v2.f32 {%f185, %f186}, [%rd58+512];
add.f32 %f206, %f185, %f181;
add.f32 %f207, %f186, %f182;
st.shared.v2.f32 [%rd58], {%f206, %f207};
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r48;
mul.lo.s32 %r97, %r96, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r98, 0, %r97, %p18;
mad.lo.s32 %r99, %r17, %r45, %r98;
ld.global.v2.f32 {%f189, %f190}, [%rd2];
setp.neu.f32	%p19, %f189, 0f00000000;
setp.neu.f32	%p20, %f190, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd59, %r99, 8;
add.s64 %rd23, %rd4, %rd59;
@!%p21 bra BB67_24;
bra.uni BB67_23;

BB67_23:
ld.global.v2.f32 {%f191, %f192}, [%rd23];
fma.rn.f32 %f195, %f189, %f191, %f206;
fma.rn.f32 %f196, %f189, %f192, %f207;
mul.f32 %f197, %f190, %f192;
fma.rn.f32 %f207, %f190, %f191, %f196;
sub.f32 %f206, %f195, %f197;
st.shared.v2.f32 [%rd58], {%f206, %f207};

BB67_24:
st.global.v2.f32 [%rd23], {%f206, %f207};

BB67_25:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
shl.b32 %r101, %r100, 6;
add.s32 %r104, %r101, %r104;
setp.lt.s32	%p22, %r104, %r48;
add.s32 %r103, %r103, 1;
@%p22 bra BB67_2;

BB67_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<221>;
.reg .b32 %r<121>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB68_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 256;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd32, %r63, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r12, %r56, 32, %r65;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 8;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB68_2:
shl.b32 %r67, %r56, 5;
add.s32 %r68, %r67, %r111;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB68_26;

mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd4], {%f31, %f31};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB68_21;

mov.u32 %r112, 0;
mov.u32 %r113, %r8;

BB68_5:
mov.u32 %r17, %r113;
add.s32 %r70, %r17, 128;
min.s32 %r71, %r70, %r45;
min.s32 %r18, %r71, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r72, %r19, %r43;
add.s32 %r73, %r18, -96;
setp.lt.s32	%p6, %r19, %r73;
mul.wide.s32 %rd35, %r72, 8;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB68_12;
bra.uni BB68_6;

BB68_12:
ld.global.v2.f32 {%f86, %f87}, [%rd9];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
ld.global.v2.f32 {%f95, %f96}, [%rd9+256];
ld.global.v2.f32 {%f97, %f98}, [%rd9+512];
ld.global.v2.f32 {%f99, %f100}, [%rd9+768];
st.shared.v2.f32 [%rd5], {%f93, %f94};
mul.f32 %f103, %f27, %f95;
mul.f32 %f104, %f28, %f96;
mul.f32 %f105, %f28, %f95;
sub.f32 %f106, %f103, %f104;
fma.rn.f32 %f107, %f27, %f96, %f105;
st.shared.v2.f32 [%rd5+256], {%f106, %f107};
mul.f32 %f110, %f27, %f97;
mul.f32 %f111, %f28, %f98;
mul.f32 %f112, %f28, %f97;
sub.f32 %f113, %f110, %f111;
fma.rn.f32 %f114, %f27, %f98, %f112;
st.shared.v2.f32 [%rd5+512], {%f113, %f114};
mul.f32 %f117, %f27, %f99;
mul.f32 %f118, %f28, %f100;
mul.f32 %f119, %f28, %f99;
sub.f32 %f120, %f117, %f118;
fma.rn.f32 %f121, %f27, %f100, %f119;
st.shared.v2.f32 [%rd5+768], {%f120, %f121};
bra.uni BB68_13;

BB68_6:
add.s32 %r74, %r18, -64;
setp.lt.s32	%p7, %r19, %r74;
@%p7 bra BB68_11;
bra.uni BB68_7;

BB68_11:
ld.global.v2.f32 {%f59, %f60}, [%rd9];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
ld.global.v2.f32 {%f68, %f69}, [%rd9+256];
ld.global.v2.f32 {%f70, %f71}, [%rd9+512];
st.shared.v2.f32 [%rd5], {%f66, %f67};
mul.f32 %f74, %f27, %f68;
mul.f32 %f75, %f28, %f69;
mul.f32 %f76, %f28, %f68;
sub.f32 %f77, %f74, %f75;
fma.rn.f32 %f78, %f27, %f69, %f76;
st.shared.v2.f32 [%rd5+256], {%f77, %f78};
mul.f32 %f81, %f27, %f70;
mul.f32 %f82, %f28, %f71;
mul.f32 %f83, %f28, %f70;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f71, %f83;
st.shared.v2.f32 [%rd5+512], {%f84, %f85};
bra.uni BB68_13;

BB68_7:
add.s32 %r75, %r18, -32;
setp.lt.s32	%p8, %r19, %r75;
@%p8 bra BB68_10;
bra.uni BB68_8;

BB68_10:
ld.global.v2.f32 {%f41, %f42}, [%rd9];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
ld.global.v2.f32 {%f50, %f51}, [%rd9+256];
st.shared.v2.f32 [%rd5], {%f48, %f49};
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
sub.f32 %f57, %f54, %f55;
fma.rn.f32 %f58, %f27, %f51, %f56;
st.shared.v2.f32 [%rd5+256], {%f57, %f58};
bra.uni BB68_13;

BB68_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB68_13;

ld.global.v2.f32 {%f32, %f33}, [%rd9];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd5], {%f39, %f40};

BB68_13:
add.s32 %r79, %r68, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB68_20;
bra.uni BB68_14;

BB68_14:
mov.f32 %f216, 0f00000000;
shl.b32 %r81, %r42, 7;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 5;
mad.lo.s32 %r84, %r83, %r110, %r12;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd36, %r85, 8;
add.s64 %rd52, %rd25, %rd36;
mov.u64 %rd53, %rd6;
mad.lo.s32 %r119, %r17, %r42, %r79;
sub.s32 %r21, %r18, %r17;
add.s32 %r90, %r21, -3;
mov.f32 %f215, %f216;
mov.f32 %f212, %f216;
mov.f32 %f213, %f216;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB68_16;

BB68_15:
mov.u32 %r23, %r118;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd52];

	ld.shared.v2.f32 {%f134, %f135}, [%rd53];
fma.rn.f32 %f138, %f126, %f134, %f213;
fma.rn.f32 %f139, %f126, %f135, %f216;
mul.f32 %f140, %f127, %f135;
sub.f32 %f141, %f138, %f140;
fma.rn.f32 %f142, %f127, %f134, %f139;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd38];

	ld.shared.v2.f32 {%f143, %f144}, [%rd53+8];
fma.rn.f32 %f147, %f128, %f143, %f141;
fma.rn.f32 %f148, %f128, %f144, %f142;
mul.f32 %f149, %f129, %f144;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f129, %f143, %f148;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd39];

	ld.shared.v2.f32 {%f152, %f153}, [%rd53+16];
fma.rn.f32 %f156, %f130, %f152, %f150;
fma.rn.f32 %f157, %f130, %f153, %f151;
mul.f32 %f158, %f131, %f153;
sub.f32 %f159, %f156, %f158;
fma.rn.f32 %f160, %f131, %f152, %f157;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.v2.f32 {%f132, %f133}, [%rd40];

	ld.shared.v2.f32 {%f161, %f162}, [%rd53+24];
fma.rn.f32 %f165, %f132, %f161, %f159;
fma.rn.f32 %f166, %f132, %f162, %f160;
mul.f32 %f167, %f133, %f162;
sub.f32 %f213, %f165, %f167;
fma.rn.f32 %f216, %f133, %f161, %f166;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r11;
add.s64 %rd53, %rd53, 32;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r90;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f32 %f212, %f213;
mov.f32 %f215, %f216;
@%p11 bra BB68_15;

BB68_16:
sub.s32 %r92, %r117, %r10;
mov.f32 %f218, %f212;
mov.f32 %f217, %f215;
setp.ge.s32	%p12, %r92, %r21;
@%p12 bra BB68_19;

mul.wide.s32 %rd41, %r117, 8;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r120, %r13, %r117;
mul.wide.s32 %rd43, %r119, 8;
add.s64 %rd54, %rd25, %rd43;

BB68_18:

	ld.global.cv.v2.f32 {%f168, %f169}, [%rd54];

	ld.shared.v2.f32 {%f170, %f171}, [%rd55];
fma.rn.f32 %f174, %f168, %f170, %f218;
fma.rn.f32 %f175, %f168, %f171, %f217;
mul.f32 %f176, %f169, %f171;
sub.f32 %f218, %f174, %f176;
fma.rn.f32 %f217, %f169, %f170, %f175;
add.s64 %rd55, %rd55, 8;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r21;
@%p13 bra BB68_18;

BB68_19:
ld.shared.v2.f32 {%f177, %f178}, [%rd4];
add.f32 %f181, %f217, %f178;
add.f32 %f182, %f218, %f177;
st.shared.v2.f32 [%rd4], {%f182, %f181};

BB68_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r70;
@%p14 bra BB68_5;

BB68_21:
add.s32 %r94, %r1, 31;
setp.lt.u32	%p2, %r94, 63;
bar.sync 0;
add.s32 %r98, %r68, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB68_25;
bra.uni BB68_22;

BB68_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.v2.f32 {%f183, %f184}, [%rd47];
ld.shared.v2.f32 {%f187, %f188}, [%rd47+256];
add.f32 %f191, %f187, %f183;
add.f32 %f192, %f188, %f184;
ld.shared.v2.f32 {%f193, %f194}, [%rd47+512];
add.f32 %f197, %f193, %f191;
add.f32 %f198, %f194, %f192;
ld.shared.v2.f32 {%f199, %f200}, [%rd47+768];
add.f32 %f219, %f199, %f197;
add.f32 %f220, %f200, %f198;
st.shared.v2.f32 [%rd47], {%f219, %f220};
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r41, %r106;
mul.wide.s32 %rd48, %r107, 8;
add.s64 %rd22, %rd3, %rd48;
setp.neu.f32	%p18, %f30, 0f00000000;
setp.neu.f32	%p19, %f29, 0f00000000;
or.pred %p20, %p19, %p18;
@!%p20 bra BB68_24;
bra.uni BB68_23;

BB68_23:
ld.global.v2.f32 {%f203, %f204}, [%rd22];
fma.rn.f32 %f207, %f29, %f203, %f219;
fma.rn.f32 %f208, %f29, %f204, %f220;
mul.f32 %f209, %f30, %f204;
fma.rn.f32 %f220, %f30, %f203, %f208;
sub.f32 %f219, %f207, %f209;
st.shared.v2.f32 [%rd47], {%f219, %f220};

BB68_24:
st.global.v2.f32 [%rd22], {%f219, %f220};

BB68_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 5;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p21, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p21 bra BB68_2;

BB68_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<221>;
.reg .b32 %r<118>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -32;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB69_26;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r60, %r53, 5;
setp.gt.s32	%p4, %r48, -1;
mov.u32 %r61, 1;
sub.s32 %r62, %r61, %r50;
mul.lo.s32 %r63, %r62, %r48;
selp.b32	%r7, 0, %r63, %p4;
mov.u32 %r64, %ctaid.x;
mul.wide.s32 %rd31, %r60, 256;
mov.u64 %rd32, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
add.s32 %r65, %r50, 3;
shr.s32 %r66, %r65, 31;
shr.u32 %r67, %r66, 30;
add.s32 %r68, %r65, %r67;
shr.s32 %r69, %r68, 2;
mul.lo.s32 %r9, %r69, %r60;
add.s32 %r70, %r60, 1;
mul.lo.s32 %r10, %r69, %r70;
shl.b32 %r11, %r60, 7;
add.s32 %r71, %r11, %r2;
mul.wide.s32 %rd35, %r71, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
mul.wide.s32 %rd37, %r11, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r72, %r47, %r69;
mad.lo.s32 %r73, %r72, %r60, %r2;
mad.lo.s32 %r13, %r64, 32, %r73;
mul.wide.s32 %rd8, %r47, 8;
shl.b32 %r74, %r48, 5;
mul.wide.s32 %rd9, %r74, 8;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB69_2:
mov.u32 %r103, %ctaid.x;
mov.u32 %r75, %nctaid.x;
shl.b32 %r76, %r75, 5;
mad.lo.s32 %r17, %r76, %r107, %r13;
shl.b32 %r78, %r103, 5;
add.s32 %r18, %r78, %r108;
setp.ge.s32	%p5, %r18, %r49;
@%p5 bra BB69_26;

add.s32 %r19, %r18, %r2;
mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd4], {%f31, %f31};
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB69_21;

mov.u32 %r109, 0;
mov.u32 %r110, %r9;

BB69_5:
mov.u32 %r21, %r110;
add.s32 %r80, %r21, 128;
min.s32 %r81, %r80, %r50;
min.s32 %r22, %r81, %r10;
bar.sync 0;
add.s32 %r23, %r21, %r2;
mad.lo.s32 %r24, %r23, %r48, %r7;
add.s32 %r82, %r22, -96;
setp.lt.s32	%p7, %r23, %r82;
mul.wide.s32 %rd38, %r24, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
add.s64 %rd12, %rd11, %rd9;
@%p7 bra BB69_12;
bra.uni BB69_6;

BB69_12:
add.s64 %rd61, %rd10, %rd9;
ld.global.v2.f32 {%f86, %f87}, [%rd10];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
st.shared.v2.f32 [%rd5], {%f93, %f94};
ld.global.v2.f32 {%f95, %f96}, [%rd61];
mul.f32 %f99, %f27, %f95;
mul.f32 %f100, %f28, %f96;
mul.f32 %f101, %f28, %f95;
sub.f32 %f102, %f99, %f100;
fma.rn.f32 %f103, %f27, %f96, %f101;
st.shared.v2.f32 [%rd5+256], {%f102, %f103};
ld.global.v2.f32 {%f104, %f105}, [%rd12];
mul.f32 %f108, %f27, %f104;
mul.f32 %f109, %f28, %f105;
mul.f32 %f110, %f28, %f104;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f105, %f110;
st.shared.v2.f32 [%rd5+512], {%f111, %f112};
add.s64 %rd41, %rd12, %rd9;
ld.global.v2.f32 {%f113, %f114}, [%rd41];
mul.f32 %f117, %f27, %f113;
mul.f32 %f118, %f28, %f114;
mul.f32 %f119, %f28, %f113;
fma.rn.f32 %f120, %f27, %f114, %f119;
sub.f32 %f121, %f117, %f118;
st.shared.v2.f32 [%rd5+768], {%f121, %f120};
bra.uni BB69_13;

BB69_6:
add.s32 %r83, %r22, -64;
setp.lt.s32	%p8, %r23, %r83;
@%p8 bra BB69_11;
bra.uni BB69_7;

BB69_11:
add.s64 %rd60, %rd10, %rd9;
ld.global.v2.f32 {%f59, %f60}, [%rd10];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
st.shared.v2.f32 [%rd5], {%f66, %f67};
ld.global.v2.f32 {%f68, %f69}, [%rd60];
mul.f32 %f72, %f27, %f68;
mul.f32 %f73, %f28, %f69;
mul.f32 %f74, %f28, %f68;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f69, %f74;
st.shared.v2.f32 [%rd5+256], {%f75, %f76};
ld.global.v2.f32 {%f77, %f78}, [%rd12];
mul.f32 %f81, %f27, %f77;
mul.f32 %f82, %f28, %f78;
mul.f32 %f83, %f28, %f77;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f78, %f83;
st.shared.v2.f32 [%rd5+512], {%f84, %f85};
bra.uni BB69_13;

BB69_7:
add.s32 %r84, %r22, -32;
setp.lt.s32	%p9, %r23, %r84;
@%p9 bra BB69_10;
bra.uni BB69_8;

BB69_10:
shl.b32 %r105, %r48, 5;
ld.global.v2.f32 {%f41, %f42}, [%rd10];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
st.shared.v2.f32 [%rd5], {%f48, %f49};
add.s32 %r86, %r24, %r105;
mul.wide.s32 %rd39, %r86, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f32 {%f50, %f51}, [%rd40];
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
fma.rn.f32 %f57, %f27, %f51, %f56;
sub.f32 %f58, %f54, %f55;
st.shared.v2.f32 [%rd5+256], {%f58, %f57};
bra.uni BB69_13;

BB69_8:
setp.ge.s32	%p10, %r23, %r22;
@%p10 bra BB69_13;

ld.global.v2.f32 {%f32, %f33}, [%rd10];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd5], {%f39, %f40};

BB69_13:
setp.lt.s32	%p1, %r19, %r49;
bar.sync 0;
@!%p1 bra BB69_20;
bra.uni BB69_14;

BB69_14:
mov.f32 %f216, 0f00000000;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r116, %r21, %r47, %r19;
sub.s32 %r26, %r22, %r21;
add.s32 %r88, %r26, -3;
shl.b32 %r89, %r47, 7;
mad.lo.s32 %r90, %r89, %r109, %r17;
mul.wide.s32 %rd42, %r90, 8;
add.s64 %rd62, %rd28, %rd42;
mov.f32 %f215, %f216;
mov.f32 %f212, %f216;
mov.f32 %f213, %f216;
mov.u32 %r111, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r114, %r11;
mov.u32 %r115, %r11;
@%p11 bra BB69_16;

BB69_15:
mov.u32 %r28, %r115;
shl.b32 %r104, %r47, 2;
mul.wide.s32 %rd59, %r104, 8;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd62];

	ld.shared.v2.f32 {%f134, %f135}, [%rd63];
fma.rn.f32 %f138, %f126, %f134, %f213;
fma.rn.f32 %f139, %f126, %f135, %f216;
mul.f32 %f140, %f127, %f135;
sub.f32 %f141, %f138, %f140;
fma.rn.f32 %f142, %f127, %f134, %f139;
add.s64 %rd44, %rd62, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd44];

	ld.shared.v2.f32 {%f143, %f144}, [%rd63+8];
fma.rn.f32 %f147, %f128, %f143, %f141;
fma.rn.f32 %f148, %f128, %f144, %f142;
mul.f32 %f149, %f129, %f144;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f129, %f143, %f148;
add.s64 %rd45, %rd44, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd45];

	ld.shared.v2.f32 {%f152, %f153}, [%rd63+16];
fma.rn.f32 %f156, %f130, %f152, %f150;
fma.rn.f32 %f157, %f130, %f153, %f151;
mul.f32 %f158, %f131, %f153;
sub.f32 %f159, %f156, %f158;
fma.rn.f32 %f160, %f131, %f152, %f157;
add.s64 %rd46, %rd45, %rd8;

	ld.global.cv.v2.f32 {%f132, %f133}, [%rd46];

	ld.shared.v2.f32 {%f161, %f162}, [%rd63+24];
fma.rn.f32 %f165, %f132, %f161, %f159;
fma.rn.f32 %f166, %f132, %f162, %f160;
mul.f32 %f167, %f133, %f162;
sub.f32 %f213, %f165, %f167;
fma.rn.f32 %f216, %f133, %f161, %f166;
add.s32 %r30, %r28, 4;
add.s32 %r116, %r116, %r104;
add.s64 %rd63, %rd63, 32;
add.s64 %rd62, %rd62, %rd59;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p12, %r111, %r88;
mov.u32 %r114, %r30;
mov.u32 %r115, %r30;
mov.f32 %f212, %f213;
mov.f32 %f215, %f216;
@%p12 bra BB69_15;

BB69_16:
sub.s32 %r92, %r114, %r11;
mov.f32 %f218, %f212;
mov.f32 %f217, %f215;
setp.ge.s32	%p13, %r92, %r26;
@%p13 bra BB69_19;

neg.s32 %r106, %r11;
mov.u64 %rd58, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd47, %r114, 8;
add.s64 %rd65, %rd58, %rd47;
add.s32 %r117, %r106, %r114;
mul.wide.s32 %rd49, %r116, 8;
add.s64 %rd64, %rd28, %rd49;

BB69_18:

	ld.global.cv.v2.f32 {%f168, %f169}, [%rd64];

	ld.shared.v2.f32 {%f170, %f171}, [%rd65];
fma.rn.f32 %f174, %f168, %f170, %f218;
fma.rn.f32 %f175, %f168, %f171, %f217;
mul.f32 %f176, %f169, %f171;
sub.f32 %f218, %f174, %f176;
fma.rn.f32 %f217, %f169, %f170, %f175;
add.s64 %rd65, %rd65, 8;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p14, %r117, %r26;
@%p14 bra BB69_18;

BB69_19:
ld.shared.v2.f32 {%f177, %f178}, [%rd4];
add.f32 %f181, %f217, %f178;
add.f32 %f182, %f218, %f177;
st.shared.v2.f32 [%rd4], {%f182, %f181};

BB69_20:
add.s32 %r102, %r21, 128;
setp.lt.s32	%p15, %r102, %r10;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r102;
@%p15 bra BB69_5;

BB69_21:
add.s32 %r94, %r1, 31;
setp.lt.u32	%p2, %r94, 63;
bar.sync 0;
setp.lt.s32	%p16, %r19, %r49;
and.pred %p17, %p16, %p2;
@!%p17 bra BB69_25;
bra.uni BB69_22;

BB69_22:
add.s64 %rd53, %rd32, %rd34;
ld.shared.v2.f32 {%f183, %f184}, [%rd53];
ld.shared.v2.f32 {%f187, %f188}, [%rd53+256];
add.f32 %f191, %f187, %f183;
add.f32 %f192, %f188, %f184;
ld.shared.v2.f32 {%f193, %f194}, [%rd53+512];
add.f32 %f197, %f193, %f191;
add.f32 %f198, %f194, %f192;
ld.shared.v2.f32 {%f199, %f200}, [%rd53+768];
add.f32 %f219, %f199, %f197;
add.f32 %f220, %f200, %f198;
st.shared.v2.f32 [%rd53], {%f219, %f220};
sub.s32 %r96, %r61, %r49;
mul.lo.s32 %r97, %r96, %r46;
setp.gt.s32	%p18, %r46, -1;
selp.b32	%r98, 0, %r97, %p18;
mad.lo.s32 %r99, %r19, %r46, %r98;
mul.wide.s32 %rd54, %r99, 8;
add.s64 %rd25, %rd3, %rd54;
setp.neu.f32	%p19, %f30, 0f00000000;
setp.neu.f32	%p20, %f29, 0f00000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB69_24;
bra.uni BB69_23;

BB69_23:
ld.global.v2.f32 {%f203, %f204}, [%rd25];
fma.rn.f32 %f207, %f29, %f203, %f219;
fma.rn.f32 %f208, %f29, %f204, %f220;
mul.f32 %f209, %f30, %f204;
fma.rn.f32 %f220, %f30, %f203, %f208;
sub.f32 %f219, %f207, %f209;
st.shared.v2.f32 [%rd53], {%f219, %f220};

BB69_24:
st.global.v2.f32 [%rd25], {%f219, %f220};

BB69_25:
bar.sync 0;
add.s32 %r108, %r76, %r108;
setp.lt.s32	%p22, %r108, %r49;
add.s32 %r107, %r107, 1;
@%p22 bra BB69_2;

BB69_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<221>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 27;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -32;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB70_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f32 {%f27, %f28}, [%rd29];
shr.s32 %r57, %r50, 5;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r59, %r47, 3;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 30;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 2;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 7;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd34, %r65, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 32, %r67;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r44, 8;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB70_2:
shl.b32 %r69, %r58, 5;
add.s32 %r16, %r69, %r96;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB70_26;

add.s32 %r17, %r16, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd5], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB70_21;

mov.u32 %r97, 0;
mov.u32 %r98, %r8;

BB70_5:
mov.u32 %r19, %r98;
add.s32 %r71, %r19, 128;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -96;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd37, %r73, 8;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB70_12;
bra.uni BB70_6;

BB70_12:
ld.global.v2.f32 {%f84, %f85}, [%rd10];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
ld.global.v2.f32 {%f93, %f94}, [%rd10+256];
ld.global.v2.f32 {%f95, %f96}, [%rd10+512];
ld.global.v2.f32 {%f97, %f98}, [%rd10+768];
st.shared.v2.f32 [%rd6], {%f91, %f92};
mul.f32 %f101, %f27, %f93;
mul.f32 %f102, %f28, %f94;
mul.f32 %f103, %f28, %f93;
sub.f32 %f104, %f101, %f102;
fma.rn.f32 %f105, %f27, %f94, %f103;
st.shared.v2.f32 [%rd6+256], {%f104, %f105};
mul.f32 %f108, %f27, %f95;
mul.f32 %f109, %f28, %f96;
mul.f32 %f110, %f28, %f95;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f96, %f110;
st.shared.v2.f32 [%rd6+512], {%f111, %f112};
mul.f32 %f115, %f27, %f97;
mul.f32 %f116, %f28, %f98;
mul.f32 %f117, %f28, %f97;
sub.f32 %f118, %f115, %f116;
fma.rn.f32 %f119, %f27, %f98, %f117;
st.shared.v2.f32 [%rd6+768], {%f118, %f119};
bra.uni BB70_13;

BB70_6:
add.s32 %r75, %r20, -64;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB70_11;
bra.uni BB70_7;

BB70_11:
ld.global.v2.f32 {%f57, %f58}, [%rd10];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
ld.global.v2.f32 {%f66, %f67}, [%rd10+256];
ld.global.v2.f32 {%f68, %f69}, [%rd10+512];
st.shared.v2.f32 [%rd6], {%f64, %f65};
mul.f32 %f72, %f27, %f66;
mul.f32 %f73, %f28, %f67;
mul.f32 %f74, %f28, %f66;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f67, %f74;
st.shared.v2.f32 [%rd6+256], {%f75, %f76};
mul.f32 %f79, %f27, %f68;
mul.f32 %f80, %f28, %f69;
mul.f32 %f81, %f28, %f68;
sub.f32 %f82, %f79, %f80;
fma.rn.f32 %f83, %f27, %f69, %f81;
st.shared.v2.f32 [%rd6+512], {%f82, %f83};
bra.uni BB70_13;

BB70_7:
add.s32 %r76, %r20, -32;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB70_10;
bra.uni BB70_8;

BB70_10:
ld.global.v2.f32 {%f39, %f40}, [%rd10];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
ld.global.v2.f32 {%f48, %f49}, [%rd10+256];
st.shared.v2.f32 [%rd6], {%f46, %f47};
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
sub.f32 %f55, %f52, %f53;
fma.rn.f32 %f56, %f27, %f49, %f54;
st.shared.v2.f32 [%rd6+256], {%f55, %f56};
bra.uni BB70_13;

BB70_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB70_13;

ld.global.v2.f32 {%f30, %f31}, [%rd10];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd6], {%f37, %f38};

BB70_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB70_20;
bra.uni BB70_14;

BB70_14:
mov.f32 %f216, 0f00000000;
shl.b32 %r78, %r44, 7;
mov.u32 %r79, %nctaid.x;
shl.b32 %r80, %r79, 5;
mad.lo.s32 %r81, %r80, %r95, %r12;
mad.lo.s32 %r82, %r78, %r97, %r81;
mul.wide.s32 %rd38, %r82, 8;
add.s64 %rd54, %rd26, %rd38;
mov.u64 %rd55, %rd7;
mad.lo.s32 %r104, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r83, %r23, -3;
mov.f32 %f215, %f216;
mov.f32 %f212, %f216;
mov.f32 %f213, %f216;
mov.u32 %r99, 0;
setp.lt.s32	%p10, %r83, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p10 bra BB70_16;

BB70_15:
mov.u32 %r25, %r103;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd54];

	ld.shared.v2.f32 {%f132, %f133}, [%rd55];
fma.rn.f32 %f136, %f124, %f132, %f213;
fma.rn.f32 %f137, %f124, %f133, %f216;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd40];

	ld.shared.v2.f32 {%f141, %f142}, [%rd55+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd41];

	ld.shared.v2.f32 {%f150, %f151}, [%rd55+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd42];

	ld.shared.v2.f32 {%f159, %f160}, [%rd55+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f213, %f163, %f165;
fma.rn.f32 %f216, %f131, %f159, %f164;
add.s32 %r27, %r25, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd55, %rd55, 32;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p11, %r99, %r83;
mov.u32 %r102, %r27;
mov.u32 %r103, %r27;
mov.f32 %f212, %f213;
mov.f32 %f215, %f216;
@%p11 bra BB70_15;

BB70_16:
sub.s32 %r85, %r102, %r10;
mov.f32 %f218, %f212;
mov.f32 %f217, %f215;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB70_19;

mul.wide.s32 %rd43, %r102, 8;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd45, %r104, 8;
add.s64 %rd56, %rd26, %rd45;

BB70_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd56];

	ld.shared.v2.f32 {%f168, %f169}, [%rd57];
fma.rn.f32 %f172, %f166, %f168, %f218;
fma.rn.f32 %f173, %f166, %f169, %f217;
mul.f32 %f174, %f167, %f169;
sub.f32 %f218, %f172, %f174;
fma.rn.f32 %f217, %f167, %f168, %f173;
add.s64 %rd57, %rd57, 8;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p13, %r105, %r23;
@%p13 bra BB70_18;

BB70_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd5];
add.f32 %f179, %f217, %f176;
add.f32 %f180, %f218, %f175;
st.shared.v2.f32 [%rd5], {%f180, %f179};

BB70_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p14 bra BB70_5;

BB70_21:
add.s32 %r87, %r1, 31;
setp.lt.u32	%p2, %r87, 63;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB70_25;
bra.uni BB70_22;

BB70_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.v2.f32 {%f181, %f182}, [%rd49];
ld.shared.v2.f32 {%f185, %f186}, [%rd49+256];
add.f32 %f189, %f185, %f181;
add.f32 %f190, %f186, %f182;
ld.shared.v2.f32 {%f191, %f192}, [%rd49+512];
add.f32 %f195, %f191, %f189;
add.f32 %f196, %f192, %f190;
ld.shared.v2.f32 {%f197, %f198}, [%rd49+768];
add.f32 %f219, %f197, %f195;
add.f32 %f220, %f198, %f196;
st.shared.v2.f32 [%rd49], {%f219, %f220};
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r43, %r91;
ld.global.v2.f32 {%f201, %f202}, [%rd1];
setp.neu.f32	%p18, %f201, 0f00000000;
setp.neu.f32	%p19, %f202, 0f00000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd50, %r92, 8;
add.s64 %rd23, %rd4, %rd50;
@!%p20 bra BB70_24;
bra.uni BB70_23;

BB70_23:
ld.global.v2.f32 {%f203, %f204}, [%rd23];
fma.rn.f32 %f207, %f201, %f203, %f219;
fma.rn.f32 %f208, %f201, %f204, %f220;
mul.f32 %f209, %f202, %f204;
fma.rn.f32 %f220, %f202, %f203, %f208;
sub.f32 %f219, %f207, %f209;
st.shared.v2.f32 [%rd49], {%f219, %f220};

BB70_24:
st.global.v2.f32 [%rd23], {%f219, %f220};

BB70_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 5;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p21, %r96, %r46;
add.s32 %r95, %r95, 1;
@%p21 bra BB70_2;

BB70_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<220>;
.reg .b32 %r<115>;
.reg .b64 %rd<67>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd27;
mov.u32 %r2, %tid.x;
shr.s32 %r50, %r2, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r2, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r3, %r2, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB71_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f32 {%f27, %f28}, [%rd29];
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r3, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd34, %r67, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r3;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 8;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB71_2:
shl.b32 %r71, %r60, 5;
add.s32 %r16, %r71, %r105;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB71_26;

add.s32 %r17, %r16, %r3;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd5], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB71_21;

mov.u32 %r106, 0;
mov.u32 %r107, %r8;

BB71_5:
mov.u32 %r19, %r107;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 5;
mad.lo.s32 %r20, %r74, %r104, %r12;
add.s32 %r75, %r19, 128;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r3;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -96;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd37, %r23, 8;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB71_12;
bra.uni BB71_6;

BB71_12:
ld.global.v2.f32 {%f84, %f85}, [%rd10];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
st.shared.v2.f32 [%rd6], {%f91, %f92};
shl.b32 %r87, %r47, 5;
mul.wide.s32 %rd43, %r87, 8;
add.s64 %rd44, %rd10, %rd43;
ld.global.v2.f32 {%f93, %f94}, [%rd44];
mul.f32 %f97, %f27, %f93;
mul.f32 %f98, %f28, %f94;
mul.f32 %f99, %f28, %f93;
fma.rn.f32 %f100, %f27, %f94, %f99;
sub.f32 %f101, %f97, %f98;
st.shared.v2.f32 [%rd6+256], {%f101, %f100};
add.s64 %rd45, %rd44, %rd43;
ld.global.v2.f32 {%f102, %f103}, [%rd45];
mul.f32 %f106, %f27, %f102;
mul.f32 %f107, %f28, %f103;
mul.f32 %f108, %f28, %f102;
fma.rn.f32 %f109, %f27, %f103, %f108;
sub.f32 %f110, %f106, %f107;
st.shared.v2.f32 [%rd6+512], {%f110, %f109};
add.s64 %rd46, %rd45, %rd43;
ld.global.v2.f32 {%f111, %f112}, [%rd46];
mul.f32 %f115, %f27, %f111;
mul.f32 %f116, %f28, %f112;
mul.f32 %f117, %f28, %f111;
fma.rn.f32 %f118, %f27, %f112, %f117;
sub.f32 %f119, %f115, %f116;
st.shared.v2.f32 [%rd6+768], {%f119, %f118};
bra.uni BB71_13;

BB71_6:
add.s32 %r82, %r21, -64;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB71_11;
bra.uni BB71_7;

BB71_11:
ld.global.v2.f32 {%f57, %f58}, [%rd10];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
st.shared.v2.f32 [%rd6], {%f64, %f65};
shl.b32 %r86, %r47, 5;
mul.wide.s32 %rd40, %r86, 8;
add.s64 %rd41, %rd10, %rd40;
ld.global.v2.f32 {%f66, %f67}, [%rd41];
mul.f32 %f70, %f27, %f66;
mul.f32 %f71, %f28, %f67;
mul.f32 %f72, %f28, %f66;
fma.rn.f32 %f73, %f27, %f67, %f72;
sub.f32 %f74, %f70, %f71;
st.shared.v2.f32 [%rd6+256], {%f74, %f73};
add.s64 %rd42, %rd41, %rd40;
ld.global.v2.f32 {%f75, %f76}, [%rd42];
mul.f32 %f79, %f27, %f75;
mul.f32 %f80, %f28, %f76;
mul.f32 %f81, %f28, %f75;
fma.rn.f32 %f82, %f27, %f76, %f81;
sub.f32 %f83, %f79, %f80;
st.shared.v2.f32 [%rd6+512], {%f83, %f82};
bra.uni BB71_13;

BB71_7:
add.s32 %r83, %r21, -32;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB71_10;
bra.uni BB71_8;

BB71_10:
ld.global.v2.f32 {%f39, %f40}, [%rd10];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
st.shared.v2.f32 [%rd6], {%f46, %f47};
shl.b32 %r84, %r47, 5;
add.s32 %r85, %r23, %r84;
mul.wide.s32 %rd38, %r85, 8;
add.s64 %rd39, %rd1, %rd38;
ld.global.v2.f32 {%f48, %f49}, [%rd39];
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
fma.rn.f32 %f55, %f27, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd6+256], {%f56, %f55};
bra.uni BB71_13;

BB71_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB71_13;

ld.global.v2.f32 {%f30, %f31}, [%rd10];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd6], {%f37, %f38};

BB71_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB71_20;
bra.uni BB71_14;

BB71_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r113, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 7;
mad.lo.s32 %r91, %r90, %r106, %r20;
mul.wide.s32 %rd47, %r91, 8;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f214, %f29;
mov.f32 %f211, %f29;
mov.f32 %f212, %f29;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
mov.f32 %f215, %f29;
@%p11 bra BB71_16;

BB71_15:
mov.f32 %f4, %f215;
mov.u32 %r27, %r112;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd63];

	ld.shared.v2.f32 {%f132, %f133}, [%rd64];
fma.rn.f32 %f136, %f124, %f132, %f212;
fma.rn.f32 %f137, %f124, %f133, %f4;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd49];

	ld.shared.v2.f32 {%f141, %f142}, [%rd64+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd50];

	ld.shared.v2.f32 {%f150, %f151}, [%rd64+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd51];

	ld.shared.v2.f32 {%f159, %f160}, [%rd64+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f212, %f163, %f165;
fma.rn.f32 %f6, %f131, %f159, %f164;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd64, %rd64, 32;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r89;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f211, %f212;
mov.f32 %f214, %f6;
mov.f32 %f215, %f6;
@%p12 bra BB71_15;

BB71_16:
sub.s32 %r93, %r111, %r10;
mov.f32 %f217, %f211;
mov.f32 %f216, %f214;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB71_19;

mul.wide.s32 %rd52, %r111, 8;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd54, %r113, 8;
add.s64 %rd65, %rd26, %rd54;

BB71_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd65];

	ld.shared.v2.f32 {%f168, %f169}, [%rd66];
fma.rn.f32 %f172, %f166, %f168, %f217;
fma.rn.f32 %f173, %f166, %f169, %f216;
mul.f32 %f174, %f167, %f169;
sub.f32 %f217, %f172, %f174;
fma.rn.f32 %f216, %f167, %f168, %f173;
add.s64 %rd66, %rd66, 8;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
@%p14 bra BB71_18;

BB71_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd5];
add.f32 %f179, %f216, %f176;
add.f32 %f180, %f217, %f175;
st.shared.v2.f32 [%rd5], {%f180, %f179};

BB71_20:
add.s32 %r103, %r19, 128;
setp.lt.s32	%p15, %r103, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r103;
@%p15 bra BB71_5;

BB71_21:
add.s32 %r95, %r2, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB71_25;
bra.uni BB71_22;

BB71_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.v2.f32 {%f181, %f182}, [%rd58];
ld.shared.v2.f32 {%f185, %f186}, [%rd58+256];
add.f32 %f189, %f185, %f181;
add.f32 %f190, %f186, %f182;
ld.shared.v2.f32 {%f191, %f192}, [%rd58+512];
add.f32 %f195, %f191, %f189;
add.f32 %f196, %f192, %f190;
ld.shared.v2.f32 {%f197, %f198}, [%rd58+768];
add.f32 %f218, %f197, %f195;
add.f32 %f219, %f198, %f196;
st.shared.v2.f32 [%rd58], {%f218, %f219};
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r17, %r45, %r99;
ld.global.v2.f32 {%f201, %f202}, [%rd2];
setp.neu.f32	%p19, %f201, 0f00000000;
setp.neu.f32	%p20, %f202, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd59, %r100, 8;
add.s64 %rd23, %rd4, %rd59;
@!%p21 bra BB71_24;
bra.uni BB71_23;

BB71_23:
ld.global.v2.f32 {%f203, %f204}, [%rd23];
fma.rn.f32 %f207, %f201, %f203, %f218;
fma.rn.f32 %f208, %f201, %f204, %f219;
mul.f32 %f209, %f202, %f204;
fma.rn.f32 %f219, %f202, %f203, %f208;
sub.f32 %f218, %f207, %f209;
st.shared.v2.f32 [%rd58], {%f218, %f219};

BB71_24:
st.global.v2.f32 [%rd23], {%f218, %f219};

BB71_25:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 5;
add.s32 %r105, %r102, %r105;
setp.lt.s32	%p22, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p22 bra BB71_2;

BB71_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<245>;
.reg .b32 %r<121>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB72_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 128;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd32, %r63, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r12, %r56, 16, %r65;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 8;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB72_2:
shl.b32 %r67, %r56, 4;
add.s32 %r68, %r67, %r111;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB72_26;

mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd4], {%f31, %f31};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB72_21;

mov.u32 %r112, 0;
mov.u32 %r113, %r8;

BB72_5:
mov.u32 %r17, %r113;
add.s32 %r70, %r17, 64;
min.s32 %r71, %r70, %r45;
min.s32 %r18, %r71, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r72, %r19, %r43;
add.s32 %r73, %r18, -48;
setp.lt.s32	%p6, %r19, %r73;
mul.wide.s32 %rd35, %r72, 8;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB72_12;
bra.uni BB72_6;

BB72_12:
ld.global.v2.f32 {%f86, %f87}, [%rd9];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
ld.global.v2.f32 {%f95, %f96}, [%rd9+128];
ld.global.v2.f32 {%f97, %f98}, [%rd9+256];
ld.global.v2.f32 {%f99, %f100}, [%rd9+384];
st.shared.v2.f32 [%rd5], {%f93, %f94};
mul.f32 %f103, %f27, %f95;
mul.f32 %f104, %f28, %f96;
mul.f32 %f105, %f28, %f95;
sub.f32 %f106, %f103, %f104;
fma.rn.f32 %f107, %f27, %f96, %f105;
st.shared.v2.f32 [%rd5+128], {%f106, %f107};
mul.f32 %f110, %f27, %f97;
mul.f32 %f111, %f28, %f98;
mul.f32 %f112, %f28, %f97;
sub.f32 %f113, %f110, %f111;
fma.rn.f32 %f114, %f27, %f98, %f112;
st.shared.v2.f32 [%rd5+256], {%f113, %f114};
mul.f32 %f117, %f27, %f99;
mul.f32 %f118, %f28, %f100;
mul.f32 %f119, %f28, %f99;
sub.f32 %f120, %f117, %f118;
fma.rn.f32 %f121, %f27, %f100, %f119;
st.shared.v2.f32 [%rd5+384], {%f120, %f121};
bra.uni BB72_13;

BB72_6:
add.s32 %r74, %r18, -32;
setp.lt.s32	%p7, %r19, %r74;
@%p7 bra BB72_11;
bra.uni BB72_7;

BB72_11:
ld.global.v2.f32 {%f59, %f60}, [%rd9];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
ld.global.v2.f32 {%f68, %f69}, [%rd9+128];
ld.global.v2.f32 {%f70, %f71}, [%rd9+256];
st.shared.v2.f32 [%rd5], {%f66, %f67};
mul.f32 %f74, %f27, %f68;
mul.f32 %f75, %f28, %f69;
mul.f32 %f76, %f28, %f68;
sub.f32 %f77, %f74, %f75;
fma.rn.f32 %f78, %f27, %f69, %f76;
st.shared.v2.f32 [%rd5+128], {%f77, %f78};
mul.f32 %f81, %f27, %f70;
mul.f32 %f82, %f28, %f71;
mul.f32 %f83, %f28, %f70;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f71, %f83;
st.shared.v2.f32 [%rd5+256], {%f84, %f85};
bra.uni BB72_13;

BB72_7:
add.s32 %r75, %r18, -16;
setp.lt.s32	%p8, %r19, %r75;
@%p8 bra BB72_10;
bra.uni BB72_8;

BB72_10:
ld.global.v2.f32 {%f41, %f42}, [%rd9];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
ld.global.v2.f32 {%f50, %f51}, [%rd9+128];
st.shared.v2.f32 [%rd5], {%f48, %f49};
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
sub.f32 %f57, %f54, %f55;
fma.rn.f32 %f58, %f27, %f51, %f56;
st.shared.v2.f32 [%rd5+128], {%f57, %f58};
bra.uni BB72_13;

BB72_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB72_13;

ld.global.v2.f32 {%f32, %f33}, [%rd9];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd5], {%f39, %f40};

BB72_13:
add.s32 %r79, %r68, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB72_20;
bra.uni BB72_14;

BB72_14:
mov.f32 %f240, 0f00000000;
shl.b32 %r81, %r42, 6;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 4;
mad.lo.s32 %r84, %r83, %r110, %r12;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd36, %r85, 8;
add.s64 %rd52, %rd25, %rd36;
mov.u64 %rd53, %rd6;
mad.lo.s32 %r119, %r17, %r42, %r79;
sub.s32 %r21, %r18, %r17;
add.s32 %r90, %r21, -3;
mov.f32 %f239, %f240;
mov.f32 %f236, %f240;
mov.f32 %f237, %f240;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB72_16;

BB72_15:
mov.u32 %r23, %r118;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd52];

	ld.shared.v2.f32 {%f134, %f135}, [%rd53];
fma.rn.f32 %f138, %f126, %f134, %f237;
fma.rn.f32 %f139, %f126, %f135, %f240;
mul.f32 %f140, %f127, %f135;
sub.f32 %f141, %f138, %f140;
fma.rn.f32 %f142, %f127, %f134, %f139;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd38];

	ld.shared.v2.f32 {%f143, %f144}, [%rd53+8];
fma.rn.f32 %f147, %f128, %f143, %f141;
fma.rn.f32 %f148, %f128, %f144, %f142;
mul.f32 %f149, %f129, %f144;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f129, %f143, %f148;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd39];

	ld.shared.v2.f32 {%f152, %f153}, [%rd53+16];
fma.rn.f32 %f156, %f130, %f152, %f150;
fma.rn.f32 %f157, %f130, %f153, %f151;
mul.f32 %f158, %f131, %f153;
sub.f32 %f159, %f156, %f158;
fma.rn.f32 %f160, %f131, %f152, %f157;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.v2.f32 {%f132, %f133}, [%rd40];

	ld.shared.v2.f32 {%f161, %f162}, [%rd53+24];
fma.rn.f32 %f165, %f132, %f161, %f159;
fma.rn.f32 %f166, %f132, %f162, %f160;
mul.f32 %f167, %f133, %f162;
sub.f32 %f237, %f165, %f167;
fma.rn.f32 %f240, %f133, %f161, %f166;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r11;
add.s64 %rd53, %rd53, 32;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r90;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f32 %f236, %f237;
mov.f32 %f239, %f240;
@%p11 bra BB72_15;

BB72_16:
sub.s32 %r92, %r117, %r10;
mov.f32 %f242, %f236;
mov.f32 %f241, %f239;
setp.ge.s32	%p12, %r92, %r21;
@%p12 bra BB72_19;

mul.wide.s32 %rd41, %r117, 8;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r120, %r13, %r117;
mul.wide.s32 %rd43, %r119, 8;
add.s64 %rd54, %rd25, %rd43;

BB72_18:

	ld.global.cv.v2.f32 {%f168, %f169}, [%rd54];

	ld.shared.v2.f32 {%f170, %f171}, [%rd55];
fma.rn.f32 %f174, %f168, %f170, %f242;
fma.rn.f32 %f175, %f168, %f171, %f241;
mul.f32 %f176, %f169, %f171;
sub.f32 %f242, %f174, %f176;
fma.rn.f32 %f241, %f169, %f170, %f175;
add.s64 %rd55, %rd55, 8;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r21;
@%p13 bra BB72_18;

BB72_19:
ld.shared.v2.f32 {%f177, %f178}, [%rd4];
add.f32 %f181, %f241, %f178;
add.f32 %f182, %f242, %f177;
st.shared.v2.f32 [%rd4], {%f182, %f181};

BB72_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r70;
@%p14 bra BB72_5;

BB72_21:
add.s32 %r94, %r1, 15;
setp.lt.u32	%p2, %r94, 31;
bar.sync 0;
add.s32 %r98, %r68, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB72_25;
bra.uni BB72_22;

BB72_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.v2.f32 {%f183, %f184}, [%rd47];
ld.shared.v2.f32 {%f187, %f188}, [%rd47+128];
add.f32 %f191, %f187, %f183;
add.f32 %f192, %f188, %f184;
ld.shared.v2.f32 {%f193, %f194}, [%rd47+256];
add.f32 %f197, %f193, %f191;
add.f32 %f198, %f194, %f192;
ld.shared.v2.f32 {%f199, %f200}, [%rd47+384];
add.f32 %f203, %f199, %f197;
add.f32 %f204, %f200, %f198;
ld.shared.v2.f32 {%f205, %f206}, [%rd47+512];
add.f32 %f209, %f205, %f203;
add.f32 %f210, %f206, %f204;
ld.shared.v2.f32 {%f211, %f212}, [%rd47+640];
add.f32 %f215, %f211, %f209;
add.f32 %f216, %f212, %f210;
ld.shared.v2.f32 {%f217, %f218}, [%rd47+768];
add.f32 %f221, %f217, %f215;
add.f32 %f222, %f218, %f216;
ld.shared.v2.f32 {%f223, %f224}, [%rd47+896];
add.f32 %f243, %f223, %f221;
add.f32 %f244, %f224, %f222;
st.shared.v2.f32 [%rd47], {%f243, %f244};
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r41, %r106;
mul.wide.s32 %rd48, %r107, 8;
add.s64 %rd22, %rd3, %rd48;
setp.neu.f32	%p18, %f30, 0f00000000;
setp.neu.f32	%p19, %f29, 0f00000000;
or.pred %p20, %p19, %p18;
@!%p20 bra BB72_24;
bra.uni BB72_23;

BB72_23:
ld.global.v2.f32 {%f227, %f228}, [%rd22];
fma.rn.f32 %f231, %f29, %f227, %f243;
fma.rn.f32 %f232, %f29, %f228, %f244;
mul.f32 %f233, %f30, %f228;
fma.rn.f32 %f244, %f30, %f227, %f232;
sub.f32 %f243, %f231, %f233;
st.shared.v2.f32 [%rd47], {%f243, %f244};

BB72_24:
st.global.v2.f32 [%rd22], {%f243, %f244};

BB72_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 4;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p21, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p21 bra BB72_2;

BB72_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<245>;
.reg .b32 %r<118>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 28;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -16;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB73_26;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r60, %r53, 4;
setp.gt.s32	%p4, %r48, -1;
mov.u32 %r61, 1;
sub.s32 %r62, %r61, %r50;
mul.lo.s32 %r63, %r62, %r48;
selp.b32	%r7, 0, %r63, %p4;
mov.u32 %r64, %ctaid.x;
mul.wide.s32 %rd31, %r60, 128;
mov.u64 %rd32, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
add.s32 %r65, %r50, 7;
shr.s32 %r66, %r65, 31;
shr.u32 %r67, %r66, 29;
add.s32 %r68, %r65, %r67;
shr.s32 %r69, %r68, 3;
mul.lo.s32 %r9, %r69, %r60;
add.s32 %r70, %r60, 1;
mul.lo.s32 %r10, %r69, %r70;
shl.b32 %r11, %r60, 6;
add.s32 %r71, %r11, %r2;
mul.wide.s32 %rd35, %r71, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
mul.wide.s32 %rd37, %r11, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r72, %r47, %r69;
mad.lo.s32 %r73, %r72, %r60, %r2;
mad.lo.s32 %r13, %r64, 16, %r73;
mul.wide.s32 %rd8, %r47, 8;
shl.b32 %r74, %r48, 4;
mul.wide.s32 %rd9, %r74, 8;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB73_2:
mov.u32 %r103, %ctaid.x;
mov.u32 %r75, %nctaid.x;
shl.b32 %r76, %r75, 4;
mad.lo.s32 %r17, %r76, %r107, %r13;
shl.b32 %r78, %r103, 4;
add.s32 %r18, %r78, %r108;
setp.ge.s32	%p5, %r18, %r49;
@%p5 bra BB73_26;

add.s32 %r19, %r18, %r2;
mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd4], {%f31, %f31};
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB73_21;

mov.u32 %r109, 0;
mov.u32 %r110, %r9;

BB73_5:
mov.u32 %r21, %r110;
add.s32 %r80, %r21, 64;
min.s32 %r81, %r80, %r50;
min.s32 %r22, %r81, %r10;
bar.sync 0;
add.s32 %r23, %r21, %r2;
mad.lo.s32 %r24, %r23, %r48, %r7;
add.s32 %r82, %r22, -48;
setp.lt.s32	%p7, %r23, %r82;
mul.wide.s32 %rd38, %r24, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
add.s64 %rd12, %rd11, %rd9;
@%p7 bra BB73_12;
bra.uni BB73_6;

BB73_12:
add.s64 %rd61, %rd10, %rd9;
ld.global.v2.f32 {%f86, %f87}, [%rd10];
mul.f32 %f90, %f27, %f86;
mul.f32 %f91, %f28, %f87;
mul.f32 %f92, %f28, %f86;
sub.f32 %f93, %f90, %f91;
fma.rn.f32 %f94, %f27, %f87, %f92;
st.shared.v2.f32 [%rd5], {%f93, %f94};
ld.global.v2.f32 {%f95, %f96}, [%rd61];
mul.f32 %f99, %f27, %f95;
mul.f32 %f100, %f28, %f96;
mul.f32 %f101, %f28, %f95;
sub.f32 %f102, %f99, %f100;
fma.rn.f32 %f103, %f27, %f96, %f101;
st.shared.v2.f32 [%rd5+128], {%f102, %f103};
ld.global.v2.f32 {%f104, %f105}, [%rd12];
mul.f32 %f108, %f27, %f104;
mul.f32 %f109, %f28, %f105;
mul.f32 %f110, %f28, %f104;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f105, %f110;
st.shared.v2.f32 [%rd5+256], {%f111, %f112};
add.s64 %rd41, %rd12, %rd9;
ld.global.v2.f32 {%f113, %f114}, [%rd41];
mul.f32 %f117, %f27, %f113;
mul.f32 %f118, %f28, %f114;
mul.f32 %f119, %f28, %f113;
fma.rn.f32 %f120, %f27, %f114, %f119;
sub.f32 %f121, %f117, %f118;
st.shared.v2.f32 [%rd5+384], {%f121, %f120};
bra.uni BB73_13;

BB73_6:
add.s32 %r83, %r22, -32;
setp.lt.s32	%p8, %r23, %r83;
@%p8 bra BB73_11;
bra.uni BB73_7;

BB73_11:
add.s64 %rd60, %rd10, %rd9;
ld.global.v2.f32 {%f59, %f60}, [%rd10];
mul.f32 %f63, %f27, %f59;
mul.f32 %f64, %f28, %f60;
mul.f32 %f65, %f28, %f59;
sub.f32 %f66, %f63, %f64;
fma.rn.f32 %f67, %f27, %f60, %f65;
st.shared.v2.f32 [%rd5], {%f66, %f67};
ld.global.v2.f32 {%f68, %f69}, [%rd60];
mul.f32 %f72, %f27, %f68;
mul.f32 %f73, %f28, %f69;
mul.f32 %f74, %f28, %f68;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f69, %f74;
st.shared.v2.f32 [%rd5+128], {%f75, %f76};
ld.global.v2.f32 {%f77, %f78}, [%rd12];
mul.f32 %f81, %f27, %f77;
mul.f32 %f82, %f28, %f78;
mul.f32 %f83, %f28, %f77;
sub.f32 %f84, %f81, %f82;
fma.rn.f32 %f85, %f27, %f78, %f83;
st.shared.v2.f32 [%rd5+256], {%f84, %f85};
bra.uni BB73_13;

BB73_7:
add.s32 %r84, %r22, -16;
setp.lt.s32	%p9, %r23, %r84;
@%p9 bra BB73_10;
bra.uni BB73_8;

BB73_10:
shl.b32 %r105, %r48, 4;
ld.global.v2.f32 {%f41, %f42}, [%rd10];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
st.shared.v2.f32 [%rd5], {%f48, %f49};
add.s32 %r86, %r24, %r105;
mul.wide.s32 %rd39, %r86, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f32 {%f50, %f51}, [%rd40];
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
fma.rn.f32 %f57, %f27, %f51, %f56;
sub.f32 %f58, %f54, %f55;
st.shared.v2.f32 [%rd5+128], {%f58, %f57};
bra.uni BB73_13;

BB73_8:
setp.ge.s32	%p10, %r23, %r22;
@%p10 bra BB73_13;

ld.global.v2.f32 {%f32, %f33}, [%rd10];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd5], {%f39, %f40};

BB73_13:
setp.lt.s32	%p1, %r19, %r49;
bar.sync 0;
@!%p1 bra BB73_20;
bra.uni BB73_14;

BB73_14:
mov.f32 %f240, 0f00000000;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r116, %r21, %r47, %r19;
sub.s32 %r26, %r22, %r21;
add.s32 %r88, %r26, -3;
shl.b32 %r89, %r47, 6;
mad.lo.s32 %r90, %r89, %r109, %r17;
mul.wide.s32 %rd42, %r90, 8;
add.s64 %rd62, %rd28, %rd42;
mov.f32 %f239, %f240;
mov.f32 %f236, %f240;
mov.f32 %f237, %f240;
mov.u32 %r111, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r114, %r11;
mov.u32 %r115, %r11;
@%p11 bra BB73_16;

BB73_15:
mov.u32 %r28, %r115;
shl.b32 %r104, %r47, 2;
mul.wide.s32 %rd59, %r104, 8;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd62];

	ld.shared.v2.f32 {%f134, %f135}, [%rd63];
fma.rn.f32 %f138, %f126, %f134, %f237;
fma.rn.f32 %f139, %f126, %f135, %f240;
mul.f32 %f140, %f127, %f135;
sub.f32 %f141, %f138, %f140;
fma.rn.f32 %f142, %f127, %f134, %f139;
add.s64 %rd44, %rd62, %rd8;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd44];

	ld.shared.v2.f32 {%f143, %f144}, [%rd63+8];
fma.rn.f32 %f147, %f128, %f143, %f141;
fma.rn.f32 %f148, %f128, %f144, %f142;
mul.f32 %f149, %f129, %f144;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f129, %f143, %f148;
add.s64 %rd45, %rd44, %rd8;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd45];

	ld.shared.v2.f32 {%f152, %f153}, [%rd63+16];
fma.rn.f32 %f156, %f130, %f152, %f150;
fma.rn.f32 %f157, %f130, %f153, %f151;
mul.f32 %f158, %f131, %f153;
sub.f32 %f159, %f156, %f158;
fma.rn.f32 %f160, %f131, %f152, %f157;
add.s64 %rd46, %rd45, %rd8;

	ld.global.cv.v2.f32 {%f132, %f133}, [%rd46];

	ld.shared.v2.f32 {%f161, %f162}, [%rd63+24];
fma.rn.f32 %f165, %f132, %f161, %f159;
fma.rn.f32 %f166, %f132, %f162, %f160;
mul.f32 %f167, %f133, %f162;
sub.f32 %f237, %f165, %f167;
fma.rn.f32 %f240, %f133, %f161, %f166;
add.s32 %r30, %r28, 4;
add.s32 %r116, %r116, %r104;
add.s64 %rd63, %rd63, 32;
add.s64 %rd62, %rd62, %rd59;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p12, %r111, %r88;
mov.u32 %r114, %r30;
mov.u32 %r115, %r30;
mov.f32 %f236, %f237;
mov.f32 %f239, %f240;
@%p12 bra BB73_15;

BB73_16:
sub.s32 %r92, %r114, %r11;
mov.f32 %f242, %f236;
mov.f32 %f241, %f239;
setp.ge.s32	%p13, %r92, %r26;
@%p13 bra BB73_19;

neg.s32 %r106, %r11;
mov.u64 %rd58, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd47, %r114, 8;
add.s64 %rd65, %rd58, %rd47;
add.s32 %r117, %r106, %r114;
mul.wide.s32 %rd49, %r116, 8;
add.s64 %rd64, %rd28, %rd49;

BB73_18:

	ld.global.cv.v2.f32 {%f168, %f169}, [%rd64];

	ld.shared.v2.f32 {%f170, %f171}, [%rd65];
fma.rn.f32 %f174, %f168, %f170, %f242;
fma.rn.f32 %f175, %f168, %f171, %f241;
mul.f32 %f176, %f169, %f171;
sub.f32 %f242, %f174, %f176;
fma.rn.f32 %f241, %f169, %f170, %f175;
add.s64 %rd65, %rd65, 8;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p14, %r117, %r26;
@%p14 bra BB73_18;

BB73_19:
ld.shared.v2.f32 {%f177, %f178}, [%rd4];
add.f32 %f181, %f241, %f178;
add.f32 %f182, %f242, %f177;
st.shared.v2.f32 [%rd4], {%f182, %f181};

BB73_20:
add.s32 %r102, %r21, 64;
setp.lt.s32	%p15, %r102, %r10;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r102;
@%p15 bra BB73_5;

BB73_21:
add.s32 %r94, %r1, 15;
setp.lt.u32	%p2, %r94, 31;
bar.sync 0;
setp.lt.s32	%p16, %r19, %r49;
and.pred %p17, %p16, %p2;
@!%p17 bra BB73_25;
bra.uni BB73_22;

BB73_22:
add.s64 %rd53, %rd32, %rd34;
ld.shared.v2.f32 {%f183, %f184}, [%rd53];
ld.shared.v2.f32 {%f187, %f188}, [%rd53+128];
add.f32 %f191, %f187, %f183;
add.f32 %f192, %f188, %f184;
ld.shared.v2.f32 {%f193, %f194}, [%rd53+256];
add.f32 %f197, %f193, %f191;
add.f32 %f198, %f194, %f192;
ld.shared.v2.f32 {%f199, %f200}, [%rd53+384];
add.f32 %f203, %f199, %f197;
add.f32 %f204, %f200, %f198;
ld.shared.v2.f32 {%f205, %f206}, [%rd53+512];
add.f32 %f209, %f205, %f203;
add.f32 %f210, %f206, %f204;
ld.shared.v2.f32 {%f211, %f212}, [%rd53+640];
add.f32 %f215, %f211, %f209;
add.f32 %f216, %f212, %f210;
ld.shared.v2.f32 {%f217, %f218}, [%rd53+768];
add.f32 %f221, %f217, %f215;
add.f32 %f222, %f218, %f216;
ld.shared.v2.f32 {%f223, %f224}, [%rd53+896];
add.f32 %f243, %f223, %f221;
add.f32 %f244, %f224, %f222;
st.shared.v2.f32 [%rd53], {%f243, %f244};
sub.s32 %r96, %r61, %r49;
mul.lo.s32 %r97, %r96, %r46;
setp.gt.s32	%p18, %r46, -1;
selp.b32	%r98, 0, %r97, %p18;
mad.lo.s32 %r99, %r19, %r46, %r98;
mul.wide.s32 %rd54, %r99, 8;
add.s64 %rd25, %rd3, %rd54;
setp.neu.f32	%p19, %f30, 0f00000000;
setp.neu.f32	%p20, %f29, 0f00000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB73_24;
bra.uni BB73_23;

BB73_23:
ld.global.v2.f32 {%f227, %f228}, [%rd25];
fma.rn.f32 %f231, %f29, %f227, %f243;
fma.rn.f32 %f232, %f29, %f228, %f244;
mul.f32 %f233, %f30, %f228;
fma.rn.f32 %f244, %f30, %f227, %f232;
sub.f32 %f243, %f231, %f233;
st.shared.v2.f32 [%rd53], {%f243, %f244};

BB73_24:
st.global.v2.f32 [%rd25], {%f243, %f244};

BB73_25:
bar.sync 0;
add.s32 %r108, %r76, %r108;
setp.lt.s32	%p22, %r108, %r49;
add.s32 %r107, %r107, 1;
@%p22 bra BB73_2;

BB73_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<245>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 28;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -16;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB74_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f32 {%f27, %f28}, [%rd29];
shr.s32 %r57, %r50, 4;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r59, %r47, 7;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 29;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 3;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 6;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd34, %r65, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 16, %r67;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r44, 8;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB74_2:
shl.b32 %r69, %r58, 4;
add.s32 %r16, %r69, %r96;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB74_26;

add.s32 %r17, %r16, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd5], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB74_21;

mov.u32 %r97, 0;
mov.u32 %r98, %r8;

BB74_5:
mov.u32 %r19, %r98;
add.s32 %r71, %r19, 64;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -48;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd37, %r73, 8;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB74_12;
bra.uni BB74_6;

BB74_12:
ld.global.v2.f32 {%f84, %f85}, [%rd10];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
ld.global.v2.f32 {%f93, %f94}, [%rd10+128];
ld.global.v2.f32 {%f95, %f96}, [%rd10+256];
ld.global.v2.f32 {%f97, %f98}, [%rd10+384];
st.shared.v2.f32 [%rd6], {%f91, %f92};
mul.f32 %f101, %f27, %f93;
mul.f32 %f102, %f28, %f94;
mul.f32 %f103, %f28, %f93;
sub.f32 %f104, %f101, %f102;
fma.rn.f32 %f105, %f27, %f94, %f103;
st.shared.v2.f32 [%rd6+128], {%f104, %f105};
mul.f32 %f108, %f27, %f95;
mul.f32 %f109, %f28, %f96;
mul.f32 %f110, %f28, %f95;
sub.f32 %f111, %f108, %f109;
fma.rn.f32 %f112, %f27, %f96, %f110;
st.shared.v2.f32 [%rd6+256], {%f111, %f112};
mul.f32 %f115, %f27, %f97;
mul.f32 %f116, %f28, %f98;
mul.f32 %f117, %f28, %f97;
sub.f32 %f118, %f115, %f116;
fma.rn.f32 %f119, %f27, %f98, %f117;
st.shared.v2.f32 [%rd6+384], {%f118, %f119};
bra.uni BB74_13;

BB74_6:
add.s32 %r75, %r20, -32;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB74_11;
bra.uni BB74_7;

BB74_11:
ld.global.v2.f32 {%f57, %f58}, [%rd10];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
ld.global.v2.f32 {%f66, %f67}, [%rd10+128];
ld.global.v2.f32 {%f68, %f69}, [%rd10+256];
st.shared.v2.f32 [%rd6], {%f64, %f65};
mul.f32 %f72, %f27, %f66;
mul.f32 %f73, %f28, %f67;
mul.f32 %f74, %f28, %f66;
sub.f32 %f75, %f72, %f73;
fma.rn.f32 %f76, %f27, %f67, %f74;
st.shared.v2.f32 [%rd6+128], {%f75, %f76};
mul.f32 %f79, %f27, %f68;
mul.f32 %f80, %f28, %f69;
mul.f32 %f81, %f28, %f68;
sub.f32 %f82, %f79, %f80;
fma.rn.f32 %f83, %f27, %f69, %f81;
st.shared.v2.f32 [%rd6+256], {%f82, %f83};
bra.uni BB74_13;

BB74_7:
add.s32 %r76, %r20, -16;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB74_10;
bra.uni BB74_8;

BB74_10:
ld.global.v2.f32 {%f39, %f40}, [%rd10];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
ld.global.v2.f32 {%f48, %f49}, [%rd10+128];
st.shared.v2.f32 [%rd6], {%f46, %f47};
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
sub.f32 %f55, %f52, %f53;
fma.rn.f32 %f56, %f27, %f49, %f54;
st.shared.v2.f32 [%rd6+128], {%f55, %f56};
bra.uni BB74_13;

BB74_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB74_13;

ld.global.v2.f32 {%f30, %f31}, [%rd10];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd6], {%f37, %f38};

BB74_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB74_20;
bra.uni BB74_14;

BB74_14:
mov.f32 %f240, 0f00000000;
shl.b32 %r78, %r44, 6;
mov.u32 %r79, %nctaid.x;
shl.b32 %r80, %r79, 4;
mad.lo.s32 %r81, %r80, %r95, %r12;
mad.lo.s32 %r82, %r78, %r97, %r81;
mul.wide.s32 %rd38, %r82, 8;
add.s64 %rd54, %rd26, %rd38;
mov.u64 %rd55, %rd7;
mad.lo.s32 %r104, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r83, %r23, -3;
mov.f32 %f239, %f240;
mov.f32 %f236, %f240;
mov.f32 %f237, %f240;
mov.u32 %r99, 0;
setp.lt.s32	%p10, %r83, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p10 bra BB74_16;

BB74_15:
mov.u32 %r25, %r103;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd54];

	ld.shared.v2.f32 {%f132, %f133}, [%rd55];
fma.rn.f32 %f136, %f124, %f132, %f237;
fma.rn.f32 %f137, %f124, %f133, %f240;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd40];

	ld.shared.v2.f32 {%f141, %f142}, [%rd55+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd41];

	ld.shared.v2.f32 {%f150, %f151}, [%rd55+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd42];

	ld.shared.v2.f32 {%f159, %f160}, [%rd55+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f237, %f163, %f165;
fma.rn.f32 %f240, %f131, %f159, %f164;
add.s32 %r27, %r25, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd55, %rd55, 32;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p11, %r99, %r83;
mov.u32 %r102, %r27;
mov.u32 %r103, %r27;
mov.f32 %f236, %f237;
mov.f32 %f239, %f240;
@%p11 bra BB74_15;

BB74_16:
sub.s32 %r85, %r102, %r10;
mov.f32 %f242, %f236;
mov.f32 %f241, %f239;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB74_19;

mul.wide.s32 %rd43, %r102, 8;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd45, %r104, 8;
add.s64 %rd56, %rd26, %rd45;

BB74_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd56];

	ld.shared.v2.f32 {%f168, %f169}, [%rd57];
fma.rn.f32 %f172, %f166, %f168, %f242;
fma.rn.f32 %f173, %f166, %f169, %f241;
mul.f32 %f174, %f167, %f169;
sub.f32 %f242, %f172, %f174;
fma.rn.f32 %f241, %f167, %f168, %f173;
add.s64 %rd57, %rd57, 8;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p13, %r105, %r23;
@%p13 bra BB74_18;

BB74_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd5];
add.f32 %f179, %f241, %f176;
add.f32 %f180, %f242, %f175;
st.shared.v2.f32 [%rd5], {%f180, %f179};

BB74_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p14 bra BB74_5;

BB74_21:
add.s32 %r87, %r1, 15;
setp.lt.u32	%p2, %r87, 31;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB74_25;
bra.uni BB74_22;

BB74_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.v2.f32 {%f181, %f182}, [%rd49];
ld.shared.v2.f32 {%f185, %f186}, [%rd49+128];
add.f32 %f189, %f185, %f181;
add.f32 %f190, %f186, %f182;
ld.shared.v2.f32 {%f191, %f192}, [%rd49+256];
add.f32 %f195, %f191, %f189;
add.f32 %f196, %f192, %f190;
ld.shared.v2.f32 {%f197, %f198}, [%rd49+384];
add.f32 %f201, %f197, %f195;
add.f32 %f202, %f198, %f196;
ld.shared.v2.f32 {%f203, %f204}, [%rd49+512];
add.f32 %f207, %f203, %f201;
add.f32 %f208, %f204, %f202;
ld.shared.v2.f32 {%f209, %f210}, [%rd49+640];
add.f32 %f213, %f209, %f207;
add.f32 %f214, %f210, %f208;
ld.shared.v2.f32 {%f215, %f216}, [%rd49+768];
add.f32 %f219, %f215, %f213;
add.f32 %f220, %f216, %f214;
ld.shared.v2.f32 {%f221, %f222}, [%rd49+896];
add.f32 %f243, %f221, %f219;
add.f32 %f244, %f222, %f220;
st.shared.v2.f32 [%rd49], {%f243, %f244};
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r43, %r91;
ld.global.v2.f32 {%f225, %f226}, [%rd1];
setp.neu.f32	%p18, %f225, 0f00000000;
setp.neu.f32	%p19, %f226, 0f00000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd50, %r92, 8;
add.s64 %rd23, %rd4, %rd50;
@!%p20 bra BB74_24;
bra.uni BB74_23;

BB74_23:
ld.global.v2.f32 {%f227, %f228}, [%rd23];
fma.rn.f32 %f231, %f225, %f227, %f243;
fma.rn.f32 %f232, %f225, %f228, %f244;
mul.f32 %f233, %f226, %f228;
fma.rn.f32 %f244, %f226, %f227, %f232;
sub.f32 %f243, %f231, %f233;
st.shared.v2.f32 [%rd49], {%f243, %f244};

BB74_24:
st.global.v2.f32 [%rd23], {%f243, %f244};

BB74_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 4;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p21, %r96, %r46;
add.s32 %r95, %r95, 1;
@%p21 bra BB74_2;

BB74_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<244>;
.reg .b32 %r<115>;
.reg .b64 %rd<67>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd27;
mov.u32 %r2, %tid.x;
shr.s32 %r50, %r2, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r2, %r51;
and.b32 %r53, %r52, -16;
sub.s32 %r3, %r2, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB75_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f32 {%f27, %f28}, [%rd29];
shr.s32 %r59, %r52, 4;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r3, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 7;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 29;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 3;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 6;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd34, %r67, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r3;
mad.lo.s32 %r12, %r60, 16, %r69;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 8;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB75_2:
shl.b32 %r71, %r60, 4;
add.s32 %r16, %r71, %r105;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB75_26;

add.s32 %r17, %r16, %r3;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd5], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB75_21;

mov.u32 %r106, 0;
mov.u32 %r107, %r8;

BB75_5:
mov.u32 %r19, %r107;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 4;
mad.lo.s32 %r20, %r74, %r104, %r12;
add.s32 %r75, %r19, 64;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r3;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -48;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd37, %r23, 8;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB75_12;
bra.uni BB75_6;

BB75_12:
ld.global.v2.f32 {%f84, %f85}, [%rd10];
mul.f32 %f88, %f27, %f84;
mul.f32 %f89, %f28, %f85;
mul.f32 %f90, %f28, %f84;
sub.f32 %f91, %f88, %f89;
fma.rn.f32 %f92, %f27, %f85, %f90;
st.shared.v2.f32 [%rd6], {%f91, %f92};
shl.b32 %r87, %r47, 4;
mul.wide.s32 %rd43, %r87, 8;
add.s64 %rd44, %rd10, %rd43;
ld.global.v2.f32 {%f93, %f94}, [%rd44];
mul.f32 %f97, %f27, %f93;
mul.f32 %f98, %f28, %f94;
mul.f32 %f99, %f28, %f93;
fma.rn.f32 %f100, %f27, %f94, %f99;
sub.f32 %f101, %f97, %f98;
st.shared.v2.f32 [%rd6+128], {%f101, %f100};
add.s64 %rd45, %rd44, %rd43;
ld.global.v2.f32 {%f102, %f103}, [%rd45];
mul.f32 %f106, %f27, %f102;
mul.f32 %f107, %f28, %f103;
mul.f32 %f108, %f28, %f102;
fma.rn.f32 %f109, %f27, %f103, %f108;
sub.f32 %f110, %f106, %f107;
st.shared.v2.f32 [%rd6+256], {%f110, %f109};
add.s64 %rd46, %rd45, %rd43;
ld.global.v2.f32 {%f111, %f112}, [%rd46];
mul.f32 %f115, %f27, %f111;
mul.f32 %f116, %f28, %f112;
mul.f32 %f117, %f28, %f111;
fma.rn.f32 %f118, %f27, %f112, %f117;
sub.f32 %f119, %f115, %f116;
st.shared.v2.f32 [%rd6+384], {%f119, %f118};
bra.uni BB75_13;

BB75_6:
add.s32 %r82, %r21, -32;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB75_11;
bra.uni BB75_7;

BB75_11:
ld.global.v2.f32 {%f57, %f58}, [%rd10];
mul.f32 %f61, %f27, %f57;
mul.f32 %f62, %f28, %f58;
mul.f32 %f63, %f28, %f57;
sub.f32 %f64, %f61, %f62;
fma.rn.f32 %f65, %f27, %f58, %f63;
st.shared.v2.f32 [%rd6], {%f64, %f65};
shl.b32 %r86, %r47, 4;
mul.wide.s32 %rd40, %r86, 8;
add.s64 %rd41, %rd10, %rd40;
ld.global.v2.f32 {%f66, %f67}, [%rd41];
mul.f32 %f70, %f27, %f66;
mul.f32 %f71, %f28, %f67;
mul.f32 %f72, %f28, %f66;
fma.rn.f32 %f73, %f27, %f67, %f72;
sub.f32 %f74, %f70, %f71;
st.shared.v2.f32 [%rd6+128], {%f74, %f73};
add.s64 %rd42, %rd41, %rd40;
ld.global.v2.f32 {%f75, %f76}, [%rd42];
mul.f32 %f79, %f27, %f75;
mul.f32 %f80, %f28, %f76;
mul.f32 %f81, %f28, %f75;
fma.rn.f32 %f82, %f27, %f76, %f81;
sub.f32 %f83, %f79, %f80;
st.shared.v2.f32 [%rd6+256], {%f83, %f82};
bra.uni BB75_13;

BB75_7:
add.s32 %r83, %r21, -16;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB75_10;
bra.uni BB75_8;

BB75_10:
ld.global.v2.f32 {%f39, %f40}, [%rd10];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
st.shared.v2.f32 [%rd6], {%f46, %f47};
shl.b32 %r84, %r47, 4;
add.s32 %r85, %r23, %r84;
mul.wide.s32 %rd38, %r85, 8;
add.s64 %rd39, %rd1, %rd38;
ld.global.v2.f32 {%f48, %f49}, [%rd39];
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
fma.rn.f32 %f55, %f27, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd6+128], {%f56, %f55};
bra.uni BB75_13;

BB75_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB75_13;

ld.global.v2.f32 {%f30, %f31}, [%rd10];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd6], {%f37, %f38};

BB75_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB75_20;
bra.uni BB75_14;

BB75_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r113, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 6;
mad.lo.s32 %r91, %r90, %r106, %r20;
mul.wide.s32 %rd47, %r91, 8;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f238, %f29;
mov.f32 %f235, %f29;
mov.f32 %f236, %f29;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
mov.f32 %f239, %f29;
@%p11 bra BB75_16;

BB75_15:
mov.f32 %f4, %f239;
mov.u32 %r27, %r112;

	ld.global.cv.v2.f32 {%f124, %f125}, [%rd63];

	ld.shared.v2.f32 {%f132, %f133}, [%rd64];
fma.rn.f32 %f136, %f124, %f132, %f236;
fma.rn.f32 %f137, %f124, %f133, %f4;
mul.f32 %f138, %f125, %f133;
sub.f32 %f139, %f136, %f138;
fma.rn.f32 %f140, %f125, %f132, %f137;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.v2.f32 {%f126, %f127}, [%rd49];

	ld.shared.v2.f32 {%f141, %f142}, [%rd64+8];
fma.rn.f32 %f145, %f126, %f141, %f139;
fma.rn.f32 %f146, %f126, %f142, %f140;
mul.f32 %f147, %f127, %f142;
sub.f32 %f148, %f145, %f147;
fma.rn.f32 %f149, %f127, %f141, %f146;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.v2.f32 {%f128, %f129}, [%rd50];

	ld.shared.v2.f32 {%f150, %f151}, [%rd64+16];
fma.rn.f32 %f154, %f128, %f150, %f148;
fma.rn.f32 %f155, %f128, %f151, %f149;
mul.f32 %f156, %f129, %f151;
sub.f32 %f157, %f154, %f156;
fma.rn.f32 %f158, %f129, %f150, %f155;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.v2.f32 {%f130, %f131}, [%rd51];

	ld.shared.v2.f32 {%f159, %f160}, [%rd64+24];
fma.rn.f32 %f163, %f130, %f159, %f157;
fma.rn.f32 %f164, %f130, %f160, %f158;
mul.f32 %f165, %f131, %f160;
sub.f32 %f236, %f163, %f165;
fma.rn.f32 %f6, %f131, %f159, %f164;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd64, %rd64, 32;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r89;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f235, %f236;
mov.f32 %f238, %f6;
mov.f32 %f239, %f6;
@%p12 bra BB75_15;

BB75_16:
sub.s32 %r93, %r111, %r10;
mov.f32 %f241, %f235;
mov.f32 %f240, %f238;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB75_19;

mul.wide.s32 %rd52, %r111, 8;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd54, %r113, 8;
add.s64 %rd65, %rd26, %rd54;

BB75_18:

	ld.global.cv.v2.f32 {%f166, %f167}, [%rd65];

	ld.shared.v2.f32 {%f168, %f169}, [%rd66];
fma.rn.f32 %f172, %f166, %f168, %f241;
fma.rn.f32 %f173, %f166, %f169, %f240;
mul.f32 %f174, %f167, %f169;
sub.f32 %f241, %f172, %f174;
fma.rn.f32 %f240, %f167, %f168, %f173;
add.s64 %rd66, %rd66, 8;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
@%p14 bra BB75_18;

BB75_19:
ld.shared.v2.f32 {%f175, %f176}, [%rd5];
add.f32 %f179, %f240, %f176;
add.f32 %f180, %f241, %f175;
st.shared.v2.f32 [%rd5], {%f180, %f179};

BB75_20:
add.s32 %r103, %r19, 64;
setp.lt.s32	%p15, %r103, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r103;
@%p15 bra BB75_5;

BB75_21:
add.s32 %r95, %r2, 15;
setp.lt.u32	%p2, %r95, 31;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB75_25;
bra.uni BB75_22;

BB75_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.v2.f32 {%f181, %f182}, [%rd58];
ld.shared.v2.f32 {%f185, %f186}, [%rd58+128];
add.f32 %f189, %f185, %f181;
add.f32 %f190, %f186, %f182;
ld.shared.v2.f32 {%f191, %f192}, [%rd58+256];
add.f32 %f195, %f191, %f189;
add.f32 %f196, %f192, %f190;
ld.shared.v2.f32 {%f197, %f198}, [%rd58+384];
add.f32 %f201, %f197, %f195;
add.f32 %f202, %f198, %f196;
ld.shared.v2.f32 {%f203, %f204}, [%rd58+512];
add.f32 %f207, %f203, %f201;
add.f32 %f208, %f204, %f202;
ld.shared.v2.f32 {%f209, %f210}, [%rd58+640];
add.f32 %f213, %f209, %f207;
add.f32 %f214, %f210, %f208;
ld.shared.v2.f32 {%f215, %f216}, [%rd58+768];
add.f32 %f219, %f215, %f213;
add.f32 %f220, %f216, %f214;
ld.shared.v2.f32 {%f221, %f222}, [%rd58+896];
add.f32 %f242, %f221, %f219;
add.f32 %f243, %f222, %f220;
st.shared.v2.f32 [%rd58], {%f242, %f243};
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r17, %r45, %r99;
ld.global.v2.f32 {%f225, %f226}, [%rd2];
setp.neu.f32	%p19, %f225, 0f00000000;
setp.neu.f32	%p20, %f226, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd59, %r100, 8;
add.s64 %rd23, %rd4, %rd59;
@!%p21 bra BB75_24;
bra.uni BB75_23;

BB75_23:
ld.global.v2.f32 {%f227, %f228}, [%rd23];
fma.rn.f32 %f231, %f225, %f227, %f242;
fma.rn.f32 %f232, %f225, %f228, %f243;
mul.f32 %f233, %f226, %f228;
fma.rn.f32 %f243, %f226, %f227, %f232;
sub.f32 %f242, %f231, %f233;
st.shared.v2.f32 [%rd58], {%f242, %f243};

BB75_24:
st.global.v2.f32 [%rd23], {%f242, %f243};

BB75_25:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 4;
add.s32 %r105, %r102, %r105;
setp.lt.s32	%p22, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p22 bra BB75_2;

BB75_26:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<207>;
.reg .b32 %r<68>;
.reg .b64 %rd<32>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f28, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2+4];
ld.param.f32 %f27, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r39, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f30, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7+4];
ld.param.f32 %f29, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r40, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r41, %r1, 31;
shr.u32 %r42, %r41, 28;
add.s32 %r43, %r1, %r42;
shr.s32 %r2, %r43, 4;
and.b32 %r44, %r43, -16;
sub.s32 %r3, %r1, %r44;
setp.lt.s32	%p3, %r37, 1;
@%p3 bra BB76_21;

mov.u32 %r46, 1;
sub.s32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r39;
setp.gt.s32	%p4, %r39, -1;
selp.b32	%r4, 0, %r48, %p4;
sub.s32 %r49, %r46, %r37;
mul.lo.s32 %r50, %r49, %r40;
setp.gt.s32	%p5, %r40, -1;
selp.b32	%r5, 0, %r50, %p5;
mov.u32 %r51, %ctaid.x;
shl.b32 %r6, %r51, 3;
mul.wide.s32 %rd10, %r2, 128;
mov.u64 %rd11, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 8;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 8;
mov.u64 %rd14, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r7, %r39, 7;
mov.u32 %r62, 0;
cvta.to.global.u64 %rd30, %rd8;

BB76_2:
add.s32 %r9, %r6, %r62;
setp.ge.s32	%p6, %r9, %r37;
@%p6 bra BB76_21;

add.s32 %r10, %r9, %r2;
mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd2], {%f31, %f31};
setp.lt.s32	%p7, %r36, 1;
@%p7 bra BB76_16;

mad.lo.s32 %r11, %r10, %r38, %r3;
mov.u32 %r63, 0;

BB76_5:
mov.u32 %r12, %r63;
add.s32 %r63, %r12, 256;
min.s32 %r13, %r63, %r36;
bar.sync 0;
add.s32 %r14, %r12, %r1;
mad.lo.s32 %r15, %r14, %r39, %r4;
add.s32 %r54, %r13, -128;
setp.lt.s32	%p8, %r14, %r54;
mul.wide.s32 %rd15, %r15, 8;
add.s64 %rd5, %rd1, %rd15;
@%p8 bra BB76_8;
bra.uni BB76_6;

BB76_8:
ld.global.v2.f32 {%f41, %f42}, [%rd5];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
st.shared.v2.f32 [%rd3], {%f48, %f49};
add.s32 %r55, %r7, %r15;
mul.wide.s32 %rd16, %r55, 8;
add.s64 %rd17, %rd1, %rd16;
ld.global.v2.f32 {%f50, %f51}, [%rd17];
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
fma.rn.f32 %f57, %f27, %f51, %f56;
sub.f32 %f58, %f54, %f55;
st.shared.v2.f32 [%rd3+1024], {%f58, %f57};
bra.uni BB76_9;

BB76_6:
setp.ge.s32	%p9, %r14, %r13;
@%p9 bra BB76_9;

ld.global.v2.f32 {%f32, %f33}, [%rd5];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd3], {%f39, %f40};

BB76_9:
setp.lt.s32	%p1, %r10, %r37;
bar.sync 0;
@!%p1 bra BB76_15;
bra.uni BB76_10;

BB76_10:
add.s32 %r67, %r11, %r12;
add.s32 %r66, %r12, %r3;
sub.s32 %r18, %r13, %r12;
add.s32 %r56, %r18, -16;
mov.f32 %f201, %f31;
mov.f32 %f198, %f31;
mov.f32 %f199, %f31;
setp.ge.s32	%p10, %r3, %r56;
mov.u32 %r64, %r3;
mov.f32 %f202, %f31;
@%p10 bra BB76_12;

BB76_11:
mov.f32 %f6, %f202;
mov.u32 %r19, %r64;
mul.wide.s32 %rd20, %r67, 8;
add.s64 %rd18, %rd7, %rd20;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd18];

	mul.wide.s32 %rd21, %r19, 8;
add.s64 %rd23, %rd14, %rd21;
ld.shared.v2.f32 {%f67, %f68}, [%rd23];
fma.rn.f32 %f71, %f63, %f67, %f199;
fma.rn.f32 %f72, %f63, %f68, %f6;
fma.rn.f32 %f73, %f68, %f64, %f71;
mul.f32 %f74, %f67, %f64;
sub.f32 %f75, %f72, %f74;
add.s32 %r57, %r67, 16;
mul.wide.s32 %rd24, %r57, 8;
add.s64 %rd19, %rd7, %rd24;

	ld.global.nc.v2.f32 {%f65,%f66}, [%rd19];

	ld.shared.v2.f32 {%f76, %f77}, [%rd23+128];
fma.rn.f32 %f80, %f65, %f76, %f73;
fma.rn.f32 %f81, %f65, %f77, %f75;
fma.rn.f32 %f199, %f77, %f66, %f80;
mul.f32 %f82, %f76, %f66;
sub.f32 %f8, %f81, %f82;
add.s32 %r67, %r67, 32;
add.s32 %r66, %r66, 32;
sub.s32 %r24, %r66, %r12;
setp.lt.s32	%p11, %r24, %r56;
mov.u32 %r64, %r24;
mov.f32 %f198, %f199;
mov.f32 %f201, %f8;
mov.f32 %f202, %f8;
@%p11 bra BB76_11;

BB76_12:
sub.s32 %r65, %r66, %r12;
mov.f32 %f204, %f198;
mov.f32 %f203, %f201;
setp.ge.s32	%p12, %r65, %r18;
@%p12 bra BB76_14;

BB76_13:
mul.wide.s32 %rd26, %r67, 8;
add.s64 %rd25, %rd7, %rd26;

	ld.global.nc.v2.f32 {%f83,%f84}, [%rd25];

	mul.wide.s32 %rd27, %r65, 8;
add.s64 %rd29, %rd14, %rd27;
ld.shared.v2.f32 {%f85, %f86}, [%rd29];
fma.rn.f32 %f89, %f83, %f85, %f204;
fma.rn.f32 %f90, %f83, %f86, %f203;
fma.rn.f32 %f204, %f86, %f84, %f89;
mul.f32 %f91, %f85, %f84;
sub.f32 %f203, %f90, %f91;
add.s32 %r67, %r67, 16;
add.s32 %r66, %r66, 16;
sub.s32 %r65, %r66, %r12;
setp.lt.s32	%p13, %r65, %r18;
@%p13 bra BB76_13;

BB76_14:
ld.shared.v2.f32 {%f92, %f93}, [%rd2];
add.f32 %f96, %f203, %f93;
add.f32 %f97, %f204, %f92;
st.shared.v2.f32 [%rd2], {%f97, %f96};

BB76_15:
setp.lt.s32	%p14, %r63, %r36;
@%p14 bra BB76_5;

BB76_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r10, %r37;
and.pred %p16, %p15, %p2;
@!%p16 bra BB76_20;
bra.uni BB76_17;

BB76_17:
ld.shared.v2.f32 {%f98, %f99}, [%rd4];
ld.shared.v2.f32 {%f102, %f103}, [%rd4+8];
add.f32 %f106, %f102, %f98;
add.f32 %f107, %f103, %f99;
ld.shared.v2.f32 {%f108, %f109}, [%rd4+16];
add.f32 %f112, %f108, %f106;
add.f32 %f113, %f109, %f107;
ld.shared.v2.f32 {%f114, %f115}, [%rd4+24];
add.f32 %f118, %f114, %f112;
add.f32 %f119, %f115, %f113;
ld.shared.v2.f32 {%f120, %f121}, [%rd4+32];
add.f32 %f124, %f120, %f118;
add.f32 %f125, %f121, %f119;
ld.shared.v2.f32 {%f126, %f127}, [%rd4+40];
add.f32 %f130, %f126, %f124;
add.f32 %f131, %f127, %f125;
ld.shared.v2.f32 {%f132, %f133}, [%rd4+48];
add.f32 %f136, %f132, %f130;
add.f32 %f137, %f133, %f131;
ld.shared.v2.f32 {%f138, %f139}, [%rd4+56];
add.f32 %f142, %f138, %f136;
add.f32 %f143, %f139, %f137;
ld.shared.v2.f32 {%f144, %f145}, [%rd4+64];
add.f32 %f148, %f144, %f142;
add.f32 %f149, %f145, %f143;
ld.shared.v2.f32 {%f150, %f151}, [%rd4+72];
add.f32 %f154, %f150, %f148;
add.f32 %f155, %f151, %f149;
ld.shared.v2.f32 {%f156, %f157}, [%rd4+80];
add.f32 %f160, %f156, %f154;
add.f32 %f161, %f157, %f155;
ld.shared.v2.f32 {%f162, %f163}, [%rd4+88];
add.f32 %f166, %f162, %f160;
add.f32 %f167, %f163, %f161;
ld.shared.v2.f32 {%f168, %f169}, [%rd4+96];
add.f32 %f172, %f168, %f166;
add.f32 %f173, %f169, %f167;
ld.shared.v2.f32 {%f174, %f175}, [%rd4+104];
add.f32 %f178, %f174, %f172;
add.f32 %f179, %f175, %f173;
ld.shared.v2.f32 {%f180, %f181}, [%rd4+112];
add.f32 %f184, %f180, %f178;
add.f32 %f185, %f181, %f179;
ld.shared.v2.f32 {%f186, %f187}, [%rd4+120];
add.f32 %f205, %f186, %f184;
add.f32 %f206, %f187, %f185;
st.shared.v2.f32 [%rd4], {%f205, %f206};
mad.lo.s32 %r59, %r10, %r40, %r5;
mul.wide.s32 %rd31, %r59, 8;
add.s64 %rd6, %rd30, %rd31;
setp.neu.f32	%p17, %f30, 0f00000000;
setp.neu.f32	%p18, %f29, 0f00000000;
or.pred %p19, %p18, %p17;
@!%p19 bra BB76_19;
bra.uni BB76_18;

BB76_18:
ld.global.v2.f32 {%f190, %f191}, [%rd6];
fma.rn.f32 %f194, %f29, %f190, %f205;
fma.rn.f32 %f195, %f29, %f191, %f206;
mul.f32 %f196, %f30, %f191;
fma.rn.f32 %f206, %f30, %f190, %f195;
sub.f32 %f205, %f194, %f196;
st.shared.v2.f32 [%rd4], {%f205, %f206};

BB76_19:
st.global.v2.f32 [%rd6], {%f205, %f206};

BB76_20:
mov.u32 %r60, %nctaid.x;
shl.b32 %r61, %r60, 3;
add.s32 %r62, %r61, %r62;
setp.lt.s32	%p20, %r62, %r37;
@%p20 bra BB76_2;

BB76_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<207>;
.reg .b32 %r<68>;
.reg .b64 %rd<36>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r40, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r41, %r1, 31;
shr.u32 %r42, %r41, 28;
add.s32 %r43, %r1, %r42;
shr.s32 %r2, %r43, 4;
and.b32 %r44, %r43, -16;
sub.s32 %r3, %r1, %r44;
setp.lt.s32	%p3, %r37, 1;
@%p3 bra BB77_21;

cvta.to.global.u64 %rd12, %rd7;
ld.global.v2.f32 {%f27, %f28}, [%rd12];
mov.u32 %r46, 1;
sub.s32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r39;
setp.gt.s32	%p4, %r39, -1;
selp.b32	%r4, 0, %r48, %p4;
sub.s32 %r49, %r46, %r37;
mul.lo.s32 %r50, %r49, %r40;
setp.gt.s32	%p5, %r40, -1;
selp.b32	%r5, 0, %r50, %p5;
mov.u32 %r51, %ctaid.x;
shl.b32 %r6, %r51, 3;
mul.wide.s32 %rd13, %r2, 128;
mov.u64 %rd14, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd4, %rd14, %rd13;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd4, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r7, %r39, 7;
mov.u32 %r62, 0;
cvta.to.global.u64 %rd33, %rd9;
cvta.to.global.u64 %rd34, %rd10;

BB77_2:
add.s32 %r9, %r6, %r62;
setp.ge.s32	%p6, %r9, %r37;
@%p6 bra BB77_21;

add.s32 %r10, %r9, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd2], {%f29, %f29};
setp.lt.s32	%p7, %r36, 1;
@%p7 bra BB77_16;

mad.lo.s32 %r11, %r10, %r38, %r3;
mov.u32 %r63, 0;

BB77_5:
mov.u32 %r12, %r63;
add.s32 %r63, %r12, 256;
min.s32 %r13, %r63, %r36;
bar.sync 0;
add.s32 %r14, %r12, %r1;
mad.lo.s32 %r15, %r14, %r39, %r4;
add.s32 %r54, %r13, -128;
setp.lt.s32	%p8, %r14, %r54;
mul.wide.s32 %rd18, %r15, 8;
add.s64 %rd5, %rd1, %rd18;
@%p8 bra BB77_8;
bra.uni BB77_6;

BB77_8:
ld.global.v2.f32 {%f39, %f40}, [%rd5];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
st.shared.v2.f32 [%rd3], {%f46, %f47};
add.s32 %r55, %r7, %r15;
mul.wide.s32 %rd19, %r55, 8;
add.s64 %rd20, %rd1, %rd19;
ld.global.v2.f32 {%f48, %f49}, [%rd20];
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
fma.rn.f32 %f55, %f27, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd3+1024], {%f56, %f55};
bra.uni BB77_9;

BB77_6:
setp.ge.s32	%p9, %r14, %r13;
@%p9 bra BB77_9;

ld.global.v2.f32 {%f30, %f31}, [%rd5];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd3], {%f37, %f38};

BB77_9:
setp.lt.s32	%p1, %r10, %r37;
bar.sync 0;
@!%p1 bra BB77_15;
bra.uni BB77_10;

BB77_10:
add.s32 %r67, %r11, %r12;
add.s32 %r66, %r12, %r3;
sub.s32 %r18, %r13, %r12;
add.s32 %r56, %r18, -16;
mov.f32 %f201, %f29;
mov.f32 %f198, %f29;
mov.f32 %f199, %f29;
setp.ge.s32	%p10, %r3, %r56;
mov.u32 %r64, %r3;
mov.f32 %f202, %f29;
@%p10 bra BB77_12;

BB77_11:
mov.f32 %f4, %f202;
mov.u32 %r19, %r64;
mul.wide.s32 %rd23, %r67, 8;
add.s64 %rd21, %rd8, %rd23;

	ld.global.nc.v2.f32 {%f61,%f62}, [%rd21];

	mul.wide.s32 %rd24, %r19, 8;
add.s64 %rd26, %rd17, %rd24;
ld.shared.v2.f32 {%f65, %f66}, [%rd26];
fma.rn.f32 %f69, %f61, %f65, %f199;
fma.rn.f32 %f70, %f61, %f66, %f4;
fma.rn.f32 %f71, %f66, %f62, %f69;
mul.f32 %f72, %f65, %f62;
sub.f32 %f73, %f70, %f72;
add.s32 %r57, %r67, 16;
mul.wide.s32 %rd27, %r57, 8;
add.s64 %rd22, %rd8, %rd27;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd22];

	ld.shared.v2.f32 {%f74, %f75}, [%rd26+128];
fma.rn.f32 %f78, %f63, %f74, %f71;
fma.rn.f32 %f79, %f63, %f75, %f73;
fma.rn.f32 %f199, %f75, %f64, %f78;
mul.f32 %f80, %f74, %f64;
sub.f32 %f6, %f79, %f80;
add.s32 %r67, %r67, 32;
add.s32 %r66, %r66, 32;
sub.s32 %r24, %r66, %r12;
setp.lt.s32	%p11, %r24, %r56;
mov.u32 %r64, %r24;
mov.f32 %f198, %f199;
mov.f32 %f201, %f6;
mov.f32 %f202, %f6;
@%p11 bra BB77_11;

BB77_12:
sub.s32 %r65, %r66, %r12;
mov.f32 %f204, %f198;
mov.f32 %f203, %f201;
setp.ge.s32	%p12, %r65, %r18;
@%p12 bra BB77_14;

BB77_13:
mul.wide.s32 %rd29, %r67, 8;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.v2.f32 {%f81,%f82}, [%rd28];

	mul.wide.s32 %rd30, %r65, 8;
add.s64 %rd32, %rd17, %rd30;
ld.shared.v2.f32 {%f83, %f84}, [%rd32];
fma.rn.f32 %f87, %f81, %f83, %f204;
fma.rn.f32 %f88, %f81, %f84, %f203;
fma.rn.f32 %f204, %f84, %f82, %f87;
mul.f32 %f89, %f83, %f82;
sub.f32 %f203, %f88, %f89;
add.s32 %r67, %r67, 16;
add.s32 %r66, %r66, 16;
sub.s32 %r65, %r66, %r12;
setp.lt.s32	%p13, %r65, %r18;
@%p13 bra BB77_13;

BB77_14:
ld.shared.v2.f32 {%f90, %f91}, [%rd2];
add.f32 %f94, %f203, %f91;
add.f32 %f95, %f204, %f90;
st.shared.v2.f32 [%rd2], {%f95, %f94};

BB77_15:
setp.lt.s32	%p14, %r63, %r36;
@%p14 bra BB77_5;

BB77_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r10, %r37;
and.pred %p16, %p15, %p2;
@!%p16 bra BB77_20;
bra.uni BB77_17;

BB77_17:
ld.shared.v2.f32 {%f96, %f97}, [%rd4];
ld.shared.v2.f32 {%f100, %f101}, [%rd4+8];
add.f32 %f104, %f100, %f96;
add.f32 %f105, %f101, %f97;
ld.shared.v2.f32 {%f106, %f107}, [%rd4+16];
add.f32 %f110, %f106, %f104;
add.f32 %f111, %f107, %f105;
ld.shared.v2.f32 {%f112, %f113}, [%rd4+24];
add.f32 %f116, %f112, %f110;
add.f32 %f117, %f113, %f111;
ld.shared.v2.f32 {%f118, %f119}, [%rd4+32];
add.f32 %f122, %f118, %f116;
add.f32 %f123, %f119, %f117;
ld.shared.v2.f32 {%f124, %f125}, [%rd4+40];
add.f32 %f128, %f124, %f122;
add.f32 %f129, %f125, %f123;
ld.shared.v2.f32 {%f130, %f131}, [%rd4+48];
add.f32 %f134, %f130, %f128;
add.f32 %f135, %f131, %f129;
ld.shared.v2.f32 {%f136, %f137}, [%rd4+56];
add.f32 %f140, %f136, %f134;
add.f32 %f141, %f137, %f135;
ld.shared.v2.f32 {%f142, %f143}, [%rd4+64];
add.f32 %f146, %f142, %f140;
add.f32 %f147, %f143, %f141;
ld.shared.v2.f32 {%f148, %f149}, [%rd4+72];
add.f32 %f152, %f148, %f146;
add.f32 %f153, %f149, %f147;
ld.shared.v2.f32 {%f154, %f155}, [%rd4+80];
add.f32 %f158, %f154, %f152;
add.f32 %f159, %f155, %f153;
ld.shared.v2.f32 {%f160, %f161}, [%rd4+88];
add.f32 %f164, %f160, %f158;
add.f32 %f165, %f161, %f159;
ld.shared.v2.f32 {%f166, %f167}, [%rd4+96];
add.f32 %f170, %f166, %f164;
add.f32 %f171, %f167, %f165;
ld.shared.v2.f32 {%f172, %f173}, [%rd4+104];
add.f32 %f176, %f172, %f170;
add.f32 %f177, %f173, %f171;
ld.shared.v2.f32 {%f178, %f179}, [%rd4+112];
add.f32 %f182, %f178, %f176;
add.f32 %f183, %f179, %f177;
ld.shared.v2.f32 {%f184, %f185}, [%rd4+120];
add.f32 %f205, %f184, %f182;
add.f32 %f206, %f185, %f183;
st.shared.v2.f32 [%rd4], {%f205, %f206};
mad.lo.s32 %r59, %r10, %r40, %r5;
ld.global.v2.f32 {%f188, %f189}, [%rd33];
setp.neu.f32	%p17, %f188, 0f00000000;
setp.neu.f32	%p18, %f189, 0f00000000;
or.pred %p19, %p17, %p18;
mul.wide.s32 %rd35, %r59, 8;
add.s64 %rd6, %rd34, %rd35;
@!%p19 bra BB77_19;
bra.uni BB77_18;

BB77_18:
ld.global.v2.f32 {%f190, %f191}, [%rd6];
fma.rn.f32 %f194, %f188, %f190, %f205;
fma.rn.f32 %f195, %f188, %f191, %f206;
mul.f32 %f196, %f189, %f191;
fma.rn.f32 %f206, %f189, %f190, %f195;
sub.f32 %f205, %f194, %f196;
st.shared.v2.f32 [%rd4], {%f205, %f206};

BB77_19:
st.global.v2.f32 [%rd6], {%f205, %f206};

BB77_20:
mov.u32 %r60, %nctaid.x;
shl.b32 %r61, %r60, 3;
add.s32 %r62, %r61, %r62;
setp.lt.s32	%p20, %r62, %r37;
@%p20 bra BB77_2;

BB77_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7[8],
.param .u64 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<207>;
.reg .b32 %r<68>;
.reg .b64 %rd<32>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f28, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2+4];
ld.param.f32 %f27, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r39, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f30, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7+4];
ld.param.f32 %f29, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r40, [_Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r41, %r1, 31;
shr.u32 %r42, %r41, 28;
add.s32 %r43, %r1, %r42;
shr.s32 %r2, %r43, 4;
and.b32 %r44, %r43, -16;
sub.s32 %r3, %r1, %r44;
setp.lt.s32	%p3, %r37, 1;
@%p3 bra BB78_21;

mov.u32 %r46, 1;
sub.s32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r39;
setp.gt.s32	%p4, %r39, -1;
selp.b32	%r4, 0, %r48, %p4;
sub.s32 %r49, %r46, %r37;
mul.lo.s32 %r50, %r49, %r40;
setp.gt.s32	%p5, %r40, -1;
selp.b32	%r5, 0, %r50, %p5;
mov.u32 %r51, %ctaid.x;
shl.b32 %r6, %r51, 3;
mul.wide.s32 %rd10, %r2, 128;
mov.u64 %rd11, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 8;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 8;
mov.u64 %rd14, _Z17gemv2T_kernel_valI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r7, %r39, 7;
mov.u32 %r62, 0;
cvta.to.global.u64 %rd30, %rd8;

BB78_2:
add.s32 %r9, %r6, %r62;
setp.ge.s32	%p6, %r9, %r37;
@%p6 bra BB78_21;

add.s32 %r10, %r9, %r2;
mov.f32 %f31, 0f00000000;
st.shared.v2.f32 [%rd2], {%f31, %f31};
setp.lt.s32	%p7, %r36, 1;
@%p7 bra BB78_16;

mad.lo.s32 %r11, %r10, %r38, %r3;
mov.u32 %r63, 0;

BB78_5:
mov.u32 %r12, %r63;
add.s32 %r63, %r12, 256;
min.s32 %r13, %r63, %r36;
bar.sync 0;
add.s32 %r14, %r12, %r1;
mad.lo.s32 %r15, %r14, %r39, %r4;
add.s32 %r54, %r13, -128;
setp.lt.s32	%p8, %r14, %r54;
mul.wide.s32 %rd15, %r15, 8;
add.s64 %rd5, %rd1, %rd15;
@%p8 bra BB78_8;
bra.uni BB78_6;

BB78_8:
ld.global.v2.f32 {%f41, %f42}, [%rd5];
mul.f32 %f45, %f27, %f41;
mul.f32 %f46, %f28, %f42;
mul.f32 %f47, %f28, %f41;
sub.f32 %f48, %f45, %f46;
fma.rn.f32 %f49, %f27, %f42, %f47;
st.shared.v2.f32 [%rd3], {%f48, %f49};
add.s32 %r55, %r7, %r15;
mul.wide.s32 %rd16, %r55, 8;
add.s64 %rd17, %rd1, %rd16;
ld.global.v2.f32 {%f50, %f51}, [%rd17];
mul.f32 %f54, %f27, %f50;
mul.f32 %f55, %f28, %f51;
mul.f32 %f56, %f28, %f50;
fma.rn.f32 %f57, %f27, %f51, %f56;
sub.f32 %f58, %f54, %f55;
st.shared.v2.f32 [%rd3+1024], {%f58, %f57};
bra.uni BB78_9;

BB78_6:
setp.ge.s32	%p9, %r14, %r13;
@%p9 bra BB78_9;

ld.global.v2.f32 {%f32, %f33}, [%rd5];
mul.f32 %f36, %f27, %f32;
mul.f32 %f37, %f28, %f33;
mul.f32 %f38, %f28, %f32;
sub.f32 %f39, %f36, %f37;
fma.rn.f32 %f40, %f27, %f33, %f38;
st.shared.v2.f32 [%rd3], {%f39, %f40};

BB78_9:
setp.lt.s32	%p1, %r10, %r37;
bar.sync 0;
@!%p1 bra BB78_15;
bra.uni BB78_10;

BB78_10:
add.s32 %r67, %r11, %r12;
add.s32 %r66, %r12, %r3;
sub.s32 %r18, %r13, %r12;
add.s32 %r56, %r18, -16;
mov.f32 %f201, %f31;
mov.f32 %f198, %f31;
mov.f32 %f199, %f31;
setp.ge.s32	%p10, %r3, %r56;
mov.u32 %r64, %r3;
mov.f32 %f202, %f31;
@%p10 bra BB78_12;

BB78_11:
mov.f32 %f6, %f202;
mov.u32 %r19, %r64;
mul.wide.s32 %rd20, %r67, 8;
add.s64 %rd18, %rd7, %rd20;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd18];

	mul.wide.s32 %rd21, %r19, 8;
add.s64 %rd23, %rd14, %rd21;
ld.shared.v2.f32 {%f67, %f68}, [%rd23];
fma.rn.f32 %f71, %f63, %f67, %f199;
fma.rn.f32 %f72, %f63, %f68, %f6;
mul.f32 %f73, %f64, %f68;
sub.f32 %f74, %f71, %f73;
fma.rn.f32 %f75, %f64, %f67, %f72;
add.s32 %r57, %r67, 16;
mul.wide.s32 %rd24, %r57, 8;
add.s64 %rd19, %rd7, %rd24;

	ld.global.nc.v2.f32 {%f65,%f66}, [%rd19];

	ld.shared.v2.f32 {%f76, %f77}, [%rd23+128];
fma.rn.f32 %f80, %f65, %f76, %f74;
fma.rn.f32 %f81, %f65, %f77, %f75;
mul.f32 %f82, %f66, %f77;
sub.f32 %f199, %f80, %f82;
fma.rn.f32 %f8, %f66, %f76, %f81;
add.s32 %r67, %r67, 32;
add.s32 %r66, %r66, 32;
sub.s32 %r24, %r66, %r12;
setp.lt.s32	%p11, %r24, %r56;
mov.u32 %r64, %r24;
mov.f32 %f198, %f199;
mov.f32 %f201, %f8;
mov.f32 %f202, %f8;
@%p11 bra BB78_11;

BB78_12:
sub.s32 %r65, %r66, %r12;
mov.f32 %f204, %f198;
mov.f32 %f203, %f201;
setp.ge.s32	%p12, %r65, %r18;
@%p12 bra BB78_14;

BB78_13:
mul.wide.s32 %rd26, %r67, 8;
add.s64 %rd25, %rd7, %rd26;

	ld.global.nc.v2.f32 {%f83,%f84}, [%rd25];

	mul.wide.s32 %rd27, %r65, 8;
add.s64 %rd29, %rd14, %rd27;
ld.shared.v2.f32 {%f85, %f86}, [%rd29];
fma.rn.f32 %f89, %f83, %f85, %f204;
fma.rn.f32 %f90, %f83, %f86, %f203;
mul.f32 %f91, %f84, %f86;
sub.f32 %f204, %f89, %f91;
fma.rn.f32 %f203, %f84, %f85, %f90;
add.s32 %r67, %r67, 16;
add.s32 %r66, %r66, 16;
sub.s32 %r65, %r66, %r12;
setp.lt.s32	%p13, %r65, %r18;
@%p13 bra BB78_13;

BB78_14:
ld.shared.v2.f32 {%f92, %f93}, [%rd2];
add.f32 %f96, %f203, %f93;
add.f32 %f97, %f204, %f92;
st.shared.v2.f32 [%rd2], {%f97, %f96};

BB78_15:
setp.lt.s32	%p14, %r63, %r36;
@%p14 bra BB78_5;

BB78_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r10, %r37;
and.pred %p16, %p15, %p2;
@!%p16 bra BB78_20;
bra.uni BB78_17;

BB78_17:
ld.shared.v2.f32 {%f98, %f99}, [%rd4];
ld.shared.v2.f32 {%f102, %f103}, [%rd4+8];
add.f32 %f106, %f102, %f98;
add.f32 %f107, %f103, %f99;
ld.shared.v2.f32 {%f108, %f109}, [%rd4+16];
add.f32 %f112, %f108, %f106;
add.f32 %f113, %f109, %f107;
ld.shared.v2.f32 {%f114, %f115}, [%rd4+24];
add.f32 %f118, %f114, %f112;
add.f32 %f119, %f115, %f113;
ld.shared.v2.f32 {%f120, %f121}, [%rd4+32];
add.f32 %f124, %f120, %f118;
add.f32 %f125, %f121, %f119;
ld.shared.v2.f32 {%f126, %f127}, [%rd4+40];
add.f32 %f130, %f126, %f124;
add.f32 %f131, %f127, %f125;
ld.shared.v2.f32 {%f132, %f133}, [%rd4+48];
add.f32 %f136, %f132, %f130;
add.f32 %f137, %f133, %f131;
ld.shared.v2.f32 {%f138, %f139}, [%rd4+56];
add.f32 %f142, %f138, %f136;
add.f32 %f143, %f139, %f137;
ld.shared.v2.f32 {%f144, %f145}, [%rd4+64];
add.f32 %f148, %f144, %f142;
add.f32 %f149, %f145, %f143;
ld.shared.v2.f32 {%f150, %f151}, [%rd4+72];
add.f32 %f154, %f150, %f148;
add.f32 %f155, %f151, %f149;
ld.shared.v2.f32 {%f156, %f157}, [%rd4+80];
add.f32 %f160, %f156, %f154;
add.f32 %f161, %f157, %f155;
ld.shared.v2.f32 {%f162, %f163}, [%rd4+88];
add.f32 %f166, %f162, %f160;
add.f32 %f167, %f163, %f161;
ld.shared.v2.f32 {%f168, %f169}, [%rd4+96];
add.f32 %f172, %f168, %f166;
add.f32 %f173, %f169, %f167;
ld.shared.v2.f32 {%f174, %f175}, [%rd4+104];
add.f32 %f178, %f174, %f172;
add.f32 %f179, %f175, %f173;
ld.shared.v2.f32 {%f180, %f181}, [%rd4+112];
add.f32 %f184, %f180, %f178;
add.f32 %f185, %f181, %f179;
ld.shared.v2.f32 {%f186, %f187}, [%rd4+120];
add.f32 %f205, %f186, %f184;
add.f32 %f206, %f187, %f185;
st.shared.v2.f32 [%rd4], {%f205, %f206};
mad.lo.s32 %r59, %r10, %r40, %r5;
mul.wide.s32 %rd31, %r59, 8;
add.s64 %rd6, %rd30, %rd31;
setp.neu.f32	%p17, %f30, 0f00000000;
setp.neu.f32	%p18, %f29, 0f00000000;
or.pred %p19, %p18, %p17;
@!%p19 bra BB78_19;
bra.uni BB78_18;

BB78_18:
ld.global.v2.f32 {%f190, %f191}, [%rd6];
fma.rn.f32 %f194, %f29, %f190, %f205;
fma.rn.f32 %f195, %f29, %f191, %f206;
mul.f32 %f196, %f30, %f191;
fma.rn.f32 %f206, %f30, %f190, %f195;
sub.f32 %f205, %f194, %f196;
st.shared.v2.f32 [%rd4], {%f205, %f206};

BB78_19:
st.global.v2.f32 [%rd6], {%f205, %f206};

BB78_20:
mov.u32 %r60, %nctaid.x;
shl.b32 %r61, %r60, 3;
add.s32 %r62, %r61, %r62;
setp.lt.s32	%p20, %r62, %r37;
@%p20 bra BB78_2;

BB78_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<207>;
.reg .b32 %r<68>;
.reg .b64 %rd<36>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r40, [_Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r41, %r1, 31;
shr.u32 %r42, %r41, 28;
add.s32 %r43, %r1, %r42;
shr.s32 %r2, %r43, 4;
and.b32 %r44, %r43, -16;
sub.s32 %r3, %r1, %r44;
setp.lt.s32	%p3, %r37, 1;
@%p3 bra BB79_21;

cvta.to.global.u64 %rd12, %rd7;
ld.global.v2.f32 {%f27, %f28}, [%rd12];
mov.u32 %r46, 1;
sub.s32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r39;
setp.gt.s32	%p4, %r39, -1;
selp.b32	%r4, 0, %r48, %p4;
sub.s32 %r49, %r46, %r37;
mul.lo.s32 %r50, %r49, %r40;
setp.gt.s32	%p5, %r40, -1;
selp.b32	%r5, 0, %r50, %p5;
mov.u32 %r51, %ctaid.x;
shl.b32 %r6, %r51, 3;
mul.wide.s32 %rd13, %r2, 128;
mov.u64 %rd14, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd4, %rd14, %rd13;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd4, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_refI6float2S0_S0_Li128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r7, %r39, 7;
mov.u32 %r62, 0;
cvta.to.global.u64 %rd33, %rd9;
cvta.to.global.u64 %rd34, %rd10;

BB79_2:
add.s32 %r9, %r6, %r62;
setp.ge.s32	%p6, %r9, %r37;
@%p6 bra BB79_21;

add.s32 %r10, %r9, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd2], {%f29, %f29};
setp.lt.s32	%p7, %r36, 1;
@%p7 bra BB79_16;

mad.lo.s32 %r11, %r10, %r38, %r3;
mov.u32 %r63, 0;

BB79_5:
mov.u32 %r12, %r63;
add.s32 %r63, %r12, 256;
min.s32 %r13, %r63, %r36;
bar.sync 0;
add.s32 %r14, %r12, %r1;
mad.lo.s32 %r15, %r14, %r39, %r4;
add.s32 %r54, %r13, -128;
setp.lt.s32	%p8, %r14, %r54;
mul.wide.s32 %rd18, %r15, 8;
add.s64 %rd5, %rd1, %rd18;
@%p8 bra BB79_8;
bra.uni BB79_6;

BB79_8:
ld.global.v2.f32 {%f39, %f40}, [%rd5];
mul.f32 %f43, %f27, %f39;
mul.f32 %f44, %f28, %f40;
mul.f32 %f45, %f28, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f27, %f40, %f45;
st.shared.v2.f32 [%rd3], {%f46, %f47};
add.s32 %r55, %r7, %r15;
mul.wide.s32 %rd19, %r55, 8;
add.s64 %rd20, %rd1, %rd19;
ld.global.v2.f32 {%f48, %f49}, [%rd20];
mul.f32 %f52, %f27, %f48;
mul.f32 %f53, %f28, %f49;
mul.f32 %f54, %f28, %f48;
fma.rn.f32 %f55, %f27, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd3+1024], {%f56, %f55};
bra.uni BB79_9;

BB79_6:
setp.ge.s32	%p9, %r14, %r13;
@%p9 bra BB79_9;

ld.global.v2.f32 {%f30, %f31}, [%rd5];
mul.f32 %f34, %f27, %f30;
mul.f32 %f35, %f28, %f31;
mul.f32 %f36, %f28, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f27, %f31, %f36;
st.shared.v2.f32 [%rd3], {%f37, %f38};

BB79_9:
setp.lt.s32	%p1, %r10, %r37;
bar.sync 0;
@!%p1 bra BB79_15;
bra.uni BB79_10;

BB79_10:
add.s32 %r67, %r11, %r12;
add.s32 %r66, %r12, %r3;
sub.s32 %r18, %r13, %r12;
add.s32 %r56, %r18, -16;
mov.f32 %f201, %f29;
mov.f32 %f198, %f29;
mov.f32 %f199, %f29;
setp.ge.s32	%p10, %r3, %r56;
mov.u32 %r64, %r3;
mov.f32 %f202, %f29;
@%p10 bra BB79_12;

BB79_11:
mov.f32 %f4, %f202;
mov.u32 %r19, %r64;
mul.wide.s32 %rd23, %r67, 8;
add.s64 %rd21, %rd8, %rd23;

	ld.global.nc.v2.f32 {%f61,%f62}, [%rd21];

	mul.wide.s32 %rd24, %r19, 8;
add.s64 %rd26, %rd17, %rd24;
ld.shared.v2.f32 {%f65, %f66}, [%rd26];
fma.rn.f32 %f69, %f61, %f65, %f199;
fma.rn.f32 %f70, %f61, %f66, %f4;
mul.f32 %f71, %f62, %f66;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f62, %f65, %f70;
add.s32 %r57, %r67, 16;
mul.wide.s32 %rd27, %r57, 8;
add.s64 %rd22, %rd8, %rd27;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd22];

	ld.shared.v2.f32 {%f74, %f75}, [%rd26+128];
fma.rn.f32 %f78, %f63, %f74, %f72;
fma.rn.f32 %f79, %f63, %f75, %f73;
mul.f32 %f80, %f64, %f75;
sub.f32 %f199, %f78, %f80;
fma.rn.f32 %f6, %f64, %f74, %f79;
add.s32 %r67, %r67, 32;
add.s32 %r66, %r66, 32;
sub.s32 %r24, %r66, %r12;
setp.lt.s32	%p11, %r24, %r56;
mov.u32 %r64, %r24;
mov.f32 %f198, %f199;
mov.f32 %f201, %f6;
mov.f32 %f202, %f6;
@%p11 bra BB79_11;

BB79_12:
sub.s32 %r65, %r66, %r12;
mov.f32 %f204, %f198;
mov.f32 %f203, %f201;
setp.ge.s32	%p12, %r65, %r18;
@%p12 bra BB79_14;

BB79_13:
mul.wide.s32 %rd29, %r67, 8;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.v2.f32 {%f81,%f82}, [%rd28];

	mul.wide.s32 %rd30, %r65, 8;
add.s64 %rd32, %rd17, %rd30;
ld.shared.v2.f32 {%f83, %f84}, [%rd32];
fma.rn.f32 %f87, %f81, %f83, %f204;
fma.rn.f32 %f88, %f81, %f84, %f203;
mul.f32 %f89, %f82, %f84;
sub.f32 %f204, %f87, %f89;
fma.rn.f32 %f203, %f82, %f83, %f88;
add.s32 %r67, %r67, 16;
add.s32 %r66, %r66, 16;
sub.s32 %r65, %r66, %r12;
setp.lt.s32	%p13, %r65, %r18;
@%p13 bra BB79_13;

BB79_14:
ld.shared.v2.f32 {%f90, %f91}, [%rd2];
add.f32 %f94, %f203, %f91;
add.f32 %f95, %f204, %f90;
st.shared.v2.f32 [%rd2], {%f95, %f94};

BB79_15:
setp.lt.s32	%p14, %r63, %r36;
@%p14 bra BB79_5;

BB79_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r10, %r37;
and.pred %p16, %p15, %p2;
@!%p16 bra BB79_20;
bra.uni BB79_17;

BB79_17:
ld.shared.v2.f32 {%f96, %f97}, [%rd4];
ld.shared.v2.f32 {%f100, %f101}, [%rd4+8];
add.f32 %f104, %f100, %f96;
add.f32 %f105, %f101, %f97;
ld.shared.v2.f32 {%f106, %f107}, [%rd4+16];
add.f32 %f110, %f106, %f104;
add.f32 %f111, %f107, %f105;
ld.shared.v2.f32 {%f112, %f113}, [%rd4+24];
add.f32 %f116, %f112, %f110;
add.f32 %f117, %f113, %f111;
ld.shared.v2.f32 {%f118, %f119}, [%rd4+32];
add.f32 %f122, %f118, %f116;
add.f32 %f123, %f119, %f117;
ld.shared.v2.f32 {%f124, %f125}, [%rd4+40];
add.f32 %f128, %f124, %f122;
add.f32 %f129, %f125, %f123;
ld.shared.v2.f32 {%f130, %f131}, [%rd4+48];
add.f32 %f134, %f130, %f128;
add.f32 %f135, %f131, %f129;
ld.shared.v2.f32 {%f136, %f137}, [%rd4+56];
add.f32 %f140, %f136, %f134;
add.f32 %f141, %f137, %f135;
ld.shared.v2.f32 {%f142, %f143}, [%rd4+64];
add.f32 %f146, %f142, %f140;
add.f32 %f147, %f143, %f141;
ld.shared.v2.f32 {%f148, %f149}, [%rd4+72];
add.f32 %f152, %f148, %f146;
add.f32 %f153, %f149, %f147;
ld.shared.v2.f32 {%f154, %f155}, [%rd4+80];
add.f32 %f158, %f154, %f152;
add.f32 %f159, %f155, %f153;
ld.shared.v2.f32 {%f160, %f161}, [%rd4+88];
add.f32 %f164, %f160, %f158;
add.f32 %f165, %f161, %f159;
ld.shared.v2.f32 {%f166, %f167}, [%rd4+96];
add.f32 %f170, %f166, %f164;
add.f32 %f171, %f167, %f165;
ld.shared.v2.f32 {%f172, %f173}, [%rd4+104];
add.f32 %f176, %f172, %f170;
add.f32 %f177, %f173, %f171;
ld.shared.v2.f32 {%f178, %f179}, [%rd4+112];
add.f32 %f182, %f178, %f176;
add.f32 %f183, %f179, %f177;
ld.shared.v2.f32 {%f184, %f185}, [%rd4+120];
add.f32 %f205, %f184, %f182;
add.f32 %f206, %f185, %f183;
st.shared.v2.f32 [%rd4], {%f205, %f206};
mad.lo.s32 %r59, %r10, %r40, %r5;
ld.global.v2.f32 {%f188, %f189}, [%rd33];
setp.neu.f32	%p17, %f188, 0f00000000;
setp.neu.f32	%p18, %f189, 0f00000000;
or.pred %p19, %p17, %p18;
mul.wide.s32 %rd35, %r59, 8;
add.s64 %rd6, %rd34, %rd35;
@!%p19 bra BB79_19;
bra.uni BB79_18;

BB79_18:
ld.global.v2.f32 {%f190, %f191}, [%rd6];
fma.rn.f32 %f194, %f188, %f190, %f205;
fma.rn.f32 %f195, %f188, %f191, %f206;
mul.f32 %f196, %f189, %f191;
fma.rn.f32 %f206, %f189, %f190, %f195;
sub.f32 %f205, %f194, %f196;
st.shared.v2.f32 [%rd4], {%f205, %f206};

BB79_19:
st.global.v2.f32 [%rd6], {%f205, %f206};

BB79_20:
mov.u32 %r60, %nctaid.x;
shl.b32 %r61, %r60, 3;
add.s32 %r62, %r61, %r62;
setp.lt.s32	%p20, %r62, %r37;
@%p20 bra BB79_2;

BB79_21:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<119>;
.reg .b32 %r<123>;
.reg .b64 %rd<59>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r2, %tid.x;
shr.s32 %r46, %r2, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r2, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r3, %r2, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB80_23;

cvta.to.global.u64 %rd2, %rd29;
cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd31, %r55, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r3, 8;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 8;
add.s32 %r58, %r10, %r3;
mul.wide.s32 %rd35, %r58, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
mul.wide.s32 %rd37, %r10, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r3;
shl.b32 %r61, %r56, 7;
add.s32 %r11, %r60, %r61;
shl.b32 %r62, %r42, 1;
mul.wide.s32 %rd7, %r62, 8;
add.s32 %r63, %r8, 1;
mad.lo.s32 %r64, %r42, %r63, %r3;
add.s32 %r12, %r64, %r61;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 8;
mov.u32 %r113, 0;
mov.u32 %r112, %r113;

BB80_2:
add.s32 %r67, %r61, %r113;
setp.ge.s32	%p4, %r67, %r44;
@%p4 bra BB80_23;

mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd4], {%f29, %f29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB80_17;

mov.u32 %r114, 0;
mov.u32 %r115, %r8;

BB80_5:
mov.u32 %r17, %r115;
add.s32 %r69, %r17, 256;
min.s32 %r70, %r69, %r45;
min.s32 %r18, %r70, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r3;
mul.lo.s32 %r71, %r19, %r43;
add.s32 %r72, %r18, -128;
setp.lt.s32	%p6, %r19, %r72;
mul.wide.s32 %rd38, %r71, 8;
add.s64 %rd9, %rd2, %rd38;
@%p6 bra BB80_8;
bra.uni BB80_6;

BB80_8:
ld.global.v2.f32 {%f39, %f40}, [%rd9];
mul.f32 %f43, %f25, %f39;
mul.f32 %f44, %f26, %f40;
mul.f32 %f45, %f26, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f25, %f40, %f45;
ld.global.v2.f32 {%f48, %f49}, [%rd9+1024];
st.shared.v2.f32 [%rd5], {%f46, %f47};
mul.f32 %f52, %f25, %f48;
mul.f32 %f53, %f26, %f49;
mul.f32 %f54, %f26, %f48;
sub.f32 %f55, %f52, %f53;
fma.rn.f32 %f56, %f25, %f49, %f54;
st.shared.v2.f32 [%rd5+1024], {%f55, %f56};
bra.uni BB80_9;

BB80_6:
setp.ge.s32	%p7, %r19, %r18;
@%p7 bra BB80_9;

ld.global.v2.f32 {%f30, %f31}, [%rd9];
mul.f32 %f34, %f25, %f30;
mul.f32 %f35, %f26, %f31;
mul.f32 %f36, %f26, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f25, %f31, %f36;
st.shared.v2.f32 [%rd5], {%f37, %f38};

BB80_9:
add.s32 %r76, %r67, %r3;
setp.lt.s32	%p1, %r76, %r44;
bar.sync 0;
@!%p1 bra BB80_16;
bra.uni BB80_10;

BB80_10:
mul.lo.s32 %r78, %r42, %r114;
shl.b32 %r79, %r78, 8;
mov.u32 %r80, %nctaid.x;
mul.lo.s32 %r81, %r80, %r112;
shl.b32 %r82, %r81, 7;
add.s32 %r83, %r11, %r82;
add.s32 %r84, %r83, %r79;
mul.wide.s32 %rd39, %r84, 8;
add.s64 %rd55, %rd28, %rd39;
add.s32 %r85, %r12, %r82;
add.s32 %r86, %r85, %r79;
mul.wide.s32 %rd40, %r86, 8;
add.s64 %rd54, %rd28, %rd40;
mov.u64 %rd56, %rd6;
mad.lo.s32 %r121, %r17, %r42, %r76;
sub.s32 %r21, %r18, %r17;
add.s32 %r91, %r21, -1;
mov.f32 %f113, %f29;
mov.f32 %f110, %f29;
mov.f32 %f111, %f29;
mov.u32 %r116, 0;
setp.lt.s32	%p8, %r91, 1;
mov.u32 %r119, %r10;
mov.u32 %r120, %r10;
mov.f32 %f114, %f29;
@%p8 bra BB80_12;

BB80_11:
mov.f32 %f6, %f114;
mov.u32 %r23, %r120;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd55];

	ld.shared.v2.f32 {%f65, %f66}, [%rd56];
fma.rn.f32 %f69, %f61, %f65, %f111;
fma.rn.f32 %f70, %f61, %f66, %f6;
mul.f32 %f71, %f62, %f66;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f62, %f65, %f70;

	ld.global.cv.v2.f32 {%f63, %f64}, [%rd54];

	ld.shared.v2.f32 {%f74, %f75}, [%rd56+8];
fma.rn.f32 %f78, %f63, %f74, %f72;
fma.rn.f32 %f79, %f63, %f75, %f73;
mul.f32 %f80, %f64, %f75;
sub.f32 %f111, %f78, %f80;
fma.rn.f32 %f8, %f64, %f74, %f79;
add.s32 %r25, %r23, 2;
add.s32 %r121, %r121, %r62;
add.s64 %rd56, %rd56, 16;
add.s64 %rd55, %rd55, %rd7;
add.s64 %rd54, %rd54, %rd7;
add.s32 %r116, %r116, 2;
setp.lt.s32	%p9, %r116, %r91;
mov.u32 %r119, %r25;
mov.u32 %r120, %r25;
mov.f32 %f110, %f111;
mov.f32 %f113, %f8;
mov.f32 %f114, %f8;
@%p9 bra BB80_11;

BB80_12:
sub.s32 %r94, %r119, %r10;
mov.f32 %f116, %f110;
mov.f32 %f115, %f113;
setp.ge.s32	%p10, %r94, %r21;
@%p10 bra BB80_15;

mul.wide.s32 %rd43, %r119, 8;
add.s64 %rd58, %rd36, %rd43;
add.s32 %r122, %r13, %r119;
mul.wide.s32 %rd45, %r121, 8;
add.s64 %rd57, %rd28, %rd45;

BB80_14:

	ld.global.cv.v2.f32 {%f81, %f82}, [%rd57];

	ld.shared.v2.f32 {%f83, %f84}, [%rd58];
fma.rn.f32 %f87, %f81, %f83, %f116;
fma.rn.f32 %f88, %f81, %f84, %f115;
mul.f32 %f89, %f82, %f84;
sub.f32 %f116, %f87, %f89;
fma.rn.f32 %f115, %f82, %f83, %f88;
add.s64 %rd58, %rd58, 8;
add.s64 %rd57, %rd57, %rd8;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p11, %r122, %r21;
@%p11 bra BB80_14;

BB80_15:
ld.shared.v2.f32 {%f90, %f91}, [%rd4];
add.f32 %f94, %f115, %f91;
add.f32 %f95, %f116, %f90;
st.shared.v2.f32 [%rd4], {%f95, %f94};

BB80_16:
setp.lt.s32	%p12, %r69, %r9;
add.s32 %r114, %r114, 1;
mov.u32 %r115, %r69;
@%p12 bra BB80_5;

BB80_17:
add.s32 %r96, %r2, 127;
setp.lt.u32	%p2, %r96, 255;
bar.sync 0;
add.s32 %r100, %r67, %r3;
setp.lt.s32	%p13, %r100, %r44;
and.pred %p14, %p13, %p2;
@!%p14 bra BB80_22;
bra.uni BB80_18;

BB80_18:
mov.u32 %r105, 1;
sub.s32 %r106, %r105, %r44;
mul.lo.s32 %r107, %r106, %r41;
setp.gt.s32	%p15, %r41, -1;
selp.b32	%r108, 0, %r107, %p15;
mad.lo.s32 %r109, %r100, %r41, %r108;
mul.wide.s32 %rd47, %r109, 8;
add.s64 %rd25, %rd3, %rd47;
setp.neu.f32	%p16, %f28, 0f00000000;
setp.neu.f32	%p17, %f27, 0f00000000;
or.pred %p18, %p17, %p16;
@%p18 bra BB80_20;
bra.uni BB80_19;

BB80_20:
ld.global.v2.f32 {%f98, %f99}, [%rd25];
add.s64 %rd53, %rd32, %rd34;
ld.shared.v2.f32 {%f102, %f103}, [%rd53];
fma.rn.f32 %f106, %f27, %f98, %f102;
fma.rn.f32 %f107, %f27, %f99, %f103;
mul.f32 %f108, %f28, %f99;
fma.rn.f32 %f118, %f28, %f98, %f107;
sub.f32 %f117, %f106, %f108;
st.shared.v2.f32 [%rd53], {%f117, %f118};
bra.uni BB80_21;

BB80_19:
add.s64 %rd50, %rd32, %rd34;
ld.shared.v2.f32 {%f96, %f97}, [%rd50];
mov.f32 %f118, %f97;
mov.f32 %f117, %f96;

BB80_21:
st.global.v2.f32 [%rd25], {%f117, %f118};

BB80_22:
bar.sync 0;
mov.u32 %r110, %nctaid.x;
shl.b32 %r111, %r110, 7;
add.s32 %r113, %r111, %r113;
setp.lt.s32	%p19, %r113, %r44;
add.s32 %r112, %r112, 1;
@%p19 bra BB80_2;

BB80_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<119>;
.reg .b32 %r<113>;
.reg .b64 %rd<61>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f32 %f26, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f25, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f27, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r51, %r52}, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r48, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r53, %r1, 31;
shr.u32 %r54, %r53, 25;
add.s32 %r55, %r1, %r54;
and.b32 %r56, %r55, -128;
sub.s32 %r2, %r1, %r56;
setp.lt.s32	%p3, %r51, 1;
@%p3 bra BB81_23;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r62, %r55, 7;
setp.gt.s32	%p4, %r50, -1;
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r52;
mul.lo.s32 %r65, %r64, %r50;
selp.b32	%r7, 0, %r65, %p4;
mov.u32 %r66, %ctaid.x;
mul.wide.s32 %rd31, %r62, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r9, %r52, %r62;
add.s32 %r67, %r62, 1;
mul.lo.s32 %r10, %r67, %r52;
shl.b32 %r11, %r62, 8;
add.s32 %r68, %r11, %r2;
mul.wide.s32 %rd35, %r68, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
shl.b32 %r12, %r49, 1;
mul.wide.s32 %rd37, %r11, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r69, %r52, %r49;
mad.lo.s32 %r70, %r69, %r62, %r2;
shl.b32 %r71, %r66, 7;
add.s32 %r13, %r70, %r71;
mul.wide.s32 %rd7, %r12, 8;
add.s32 %r72, %r9, 1;
mad.lo.s32 %r73, %r49, %r72, %r2;
add.s32 %r14, %r73, %r71;
neg.s32 %r15, %r11;
mul.wide.s32 %rd8, %r49, 8;
mov.u32 %r103, 0;
mov.u32 %r102, %r103;

BB81_2:
add.s32 %r18, %r71, %r103;
setp.ge.s32	%p5, %r18, %r51;
@%p5 bra BB81_23;

add.s32 %r19, %r18, %r2;
mov.f32 %f29, 0f00000000;
st.shared.v2.f32 [%rd4], {%f29, %f29};
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB81_17;

mov.u32 %r77, %nctaid.x;
mul.lo.s32 %r78, %r77, %r102;
shl.b32 %r79, %r78, 7;
add.s32 %r20, %r13, %r79;
add.s32 %r21, %r14, %r79;
mov.u32 %r104, 0;
mov.u32 %r105, %r9;

BB81_5:
mov.u32 %r23, %r105;
add.s32 %r80, %r23, 256;
min.s32 %r81, %r80, %r52;
min.s32 %r24, %r81, %r10;
bar.sync 0;
add.s32 %r25, %r23, %r2;
mad.lo.s32 %r26, %r25, %r50, %r7;
add.s32 %r82, %r24, -128;
setp.lt.s32	%p7, %r25, %r82;
mul.wide.s32 %rd38, %r26, 8;
add.s64 %rd9, %rd1, %rd38;
@%p7 bra BB81_8;
bra.uni BB81_6;

BB81_8:
ld.global.v2.f32 {%f39, %f40}, [%rd9];
mul.f32 %f43, %f25, %f39;
mul.f32 %f44, %f26, %f40;
mul.f32 %f45, %f26, %f39;
sub.f32 %f46, %f43, %f44;
fma.rn.f32 %f47, %f25, %f40, %f45;
st.shared.v2.f32 [%rd5], {%f46, %f47};
shl.b32 %r83, %r50, 7;
add.s32 %r84, %r26, %r83;
mul.wide.s32 %rd39, %r84, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f32 {%f48, %f49}, [%rd40];
mul.f32 %f52, %f25, %f48;
mul.f32 %f53, %f26, %f49;
mul.f32 %f54, %f26, %f48;
fma.rn.f32 %f55, %f25, %f49, %f54;
sub.f32 %f56, %f52, %f53;
st.shared.v2.f32 [%rd5+1024], {%f56, %f55};
bra.uni BB81_9;

BB81_6:
setp.ge.s32	%p8, %r25, %r24;
@%p8 bra BB81_9;

ld.global.v2.f32 {%f30, %f31}, [%rd9];
mul.f32 %f34, %f25, %f30;
mul.f32 %f35, %f26, %f31;
mul.f32 %f36, %f26, %f30;
sub.f32 %f37, %f34, %f35;
fma.rn.f32 %f38, %f25, %f31, %f36;
st.shared.v2.f32 [%rd5], {%f37, %f38};

BB81_9:
setp.lt.s32	%p1, %r19, %r51;
bar.sync 0;
@!%p1 bra BB81_16;
bra.uni BB81_10;

BB81_10:
mul.lo.s32 %r86, %r49, %r104;
shl.b32 %r87, %r86, 8;
add.s32 %r88, %r20, %r87;
mul.wide.s32 %rd41, %r88, 8;
add.s64 %rd57, %rd28, %rd41;
add.s32 %r89, %r21, %r87;
mul.wide.s32 %rd42, %r89, 8;
add.s64 %rd56, %rd28, %rd42;
mov.u64 %rd58, %rd6;
mad.lo.s32 %r111, %r23, %r49, %r19;
sub.s32 %r28, %r24, %r23;
add.s32 %r90, %r28, -1;
mov.f32 %f113, %f29;
mov.f32 %f110, %f29;
mov.f32 %f111, %f29;
mov.u32 %r106, 0;
setp.lt.s32	%p9, %r90, 1;
mov.u32 %r109, %r11;
mov.u32 %r110, %r11;
mov.f32 %f114, %f29;
@%p9 bra BB81_12;

BB81_11:
mov.f32 %f6, %f114;
mov.u32 %r30, %r110;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd57];

	ld.shared.v2.f32 {%f65, %f66}, [%rd58];
fma.rn.f32 %f69, %f61, %f65, %f111;
fma.rn.f32 %f70, %f61, %f66, %f6;
mul.f32 %f71, %f62, %f66;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f62, %f65, %f70;

	ld.global.cv.v2.f32 {%f63, %f64}, [%rd56];

	ld.shared.v2.f32 {%f74, %f75}, [%rd58+8];
fma.rn.f32 %f78, %f63, %f74, %f72;
fma.rn.f32 %f79, %f63, %f75, %f73;
mul.f32 %f80, %f64, %f75;
sub.f32 %f111, %f78, %f80;
fma.rn.f32 %f8, %f64, %f74, %f79;
add.s32 %r32, %r30, 2;
add.s32 %r111, %r111, %r12;
add.s64 %rd58, %rd58, 16;
add.s64 %rd57, %rd57, %rd7;
add.s64 %rd56, %rd56, %rd7;
add.s32 %r106, %r106, 2;
setp.lt.s32	%p10, %r106, %r90;
mov.u32 %r109, %r32;
mov.u32 %r110, %r32;
mov.f32 %f110, %f111;
mov.f32 %f113, %f8;
mov.f32 %f114, %f8;
@%p10 bra BB81_11;

BB81_12:
sub.s32 %r92, %r109, %r11;
mov.f32 %f116, %f110;
mov.f32 %f115, %f113;
setp.ge.s32	%p11, %r92, %r28;
@%p11 bra BB81_15;

mul.wide.s32 %rd45, %r109, 8;
add.s64 %rd60, %rd36, %rd45;
add.s32 %r112, %r15, %r109;
mul.wide.s32 %rd47, %r111, 8;
add.s64 %rd59, %rd28, %rd47;

BB81_14:

	ld.global.cv.v2.f32 {%f81, %f82}, [%rd59];

	ld.shared.v2.f32 {%f83, %f84}, [%rd60];
fma.rn.f32 %f87, %f81, %f83, %f116;
fma.rn.f32 %f88, %f81, %f84, %f115;
mul.f32 %f89, %f82, %f84;
sub.f32 %f116, %f87, %f89;
fma.rn.f32 %f115, %f82, %f83, %f88;
add.s64 %rd60, %rd60, 8;
add.s64 %rd59, %rd59, %rd8;
add.s32 %r112, %r112, 1;
setp.lt.s32	%p12, %r112, %r28;
@%p12 bra BB81_14;

BB81_15:
ld.shared.v2.f32 {%f90, %f91}, [%rd4];
add.f32 %f94, %f115, %f91;
add.f32 %f95, %f116, %f90;
st.shared.v2.f32 [%rd4], {%f95, %f94};

BB81_16:
setp.lt.s32	%p13, %r80, %r10;
add.s32 %r104, %r104, 1;
mov.u32 %r105, %r80;
@%p13 bra BB81_5;

BB81_17:
add.s32 %r94, %r1, 127;
setp.lt.u32	%p2, %r94, 255;
bar.sync 0;
setp.lt.s32	%p14, %r19, %r51;
and.pred %p15, %p14, %p2;
@!%p15 bra BB81_22;
bra.uni BB81_18;

BB81_18:
sub.s32 %r96, %r63, %r51;
mul.lo.s32 %r97, %r96, %r48;
setp.gt.s32	%p16, %r48, -1;
selp.b32	%r98, 0, %r97, %p16;
mad.lo.s32 %r99, %r19, %r48, %r98;
mul.wide.s32 %rd49, %r99, 8;
add.s64 %rd25, %rd3, %rd49;
setp.neu.f32	%p17, %f28, 0f00000000;
setp.neu.f32	%p18, %f27, 0f00000000;
or.pred %p19, %p18, %p17;
@%p19 bra BB81_20;
bra.uni BB81_19;

BB81_20:
ld.global.v2.f32 {%f98, %f99}, [%rd25];
add.s64 %rd55, %rd32, %rd34;
ld.shared.v2.f32 {%f102, %f103}, [%rd55];
fma.rn.f32 %f106, %f27, %f98, %f102;
fma.rn.f32 %f107, %f27, %f99, %f103;
mul.f32 %f108, %f28, %f99;
fma.rn.f32 %f118, %f28, %f98, %f107;
sub.f32 %f117, %f106, %f108;
st.shared.v2.f32 [%rd55], {%f117, %f118};
bra.uni BB81_21;

BB81_19:
add.s64 %rd52, %rd32, %rd34;
ld.shared.v2.f32 {%f96, %f97}, [%rd52];
mov.f32 %f118, %f97;
mov.f32 %f117, %f96;

BB81_21:
st.global.v2.f32 [%rd25], {%f117, %f118};

BB81_22:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
shl.b32 %r101, %r100, 7;
add.s32 %r103, %r101, %r103;
setp.lt.s32	%p20, %r103, %r51;
add.s32 %r102, %r102, 1;
@%p20 bra BB81_2;

BB81_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<119>;
.reg .b32 %r<122>;
.reg .b64 %rd<61>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd31, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 25;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -128;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB82_23;

cvta.to.global.u64 %rd32, %rd27;
cvta.to.global.u64 %rd1, %rd28;
cvta.to.global.u64 %rd3, %rd30;
cvta.to.global.u64 %rd4, %rd31;
ld.global.v2.f32 {%f25, %f26}, [%rd32];
shr.s32 %r56, %r49, 7;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd33, %r56, 1024;
mov.u64 %rd34, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r2, 8;
add.s64 %rd5, %rd35, %rd36;
mul.lo.s32 %r8, %r46, %r56;
add.s32 %r58, %r56, 1;
mul.lo.s32 %r9, %r58, %r46;
shl.b32 %r10, %r56, 8;
add.s32 %r59, %r10, %r2;
mul.wide.s32 %rd37, %r59, 8;
mov.u64 %rd38, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd38, %rd37;
shl.b32 %r11, %r43, 1;
mul.wide.s32 %rd39, %r10, 8;
add.s64 %rd7, %rd38, %rd39;
mul.lo.s32 %r60, %r46, %r43;
mad.lo.s32 %r61, %r60, %r56, %r2;
shl.b32 %r62, %r57, 7;
add.s32 %r12, %r61, %r62;
mul.wide.s32 %rd8, %r11, 8;
add.s32 %r63, %r8, 1;
mad.lo.s32 %r64, %r43, %r63, %r2;
add.s32 %r13, %r64, %r62;
neg.s32 %r14, %r10;
mul.wide.s32 %rd9, %r43, 8;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB82_2:
add.s32 %r67, %r62, %r112;
setp.ge.s32	%p4, %r67, %r45;
@%p4 bra BB82_23;

mov.f32 %f27, 0f00000000;
st.shared.v2.f32 [%rd5], {%f27, %f27};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB82_17;

mov.u32 %r113, 0;
mov.u32 %r114, %r8;

BB82_5:
mov.u32 %r18, %r114;
add.s32 %r69, %r18, 256;
min.s32 %r70, %r69, %r46;
min.s32 %r19, %r70, %r9;
bar.sync 0;
add.s32 %r20, %r18, %r2;
mul.lo.s32 %r71, %r20, %r44;
add.s32 %r72, %r19, -128;
setp.lt.s32	%p6, %r20, %r72;
mul.wide.s32 %rd40, %r71, 8;
add.s64 %rd10, %rd3, %rd40;
@%p6 bra BB82_8;
bra.uni BB82_6;

BB82_8:
ld.global.v2.f32 {%f37, %f38}, [%rd10];
mul.f32 %f41, %f25, %f37;
mul.f32 %f42, %f26, %f38;
mul.f32 %f43, %f26, %f37;
sub.f32 %f44, %f41, %f42;
fma.rn.f32 %f45, %f25, %f38, %f43;
ld.global.v2.f32 {%f46, %f47}, [%rd10+1024];
st.shared.v2.f32 [%rd6], {%f44, %f45};
mul.f32 %f50, %f25, %f46;
mul.f32 %f51, %f26, %f47;
mul.f32 %f52, %f26, %f46;
sub.f32 %f53, %f50, %f51;
fma.rn.f32 %f54, %f25, %f47, %f52;
st.shared.v2.f32 [%rd6+1024], {%f53, %f54};
bra.uni BB82_9;

BB82_6:
setp.ge.s32	%p7, %r20, %r19;
@%p7 bra BB82_9;

ld.global.v2.f32 {%f28, %f29}, [%rd10];
mul.f32 %f32, %f25, %f28;
mul.f32 %f33, %f26, %f29;
mul.f32 %f34, %f26, %f28;
sub.f32 %f35, %f32, %f33;
fma.rn.f32 %f36, %f25, %f29, %f34;
st.shared.v2.f32 [%rd6], {%f35, %f36};

BB82_9:
add.s32 %r76, %r67, %r2;
setp.lt.s32	%p1, %r76, %r45;
bar.sync 0;
@!%p1 bra BB82_16;
bra.uni BB82_10;

BB82_10:
mul.lo.s32 %r78, %r43, %r113;
shl.b32 %r79, %r78, 8;
mov.u32 %r80, %nctaid.x;
mul.lo.s32 %r81, %r80, %r111;
shl.b32 %r82, %r81, 7;
add.s32 %r83, %r12, %r82;
add.s32 %r84, %r83, %r79;
mul.wide.s32 %rd41, %r84, 8;
add.s64 %rd57, %rd29, %rd41;
add.s32 %r85, %r13, %r82;
add.s32 %r86, %r85, %r79;
mul.wide.s32 %rd42, %r86, 8;
add.s64 %rd56, %rd29, %rd42;
mov.u64 %rd58, %rd7;
mad.lo.s32 %r120, %r18, %r43, %r76;
sub.s32 %r22, %r19, %r18;
add.s32 %r91, %r22, -1;
mov.f32 %f113, %f27;
mov.f32 %f110, %f27;
mov.f32 %f111, %f27;
mov.u32 %r115, 0;
setp.lt.s32	%p8, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
mov.f32 %f114, %f27;
@%p8 bra BB82_12;

BB82_11:
mov.f32 %f4, %f114;
mov.u32 %r24, %r119;

	ld.global.cv.v2.f32 {%f59, %f60}, [%rd57];

	ld.shared.v2.f32 {%f63, %f64}, [%rd58];
fma.rn.f32 %f67, %f59, %f63, %f111;
fma.rn.f32 %f68, %f59, %f64, %f4;
mul.f32 %f69, %f60, %f64;
sub.f32 %f70, %f67, %f69;
fma.rn.f32 %f71, %f60, %f63, %f68;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd56];

	ld.shared.v2.f32 {%f72, %f73}, [%rd58+8];
fma.rn.f32 %f76, %f61, %f72, %f70;
fma.rn.f32 %f77, %f61, %f73, %f71;
mul.f32 %f78, %f62, %f73;
sub.f32 %f111, %f76, %f78;
fma.rn.f32 %f6, %f62, %f72, %f77;
add.s32 %r26, %r24, 2;
add.s32 %r120, %r120, %r11;
add.s64 %rd58, %rd58, 16;
add.s64 %rd57, %rd57, %rd8;
add.s64 %rd56, %rd56, %rd8;
add.s32 %r115, %r115, 2;
setp.lt.s32	%p9, %r115, %r91;
mov.u32 %r118, %r26;
mov.u32 %r119, %r26;
mov.f32 %f110, %f111;
mov.f32 %f113, %f6;
mov.f32 %f114, %f6;
@%p9 bra BB82_11;

BB82_12:
sub.s32 %r93, %r118, %r10;
mov.f32 %f116, %f110;
mov.f32 %f115, %f113;
setp.ge.s32	%p10, %r93, %r22;
@%p10 bra BB82_15;

mul.wide.s32 %rd45, %r118, 8;
add.s64 %rd60, %rd38, %rd45;
add.s32 %r121, %r14, %r118;
mul.wide.s32 %rd47, %r120, 8;
add.s64 %rd59, %rd29, %rd47;

BB82_14:

	ld.global.cv.v2.f32 {%f79, %f80}, [%rd59];

	ld.shared.v2.f32 {%f81, %f82}, [%rd60];
fma.rn.f32 %f85, %f79, %f81, %f116;
fma.rn.f32 %f86, %f79, %f82, %f115;
mul.f32 %f87, %f80, %f82;
sub.f32 %f116, %f85, %f87;
fma.rn.f32 %f115, %f80, %f81, %f86;
add.s64 %rd60, %rd60, 8;
add.s64 %rd59, %rd59, %rd9;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p11, %r121, %r22;
@%p11 bra BB82_14;

BB82_15:
ld.shared.v2.f32 {%f88, %f89}, [%rd5];
add.f32 %f92, %f115, %f89;
add.f32 %f93, %f116, %f88;
st.shared.v2.f32 [%rd5], {%f93, %f92};

BB82_16:
setp.lt.s32	%p12, %r69, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r69;
@%p12 bra BB82_5;

BB82_17:
add.s32 %r95, %r1, 127;
setp.lt.u32	%p2, %r95, 255;
bar.sync 0;
add.s32 %r99, %r67, %r2;
setp.lt.s32	%p13, %r99, %r45;
and.pred %p14, %p13, %p2;
@!%p14 bra BB82_22;
bra.uni BB82_18;

BB82_18:
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r45;
mul.lo.s32 %r106, %r105, %r42;
setp.gt.s32	%p15, %r42, -1;
selp.b32	%r107, 0, %r106, %p15;
mad.lo.s32 %r108, %r99, %r42, %r107;
ld.global.v2.f32 {%f94, %f95}, [%rd1];
setp.neu.f32	%p16, %f94, 0f00000000;
setp.neu.f32	%p17, %f95, 0f00000000;
or.pred %p18, %p16, %p17;
mul.wide.s32 %rd49, %r108, 8;
add.s64 %rd26, %rd4, %rd49;
@%p18 bra BB82_20;
bra.uni BB82_19;

BB82_20:
ld.global.v2.f32 {%f98, %f99}, [%rd26];
add.s64 %rd55, %rd34, %rd36;
ld.shared.v2.f32 {%f102, %f103}, [%rd55];
fma.rn.f32 %f106, %f94, %f98, %f102;
fma.rn.f32 %f107, %f94, %f99, %f103;
mul.f32 %f108, %f95, %f99;
fma.rn.f32 %f118, %f95, %f98, %f107;
sub.f32 %f117, %f106, %f108;
st.shared.v2.f32 [%rd55], {%f117, %f118};
bra.uni BB82_21;

BB82_19:
add.s64 %rd52, %rd34, %rd36;
ld.shared.v2.f32 {%f96, %f97}, [%rd52];
mov.f32 %f118, %f97;
mov.f32 %f117, %f96;

BB82_21:
st.global.v2.f32 [%rd26], {%f117, %f118};

BB82_22:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 7;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r45;
add.s32 %r111, %r111, 1;
@%p19 bra BB82_2;

BB82_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<119>;
.reg .b32 %r<128>;
.reg .b64 %rd<63>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd31, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd30;
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 25;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -128;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB83_23;

cvta.to.global.u64 %rd32, %rd27;
cvta.to.global.u64 %rd2, %rd28;
cvta.to.global.u64 %rd4, %rd31;
ld.global.v2.f32 {%f25, %f26}, [%rd32];
shr.s32 %r57, %r50, 7;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd33, %r57, 1024;
mov.u64 %rd34, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r2, 8;
add.s64 %rd5, %rd35, %rd36;
mul.lo.s32 %r8, %r47, %r57;
add.s32 %r59, %r57, 1;
mul.lo.s32 %r9, %r59, %r47;
shl.b32 %r10, %r57, 8;
add.s32 %r60, %r10, %r2;
mul.wide.s32 %rd37, %r60, 8;
mov.u64 %rd38, _Z17gemv2N_kernel_refI6float2S0_S0_Li128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd38, %rd37;
shl.b32 %r11, %r44, 1;
mul.wide.s32 %rd39, %r10, 8;
add.s64 %rd7, %rd38, %rd39;
mul.lo.s32 %r61, %r47, %r44;
mad.lo.s32 %r62, %r61, %r57, %r2;
shl.b32 %r63, %r58, 7;
add.s32 %r12, %r62, %r63;
mul.wide.s32 %rd8, %r11, 8;
add.s32 %r64, %r8, 1;
mad.lo.s32 %r65, %r44, %r64, %r2;
add.s32 %r13, %r65, %r63;
neg.s32 %r14, %r10;
mul.wide.s32 %rd9, %r44, 8;
mov.u32 %r118, 0;
mov.u32 %r117, %r118;

BB83_2:
add.s32 %r68, %r63, %r118;
setp.ge.s32	%p4, %r68, %r46;
@%p4 bra BB83_23;

mov.f32 %f27, 0f00000000;
st.shared.v2.f32 [%rd5], {%f27, %f27};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB83_17;

mov.u32 %r119, 0;
mov.u32 %r120, %r8;

BB83_5:
mov.u32 %r18, %r120;
add.s32 %r70, %r18, 256;
min.s32 %r71, %r70, %r47;
min.s32 %r19, %r71, %r9;
bar.sync 0;
add.s32 %r20, %r18, %r2;
mov.u32 %r72, 1;
sub.s32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r45;
setp.gt.s32	%p6, %r45, -1;
selp.b32	%r75, 0, %r74, %p6;
mad.lo.s32 %r21, %r20, %r45, %r75;
add.s32 %r76, %r19, -128;
setp.lt.s32	%p7, %r20, %r76;
mul.wide.s32 %rd40, %r21, 8;
add.s64 %rd10, %rd1, %rd40;
@%p7 bra BB83_8;
bra.uni BB83_6;

BB83_8:
ld.global.v2.f32 {%f37, %f38}, [%rd10];
mul.f32 %f41, %f25, %f37;
mul.f32 %f42, %f26, %f38;
mul.f32 %f43, %f26, %f37;
sub.f32 %f44, %f41, %f42;
fma.rn.f32 %f45, %f25, %f38, %f43;
st.shared.v2.f32 [%rd6], {%f44, %f45};
shl.b32 %r77, %r45, 7;
add.s32 %r78, %r21, %r77;
mul.wide.s32 %rd41, %r78, 8;
add.s64 %rd42, %rd1, %rd41;
ld.global.v2.f32 {%f46, %f47}, [%rd42];
mul.f32 %f50, %f25, %f46;
mul.f32 %f51, %f26, %f47;
mul.f32 %f52, %f26, %f46;
fma.rn.f32 %f53, %f25, %f47, %f52;
sub.f32 %f54, %f50, %f51;
st.shared.v2.f32 [%rd6+1024], {%f54, %f53};
bra.uni BB83_9;

BB83_6:
setp.ge.s32	%p8, %r20, %r19;
@%p8 bra BB83_9;

ld.global.v2.f32 {%f28, %f29}, [%rd10];
mul.f32 %f32, %f25, %f28;
mul.f32 %f33, %f26, %f29;
mul.f32 %f34, %f26, %f28;
sub.f32 %f35, %f32, %f33;
fma.rn.f32 %f36, %f25, %f29, %f34;
st.shared.v2.f32 [%rd6], {%f35, %f36};

BB83_9:
add.s32 %r82, %r68, %r2;
setp.lt.s32	%p1, %r82, %r46;
bar.sync 0;
@!%p1 bra BB83_16;
bra.uni BB83_10;

BB83_10:
mul.lo.s32 %r84, %r44, %r119;
shl.b32 %r85, %r84, 8;
mov.u32 %r86, %nctaid.x;
mul.lo.s32 %r87, %r86, %r117;
shl.b32 %r88, %r87, 7;
add.s32 %r89, %r12, %r88;
add.s32 %r90, %r89, %r85;
mul.wide.s32 %rd43, %r90, 8;
add.s64 %rd59, %rd29, %rd43;
add.s32 %r91, %r13, %r88;
add.s32 %r92, %r91, %r85;
mul.wide.s32 %rd44, %r92, 8;
add.s64 %rd58, %rd29, %rd44;
mov.u64 %rd60, %rd7;
mad.lo.s32 %r126, %r18, %r44, %r82;
sub.s32 %r23, %r19, %r18;
add.s32 %r97, %r23, -1;
mov.f32 %f113, %f27;
mov.f32 %f110, %f27;
mov.f32 %f111, %f27;
mov.u32 %r121, 0;
setp.lt.s32	%p9, %r97, 1;
mov.u32 %r124, %r10;
mov.u32 %r125, %r10;
mov.f32 %f114, %f27;
@%p9 bra BB83_12;

BB83_11:
mov.f32 %f4, %f114;
mov.u32 %r25, %r125;

	ld.global.cv.v2.f32 {%f59, %f60}, [%rd59];

	ld.shared.v2.f32 {%f63, %f64}, [%rd60];
fma.rn.f32 %f67, %f59, %f63, %f111;
fma.rn.f32 %f68, %f59, %f64, %f4;
mul.f32 %f69, %f60, %f64;
sub.f32 %f70, %f67, %f69;
fma.rn.f32 %f71, %f60, %f63, %f68;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd58];

	ld.shared.v2.f32 {%f72, %f73}, [%rd60+8];
fma.rn.f32 %f76, %f61, %f72, %f70;
fma.rn.f32 %f77, %f61, %f73, %f71;
mul.f32 %f78, %f62, %f73;
sub.f32 %f111, %f76, %f78;
fma.rn.f32 %f6, %f62, %f72, %f77;
add.s32 %r27, %r25, 2;
add.s32 %r126, %r126, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd8;
add.s64 %rd58, %rd58, %rd8;
add.s32 %r121, %r121, 2;
setp.lt.s32	%p10, %r121, %r97;
mov.u32 %r124, %r27;
mov.u32 %r125, %r27;
mov.f32 %f110, %f111;
mov.f32 %f113, %f6;
mov.f32 %f114, %f6;
@%p10 bra BB83_11;

BB83_12:
sub.s32 %r99, %r124, %r10;
mov.f32 %f116, %f110;
mov.f32 %f115, %f113;
setp.ge.s32	%p11, %r99, %r23;
@%p11 bra BB83_15;

mul.wide.s32 %rd47, %r124, 8;
add.s64 %rd62, %rd38, %rd47;
add.s32 %r127, %r14, %r124;
mul.wide.s32 %rd49, %r126, 8;
add.s64 %rd61, %rd29, %rd49;

BB83_14:

	ld.global.cv.v2.f32 {%f79, %f80}, [%rd61];

	ld.shared.v2.f32 {%f81, %f82}, [%rd62];
fma.rn.f32 %f85, %f79, %f81, %f116;
fma.rn.f32 %f86, %f79, %f82, %f115;
mul.f32 %f87, %f80, %f82;
sub.f32 %f116, %f85, %f87;
fma.rn.f32 %f115, %f80, %f81, %f86;
add.s64 %rd62, %rd62, 8;
add.s64 %rd61, %rd61, %rd9;
add.s32 %r127, %r127, 1;
setp.lt.s32	%p12, %r127, %r23;
@%p12 bra BB83_14;

BB83_15:
ld.shared.v2.f32 {%f88, %f89}, [%rd5];
add.f32 %f92, %f115, %f89;
add.f32 %f93, %f116, %f88;
st.shared.v2.f32 [%rd5], {%f93, %f92};

BB83_16:
setp.lt.s32	%p13, %r70, %r9;
add.s32 %r119, %r119, 1;
mov.u32 %r120, %r70;
@%p13 bra BB83_5;

BB83_17:
add.s32 %r101, %r1, 127;
setp.lt.u32	%p2, %r101, 255;
bar.sync 0;
add.s32 %r105, %r68, %r2;
setp.lt.s32	%p14, %r105, %r46;
and.pred %p15, %p14, %p2;
@!%p15 bra BB83_22;
bra.uni BB83_18;

BB83_18:
mov.u32 %r110, 1;
sub.s32 %r111, %r110, %r46;
mul.lo.s32 %r112, %r111, %r43;
setp.gt.s32	%p16, %r43, -1;
selp.b32	%r113, 0, %r112, %p16;
mad.lo.s32 %r114, %r105, %r43, %r113;
ld.global.v2.f32 {%f94, %f95}, [%rd2];
setp.neu.f32	%p17, %f94, 0f00000000;
setp.neu.f32	%p18, %f95, 0f00000000;
or.pred %p19, %p17, %p18;
mul.wide.s32 %rd51, %r114, 8;
add.s64 %rd26, %rd4, %rd51;
@%p19 bra BB83_20;
bra.uni BB83_19;

BB83_20:
ld.global.v2.f32 {%f98, %f99}, [%rd26];
add.s64 %rd57, %rd34, %rd36;
ld.shared.v2.f32 {%f102, %f103}, [%rd57];
fma.rn.f32 %f106, %f94, %f98, %f102;
fma.rn.f32 %f107, %f94, %f99, %f103;
mul.f32 %f108, %f95, %f99;
fma.rn.f32 %f118, %f95, %f98, %f107;
sub.f32 %f117, %f106, %f108;
st.shared.v2.f32 [%rd57], {%f117, %f118};
bra.uni BB83_21;

BB83_19:
add.s64 %rd54, %rd34, %rd36;
ld.shared.v2.f32 {%f96, %f97}, [%rd54];
mov.f32 %f118, %f97;
mov.f32 %f117, %f96;

BB83_21:
st.global.v2.f32 [%rd26], {%f117, %f118};

BB83_22:
bar.sync 0;
mov.u32 %r115, %nctaid.x;
shl.b32 %r116, %r115, 7;
add.s32 %r118, %r116, %r118;
setp.lt.s32	%p20, %r118, %r46;
add.s32 %r117, %r117, 1;
@%p20 bra BB83_2;

BB83_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<132>;
.reg .b32 %r<97>;
.reg .b64 %rd<47>;


ld.param.f32 %f20, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f22, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f21, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f129, 0f00000000;
mov.f32 %f128, %f129;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB84_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
mov.f32 %f129, 0f00000000;
mov.f32 %f128, %f129;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB84_8;

mov.f32 %f128, 0f00000000;
mov.f32 %f129, %f128;

BB84_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB84_5;
bra.uni BB84_4;

BB84_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB84_7;

BB84_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd25];

	fma.rn.f32 %f67, %f63, %f65, %f128;
fma.rn.f32 %f68, %f63, %f66, %f129;
mul.f32 %f69, %f64, %f66;
sub.f32 %f128, %f67, %f69;
fma.rn.f32 %f129, %f64, %f65, %f68;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB84_6;
bra.uni BB84_7;

BB84_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd11];

	fma.rn.f32 %f45, %f29, %f31, %f128;
fma.rn.f32 %f46, %f29, %f32, %f129;
mul.f32 %f47, %f30, %f32;
sub.f32 %f48, %f45, %f47;
fma.rn.f32 %f49, %f30, %f31, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd13];

	fma.rn.f32 %f50, %f33, %f35, %f48;
fma.rn.f32 %f51, %f33, %f36, %f49;
mul.f32 %f52, %f34, %f36;
sub.f32 %f53, %f50, %f52;
fma.rn.f32 %f54, %f34, %f35, %f51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd15];

	fma.rn.f32 %f55, %f37, %f39, %f53;
fma.rn.f32 %f56, %f37, %f40, %f54;
mul.f32 %f57, %f38, %f40;
sub.f32 %f58, %f55, %f57;
fma.rn.f32 %f59, %f38, %f39, %f56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f41,%f42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f43, %f44}, [%rd17];

	fma.rn.f32 %f60, %f41, %f43, %f58;
fma.rn.f32 %f61, %f41, %f44, %f59;
mul.f32 %f62, %f42, %f44;
sub.f32 %f128, %f60, %f62;
fma.rn.f32 %f129, %f42, %f43, %f61;

BB84_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB84_3;

BB84_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f128, %f129};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB84_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB84_11;

ld.shared.v2.f32 {%f70, %f71}, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f74, %f75}, [%rd32];
add.f32 %f78, %f71, %f75;
add.f32 %f79, %f70, %f74;
st.shared.v2.f32 [%rd3], {%f79, %f78};

BB84_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB84_13;

ld.shared.v2.f32 {%f80, %f81}, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f84, %f85}, [%rd35];
add.f32 %f88, %f81, %f85;
add.f32 %f89, %f80, %f84;
st.shared.v2.f32 [%rd3], {%f89, %f88};

BB84_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB84_15;

ld.shared.v2.f32 {%f90, %f91}, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f94, %f95}, [%rd38];
add.f32 %f98, %f91, %f95;
add.f32 %f99, %f90, %f94;
st.shared.v2.f32 [%rd3], {%f99, %f98};

BB84_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB84_17;

ld.shared.v2.f32 {%f100, %f101}, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f32 {%f104, %f105}, [%rd41];
add.f32 %f108, %f101, %f105;
add.f32 %f109, %f100, %f104;
st.shared.v2.f32 [%rd3], {%f109, %f108};

BB84_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB84_21;
bra.uni BB84_18;

BB84_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
setp.neu.f32	%p17, %f22, 0f00000000;
setp.neu.f32	%p18, %f21, 0f00000000;
or.pred %p19, %p18, %p17;
mul.wide.s32 %rd43, %r91, 8;
add.s64 %rd4, %rd42, %rd43;
mov.f32 %f131, 0f00000000;
mov.f32 %f130, %f131;
@!%p19 bra BB84_20;
bra.uni BB84_19;

BB84_19:
ld.global.v2.f32 {%f112, %f113}, [%rd4];
mul.f32 %f116, %f21, %f112;
mul.f32 %f117, %f22, %f113;
sub.f32 %f130, %f116, %f117;
mul.f32 %f118, %f21, %f113;
fma.rn.f32 %f131, %f22, %f112, %f118;

BB84_20:
mul.wide.s32 %rd44, %r23, 8;
add.s64 %rd46, %rd29, %rd44;
ld.shared.v2.f32 {%f119, %f120}, [%rd46];
fma.rn.f32 %f123, %f19, %f119, %f130;
fma.rn.f32 %f124, %f20, %f119, %f131;
mul.f32 %f125, %f20, %f120;
fma.rn.f32 %f126, %f19, %f120, %f124;
sub.f32 %f127, %f123, %f125;
st.global.v2.f32 [%rd4], {%f127, %f126};

BB84_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<134>;
.reg .b32 %r<97>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f131, 0f00000000;
mov.f32 %f130, %f131;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB85_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
mov.f32 %f131, 0f00000000;
mov.f32 %f130, %f131;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB85_8;

mov.f32 %f130, 0f00000000;
mov.f32 %f131, %f130;

BB85_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB85_5;
bra.uni BB85_4;

BB85_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB85_7;

BB85_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f59,%f60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd25];

	fma.rn.f32 %f63, %f59, %f61, %f130;
fma.rn.f32 %f64, %f59, %f62, %f131;
mul.f32 %f65, %f60, %f62;
sub.f32 %f130, %f63, %f65;
fma.rn.f32 %f131, %f60, %f61, %f64;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB85_6;
bra.uni BB85_7;

BB85_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f25,%f26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f27, %f28}, [%rd11];

	fma.rn.f32 %f41, %f25, %f27, %f130;
fma.rn.f32 %f42, %f25, %f28, %f131;
mul.f32 %f43, %f26, %f28;
sub.f32 %f44, %f41, %f43;
fma.rn.f32 %f45, %f26, %f27, %f42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd13];

	fma.rn.f32 %f46, %f29, %f31, %f44;
fma.rn.f32 %f47, %f29, %f32, %f45;
mul.f32 %f48, %f30, %f32;
sub.f32 %f49, %f46, %f48;
fma.rn.f32 %f50, %f30, %f31, %f47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd15];

	fma.rn.f32 %f51, %f33, %f35, %f49;
fma.rn.f32 %f52, %f33, %f36, %f50;
mul.f32 %f53, %f34, %f36;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f34, %f35, %f52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd17];

	fma.rn.f32 %f56, %f37, %f39, %f54;
fma.rn.f32 %f57, %f37, %f40, %f55;
mul.f32 %f58, %f38, %f40;
sub.f32 %f130, %f56, %f58;
fma.rn.f32 %f131, %f38, %f39, %f57;

BB85_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB85_3;

BB85_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f130, %f131};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB85_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB85_11;

ld.shared.v2.f32 {%f66, %f67}, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f70, %f71}, [%rd32];
add.f32 %f74, %f67, %f71;
add.f32 %f75, %f66, %f70;
st.shared.v2.f32 [%rd3], {%f75, %f74};

BB85_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB85_13;

ld.shared.v2.f32 {%f76, %f77}, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f80, %f81}, [%rd35];
add.f32 %f84, %f77, %f81;
add.f32 %f85, %f76, %f80;
st.shared.v2.f32 [%rd3], {%f85, %f84};

BB85_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB85_15;

ld.shared.v2.f32 {%f86, %f87}, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f90, %f91}, [%rd38];
add.f32 %f94, %f87, %f91;
add.f32 %f95, %f86, %f90;
st.shared.v2.f32 [%rd3], {%f95, %f94};

BB85_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB85_17;

ld.shared.v2.f32 {%f96, %f97}, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f32 {%f100, %f101}, [%rd41];
add.f32 %f104, %f97, %f101;
add.f32 %f105, %f96, %f100;
st.shared.v2.f32 [%rd3], {%f105, %f104};

BB85_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB85_21;
bra.uni BB85_18;

BB85_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd6;
cvta.to.global.u64 %rd43, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
ld.global.v2.f32 {%f108, %f109}, [%rd42];
setp.neu.f32	%p17, %f108, 0f00000000;
setp.neu.f32	%p18, %f109, 0f00000000;
or.pred %p19, %p17, %p18;
mul.wide.s32 %rd44, %r91, 8;
add.s64 %rd4, %rd43, %rd44;
mov.f32 %f133, 0f00000000;
mov.f32 %f132, %f133;
@!%p19 bra BB85_20;
bra.uni BB85_19;

BB85_19:
ld.global.v2.f32 {%f110, %f111}, [%rd4];
mul.f32 %f114, %f110, %f108;
mul.f32 %f115, %f111, %f109;
sub.f32 %f132, %f114, %f115;
mul.f32 %f116, %f111, %f108;
fma.rn.f32 %f133, %f110, %f109, %f116;

BB85_20:
cvta.to.global.u64 %rd45, %rd5;
mul.wide.s32 %rd46, %r23, 8;
add.s64 %rd48, %rd29, %rd46;
ld.global.v2.f32 {%f117, %f118}, [%rd45];
ld.shared.v2.f32 {%f121, %f122}, [%rd48];
fma.rn.f32 %f125, %f121, %f117, %f132;
fma.rn.f32 %f126, %f121, %f118, %f133;
mul.f32 %f127, %f122, %f118;
fma.rn.f32 %f128, %f122, %f117, %f126;
sub.f32 %f129, %f125, %f127;
st.global.v2.f32 [%rd4], {%f129, %f128};

BB85_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<102>;
.reg .b32 %r<79>;
.reg .b64 %rd<38>;


ld.param.f32 %f20, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f22, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f21, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f99, 0f00000000;
mov.f32 %f98, %f99;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB86_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
mov.f32 %f99, 0f00000000;
mov.f32 %f98, %f99;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB86_8;

mov.f32 %f98, 0f00000000;
mov.f32 %f99, %f98;

BB86_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB86_5;
bra.uni BB86_4;

BB86_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB86_7;

BB86_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd25];

	fma.rn.f32 %f67, %f63, %f65, %f98;
fma.rn.f32 %f68, %f63, %f66, %f99;
mul.f32 %f69, %f64, %f66;
sub.f32 %f98, %f67, %f69;
fma.rn.f32 %f99, %f64, %f65, %f68;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB86_6;
bra.uni BB86_7;

BB86_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd11];

	fma.rn.f32 %f45, %f29, %f31, %f98;
fma.rn.f32 %f46, %f29, %f32, %f99;
mul.f32 %f47, %f30, %f32;
sub.f32 %f48, %f45, %f47;
fma.rn.f32 %f49, %f30, %f31, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd13];

	fma.rn.f32 %f50, %f33, %f35, %f48;
fma.rn.f32 %f51, %f33, %f36, %f49;
mul.f32 %f52, %f34, %f36;
sub.f32 %f53, %f50, %f52;
fma.rn.f32 %f54, %f34, %f35, %f51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd15];

	fma.rn.f32 %f55, %f37, %f39, %f53;
fma.rn.f32 %f56, %f37, %f40, %f54;
mul.f32 %f57, %f38, %f40;
sub.f32 %f58, %f55, %f57;
fma.rn.f32 %f59, %f38, %f39, %f56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f41,%f42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f43, %f44}, [%rd17];

	fma.rn.f32 %f60, %f41, %f43, %f58;
fma.rn.f32 %f61, %f41, %f44, %f59;
mul.f32 %f62, %f42, %f44;
sub.f32 %f98, %f60, %f62;
fma.rn.f32 %f99, %f42, %f43, %f61;

BB86_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB86_3;

BB86_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f98, %f99};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB86_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB86_11;

ld.shared.v2.f32 {%f70, %f71}, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f74, %f75}, [%rd32];
add.f32 %f78, %f71, %f75;
add.f32 %f79, %f70, %f74;
st.shared.v2.f32 [%rd3], {%f79, %f78};

BB86_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB86_15;
bra.uni BB86_12;

BB86_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
setp.neu.f32	%p14, %f22, 0f00000000;
setp.neu.f32	%p15, %f21, 0f00000000;
or.pred %p16, %p15, %p14;
mul.wide.s32 %rd34, %r73, 8;
add.s64 %rd4, %rd33, %rd34;
mov.f32 %f101, 0f00000000;
mov.f32 %f100, %f101;
@!%p16 bra BB86_14;
bra.uni BB86_13;

BB86_13:
ld.global.v2.f32 {%f82, %f83}, [%rd4];
mul.f32 %f86, %f21, %f82;
mul.f32 %f87, %f22, %f83;
sub.f32 %f100, %f86, %f87;
mul.f32 %f88, %f21, %f83;
fma.rn.f32 %f101, %f22, %f82, %f88;

BB86_14:
mul.wide.s32 %rd35, %r23, 8;
add.s64 %rd37, %rd29, %rd35;
ld.shared.v2.f32 {%f89, %f90}, [%rd37];
fma.rn.f32 %f93, %f19, %f89, %f100;
fma.rn.f32 %f94, %f20, %f89, %f101;
mul.f32 %f95, %f20, %f90;
fma.rn.f32 %f96, %f19, %f90, %f94;
sub.f32 %f97, %f93, %f95;
st.global.v2.f32 [%rd4], {%f97, %f96};

BB86_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<152>;
.reg .b32 %r<105>;
.reg .b64 %rd<53>;


ld.param.f32 %f56, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f55, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f58, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f57, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f149, 0f00000000;
mov.f32 %f148, %f149;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB87_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
mov.f32 %f149, 0f00000000;
mov.f32 %f148, %f149;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB87_23;

mov.f32 %f148, 0f00000000;
mov.f32 %f149, %f148;

BB87_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB87_17;
bra.uni BB87_4;

BB87_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB87_22;

BB87_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB87_20;
bra.uni BB87_19;

BB87_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f146,%f147}, [%rd39];

	bra.uni BB87_21;

BB87_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f146,%f147}, [%rd37];


BB87_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f105, %f106}, [%rd41];

	fma.rn.f32 %f107, %f146, %f105, %f148;
fma.rn.f32 %f108, %f146, %f106, %f149;
mul.f32 %f109, %f147, %f106;
sub.f32 %f148, %f107, %f109;
fma.rn.f32 %f149, %f147, %f105, %f108;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB87_18;
bra.uni BB87_22;

BB87_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB87_6;
bra.uni BB87_5;

BB87_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f138,%f139}, [%rd15];

	bra.uni BB87_7;

BB87_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f138,%f139}, [%rd13];


BB87_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f69, %f70}, [%rd17];

	fma.rn.f32 %f71, %f138, %f69, %f148;
fma.rn.f32 %f72, %f138, %f70, %f149;
mul.f32 %f73, %f139, %f70;
sub.f32 %f9, %f71, %f73;
fma.rn.f32 %f10, %f139, %f69, %f72;
add.s32 %r7, %r6, 1;
@%p4 bra BB87_9;
bra.uni BB87_8;

BB87_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f140,%f141}, [%rd21];

	bra.uni BB87_10;

BB87_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f140,%f141}, [%rd19];


BB87_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f78, %f79}, [%rd23];

	fma.rn.f32 %f80, %f140, %f78, %f9;
fma.rn.f32 %f81, %f140, %f79, %f10;
mul.f32 %f82, %f141, %f79;
sub.f32 %f17, %f80, %f82;
fma.rn.f32 %f18, %f141, %f78, %f81;
add.s32 %r8, %r6, 2;
@%p4 bra BB87_12;
bra.uni BB87_11;

BB87_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f142,%f143}, [%rd27];

	bra.uni BB87_13;

BB87_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f142,%f143}, [%rd25];


BB87_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f87, %f88}, [%rd29];

	fma.rn.f32 %f89, %f142, %f87, %f17;
fma.rn.f32 %f90, %f142, %f88, %f18;
mul.f32 %f91, %f143, %f88;
sub.f32 %f25, %f89, %f91;
fma.rn.f32 %f26, %f143, %f87, %f90;
add.s32 %r9, %r6, 3;
@%p4 bra BB87_15;
bra.uni BB87_14;

BB87_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f144,%f145}, [%rd33];

	bra.uni BB87_16;

BB87_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f144,%f145}, [%rd31];


BB87_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f96, %f97}, [%rd35];

	fma.rn.f32 %f98, %f144, %f96, %f25;
fma.rn.f32 %f99, %f144, %f97, %f26;
mul.f32 %f100, %f145, %f97;
sub.f32 %f148, %f98, %f100;
fma.rn.f32 %f149, %f145, %f96, %f99;

BB87_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB87_3;

BB87_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f148, %f149};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB87_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB87_26;

ld.shared.v2.f32 {%f110, %f111}, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f114, %f115}, [%rd47];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd6], {%f119, %f118};

BB87_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB87_30;
bra.uni BB87_27;

BB87_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
setp.neu.f32	%p19, %f58, 0f00000000;
setp.neu.f32	%p20, %f57, 0f00000000;
or.pred %p21, %p20, %p19;
mul.wide.s32 %rd49, %r99, 8;
add.s64 %rd7, %rd48, %rd49;
mov.f32 %f151, 0f00000000;
mov.f32 %f150, %f151;
@!%p21 bra BB87_29;
bra.uni BB87_28;

BB87_28:
ld.global.v2.f32 {%f122, %f123}, [%rd7];
mul.f32 %f126, %f57, %f122;
mul.f32 %f127, %f58, %f123;
sub.f32 %f150, %f126, %f127;
mul.f32 %f128, %f57, %f123;
fma.rn.f32 %f151, %f58, %f122, %f128;

BB87_29:
mul.wide.s32 %rd50, %r26, 8;
add.s64 %rd52, %rd44, %rd50;
ld.shared.v2.f32 {%f129, %f130}, [%rd52];
fma.rn.f32 %f133, %f55, %f129, %f150;
fma.rn.f32 %f134, %f56, %f129, %f151;
mul.f32 %f135, %f56, %f130;
fma.rn.f32 %f136, %f55, %f130, %f134;
sub.f32 %f137, %f133, %f135;
st.global.v2.f32 [%rd7], {%f137, %f136};

BB87_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<112>;
.reg .b32 %r<85>;
.reg .b64 %rd<41>;


ld.param.f32 %f20, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f22, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f21, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f109, 0f00000000;
mov.f32 %f108, %f109;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB88_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
mov.f32 %f109, 0f00000000;
mov.f32 %f108, %f109;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB88_8;

mov.f32 %f108, 0f00000000;
mov.f32 %f109, %f108;

BB88_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB88_5;
bra.uni BB88_4;

BB88_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB88_7;

BB88_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd25];

	fma.rn.f32 %f67, %f63, %f65, %f108;
fma.rn.f32 %f68, %f63, %f66, %f109;
mul.f32 %f69, %f64, %f66;
sub.f32 %f108, %f67, %f69;
fma.rn.f32 %f109, %f64, %f65, %f68;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB88_6;
bra.uni BB88_7;

BB88_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd11];

	fma.rn.f32 %f45, %f29, %f31, %f108;
fma.rn.f32 %f46, %f29, %f32, %f109;
mul.f32 %f47, %f30, %f32;
sub.f32 %f48, %f45, %f47;
fma.rn.f32 %f49, %f30, %f31, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd13];

	fma.rn.f32 %f50, %f33, %f35, %f48;
fma.rn.f32 %f51, %f33, %f36, %f49;
mul.f32 %f52, %f34, %f36;
sub.f32 %f53, %f50, %f52;
fma.rn.f32 %f54, %f34, %f35, %f51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd15];

	fma.rn.f32 %f55, %f37, %f39, %f53;
fma.rn.f32 %f56, %f37, %f40, %f54;
mul.f32 %f57, %f38, %f40;
sub.f32 %f58, %f55, %f57;
fma.rn.f32 %f59, %f38, %f39, %f56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f41,%f42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f43, %f44}, [%rd17];

	fma.rn.f32 %f60, %f41, %f43, %f58;
fma.rn.f32 %f61, %f41, %f44, %f59;
mul.f32 %f62, %f42, %f44;
sub.f32 %f108, %f60, %f62;
fma.rn.f32 %f109, %f42, %f43, %f61;

BB88_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB88_3;

BB88_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f108, %f109};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB88_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB88_11;

ld.shared.v2.f32 {%f70, %f71}, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f74, %f75}, [%rd32];
add.f32 %f78, %f71, %f75;
add.f32 %f79, %f70, %f74;
st.shared.v2.f32 [%rd3], {%f79, %f78};

BB88_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB88_13;

ld.shared.v2.f32 {%f80, %f81}, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f84, %f85}, [%rd35];
add.f32 %f88, %f81, %f85;
add.f32 %f89, %f80, %f84;
st.shared.v2.f32 [%rd3], {%f89, %f88};

BB88_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB88_17;
bra.uni BB88_14;

BB88_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
setp.neu.f32	%p15, %f22, 0f00000000;
setp.neu.f32	%p16, %f21, 0f00000000;
or.pred %p17, %p16, %p15;
mul.wide.s32 %rd37, %r79, 8;
add.s64 %rd4, %rd36, %rd37;
mov.f32 %f111, 0f00000000;
mov.f32 %f110, %f111;
@!%p17 bra BB88_16;
bra.uni BB88_15;

BB88_15:
ld.global.v2.f32 {%f92, %f93}, [%rd4];
mul.f32 %f96, %f21, %f92;
mul.f32 %f97, %f22, %f93;
sub.f32 %f110, %f96, %f97;
mul.f32 %f98, %f21, %f93;
fma.rn.f32 %f111, %f22, %f92, %f98;

BB88_16:
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd40, %rd29, %rd38;
ld.shared.v2.f32 {%f99, %f100}, [%rd40];
fma.rn.f32 %f103, %f19, %f99, %f110;
fma.rn.f32 %f104, %f20, %f99, %f111;
mul.f32 %f105, %f20, %f100;
fma.rn.f32 %f106, %f19, %f100, %f104;
sub.f32 %f107, %f103, %f105;
st.global.v2.f32 [%rd4], {%f107, %f106};

BB88_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<162>;
.reg .b32 %r<111>;
.reg .b64 %rd<56>;


ld.param.f32 %f56, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f55, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f58, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f57, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f159, 0f00000000;
mov.f32 %f158, %f159;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB89_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
mov.f32 %f159, 0f00000000;
mov.f32 %f158, %f159;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB89_23;

mov.f32 %f158, 0f00000000;
mov.f32 %f159, %f158;

BB89_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB89_17;
bra.uni BB89_4;

BB89_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB89_22;

BB89_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB89_20;
bra.uni BB89_19;

BB89_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f156,%f157}, [%rd39];

	bra.uni BB89_21;

BB89_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f156,%f157}, [%rd37];


BB89_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f105, %f106}, [%rd41];

	fma.rn.f32 %f107, %f156, %f105, %f158;
fma.rn.f32 %f108, %f156, %f106, %f159;
mul.f32 %f109, %f157, %f106;
sub.f32 %f158, %f107, %f109;
fma.rn.f32 %f159, %f157, %f105, %f108;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB89_18;
bra.uni BB89_22;

BB89_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB89_6;
bra.uni BB89_5;

BB89_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f148,%f149}, [%rd15];

	bra.uni BB89_7;

BB89_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f148,%f149}, [%rd13];


BB89_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f69, %f70}, [%rd17];

	fma.rn.f32 %f71, %f148, %f69, %f158;
fma.rn.f32 %f72, %f148, %f70, %f159;
mul.f32 %f73, %f149, %f70;
sub.f32 %f9, %f71, %f73;
fma.rn.f32 %f10, %f149, %f69, %f72;
add.s32 %r7, %r6, 1;
@%p4 bra BB89_9;
bra.uni BB89_8;

BB89_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f150,%f151}, [%rd21];

	bra.uni BB89_10;

BB89_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f150,%f151}, [%rd19];


BB89_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f78, %f79}, [%rd23];

	fma.rn.f32 %f80, %f150, %f78, %f9;
fma.rn.f32 %f81, %f150, %f79, %f10;
mul.f32 %f82, %f151, %f79;
sub.f32 %f17, %f80, %f82;
fma.rn.f32 %f18, %f151, %f78, %f81;
add.s32 %r8, %r6, 2;
@%p4 bra BB89_12;
bra.uni BB89_11;

BB89_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f152,%f153}, [%rd27];

	bra.uni BB89_13;

BB89_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f152,%f153}, [%rd25];


BB89_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f87, %f88}, [%rd29];

	fma.rn.f32 %f89, %f152, %f87, %f17;
fma.rn.f32 %f90, %f152, %f88, %f18;
mul.f32 %f91, %f153, %f88;
sub.f32 %f25, %f89, %f91;
fma.rn.f32 %f26, %f153, %f87, %f90;
add.s32 %r9, %r6, 3;
@%p4 bra BB89_15;
bra.uni BB89_14;

BB89_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f154,%f155}, [%rd33];

	bra.uni BB89_16;

BB89_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f154,%f155}, [%rd31];


BB89_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f96, %f97}, [%rd35];

	fma.rn.f32 %f98, %f154, %f96, %f25;
fma.rn.f32 %f99, %f154, %f97, %f26;
mul.f32 %f100, %f155, %f97;
sub.f32 %f158, %f98, %f100;
fma.rn.f32 %f159, %f155, %f96, %f99;

BB89_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB89_3;

BB89_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f158, %f159};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB89_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB89_26;

ld.shared.v2.f32 {%f110, %f111}, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f114, %f115}, [%rd47];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd6], {%f119, %f118};

BB89_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB89_28;

ld.shared.v2.f32 {%f120, %f121}, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f124, %f125}, [%rd50];
add.f32 %f128, %f121, %f125;
add.f32 %f129, %f120, %f124;
st.shared.v2.f32 [%rd6], {%f129, %f128};

BB89_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB89_32;
bra.uni BB89_29;

BB89_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
setp.neu.f32	%p20, %f58, 0f00000000;
setp.neu.f32	%p21, %f57, 0f00000000;
or.pred %p22, %p21, %p20;
mul.wide.s32 %rd52, %r105, 8;
add.s64 %rd7, %rd51, %rd52;
mov.f32 %f161, 0f00000000;
mov.f32 %f160, %f161;
@!%p22 bra BB89_31;
bra.uni BB89_30;

BB89_30:
ld.global.v2.f32 {%f132, %f133}, [%rd7];
mul.f32 %f136, %f57, %f132;
mul.f32 %f137, %f58, %f133;
sub.f32 %f160, %f136, %f137;
mul.f32 %f138, %f57, %f133;
fma.rn.f32 %f161, %f58, %f132, %f138;

BB89_31:
mul.wide.s32 %rd53, %r26, 8;
add.s64 %rd55, %rd44, %rd53;
ld.shared.v2.f32 {%f139, %f140}, [%rd55];
fma.rn.f32 %f143, %f55, %f139, %f160;
fma.rn.f32 %f144, %f56, %f139, %f161;
mul.f32 %f145, %f56, %f140;
fma.rn.f32 %f146, %f55, %f140, %f144;
sub.f32 %f147, %f143, %f145;
st.global.v2.f32 [%rd7], {%f147, %f146};

BB89_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<122>;
.reg .b32 %r<91>;
.reg .b64 %rd<44>;


ld.param.f32 %f20, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f22, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f21, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f119, 0f00000000;
mov.f32 %f118, %f119;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB90_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
mov.f32 %f119, 0f00000000;
mov.f32 %f118, %f119;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB90_8;

mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;

BB90_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB90_5;
bra.uni BB90_4;

BB90_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB90_7;

BB90_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd25];

	fma.rn.f32 %f67, %f63, %f65, %f118;
fma.rn.f32 %f68, %f63, %f66, %f119;
mul.f32 %f69, %f64, %f66;
sub.f32 %f118, %f67, %f69;
fma.rn.f32 %f119, %f64, %f65, %f68;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB90_6;
bra.uni BB90_7;

BB90_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd11];

	fma.rn.f32 %f45, %f29, %f31, %f118;
fma.rn.f32 %f46, %f29, %f32, %f119;
mul.f32 %f47, %f30, %f32;
sub.f32 %f48, %f45, %f47;
fma.rn.f32 %f49, %f30, %f31, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd13];

	fma.rn.f32 %f50, %f33, %f35, %f48;
fma.rn.f32 %f51, %f33, %f36, %f49;
mul.f32 %f52, %f34, %f36;
sub.f32 %f53, %f50, %f52;
fma.rn.f32 %f54, %f34, %f35, %f51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd15];

	fma.rn.f32 %f55, %f37, %f39, %f53;
fma.rn.f32 %f56, %f37, %f40, %f54;
mul.f32 %f57, %f38, %f40;
sub.f32 %f58, %f55, %f57;
fma.rn.f32 %f59, %f38, %f39, %f56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f41,%f42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f43, %f44}, [%rd17];

	fma.rn.f32 %f60, %f41, %f43, %f58;
fma.rn.f32 %f61, %f41, %f44, %f59;
mul.f32 %f62, %f42, %f44;
sub.f32 %f118, %f60, %f62;
fma.rn.f32 %f119, %f42, %f43, %f61;

BB90_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB90_3;

BB90_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f118, %f119};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB90_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB90_11;

ld.shared.v2.f32 {%f70, %f71}, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f74, %f75}, [%rd32];
add.f32 %f78, %f71, %f75;
add.f32 %f79, %f70, %f74;
st.shared.v2.f32 [%rd3], {%f79, %f78};

BB90_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB90_13;

ld.shared.v2.f32 {%f80, %f81}, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f84, %f85}, [%rd35];
add.f32 %f88, %f81, %f85;
add.f32 %f89, %f80, %f84;
st.shared.v2.f32 [%rd3], {%f89, %f88};

BB90_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB90_15;

ld.shared.v2.f32 {%f90, %f91}, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f94, %f95}, [%rd38];
add.f32 %f98, %f91, %f95;
add.f32 %f99, %f90, %f94;
st.shared.v2.f32 [%rd3], {%f99, %f98};

BB90_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB90_19;
bra.uni BB90_16;

BB90_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
setp.neu.f32	%p16, %f22, 0f00000000;
setp.neu.f32	%p17, %f21, 0f00000000;
or.pred %p18, %p17, %p16;
mul.wide.s32 %rd40, %r85, 8;
add.s64 %rd4, %rd39, %rd40;
mov.f32 %f121, 0f00000000;
mov.f32 %f120, %f121;
@!%p18 bra BB90_18;
bra.uni BB90_17;

BB90_17:
ld.global.v2.f32 {%f102, %f103}, [%rd4];
mul.f32 %f106, %f21, %f102;
mul.f32 %f107, %f22, %f103;
sub.f32 %f120, %f106, %f107;
mul.f32 %f108, %f21, %f103;
fma.rn.f32 %f121, %f22, %f102, %f108;

BB90_18:
mul.wide.s32 %rd41, %r23, 8;
add.s64 %rd43, %rd29, %rd41;
ld.shared.v2.f32 {%f109, %f110}, [%rd43];
fma.rn.f32 %f113, %f19, %f109, %f120;
fma.rn.f32 %f114, %f20, %f109, %f121;
mul.f32 %f115, %f20, %f110;
fma.rn.f32 %f116, %f19, %f110, %f114;
sub.f32 %f117, %f113, %f115;
st.global.v2.f32 [%rd4], {%f117, %f116};

BB90_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<172>;
.reg .b32 %r<117>;
.reg .b64 %rd<59>;


ld.param.f32 %f56, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f55, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f58, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f57, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f169, 0f00000000;
mov.f32 %f168, %f169;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB91_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
mov.f32 %f169, 0f00000000;
mov.f32 %f168, %f169;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB91_23;

mov.f32 %f168, 0f00000000;
mov.f32 %f169, %f168;

BB91_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB91_17;
bra.uni BB91_4;

BB91_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB91_22;

BB91_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB91_20;
bra.uni BB91_19;

BB91_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f166,%f167}, [%rd39];

	bra.uni BB91_21;

BB91_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f166,%f167}, [%rd37];


BB91_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f105, %f106}, [%rd41];

	fma.rn.f32 %f107, %f166, %f105, %f168;
fma.rn.f32 %f108, %f166, %f106, %f169;
mul.f32 %f109, %f167, %f106;
sub.f32 %f168, %f107, %f109;
fma.rn.f32 %f169, %f167, %f105, %f108;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB91_18;
bra.uni BB91_22;

BB91_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB91_6;
bra.uni BB91_5;

BB91_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f158,%f159}, [%rd15];

	bra.uni BB91_7;

BB91_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f158,%f159}, [%rd13];


BB91_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f69, %f70}, [%rd17];

	fma.rn.f32 %f71, %f158, %f69, %f168;
fma.rn.f32 %f72, %f158, %f70, %f169;
mul.f32 %f73, %f159, %f70;
sub.f32 %f9, %f71, %f73;
fma.rn.f32 %f10, %f159, %f69, %f72;
add.s32 %r7, %r6, 1;
@%p4 bra BB91_9;
bra.uni BB91_8;

BB91_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f160,%f161}, [%rd21];

	bra.uni BB91_10;

BB91_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f160,%f161}, [%rd19];


BB91_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f78, %f79}, [%rd23];

	fma.rn.f32 %f80, %f160, %f78, %f9;
fma.rn.f32 %f81, %f160, %f79, %f10;
mul.f32 %f82, %f161, %f79;
sub.f32 %f17, %f80, %f82;
fma.rn.f32 %f18, %f161, %f78, %f81;
add.s32 %r8, %r6, 2;
@%p4 bra BB91_12;
bra.uni BB91_11;

BB91_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f162,%f163}, [%rd27];

	bra.uni BB91_13;

BB91_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f162,%f163}, [%rd25];


BB91_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f87, %f88}, [%rd29];

	fma.rn.f32 %f89, %f162, %f87, %f17;
fma.rn.f32 %f90, %f162, %f88, %f18;
mul.f32 %f91, %f163, %f88;
sub.f32 %f25, %f89, %f91;
fma.rn.f32 %f26, %f163, %f87, %f90;
add.s32 %r9, %r6, 3;
@%p4 bra BB91_15;
bra.uni BB91_14;

BB91_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f164,%f165}, [%rd33];

	bra.uni BB91_16;

BB91_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f164,%f165}, [%rd31];


BB91_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f96, %f97}, [%rd35];

	fma.rn.f32 %f98, %f164, %f96, %f25;
fma.rn.f32 %f99, %f164, %f97, %f26;
mul.f32 %f100, %f165, %f97;
sub.f32 %f168, %f98, %f100;
fma.rn.f32 %f169, %f165, %f96, %f99;

BB91_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB91_3;

BB91_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f168, %f169};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB91_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB91_26;

ld.shared.v2.f32 {%f110, %f111}, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f114, %f115}, [%rd47];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd6], {%f119, %f118};

BB91_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB91_28;

ld.shared.v2.f32 {%f120, %f121}, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f124, %f125}, [%rd50];
add.f32 %f128, %f121, %f125;
add.f32 %f129, %f120, %f124;
st.shared.v2.f32 [%rd6], {%f129, %f128};

BB91_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB91_30;

ld.shared.v2.f32 {%f130, %f131}, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f134, %f135}, [%rd53];
add.f32 %f138, %f131, %f135;
add.f32 %f139, %f130, %f134;
st.shared.v2.f32 [%rd6], {%f139, %f138};

BB91_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB91_34;
bra.uni BB91_31;

BB91_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
setp.neu.f32	%p21, %f58, 0f00000000;
setp.neu.f32	%p22, %f57, 0f00000000;
or.pred %p23, %p22, %p21;
mul.wide.s32 %rd55, %r111, 8;
add.s64 %rd7, %rd54, %rd55;
mov.f32 %f171, 0f00000000;
mov.f32 %f170, %f171;
@!%p23 bra BB91_33;
bra.uni BB91_32;

BB91_32:
ld.global.v2.f32 {%f142, %f143}, [%rd7];
mul.f32 %f146, %f57, %f142;
mul.f32 %f147, %f58, %f143;
sub.f32 %f170, %f146, %f147;
mul.f32 %f148, %f57, %f143;
fma.rn.f32 %f171, %f58, %f142, %f148;

BB91_33:
mul.wide.s32 %rd56, %r26, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.v2.f32 {%f149, %f150}, [%rd58];
fma.rn.f32 %f153, %f55, %f149, %f170;
fma.rn.f32 %f154, %f56, %f149, %f171;
mul.f32 %f155, %f56, %f150;
fma.rn.f32 %f156, %f55, %f150, %f154;
sub.f32 %f157, %f153, %f155;
st.global.v2.f32 [%rd7], {%f157, %f156};

BB91_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .f32 %f<182>;
.reg .b32 %r<123>;
.reg .b64 %rd<62>;


ld.param.f32 %f56, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f55, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f58, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f57, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f179, 0f00000000;
mov.f32 %f178, %f179;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB92_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
mov.f32 %f179, 0f00000000;
mov.f32 %f178, %f179;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB92_23;

mov.f32 %f178, 0f00000000;
mov.f32 %f179, %f178;

BB92_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB92_17;
bra.uni BB92_4;

BB92_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB92_22;

BB92_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB92_20;
bra.uni BB92_19;

BB92_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f176,%f177}, [%rd39];

	bra.uni BB92_21;

BB92_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f176,%f177}, [%rd37];


BB92_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f105, %f106}, [%rd41];

	fma.rn.f32 %f107, %f176, %f105, %f178;
fma.rn.f32 %f108, %f176, %f106, %f179;
mul.f32 %f109, %f177, %f106;
sub.f32 %f178, %f107, %f109;
fma.rn.f32 %f179, %f177, %f105, %f108;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB92_18;
bra.uni BB92_22;

BB92_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB92_6;
bra.uni BB92_5;

BB92_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f168,%f169}, [%rd15];

	bra.uni BB92_7;

BB92_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f168,%f169}, [%rd13];


BB92_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f69, %f70}, [%rd17];

	fma.rn.f32 %f71, %f168, %f69, %f178;
fma.rn.f32 %f72, %f168, %f70, %f179;
mul.f32 %f73, %f169, %f70;
sub.f32 %f9, %f71, %f73;
fma.rn.f32 %f10, %f169, %f69, %f72;
add.s32 %r7, %r6, 1;
@%p4 bra BB92_9;
bra.uni BB92_8;

BB92_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f170,%f171}, [%rd21];

	bra.uni BB92_10;

BB92_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f170,%f171}, [%rd19];


BB92_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f78, %f79}, [%rd23];

	fma.rn.f32 %f80, %f170, %f78, %f9;
fma.rn.f32 %f81, %f170, %f79, %f10;
mul.f32 %f82, %f171, %f79;
sub.f32 %f17, %f80, %f82;
fma.rn.f32 %f18, %f171, %f78, %f81;
add.s32 %r8, %r6, 2;
@%p4 bra BB92_12;
bra.uni BB92_11;

BB92_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f172,%f173}, [%rd27];

	bra.uni BB92_13;

BB92_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f172,%f173}, [%rd25];


BB92_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f87, %f88}, [%rd29];

	fma.rn.f32 %f89, %f172, %f87, %f17;
fma.rn.f32 %f90, %f172, %f88, %f18;
mul.f32 %f91, %f173, %f88;
sub.f32 %f25, %f89, %f91;
fma.rn.f32 %f26, %f173, %f87, %f90;
add.s32 %r9, %r6, 3;
@%p4 bra BB92_15;
bra.uni BB92_14;

BB92_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f174,%f175}, [%rd33];

	bra.uni BB92_16;

BB92_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f174,%f175}, [%rd31];


BB92_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f96, %f97}, [%rd35];

	fma.rn.f32 %f98, %f174, %f96, %f25;
fma.rn.f32 %f99, %f174, %f97, %f26;
mul.f32 %f100, %f175, %f97;
sub.f32 %f178, %f98, %f100;
fma.rn.f32 %f179, %f175, %f96, %f99;

BB92_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB92_3;

BB92_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f178, %f179};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB92_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB92_26;

ld.shared.v2.f32 {%f110, %f111}, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f114, %f115}, [%rd47];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd6], {%f119, %f118};

BB92_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB92_28;

ld.shared.v2.f32 {%f120, %f121}, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f124, %f125}, [%rd50];
add.f32 %f128, %f121, %f125;
add.f32 %f129, %f120, %f124;
st.shared.v2.f32 [%rd6], {%f129, %f128};

BB92_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB92_30;

ld.shared.v2.f32 {%f130, %f131}, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f134, %f135}, [%rd53];
add.f32 %f138, %f131, %f135;
add.f32 %f139, %f130, %f134;
st.shared.v2.f32 [%rd6], {%f139, %f138};

BB92_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB92_32;

ld.shared.v2.f32 {%f140, %f141}, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f32 {%f144, %f145}, [%rd56];
add.f32 %f148, %f141, %f145;
add.f32 %f149, %f140, %f144;
st.shared.v2.f32 [%rd6], {%f149, %f148};

BB92_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB92_36;
bra.uni BB92_33;

BB92_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
setp.neu.f32	%p22, %f58, 0f00000000;
setp.neu.f32	%p23, %f57, 0f00000000;
or.pred %p24, %p23, %p22;
mul.wide.s32 %rd58, %r117, 8;
add.s64 %rd7, %rd57, %rd58;
mov.f32 %f181, 0f00000000;
mov.f32 %f180, %f181;
@!%p24 bra BB92_35;
bra.uni BB92_34;

BB92_34:
ld.global.v2.f32 {%f152, %f153}, [%rd7];
mul.f32 %f156, %f57, %f152;
mul.f32 %f157, %f58, %f153;
sub.f32 %f180, %f156, %f157;
mul.f32 %f158, %f57, %f153;
fma.rn.f32 %f181, %f58, %f152, %f158;

BB92_35:
mul.wide.s32 %rd59, %r26, 8;
add.s64 %rd61, %rd44, %rd59;
ld.shared.v2.f32 {%f159, %f160}, [%rd61];
fma.rn.f32 %f163, %f55, %f159, %f180;
fma.rn.f32 %f164, %f56, %f159, %f181;
mul.f32 %f165, %f56, %f160;
fma.rn.f32 %f166, %f55, %f160, %f164;
sub.f32 %f167, %f163, %f165;
st.global.v2.f32 [%rd7], {%f167, %f166};

BB92_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<142>;
.reg .b32 %r<103>;
.reg .b64 %rd<50>;


ld.param.f32 %f20, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f22, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f21, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f139, 0f00000000;
mov.f32 %f138, %f139;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB93_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
mov.f32 %f139, 0f00000000;
mov.f32 %f138, %f139;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB93_8;

mov.f32 %f138, 0f00000000;
mov.f32 %f139, %f138;

BB93_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB93_5;
bra.uni BB93_4;

BB93_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB93_7;

BB93_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd25];

	fma.rn.f32 %f67, %f63, %f65, %f138;
fma.rn.f32 %f68, %f63, %f66, %f139;
mul.f32 %f69, %f64, %f66;
sub.f32 %f138, %f67, %f69;
fma.rn.f32 %f139, %f64, %f65, %f68;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB93_6;
bra.uni BB93_7;

BB93_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd11];

	fma.rn.f32 %f45, %f29, %f31, %f138;
fma.rn.f32 %f46, %f29, %f32, %f139;
mul.f32 %f47, %f30, %f32;
sub.f32 %f48, %f45, %f47;
fma.rn.f32 %f49, %f30, %f31, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd13];

	fma.rn.f32 %f50, %f33, %f35, %f48;
fma.rn.f32 %f51, %f33, %f36, %f49;
mul.f32 %f52, %f34, %f36;
sub.f32 %f53, %f50, %f52;
fma.rn.f32 %f54, %f34, %f35, %f51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd15];

	fma.rn.f32 %f55, %f37, %f39, %f53;
fma.rn.f32 %f56, %f37, %f40, %f54;
mul.f32 %f57, %f38, %f40;
sub.f32 %f58, %f55, %f57;
fma.rn.f32 %f59, %f38, %f39, %f56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f41,%f42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f43, %f44}, [%rd17];

	fma.rn.f32 %f60, %f41, %f43, %f58;
fma.rn.f32 %f61, %f41, %f44, %f59;
mul.f32 %f62, %f42, %f44;
sub.f32 %f138, %f60, %f62;
fma.rn.f32 %f139, %f42, %f43, %f61;

BB93_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB93_3;

BB93_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f138, %f139};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB93_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB93_11;

ld.shared.v2.f32 {%f70, %f71}, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f74, %f75}, [%rd32];
add.f32 %f78, %f71, %f75;
add.f32 %f79, %f70, %f74;
st.shared.v2.f32 [%rd3], {%f79, %f78};

BB93_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB93_13;

ld.shared.v2.f32 {%f80, %f81}, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f84, %f85}, [%rd35];
add.f32 %f88, %f81, %f85;
add.f32 %f89, %f80, %f84;
st.shared.v2.f32 [%rd3], {%f89, %f88};

BB93_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB93_15;

ld.shared.v2.f32 {%f90, %f91}, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f94, %f95}, [%rd38];
add.f32 %f98, %f91, %f95;
add.f32 %f99, %f90, %f94;
st.shared.v2.f32 [%rd3], {%f99, %f98};

BB93_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB93_17;

ld.shared.v2.f32 {%f100, %f101}, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f32 {%f104, %f105}, [%rd41];
add.f32 %f108, %f101, %f105;
add.f32 %f109, %f100, %f104;
st.shared.v2.f32 [%rd3], {%f109, %f108};

BB93_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB93_19;

ld.shared.v2.f32 {%f110, %f111}, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f32 {%f114, %f115}, [%rd44];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd3], {%f119, %f118};

BB93_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB93_23;
bra.uni BB93_20;

BB93_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
setp.neu.f32	%p18, %f22, 0f00000000;
setp.neu.f32	%p19, %f21, 0f00000000;
or.pred %p20, %p19, %p18;
mul.wide.s32 %rd46, %r97, 8;
add.s64 %rd4, %rd45, %rd46;
mov.f32 %f141, 0f00000000;
mov.f32 %f140, %f141;
@!%p20 bra BB93_22;
bra.uni BB93_21;

BB93_21:
ld.global.v2.f32 {%f122, %f123}, [%rd4];
mul.f32 %f126, %f21, %f122;
mul.f32 %f127, %f22, %f123;
sub.f32 %f140, %f126, %f127;
mul.f32 %f128, %f21, %f123;
fma.rn.f32 %f141, %f22, %f122, %f128;

BB93_22:
mul.wide.s32 %rd47, %r23, 8;
add.s64 %rd49, %rd29, %rd47;
ld.shared.v2.f32 {%f129, %f130}, [%rd49];
fma.rn.f32 %f133, %f19, %f129, %f140;
fma.rn.f32 %f134, %f20, %f129, %f141;
mul.f32 %f135, %f20, %f130;
fma.rn.f32 %f136, %f19, %f130, %f134;
sub.f32 %f137, %f133, %f135;
st.global.v2.f32 [%rd4], {%f137, %f136};

BB93_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<26>;
.reg .b16 %rs<9>;
.reg .f32 %f<192>;
.reg .b32 %r<129>;
.reg .b64 %rd<65>;


ld.param.f32 %f56, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f55, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f58, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f57, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f189, 0f00000000;
mov.f32 %f188, %f189;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB94_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
mov.f32 %f189, 0f00000000;
mov.f32 %f188, %f189;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB94_23;

mov.f32 %f188, 0f00000000;
mov.f32 %f189, %f188;

BB94_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB94_17;
bra.uni BB94_4;

BB94_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB94_22;

BB94_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB94_20;
bra.uni BB94_19;

BB94_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f186,%f187}, [%rd39];

	bra.uni BB94_21;

BB94_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f186,%f187}, [%rd37];


BB94_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f105, %f106}, [%rd41];

	fma.rn.f32 %f107, %f186, %f105, %f188;
fma.rn.f32 %f108, %f186, %f106, %f189;
mul.f32 %f109, %f187, %f106;
sub.f32 %f188, %f107, %f109;
fma.rn.f32 %f189, %f187, %f105, %f108;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB94_18;
bra.uni BB94_22;

BB94_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB94_6;
bra.uni BB94_5;

BB94_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f178,%f179}, [%rd15];

	bra.uni BB94_7;

BB94_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f178,%f179}, [%rd13];


BB94_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f69, %f70}, [%rd17];

	fma.rn.f32 %f71, %f178, %f69, %f188;
fma.rn.f32 %f72, %f178, %f70, %f189;
mul.f32 %f73, %f179, %f70;
sub.f32 %f9, %f71, %f73;
fma.rn.f32 %f10, %f179, %f69, %f72;
add.s32 %r7, %r6, 1;
@%p4 bra BB94_9;
bra.uni BB94_8;

BB94_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f180,%f181}, [%rd21];

	bra.uni BB94_10;

BB94_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f180,%f181}, [%rd19];


BB94_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f78, %f79}, [%rd23];

	fma.rn.f32 %f80, %f180, %f78, %f9;
fma.rn.f32 %f81, %f180, %f79, %f10;
mul.f32 %f82, %f181, %f79;
sub.f32 %f17, %f80, %f82;
fma.rn.f32 %f18, %f181, %f78, %f81;
add.s32 %r8, %r6, 2;
@%p4 bra BB94_12;
bra.uni BB94_11;

BB94_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f182,%f183}, [%rd27];

	bra.uni BB94_13;

BB94_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f182,%f183}, [%rd25];


BB94_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f87, %f88}, [%rd29];

	fma.rn.f32 %f89, %f182, %f87, %f17;
fma.rn.f32 %f90, %f182, %f88, %f18;
mul.f32 %f91, %f183, %f88;
sub.f32 %f25, %f89, %f91;
fma.rn.f32 %f26, %f183, %f87, %f90;
add.s32 %r9, %r6, 3;
@%p4 bra BB94_15;
bra.uni BB94_14;

BB94_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f184,%f185}, [%rd33];

	bra.uni BB94_16;

BB94_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f184,%f185}, [%rd31];


BB94_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f96, %f97}, [%rd35];

	fma.rn.f32 %f98, %f184, %f96, %f25;
fma.rn.f32 %f99, %f184, %f97, %f26;
mul.f32 %f100, %f185, %f97;
sub.f32 %f188, %f98, %f100;
fma.rn.f32 %f189, %f185, %f96, %f99;

BB94_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB94_3;

BB94_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f188, %f189};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB94_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB94_26;

ld.shared.v2.f32 {%f110, %f111}, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f114, %f115}, [%rd47];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd6], {%f119, %f118};

BB94_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB94_28;

ld.shared.v2.f32 {%f120, %f121}, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f124, %f125}, [%rd50];
add.f32 %f128, %f121, %f125;
add.f32 %f129, %f120, %f124;
st.shared.v2.f32 [%rd6], {%f129, %f128};

BB94_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB94_30;

ld.shared.v2.f32 {%f130, %f131}, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f134, %f135}, [%rd53];
add.f32 %f138, %f131, %f135;
add.f32 %f139, %f130, %f134;
st.shared.v2.f32 [%rd6], {%f139, %f138};

BB94_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB94_32;

ld.shared.v2.f32 {%f140, %f141}, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f32 {%f144, %f145}, [%rd56];
add.f32 %f148, %f141, %f145;
add.f32 %f149, %f140, %f144;
st.shared.v2.f32 [%rd6], {%f149, %f148};

BB94_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB94_34;

ld.shared.v2.f32 {%f150, %f151}, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f32 {%f154, %f155}, [%rd59];
add.f32 %f158, %f151, %f155;
add.f32 %f159, %f150, %f154;
st.shared.v2.f32 [%rd6], {%f159, %f158};

BB94_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB94_38;
bra.uni BB94_35;

BB94_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
setp.neu.f32	%p23, %f58, 0f00000000;
setp.neu.f32	%p24, %f57, 0f00000000;
or.pred %p25, %p24, %p23;
mul.wide.s32 %rd61, %r123, 8;
add.s64 %rd7, %rd60, %rd61;
mov.f32 %f191, 0f00000000;
mov.f32 %f190, %f191;
@!%p25 bra BB94_37;
bra.uni BB94_36;

BB94_36:
ld.global.v2.f32 {%f162, %f163}, [%rd7];
mul.f32 %f166, %f57, %f162;
mul.f32 %f167, %f58, %f163;
sub.f32 %f190, %f166, %f167;
mul.f32 %f168, %f57, %f163;
fma.rn.f32 %f191, %f58, %f162, %f168;

BB94_37:
mul.wide.s32 %rd62, %r26, 8;
add.s64 %rd64, %rd44, %rd62;
ld.shared.v2.f32 {%f169, %f170}, [%rd64];
fma.rn.f32 %f173, %f55, %f169, %f190;
fma.rn.f32 %f174, %f56, %f169, %f191;
mul.f32 %f175, %f56, %f170;
fma.rn.f32 %f176, %f55, %f170, %f174;
sub.f32 %f177, %f173, %f175;
st.global.v2.f32 [%rd7], {%f177, %f176};

BB94_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<152>;
.reg .b32 %r<109>;
.reg .b64 %rd<53>;


ld.param.f32 %f20, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f22, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f21, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f149, 0f00000000;
mov.f32 %f148, %f149;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB95_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
mov.f32 %f149, 0f00000000;
mov.f32 %f148, %f149;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB95_8;

mov.f32 %f148, 0f00000000;
mov.f32 %f149, %f148;

BB95_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB95_5;
bra.uni BB95_4;

BB95_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB95_7;

BB95_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f63,%f64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd25];

	fma.rn.f32 %f67, %f63, %f65, %f148;
fma.rn.f32 %f68, %f63, %f66, %f149;
mul.f32 %f69, %f64, %f66;
sub.f32 %f148, %f67, %f69;
fma.rn.f32 %f149, %f64, %f65, %f68;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB95_6;
bra.uni BB95_7;

BB95_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd11];

	fma.rn.f32 %f45, %f29, %f31, %f148;
fma.rn.f32 %f46, %f29, %f32, %f149;
mul.f32 %f47, %f30, %f32;
sub.f32 %f48, %f45, %f47;
fma.rn.f32 %f49, %f30, %f31, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd13];

	fma.rn.f32 %f50, %f33, %f35, %f48;
fma.rn.f32 %f51, %f33, %f36, %f49;
mul.f32 %f52, %f34, %f36;
sub.f32 %f53, %f50, %f52;
fma.rn.f32 %f54, %f34, %f35, %f51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd15];

	fma.rn.f32 %f55, %f37, %f39, %f53;
fma.rn.f32 %f56, %f37, %f40, %f54;
mul.f32 %f57, %f38, %f40;
sub.f32 %f58, %f55, %f57;
fma.rn.f32 %f59, %f38, %f39, %f56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f41,%f42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f43, %f44}, [%rd17];

	fma.rn.f32 %f60, %f41, %f43, %f58;
fma.rn.f32 %f61, %f41, %f44, %f59;
mul.f32 %f62, %f42, %f44;
sub.f32 %f148, %f60, %f62;
fma.rn.f32 %f149, %f42, %f43, %f61;

BB95_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB95_3;

BB95_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f148, %f149};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB95_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB95_11;

ld.shared.v2.f32 {%f70, %f71}, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f74, %f75}, [%rd32];
add.f32 %f78, %f71, %f75;
add.f32 %f79, %f70, %f74;
st.shared.v2.f32 [%rd3], {%f79, %f78};

BB95_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB95_13;

ld.shared.v2.f32 {%f80, %f81}, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f84, %f85}, [%rd35];
add.f32 %f88, %f81, %f85;
add.f32 %f89, %f80, %f84;
st.shared.v2.f32 [%rd3], {%f89, %f88};

BB95_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB95_15;

ld.shared.v2.f32 {%f90, %f91}, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f94, %f95}, [%rd38];
add.f32 %f98, %f91, %f95;
add.f32 %f99, %f90, %f94;
st.shared.v2.f32 [%rd3], {%f99, %f98};

BB95_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB95_17;

ld.shared.v2.f32 {%f100, %f101}, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f32 {%f104, %f105}, [%rd41];
add.f32 %f108, %f101, %f105;
add.f32 %f109, %f100, %f104;
st.shared.v2.f32 [%rd3], {%f109, %f108};

BB95_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB95_19;

ld.shared.v2.f32 {%f110, %f111}, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f32 {%f114, %f115}, [%rd44];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd3], {%f119, %f118};

BB95_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB95_21;

ld.shared.v2.f32 {%f120, %f121}, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 8;
add.s64 %rd47, %rd29, %rd45;
ld.shared.v2.f32 {%f124, %f125}, [%rd47];
add.f32 %f128, %f121, %f125;
add.f32 %f129, %f120, %f124;
st.shared.v2.f32 [%rd3], {%f129, %f128};

BB95_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB95_25;
bra.uni BB95_22;

BB95_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
setp.neu.f32	%p19, %f22, 0f00000000;
setp.neu.f32	%p20, %f21, 0f00000000;
or.pred %p21, %p20, %p19;
mul.wide.s32 %rd49, %r103, 8;
add.s64 %rd4, %rd48, %rd49;
mov.f32 %f151, 0f00000000;
mov.f32 %f150, %f151;
@!%p21 bra BB95_24;
bra.uni BB95_23;

BB95_23:
ld.global.v2.f32 {%f132, %f133}, [%rd4];
mul.f32 %f136, %f21, %f132;
mul.f32 %f137, %f22, %f133;
sub.f32 %f150, %f136, %f137;
mul.f32 %f138, %f21, %f133;
fma.rn.f32 %f151, %f22, %f132, %f138;

BB95_24:
mul.wide.s32 %rd50, %r23, 8;
add.s64 %rd52, %rd29, %rd50;
ld.shared.v2.f32 {%f139, %f140}, [%rd52];
fma.rn.f32 %f143, %f19, %f139, %f150;
fma.rn.f32 %f144, %f20, %f139, %f151;
mul.f32 %f145, %f20, %f140;
fma.rn.f32 %f146, %f19, %f140, %f144;
sub.f32 %f147, %f143, %f145;
st.global.v2.f32 [%rd4], {%f147, %f146};

BB95_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[8],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<27>;
.reg .b16 %rs<9>;
.reg .f32 %f<202>;
.reg .b32 %r<135>;
.reg .b64 %rd<68>;


ld.param.f32 %f56, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+4];
ld.param.f32 %f55, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f58, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+4];
ld.param.f32 %f57, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6float2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f199, 0f00000000;
mov.f32 %f198, %f199;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB96_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
mov.f32 %f199, 0f00000000;
mov.f32 %f198, %f199;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB96_23;

mov.f32 %f198, 0f00000000;
mov.f32 %f199, %f198;

BB96_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB96_17;
bra.uni BB96_4;

BB96_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB96_22;

BB96_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB96_20;
bra.uni BB96_19;

BB96_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f196,%f197}, [%rd39];

	bra.uni BB96_21;

BB96_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f196,%f197}, [%rd37];


BB96_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f105, %f106}, [%rd41];

	fma.rn.f32 %f107, %f196, %f105, %f198;
fma.rn.f32 %f108, %f196, %f106, %f199;
mul.f32 %f109, %f197, %f106;
sub.f32 %f198, %f107, %f109;
fma.rn.f32 %f199, %f197, %f105, %f108;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB96_18;
bra.uni BB96_22;

BB96_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB96_6;
bra.uni BB96_5;

BB96_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f188,%f189}, [%rd15];

	bra.uni BB96_7;

BB96_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f188,%f189}, [%rd13];


BB96_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f69, %f70}, [%rd17];

	fma.rn.f32 %f71, %f188, %f69, %f198;
fma.rn.f32 %f72, %f188, %f70, %f199;
mul.f32 %f73, %f189, %f70;
sub.f32 %f9, %f71, %f73;
fma.rn.f32 %f10, %f189, %f69, %f72;
add.s32 %r7, %r6, 1;
@%p4 bra BB96_9;
bra.uni BB96_8;

BB96_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f190,%f191}, [%rd21];

	bra.uni BB96_10;

BB96_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f190,%f191}, [%rd19];


BB96_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f78, %f79}, [%rd23];

	fma.rn.f32 %f80, %f190, %f78, %f9;
fma.rn.f32 %f81, %f190, %f79, %f10;
mul.f32 %f82, %f191, %f79;
sub.f32 %f17, %f80, %f82;
fma.rn.f32 %f18, %f191, %f78, %f81;
add.s32 %r8, %r6, 2;
@%p4 bra BB96_12;
bra.uni BB96_11;

BB96_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f192,%f193}, [%rd27];

	bra.uni BB96_13;

BB96_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f192,%f193}, [%rd25];


BB96_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f87, %f88}, [%rd29];

	fma.rn.f32 %f89, %f192, %f87, %f17;
fma.rn.f32 %f90, %f192, %f88, %f18;
mul.f32 %f91, %f193, %f88;
sub.f32 %f25, %f89, %f91;
fma.rn.f32 %f26, %f193, %f87, %f90;
add.s32 %r9, %r6, 3;
@%p4 bra BB96_15;
bra.uni BB96_14;

BB96_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f194,%f195}, [%rd33];

	bra.uni BB96_16;

BB96_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f194,%f195}, [%rd31];


BB96_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f96, %f97}, [%rd35];

	fma.rn.f32 %f98, %f194, %f96, %f25;
fma.rn.f32 %f99, %f194, %f97, %f26;
mul.f32 %f100, %f195, %f97;
sub.f32 %f198, %f98, %f100;
fma.rn.f32 %f199, %f195, %f96, %f99;

BB96_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB96_3;

BB96_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f198, %f199};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB96_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB96_26;

ld.shared.v2.f32 {%f110, %f111}, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f114, %f115}, [%rd47];
add.f32 %f118, %f111, %f115;
add.f32 %f119, %f110, %f114;
st.shared.v2.f32 [%rd6], {%f119, %f118};

BB96_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB96_28;

ld.shared.v2.f32 {%f120, %f121}, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f124, %f125}, [%rd50];
add.f32 %f128, %f121, %f125;
add.f32 %f129, %f120, %f124;
st.shared.v2.f32 [%rd6], {%f129, %f128};

BB96_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB96_30;

ld.shared.v2.f32 {%f130, %f131}, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f134, %f135}, [%rd53];
add.f32 %f138, %f131, %f135;
add.f32 %f139, %f130, %f134;
st.shared.v2.f32 [%rd6], {%f139, %f138};

BB96_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB96_32;

ld.shared.v2.f32 {%f140, %f141}, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f32 {%f144, %f145}, [%rd56];
add.f32 %f148, %f141, %f145;
add.f32 %f149, %f140, %f144;
st.shared.v2.f32 [%rd6], {%f149, %f148};

BB96_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB96_34;

ld.shared.v2.f32 {%f150, %f151}, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f32 {%f154, %f155}, [%rd59];
add.f32 %f158, %f151, %f155;
add.f32 %f159, %f150, %f154;
st.shared.v2.f32 [%rd6], {%f159, %f158};

BB96_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB96_36;

ld.shared.v2.f32 {%f160, %f161}, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 8;
add.s64 %rd62, %rd44, %rd60;
ld.shared.v2.f32 {%f164, %f165}, [%rd62];
add.f32 %f168, %f161, %f165;
add.f32 %f169, %f160, %f164;
st.shared.v2.f32 [%rd6], {%f169, %f168};

BB96_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB96_40;
bra.uni BB96_37;

BB96_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
setp.neu.f32	%p24, %f58, 0f00000000;
setp.neu.f32	%p25, %f57, 0f00000000;
or.pred %p26, %p25, %p24;
mul.wide.s32 %rd64, %r129, 8;
add.s64 %rd7, %rd63, %rd64;
mov.f32 %f201, 0f00000000;
mov.f32 %f200, %f201;
@!%p26 bra BB96_39;
bra.uni BB96_38;

BB96_38:
ld.global.v2.f32 {%f172, %f173}, [%rd7];
mul.f32 %f176, %f57, %f172;
mul.f32 %f177, %f58, %f173;
sub.f32 %f200, %f176, %f177;
mul.f32 %f178, %f57, %f173;
fma.rn.f32 %f201, %f58, %f172, %f178;

BB96_39:
mul.wide.s32 %rd65, %r26, 8;
add.s64 %rd67, %rd44, %rd65;
ld.shared.v2.f32 {%f179, %f180}, [%rd67];
fma.rn.f32 %f183, %f55, %f179, %f200;
fma.rn.f32 %f184, %f56, %f179, %f201;
mul.f32 %f185, %f56, %f180;
fma.rn.f32 %f186, %f55, %f180, %f184;
sub.f32 %f187, %f183, %f185;
st.global.v2.f32 [%rd7], {%f187, %f186};

BB96_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<104>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f101, 0f00000000;
mov.f32 %f100, %f101;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB97_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
mov.f32 %f101, 0f00000000;
mov.f32 %f100, %f101;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB97_8;

mov.f32 %f100, 0f00000000;
mov.f32 %f101, %f100;

BB97_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB97_5;
bra.uni BB97_4;

BB97_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB97_7;

BB97_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f59,%f60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd25];

	fma.rn.f32 %f63, %f59, %f61, %f100;
fma.rn.f32 %f64, %f59, %f62, %f101;
mul.f32 %f65, %f60, %f62;
sub.f32 %f100, %f63, %f65;
fma.rn.f32 %f101, %f60, %f61, %f64;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB97_6;
bra.uni BB97_7;

BB97_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f25,%f26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f27, %f28}, [%rd11];

	fma.rn.f32 %f41, %f25, %f27, %f100;
fma.rn.f32 %f42, %f25, %f28, %f101;
mul.f32 %f43, %f26, %f28;
sub.f32 %f44, %f41, %f43;
fma.rn.f32 %f45, %f26, %f27, %f42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd13];

	fma.rn.f32 %f46, %f29, %f31, %f44;
fma.rn.f32 %f47, %f29, %f32, %f45;
mul.f32 %f48, %f30, %f32;
sub.f32 %f49, %f46, %f48;
fma.rn.f32 %f50, %f30, %f31, %f47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd15];

	fma.rn.f32 %f51, %f33, %f35, %f49;
fma.rn.f32 %f52, %f33, %f36, %f50;
mul.f32 %f53, %f34, %f36;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f34, %f35, %f52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd17];

	fma.rn.f32 %f56, %f37, %f39, %f54;
fma.rn.f32 %f57, %f37, %f40, %f55;
mul.f32 %f58, %f38, %f40;
sub.f32 %f100, %f56, %f58;
fma.rn.f32 %f101, %f38, %f39, %f57;

BB97_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB97_3;

BB97_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f100, %f101};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB97_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB97_11;

ld.shared.v2.f32 {%f66, %f67}, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f70, %f71}, [%rd32];
add.f32 %f74, %f67, %f71;
add.f32 %f75, %f66, %f70;
st.shared.v2.f32 [%rd3], {%f75, %f74};

BB97_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB97_15;
bra.uni BB97_12;

BB97_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd6;
cvta.to.global.u64 %rd34, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
ld.global.v2.f32 {%f78, %f79}, [%rd33];
setp.neu.f32	%p14, %f78, 0f00000000;
setp.neu.f32	%p15, %f79, 0f00000000;
or.pred %p16, %p14, %p15;
mul.wide.s32 %rd35, %r73, 8;
add.s64 %rd4, %rd34, %rd35;
mov.f32 %f103, 0f00000000;
mov.f32 %f102, %f103;
@!%p16 bra BB97_14;
bra.uni BB97_13;

BB97_13:
ld.global.v2.f32 {%f80, %f81}, [%rd4];
mul.f32 %f84, %f80, %f78;
mul.f32 %f85, %f81, %f79;
sub.f32 %f102, %f84, %f85;
mul.f32 %f86, %f81, %f78;
fma.rn.f32 %f103, %f80, %f79, %f86;

BB97_14:
cvta.to.global.u64 %rd36, %rd5;
mul.wide.s32 %rd37, %r23, 8;
add.s64 %rd39, %rd29, %rd37;
ld.global.v2.f32 {%f87, %f88}, [%rd36];
ld.shared.v2.f32 {%f91, %f92}, [%rd39];
fma.rn.f32 %f95, %f91, %f87, %f102;
fma.rn.f32 %f96, %f91, %f88, %f103;
mul.f32 %f97, %f92, %f88;
fma.rn.f32 %f98, %f92, %f87, %f96;
sub.f32 %f99, %f95, %f97;
st.global.v2.f32 [%rd4], {%f99, %f98};

BB97_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<154>;
.reg .b32 %r<105>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f151, 0f00000000;
mov.f32 %f150, %f151;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB98_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
mov.f32 %f151, 0f00000000;
mov.f32 %f150, %f151;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB98_23;

mov.f32 %f150, 0f00000000;
mov.f32 %f151, %f150;

BB98_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB98_17;
bra.uni BB98_4;

BB98_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB98_22;

BB98_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB98_20;
bra.uni BB98_19;

BB98_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f148,%f149}, [%rd39];

	bra.uni BB98_21;

BB98_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f148,%f149}, [%rd37];


BB98_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f101, %f102}, [%rd41];

	fma.rn.f32 %f103, %f148, %f101, %f150;
fma.rn.f32 %f104, %f148, %f102, %f151;
mul.f32 %f105, %f149, %f102;
sub.f32 %f150, %f103, %f105;
fma.rn.f32 %f151, %f149, %f101, %f104;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB98_18;
bra.uni BB98_22;

BB98_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB98_6;
bra.uni BB98_5;

BB98_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f140,%f141}, [%rd15];

	bra.uni BB98_7;

BB98_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f140,%f141}, [%rd13];


BB98_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd17];

	fma.rn.f32 %f67, %f140, %f65, %f150;
fma.rn.f32 %f68, %f140, %f66, %f151;
mul.f32 %f69, %f141, %f66;
sub.f32 %f9, %f67, %f69;
fma.rn.f32 %f10, %f141, %f65, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB98_9;
bra.uni BB98_8;

BB98_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f142,%f143}, [%rd21];

	bra.uni BB98_10;

BB98_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f142,%f143}, [%rd19];


BB98_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f74, %f75}, [%rd23];

	fma.rn.f32 %f76, %f142, %f74, %f9;
fma.rn.f32 %f77, %f142, %f75, %f10;
mul.f32 %f78, %f143, %f75;
sub.f32 %f17, %f76, %f78;
fma.rn.f32 %f18, %f143, %f74, %f77;
add.s32 %r8, %r6, 2;
@%p4 bra BB98_12;
bra.uni BB98_11;

BB98_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f144,%f145}, [%rd27];

	bra.uni BB98_13;

BB98_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f144,%f145}, [%rd25];


BB98_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f83, %f84}, [%rd29];

	fma.rn.f32 %f85, %f144, %f83, %f17;
fma.rn.f32 %f86, %f144, %f84, %f18;
mul.f32 %f87, %f145, %f84;
sub.f32 %f25, %f85, %f87;
fma.rn.f32 %f26, %f145, %f83, %f86;
add.s32 %r9, %r6, 3;
@%p4 bra BB98_15;
bra.uni BB98_14;

BB98_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f146,%f147}, [%rd33];

	bra.uni BB98_16;

BB98_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f146,%f147}, [%rd31];


BB98_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f92, %f93}, [%rd35];

	fma.rn.f32 %f94, %f146, %f92, %f25;
fma.rn.f32 %f95, %f146, %f93, %f26;
mul.f32 %f96, %f147, %f93;
sub.f32 %f150, %f94, %f96;
fma.rn.f32 %f151, %f147, %f92, %f95;

BB98_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB98_3;

BB98_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f150, %f151};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB98_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB98_26;

ld.shared.v2.f32 {%f106, %f107}, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f110, %f111}, [%rd47];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd6], {%f115, %f114};

BB98_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB98_30;
bra.uni BB98_27;

BB98_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd9;
cvta.to.global.u64 %rd49, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
ld.global.v2.f32 {%f118, %f119}, [%rd48];
setp.neu.f32	%p19, %f118, 0f00000000;
setp.neu.f32	%p20, %f119, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd50, %r99, 8;
add.s64 %rd7, %rd49, %rd50;
mov.f32 %f153, 0f00000000;
mov.f32 %f152, %f153;
@!%p21 bra BB98_29;
bra.uni BB98_28;

BB98_28:
ld.global.v2.f32 {%f120, %f121}, [%rd7];
mul.f32 %f124, %f120, %f118;
mul.f32 %f125, %f121, %f119;
sub.f32 %f152, %f124, %f125;
mul.f32 %f126, %f121, %f118;
fma.rn.f32 %f153, %f120, %f119, %f126;

BB98_29:
cvta.to.global.u64 %rd51, %rd8;
mul.wide.s32 %rd52, %r26, 8;
add.s64 %rd54, %rd44, %rd52;
ld.global.v2.f32 {%f127, %f128}, [%rd51];
ld.shared.v2.f32 {%f131, %f132}, [%rd54];
fma.rn.f32 %f135, %f131, %f127, %f152;
fma.rn.f32 %f136, %f131, %f128, %f153;
mul.f32 %f137, %f132, %f128;
fma.rn.f32 %f138, %f132, %f127, %f136;
sub.f32 %f139, %f135, %f137;
st.global.v2.f32 [%rd7], {%f139, %f138};

BB98_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<114>;
.reg .b32 %r<85>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f111, 0f00000000;
mov.f32 %f110, %f111;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB99_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
mov.f32 %f111, 0f00000000;
mov.f32 %f110, %f111;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB99_8;

mov.f32 %f110, 0f00000000;
mov.f32 %f111, %f110;

BB99_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB99_5;
bra.uni BB99_4;

BB99_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB99_7;

BB99_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f59,%f60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd25];

	fma.rn.f32 %f63, %f59, %f61, %f110;
fma.rn.f32 %f64, %f59, %f62, %f111;
mul.f32 %f65, %f60, %f62;
sub.f32 %f110, %f63, %f65;
fma.rn.f32 %f111, %f60, %f61, %f64;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB99_6;
bra.uni BB99_7;

BB99_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f25,%f26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f27, %f28}, [%rd11];

	fma.rn.f32 %f41, %f25, %f27, %f110;
fma.rn.f32 %f42, %f25, %f28, %f111;
mul.f32 %f43, %f26, %f28;
sub.f32 %f44, %f41, %f43;
fma.rn.f32 %f45, %f26, %f27, %f42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd13];

	fma.rn.f32 %f46, %f29, %f31, %f44;
fma.rn.f32 %f47, %f29, %f32, %f45;
mul.f32 %f48, %f30, %f32;
sub.f32 %f49, %f46, %f48;
fma.rn.f32 %f50, %f30, %f31, %f47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd15];

	fma.rn.f32 %f51, %f33, %f35, %f49;
fma.rn.f32 %f52, %f33, %f36, %f50;
mul.f32 %f53, %f34, %f36;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f34, %f35, %f52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd17];

	fma.rn.f32 %f56, %f37, %f39, %f54;
fma.rn.f32 %f57, %f37, %f40, %f55;
mul.f32 %f58, %f38, %f40;
sub.f32 %f110, %f56, %f58;
fma.rn.f32 %f111, %f38, %f39, %f57;

BB99_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB99_3;

BB99_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f110, %f111};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB99_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB99_11;

ld.shared.v2.f32 {%f66, %f67}, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f70, %f71}, [%rd32];
add.f32 %f74, %f67, %f71;
add.f32 %f75, %f66, %f70;
st.shared.v2.f32 [%rd3], {%f75, %f74};

BB99_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB99_13;

ld.shared.v2.f32 {%f76, %f77}, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f80, %f81}, [%rd35];
add.f32 %f84, %f77, %f81;
add.f32 %f85, %f76, %f80;
st.shared.v2.f32 [%rd3], {%f85, %f84};

BB99_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB99_17;
bra.uni BB99_14;

BB99_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd6;
cvta.to.global.u64 %rd37, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
ld.global.v2.f32 {%f88, %f89}, [%rd36];
setp.neu.f32	%p15, %f88, 0f00000000;
setp.neu.f32	%p16, %f89, 0f00000000;
or.pred %p17, %p15, %p16;
mul.wide.s32 %rd38, %r79, 8;
add.s64 %rd4, %rd37, %rd38;
mov.f32 %f113, 0f00000000;
mov.f32 %f112, %f113;
@!%p17 bra BB99_16;
bra.uni BB99_15;

BB99_15:
ld.global.v2.f32 {%f90, %f91}, [%rd4];
mul.f32 %f94, %f90, %f88;
mul.f32 %f95, %f91, %f89;
sub.f32 %f112, %f94, %f95;
mul.f32 %f96, %f91, %f88;
fma.rn.f32 %f113, %f90, %f89, %f96;

BB99_16:
cvta.to.global.u64 %rd39, %rd5;
mul.wide.s32 %rd40, %r23, 8;
add.s64 %rd42, %rd29, %rd40;
ld.global.v2.f32 {%f97, %f98}, [%rd39];
ld.shared.v2.f32 {%f101, %f102}, [%rd42];
fma.rn.f32 %f105, %f101, %f97, %f112;
fma.rn.f32 %f106, %f101, %f98, %f113;
mul.f32 %f107, %f102, %f98;
fma.rn.f32 %f108, %f102, %f97, %f106;
sub.f32 %f109, %f105, %f107;
st.global.v2.f32 [%rd4], {%f109, %f108};

BB99_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<164>;
.reg .b32 %r<111>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f161, 0f00000000;
mov.f32 %f160, %f161;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB100_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
mov.f32 %f161, 0f00000000;
mov.f32 %f160, %f161;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB100_23;

mov.f32 %f160, 0f00000000;
mov.f32 %f161, %f160;

BB100_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB100_17;
bra.uni BB100_4;

BB100_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB100_22;

BB100_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB100_20;
bra.uni BB100_19;

BB100_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f158,%f159}, [%rd39];

	bra.uni BB100_21;

BB100_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f158,%f159}, [%rd37];


BB100_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f101, %f102}, [%rd41];

	fma.rn.f32 %f103, %f158, %f101, %f160;
fma.rn.f32 %f104, %f158, %f102, %f161;
mul.f32 %f105, %f159, %f102;
sub.f32 %f160, %f103, %f105;
fma.rn.f32 %f161, %f159, %f101, %f104;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB100_18;
bra.uni BB100_22;

BB100_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB100_6;
bra.uni BB100_5;

BB100_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f150,%f151}, [%rd15];

	bra.uni BB100_7;

BB100_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f150,%f151}, [%rd13];


BB100_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd17];

	fma.rn.f32 %f67, %f150, %f65, %f160;
fma.rn.f32 %f68, %f150, %f66, %f161;
mul.f32 %f69, %f151, %f66;
sub.f32 %f9, %f67, %f69;
fma.rn.f32 %f10, %f151, %f65, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB100_9;
bra.uni BB100_8;

BB100_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f152,%f153}, [%rd21];

	bra.uni BB100_10;

BB100_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f152,%f153}, [%rd19];


BB100_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f74, %f75}, [%rd23];

	fma.rn.f32 %f76, %f152, %f74, %f9;
fma.rn.f32 %f77, %f152, %f75, %f10;
mul.f32 %f78, %f153, %f75;
sub.f32 %f17, %f76, %f78;
fma.rn.f32 %f18, %f153, %f74, %f77;
add.s32 %r8, %r6, 2;
@%p4 bra BB100_12;
bra.uni BB100_11;

BB100_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f154,%f155}, [%rd27];

	bra.uni BB100_13;

BB100_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f154,%f155}, [%rd25];


BB100_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f83, %f84}, [%rd29];

	fma.rn.f32 %f85, %f154, %f83, %f17;
fma.rn.f32 %f86, %f154, %f84, %f18;
mul.f32 %f87, %f155, %f84;
sub.f32 %f25, %f85, %f87;
fma.rn.f32 %f26, %f155, %f83, %f86;
add.s32 %r9, %r6, 3;
@%p4 bra BB100_15;
bra.uni BB100_14;

BB100_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f156,%f157}, [%rd33];

	bra.uni BB100_16;

BB100_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f156,%f157}, [%rd31];


BB100_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f92, %f93}, [%rd35];

	fma.rn.f32 %f94, %f156, %f92, %f25;
fma.rn.f32 %f95, %f156, %f93, %f26;
mul.f32 %f96, %f157, %f93;
sub.f32 %f160, %f94, %f96;
fma.rn.f32 %f161, %f157, %f92, %f95;

BB100_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB100_3;

BB100_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f160, %f161};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB100_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB100_26;

ld.shared.v2.f32 {%f106, %f107}, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f110, %f111}, [%rd47];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd6], {%f115, %f114};

BB100_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB100_28;

ld.shared.v2.f32 {%f116, %f117}, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f120, %f121}, [%rd50];
add.f32 %f124, %f117, %f121;
add.f32 %f125, %f116, %f120;
st.shared.v2.f32 [%rd6], {%f125, %f124};

BB100_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB100_32;
bra.uni BB100_29;

BB100_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd9;
cvta.to.global.u64 %rd52, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
ld.global.v2.f32 {%f128, %f129}, [%rd51];
setp.neu.f32	%p20, %f128, 0f00000000;
setp.neu.f32	%p21, %f129, 0f00000000;
or.pred %p22, %p20, %p21;
mul.wide.s32 %rd53, %r105, 8;
add.s64 %rd7, %rd52, %rd53;
mov.f32 %f163, 0f00000000;
mov.f32 %f162, %f163;
@!%p22 bra BB100_31;
bra.uni BB100_30;

BB100_30:
ld.global.v2.f32 {%f130, %f131}, [%rd7];
mul.f32 %f134, %f130, %f128;
mul.f32 %f135, %f131, %f129;
sub.f32 %f162, %f134, %f135;
mul.f32 %f136, %f131, %f128;
fma.rn.f32 %f163, %f130, %f129, %f136;

BB100_31:
cvta.to.global.u64 %rd54, %rd8;
mul.wide.s32 %rd55, %r26, 8;
add.s64 %rd57, %rd44, %rd55;
ld.global.v2.f32 {%f137, %f138}, [%rd54];
ld.shared.v2.f32 {%f141, %f142}, [%rd57];
fma.rn.f32 %f145, %f141, %f137, %f162;
fma.rn.f32 %f146, %f141, %f138, %f163;
mul.f32 %f147, %f142, %f138;
fma.rn.f32 %f148, %f142, %f137, %f146;
sub.f32 %f149, %f145, %f147;
st.global.v2.f32 [%rd7], {%f149, %f148};

BB100_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<124>;
.reg .b32 %r<91>;
.reg .b64 %rd<46>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f121, 0f00000000;
mov.f32 %f120, %f121;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB101_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
mov.f32 %f121, 0f00000000;
mov.f32 %f120, %f121;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB101_8;

mov.f32 %f120, 0f00000000;
mov.f32 %f121, %f120;

BB101_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB101_5;
bra.uni BB101_4;

BB101_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB101_7;

BB101_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f59,%f60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd25];

	fma.rn.f32 %f63, %f59, %f61, %f120;
fma.rn.f32 %f64, %f59, %f62, %f121;
mul.f32 %f65, %f60, %f62;
sub.f32 %f120, %f63, %f65;
fma.rn.f32 %f121, %f60, %f61, %f64;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB101_6;
bra.uni BB101_7;

BB101_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f25,%f26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f27, %f28}, [%rd11];

	fma.rn.f32 %f41, %f25, %f27, %f120;
fma.rn.f32 %f42, %f25, %f28, %f121;
mul.f32 %f43, %f26, %f28;
sub.f32 %f44, %f41, %f43;
fma.rn.f32 %f45, %f26, %f27, %f42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd13];

	fma.rn.f32 %f46, %f29, %f31, %f44;
fma.rn.f32 %f47, %f29, %f32, %f45;
mul.f32 %f48, %f30, %f32;
sub.f32 %f49, %f46, %f48;
fma.rn.f32 %f50, %f30, %f31, %f47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd15];

	fma.rn.f32 %f51, %f33, %f35, %f49;
fma.rn.f32 %f52, %f33, %f36, %f50;
mul.f32 %f53, %f34, %f36;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f34, %f35, %f52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd17];

	fma.rn.f32 %f56, %f37, %f39, %f54;
fma.rn.f32 %f57, %f37, %f40, %f55;
mul.f32 %f58, %f38, %f40;
sub.f32 %f120, %f56, %f58;
fma.rn.f32 %f121, %f38, %f39, %f57;

BB101_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB101_3;

BB101_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f120, %f121};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB101_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB101_11;

ld.shared.v2.f32 {%f66, %f67}, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f70, %f71}, [%rd32];
add.f32 %f74, %f67, %f71;
add.f32 %f75, %f66, %f70;
st.shared.v2.f32 [%rd3], {%f75, %f74};

BB101_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB101_13;

ld.shared.v2.f32 {%f76, %f77}, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f80, %f81}, [%rd35];
add.f32 %f84, %f77, %f81;
add.f32 %f85, %f76, %f80;
st.shared.v2.f32 [%rd3], {%f85, %f84};

BB101_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB101_15;

ld.shared.v2.f32 {%f86, %f87}, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f90, %f91}, [%rd38];
add.f32 %f94, %f87, %f91;
add.f32 %f95, %f86, %f90;
st.shared.v2.f32 [%rd3], {%f95, %f94};

BB101_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB101_19;
bra.uni BB101_16;

BB101_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd6;
cvta.to.global.u64 %rd40, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
ld.global.v2.f32 {%f98, %f99}, [%rd39];
setp.neu.f32	%p16, %f98, 0f00000000;
setp.neu.f32	%p17, %f99, 0f00000000;
or.pred %p18, %p16, %p17;
mul.wide.s32 %rd41, %r85, 8;
add.s64 %rd4, %rd40, %rd41;
mov.f32 %f123, 0f00000000;
mov.f32 %f122, %f123;
@!%p18 bra BB101_18;
bra.uni BB101_17;

BB101_17:
ld.global.v2.f32 {%f100, %f101}, [%rd4];
mul.f32 %f104, %f100, %f98;
mul.f32 %f105, %f101, %f99;
sub.f32 %f122, %f104, %f105;
mul.f32 %f106, %f101, %f98;
fma.rn.f32 %f123, %f100, %f99, %f106;

BB101_18:
cvta.to.global.u64 %rd42, %rd5;
mul.wide.s32 %rd43, %r23, 8;
add.s64 %rd45, %rd29, %rd43;
ld.global.v2.f32 {%f107, %f108}, [%rd42];
ld.shared.v2.f32 {%f111, %f112}, [%rd45];
fma.rn.f32 %f115, %f111, %f107, %f122;
fma.rn.f32 %f116, %f111, %f108, %f123;
mul.f32 %f117, %f112, %f108;
fma.rn.f32 %f118, %f112, %f107, %f116;
sub.f32 %f119, %f115, %f117;
st.global.v2.f32 [%rd4], {%f119, %f118};

BB101_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<174>;
.reg .b32 %r<117>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f171, 0f00000000;
mov.f32 %f170, %f171;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB102_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
mov.f32 %f171, 0f00000000;
mov.f32 %f170, %f171;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB102_23;

mov.f32 %f170, 0f00000000;
mov.f32 %f171, %f170;

BB102_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB102_17;
bra.uni BB102_4;

BB102_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB102_22;

BB102_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB102_20;
bra.uni BB102_19;

BB102_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f168,%f169}, [%rd39];

	bra.uni BB102_21;

BB102_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f168,%f169}, [%rd37];


BB102_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f101, %f102}, [%rd41];

	fma.rn.f32 %f103, %f168, %f101, %f170;
fma.rn.f32 %f104, %f168, %f102, %f171;
mul.f32 %f105, %f169, %f102;
sub.f32 %f170, %f103, %f105;
fma.rn.f32 %f171, %f169, %f101, %f104;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB102_18;
bra.uni BB102_22;

BB102_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB102_6;
bra.uni BB102_5;

BB102_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f160,%f161}, [%rd15];

	bra.uni BB102_7;

BB102_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f160,%f161}, [%rd13];


BB102_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd17];

	fma.rn.f32 %f67, %f160, %f65, %f170;
fma.rn.f32 %f68, %f160, %f66, %f171;
mul.f32 %f69, %f161, %f66;
sub.f32 %f9, %f67, %f69;
fma.rn.f32 %f10, %f161, %f65, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB102_9;
bra.uni BB102_8;

BB102_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f162,%f163}, [%rd21];

	bra.uni BB102_10;

BB102_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f162,%f163}, [%rd19];


BB102_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f74, %f75}, [%rd23];

	fma.rn.f32 %f76, %f162, %f74, %f9;
fma.rn.f32 %f77, %f162, %f75, %f10;
mul.f32 %f78, %f163, %f75;
sub.f32 %f17, %f76, %f78;
fma.rn.f32 %f18, %f163, %f74, %f77;
add.s32 %r8, %r6, 2;
@%p4 bra BB102_12;
bra.uni BB102_11;

BB102_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f164,%f165}, [%rd27];

	bra.uni BB102_13;

BB102_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f164,%f165}, [%rd25];


BB102_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f83, %f84}, [%rd29];

	fma.rn.f32 %f85, %f164, %f83, %f17;
fma.rn.f32 %f86, %f164, %f84, %f18;
mul.f32 %f87, %f165, %f84;
sub.f32 %f25, %f85, %f87;
fma.rn.f32 %f26, %f165, %f83, %f86;
add.s32 %r9, %r6, 3;
@%p4 bra BB102_15;
bra.uni BB102_14;

BB102_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f166,%f167}, [%rd33];

	bra.uni BB102_16;

BB102_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f166,%f167}, [%rd31];


BB102_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f92, %f93}, [%rd35];

	fma.rn.f32 %f94, %f166, %f92, %f25;
fma.rn.f32 %f95, %f166, %f93, %f26;
mul.f32 %f96, %f167, %f93;
sub.f32 %f170, %f94, %f96;
fma.rn.f32 %f171, %f167, %f92, %f95;

BB102_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB102_3;

BB102_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f170, %f171};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB102_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB102_26;

ld.shared.v2.f32 {%f106, %f107}, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f110, %f111}, [%rd47];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd6], {%f115, %f114};

BB102_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB102_28;

ld.shared.v2.f32 {%f116, %f117}, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f120, %f121}, [%rd50];
add.f32 %f124, %f117, %f121;
add.f32 %f125, %f116, %f120;
st.shared.v2.f32 [%rd6], {%f125, %f124};

BB102_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB102_30;

ld.shared.v2.f32 {%f126, %f127}, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f130, %f131}, [%rd53];
add.f32 %f134, %f127, %f131;
add.f32 %f135, %f126, %f130;
st.shared.v2.f32 [%rd6], {%f135, %f134};

BB102_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB102_34;
bra.uni BB102_31;

BB102_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd9;
cvta.to.global.u64 %rd55, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
ld.global.v2.f32 {%f138, %f139}, [%rd54];
setp.neu.f32	%p21, %f138, 0f00000000;
setp.neu.f32	%p22, %f139, 0f00000000;
or.pred %p23, %p21, %p22;
mul.wide.s32 %rd56, %r111, 8;
add.s64 %rd7, %rd55, %rd56;
mov.f32 %f173, 0f00000000;
mov.f32 %f172, %f173;
@!%p23 bra BB102_33;
bra.uni BB102_32;

BB102_32:
ld.global.v2.f32 {%f140, %f141}, [%rd7];
mul.f32 %f144, %f140, %f138;
mul.f32 %f145, %f141, %f139;
sub.f32 %f172, %f144, %f145;
mul.f32 %f146, %f141, %f138;
fma.rn.f32 %f173, %f140, %f139, %f146;

BB102_33:
cvta.to.global.u64 %rd57, %rd8;
mul.wide.s32 %rd58, %r26, 8;
add.s64 %rd60, %rd44, %rd58;
ld.global.v2.f32 {%f147, %f148}, [%rd57];
ld.shared.v2.f32 {%f151, %f152}, [%rd60];
fma.rn.f32 %f155, %f151, %f147, %f172;
fma.rn.f32 %f156, %f151, %f148, %f173;
mul.f32 %f157, %f152, %f148;
fma.rn.f32 %f158, %f152, %f147, %f156;
sub.f32 %f159, %f155, %f157;
st.global.v2.f32 [%rd7], {%f159, %f158};

BB102_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .f32 %f<184>;
.reg .b32 %r<123>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f181, 0f00000000;
mov.f32 %f180, %f181;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB103_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
mov.f32 %f181, 0f00000000;
mov.f32 %f180, %f181;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB103_23;

mov.f32 %f180, 0f00000000;
mov.f32 %f181, %f180;

BB103_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB103_17;
bra.uni BB103_4;

BB103_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB103_22;

BB103_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB103_20;
bra.uni BB103_19;

BB103_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f178,%f179}, [%rd39];

	bra.uni BB103_21;

BB103_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f178,%f179}, [%rd37];


BB103_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f101, %f102}, [%rd41];

	fma.rn.f32 %f103, %f178, %f101, %f180;
fma.rn.f32 %f104, %f178, %f102, %f181;
mul.f32 %f105, %f179, %f102;
sub.f32 %f180, %f103, %f105;
fma.rn.f32 %f181, %f179, %f101, %f104;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB103_18;
bra.uni BB103_22;

BB103_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB103_6;
bra.uni BB103_5;

BB103_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f170,%f171}, [%rd15];

	bra.uni BB103_7;

BB103_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f170,%f171}, [%rd13];


BB103_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd17];

	fma.rn.f32 %f67, %f170, %f65, %f180;
fma.rn.f32 %f68, %f170, %f66, %f181;
mul.f32 %f69, %f171, %f66;
sub.f32 %f9, %f67, %f69;
fma.rn.f32 %f10, %f171, %f65, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB103_9;
bra.uni BB103_8;

BB103_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f172,%f173}, [%rd21];

	bra.uni BB103_10;

BB103_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f172,%f173}, [%rd19];


BB103_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f74, %f75}, [%rd23];

	fma.rn.f32 %f76, %f172, %f74, %f9;
fma.rn.f32 %f77, %f172, %f75, %f10;
mul.f32 %f78, %f173, %f75;
sub.f32 %f17, %f76, %f78;
fma.rn.f32 %f18, %f173, %f74, %f77;
add.s32 %r8, %r6, 2;
@%p4 bra BB103_12;
bra.uni BB103_11;

BB103_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f174,%f175}, [%rd27];

	bra.uni BB103_13;

BB103_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f174,%f175}, [%rd25];


BB103_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f83, %f84}, [%rd29];

	fma.rn.f32 %f85, %f174, %f83, %f17;
fma.rn.f32 %f86, %f174, %f84, %f18;
mul.f32 %f87, %f175, %f84;
sub.f32 %f25, %f85, %f87;
fma.rn.f32 %f26, %f175, %f83, %f86;
add.s32 %r9, %r6, 3;
@%p4 bra BB103_15;
bra.uni BB103_14;

BB103_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f176,%f177}, [%rd33];

	bra.uni BB103_16;

BB103_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f176,%f177}, [%rd31];


BB103_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f92, %f93}, [%rd35];

	fma.rn.f32 %f94, %f176, %f92, %f25;
fma.rn.f32 %f95, %f176, %f93, %f26;
mul.f32 %f96, %f177, %f93;
sub.f32 %f180, %f94, %f96;
fma.rn.f32 %f181, %f177, %f92, %f95;

BB103_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB103_3;

BB103_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f180, %f181};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB103_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB103_26;

ld.shared.v2.f32 {%f106, %f107}, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f110, %f111}, [%rd47];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd6], {%f115, %f114};

BB103_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB103_28;

ld.shared.v2.f32 {%f116, %f117}, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f120, %f121}, [%rd50];
add.f32 %f124, %f117, %f121;
add.f32 %f125, %f116, %f120;
st.shared.v2.f32 [%rd6], {%f125, %f124};

BB103_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB103_30;

ld.shared.v2.f32 {%f126, %f127}, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f130, %f131}, [%rd53];
add.f32 %f134, %f127, %f131;
add.f32 %f135, %f126, %f130;
st.shared.v2.f32 [%rd6], {%f135, %f134};

BB103_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB103_32;

ld.shared.v2.f32 {%f136, %f137}, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f32 {%f140, %f141}, [%rd56];
add.f32 %f144, %f137, %f141;
add.f32 %f145, %f136, %f140;
st.shared.v2.f32 [%rd6], {%f145, %f144};

BB103_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB103_36;
bra.uni BB103_33;

BB103_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd9;
cvta.to.global.u64 %rd58, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
ld.global.v2.f32 {%f148, %f149}, [%rd57];
setp.neu.f32	%p22, %f148, 0f00000000;
setp.neu.f32	%p23, %f149, 0f00000000;
or.pred %p24, %p22, %p23;
mul.wide.s32 %rd59, %r117, 8;
add.s64 %rd7, %rd58, %rd59;
mov.f32 %f183, 0f00000000;
mov.f32 %f182, %f183;
@!%p24 bra BB103_35;
bra.uni BB103_34;

BB103_34:
ld.global.v2.f32 {%f150, %f151}, [%rd7];
mul.f32 %f154, %f150, %f148;
mul.f32 %f155, %f151, %f149;
sub.f32 %f182, %f154, %f155;
mul.f32 %f156, %f151, %f148;
fma.rn.f32 %f183, %f150, %f149, %f156;

BB103_35:
cvta.to.global.u64 %rd60, %rd8;
mul.wide.s32 %rd61, %r26, 8;
add.s64 %rd63, %rd44, %rd61;
ld.global.v2.f32 {%f157, %f158}, [%rd60];
ld.shared.v2.f32 {%f161, %f162}, [%rd63];
fma.rn.f32 %f165, %f161, %f157, %f182;
fma.rn.f32 %f166, %f161, %f158, %f183;
mul.f32 %f167, %f162, %f158;
fma.rn.f32 %f168, %f162, %f157, %f166;
sub.f32 %f169, %f165, %f167;
st.global.v2.f32 [%rd7], {%f169, %f168};

BB103_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<144>;
.reg .b32 %r<103>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f141, 0f00000000;
mov.f32 %f140, %f141;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB104_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
mov.f32 %f141, 0f00000000;
mov.f32 %f140, %f141;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB104_8;

mov.f32 %f140, 0f00000000;
mov.f32 %f141, %f140;

BB104_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB104_5;
bra.uni BB104_4;

BB104_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB104_7;

BB104_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f59,%f60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd25];

	fma.rn.f32 %f63, %f59, %f61, %f140;
fma.rn.f32 %f64, %f59, %f62, %f141;
mul.f32 %f65, %f60, %f62;
sub.f32 %f140, %f63, %f65;
fma.rn.f32 %f141, %f60, %f61, %f64;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB104_6;
bra.uni BB104_7;

BB104_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f25,%f26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f27, %f28}, [%rd11];

	fma.rn.f32 %f41, %f25, %f27, %f140;
fma.rn.f32 %f42, %f25, %f28, %f141;
mul.f32 %f43, %f26, %f28;
sub.f32 %f44, %f41, %f43;
fma.rn.f32 %f45, %f26, %f27, %f42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd13];

	fma.rn.f32 %f46, %f29, %f31, %f44;
fma.rn.f32 %f47, %f29, %f32, %f45;
mul.f32 %f48, %f30, %f32;
sub.f32 %f49, %f46, %f48;
fma.rn.f32 %f50, %f30, %f31, %f47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd15];

	fma.rn.f32 %f51, %f33, %f35, %f49;
fma.rn.f32 %f52, %f33, %f36, %f50;
mul.f32 %f53, %f34, %f36;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f34, %f35, %f52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd17];

	fma.rn.f32 %f56, %f37, %f39, %f54;
fma.rn.f32 %f57, %f37, %f40, %f55;
mul.f32 %f58, %f38, %f40;
sub.f32 %f140, %f56, %f58;
fma.rn.f32 %f141, %f38, %f39, %f57;

BB104_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB104_3;

BB104_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f140, %f141};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB104_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB104_11;

ld.shared.v2.f32 {%f66, %f67}, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f70, %f71}, [%rd32];
add.f32 %f74, %f67, %f71;
add.f32 %f75, %f66, %f70;
st.shared.v2.f32 [%rd3], {%f75, %f74};

BB104_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB104_13;

ld.shared.v2.f32 {%f76, %f77}, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f80, %f81}, [%rd35];
add.f32 %f84, %f77, %f81;
add.f32 %f85, %f76, %f80;
st.shared.v2.f32 [%rd3], {%f85, %f84};

BB104_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB104_15;

ld.shared.v2.f32 {%f86, %f87}, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f90, %f91}, [%rd38];
add.f32 %f94, %f87, %f91;
add.f32 %f95, %f86, %f90;
st.shared.v2.f32 [%rd3], {%f95, %f94};

BB104_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB104_17;

ld.shared.v2.f32 {%f96, %f97}, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f32 {%f100, %f101}, [%rd41];
add.f32 %f104, %f97, %f101;
add.f32 %f105, %f96, %f100;
st.shared.v2.f32 [%rd3], {%f105, %f104};

BB104_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB104_19;

ld.shared.v2.f32 {%f106, %f107}, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f32 {%f110, %f111}, [%rd44];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd3], {%f115, %f114};

BB104_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB104_23;
bra.uni BB104_20;

BB104_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd6;
cvta.to.global.u64 %rd46, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
ld.global.v2.f32 {%f118, %f119}, [%rd45];
setp.neu.f32	%p18, %f118, 0f00000000;
setp.neu.f32	%p19, %f119, 0f00000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd47, %r97, 8;
add.s64 %rd4, %rd46, %rd47;
mov.f32 %f143, 0f00000000;
mov.f32 %f142, %f143;
@!%p20 bra BB104_22;
bra.uni BB104_21;

BB104_21:
ld.global.v2.f32 {%f120, %f121}, [%rd4];
mul.f32 %f124, %f120, %f118;
mul.f32 %f125, %f121, %f119;
sub.f32 %f142, %f124, %f125;
mul.f32 %f126, %f121, %f118;
fma.rn.f32 %f143, %f120, %f119, %f126;

BB104_22:
cvta.to.global.u64 %rd48, %rd5;
mul.wide.s32 %rd49, %r23, 8;
add.s64 %rd51, %rd29, %rd49;
ld.global.v2.f32 {%f127, %f128}, [%rd48];
ld.shared.v2.f32 {%f131, %f132}, [%rd51];
fma.rn.f32 %f135, %f131, %f127, %f142;
fma.rn.f32 %f136, %f131, %f128, %f143;
mul.f32 %f137, %f132, %f128;
fma.rn.f32 %f138, %f132, %f127, %f136;
sub.f32 %f139, %f135, %f137;
st.global.v2.f32 [%rd4], {%f139, %f138};

BB104_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<26>;
.reg .b16 %rs<9>;
.reg .f32 %f<194>;
.reg .b32 %r<129>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f191, 0f00000000;
mov.f32 %f190, %f191;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB105_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
mov.f32 %f191, 0f00000000;
mov.f32 %f190, %f191;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB105_23;

mov.f32 %f190, 0f00000000;
mov.f32 %f191, %f190;

BB105_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB105_17;
bra.uni BB105_4;

BB105_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB105_22;

BB105_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB105_20;
bra.uni BB105_19;

BB105_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f188,%f189}, [%rd39];

	bra.uni BB105_21;

BB105_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f188,%f189}, [%rd37];


BB105_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f101, %f102}, [%rd41];

	fma.rn.f32 %f103, %f188, %f101, %f190;
fma.rn.f32 %f104, %f188, %f102, %f191;
mul.f32 %f105, %f189, %f102;
sub.f32 %f190, %f103, %f105;
fma.rn.f32 %f191, %f189, %f101, %f104;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB105_18;
bra.uni BB105_22;

BB105_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB105_6;
bra.uni BB105_5;

BB105_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f180,%f181}, [%rd15];

	bra.uni BB105_7;

BB105_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f180,%f181}, [%rd13];


BB105_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd17];

	fma.rn.f32 %f67, %f180, %f65, %f190;
fma.rn.f32 %f68, %f180, %f66, %f191;
mul.f32 %f69, %f181, %f66;
sub.f32 %f9, %f67, %f69;
fma.rn.f32 %f10, %f181, %f65, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB105_9;
bra.uni BB105_8;

BB105_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f182,%f183}, [%rd21];

	bra.uni BB105_10;

BB105_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f182,%f183}, [%rd19];


BB105_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f74, %f75}, [%rd23];

	fma.rn.f32 %f76, %f182, %f74, %f9;
fma.rn.f32 %f77, %f182, %f75, %f10;
mul.f32 %f78, %f183, %f75;
sub.f32 %f17, %f76, %f78;
fma.rn.f32 %f18, %f183, %f74, %f77;
add.s32 %r8, %r6, 2;
@%p4 bra BB105_12;
bra.uni BB105_11;

BB105_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f184,%f185}, [%rd27];

	bra.uni BB105_13;

BB105_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f184,%f185}, [%rd25];


BB105_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f83, %f84}, [%rd29];

	fma.rn.f32 %f85, %f184, %f83, %f17;
fma.rn.f32 %f86, %f184, %f84, %f18;
mul.f32 %f87, %f185, %f84;
sub.f32 %f25, %f85, %f87;
fma.rn.f32 %f26, %f185, %f83, %f86;
add.s32 %r9, %r6, 3;
@%p4 bra BB105_15;
bra.uni BB105_14;

BB105_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f186,%f187}, [%rd33];

	bra.uni BB105_16;

BB105_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f186,%f187}, [%rd31];


BB105_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f92, %f93}, [%rd35];

	fma.rn.f32 %f94, %f186, %f92, %f25;
fma.rn.f32 %f95, %f186, %f93, %f26;
mul.f32 %f96, %f187, %f93;
sub.f32 %f190, %f94, %f96;
fma.rn.f32 %f191, %f187, %f92, %f95;

BB105_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB105_3;

BB105_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f190, %f191};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB105_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB105_26;

ld.shared.v2.f32 {%f106, %f107}, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f110, %f111}, [%rd47];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd6], {%f115, %f114};

BB105_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB105_28;

ld.shared.v2.f32 {%f116, %f117}, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f120, %f121}, [%rd50];
add.f32 %f124, %f117, %f121;
add.f32 %f125, %f116, %f120;
st.shared.v2.f32 [%rd6], {%f125, %f124};

BB105_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB105_30;

ld.shared.v2.f32 {%f126, %f127}, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f130, %f131}, [%rd53];
add.f32 %f134, %f127, %f131;
add.f32 %f135, %f126, %f130;
st.shared.v2.f32 [%rd6], {%f135, %f134};

BB105_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB105_32;

ld.shared.v2.f32 {%f136, %f137}, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f32 {%f140, %f141}, [%rd56];
add.f32 %f144, %f137, %f141;
add.f32 %f145, %f136, %f140;
st.shared.v2.f32 [%rd6], {%f145, %f144};

BB105_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB105_34;

ld.shared.v2.f32 {%f146, %f147}, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f32 {%f150, %f151}, [%rd59];
add.f32 %f154, %f147, %f151;
add.f32 %f155, %f146, %f150;
st.shared.v2.f32 [%rd6], {%f155, %f154};

BB105_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB105_38;
bra.uni BB105_35;

BB105_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd9;
cvta.to.global.u64 %rd61, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
ld.global.v2.f32 {%f158, %f159}, [%rd60];
setp.neu.f32	%p23, %f158, 0f00000000;
setp.neu.f32	%p24, %f159, 0f00000000;
or.pred %p25, %p23, %p24;
mul.wide.s32 %rd62, %r123, 8;
add.s64 %rd7, %rd61, %rd62;
mov.f32 %f193, 0f00000000;
mov.f32 %f192, %f193;
@!%p25 bra BB105_37;
bra.uni BB105_36;

BB105_36:
ld.global.v2.f32 {%f160, %f161}, [%rd7];
mul.f32 %f164, %f160, %f158;
mul.f32 %f165, %f161, %f159;
sub.f32 %f192, %f164, %f165;
mul.f32 %f166, %f161, %f158;
fma.rn.f32 %f193, %f160, %f159, %f166;

BB105_37:
cvta.to.global.u64 %rd63, %rd8;
mul.wide.s32 %rd64, %r26, 8;
add.s64 %rd66, %rd44, %rd64;
ld.global.v2.f32 {%f167, %f168}, [%rd63];
ld.shared.v2.f32 {%f171, %f172}, [%rd66];
fma.rn.f32 %f175, %f171, %f167, %f192;
fma.rn.f32 %f176, %f171, %f168, %f193;
mul.f32 %f177, %f172, %f168;
fma.rn.f32 %f178, %f172, %f167, %f176;
sub.f32 %f179, %f175, %f177;
st.global.v2.f32 [%rd7], {%f179, %f178};

BB105_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<154>;
.reg .b32 %r<109>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f151, 0f00000000;
mov.f32 %f150, %f151;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB106_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
mov.f32 %f151, 0f00000000;
mov.f32 %f150, %f151;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB106_8;

mov.f32 %f150, 0f00000000;
mov.f32 %f151, %f150;

BB106_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB106_5;
bra.uni BB106_4;

BB106_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB106_7;

BB106_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f32 {%f59,%f60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f32 {%f61, %f62}, [%rd25];

	fma.rn.f32 %f63, %f59, %f61, %f150;
fma.rn.f32 %f64, %f59, %f62, %f151;
mul.f32 %f65, %f60, %f62;
sub.f32 %f150, %f63, %f65;
fma.rn.f32 %f151, %f60, %f61, %f64;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB106_6;
bra.uni BB106_7;

BB106_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f32 {%f25,%f26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f32 {%f27, %f28}, [%rd11];

	fma.rn.f32 %f41, %f25, %f27, %f150;
fma.rn.f32 %f42, %f25, %f28, %f151;
mul.f32 %f43, %f26, %f28;
sub.f32 %f44, %f41, %f43;
fma.rn.f32 %f45, %f26, %f27, %f42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f32 {%f31, %f32}, [%rd13];

	fma.rn.f32 %f46, %f29, %f31, %f44;
fma.rn.f32 %f47, %f29, %f32, %f45;
mul.f32 %f48, %f30, %f32;
sub.f32 %f49, %f46, %f48;
fma.rn.f32 %f50, %f30, %f31, %f47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f32 {%f33,%f34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f32 {%f35, %f36}, [%rd15];

	fma.rn.f32 %f51, %f33, %f35, %f49;
fma.rn.f32 %f52, %f33, %f36, %f50;
mul.f32 %f53, %f34, %f36;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f34, %f35, %f52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f32 {%f39, %f40}, [%rd17];

	fma.rn.f32 %f56, %f37, %f39, %f54;
fma.rn.f32 %f57, %f37, %f40, %f55;
mul.f32 %f58, %f38, %f40;
sub.f32 %f150, %f56, %f58;
fma.rn.f32 %f151, %f38, %f39, %f57;

BB106_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB106_3;

BB106_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f32 [%rd3], {%f150, %f151};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB106_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB106_11;

ld.shared.v2.f32 {%f66, %f67}, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f32 {%f70, %f71}, [%rd32];
add.f32 %f74, %f67, %f71;
add.f32 %f75, %f66, %f70;
st.shared.v2.f32 [%rd3], {%f75, %f74};

BB106_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB106_13;

ld.shared.v2.f32 {%f76, %f77}, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f32 {%f80, %f81}, [%rd35];
add.f32 %f84, %f77, %f81;
add.f32 %f85, %f76, %f80;
st.shared.v2.f32 [%rd3], {%f85, %f84};

BB106_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB106_15;

ld.shared.v2.f32 {%f86, %f87}, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f32 {%f90, %f91}, [%rd38];
add.f32 %f94, %f87, %f91;
add.f32 %f95, %f86, %f90;
st.shared.v2.f32 [%rd3], {%f95, %f94};

BB106_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB106_17;

ld.shared.v2.f32 {%f96, %f97}, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f32 {%f100, %f101}, [%rd41];
add.f32 %f104, %f97, %f101;
add.f32 %f105, %f96, %f100;
st.shared.v2.f32 [%rd3], {%f105, %f104};

BB106_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB106_19;

ld.shared.v2.f32 {%f106, %f107}, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f32 {%f110, %f111}, [%rd44];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd3], {%f115, %f114};

BB106_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB106_21;

ld.shared.v2.f32 {%f116, %f117}, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 8;
add.s64 %rd47, %rd29, %rd45;
ld.shared.v2.f32 {%f120, %f121}, [%rd47];
add.f32 %f124, %f117, %f121;
add.f32 %f125, %f116, %f120;
st.shared.v2.f32 [%rd3], {%f125, %f124};

BB106_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB106_25;
bra.uni BB106_22;

BB106_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd6;
cvta.to.global.u64 %rd49, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
ld.global.v2.f32 {%f128, %f129}, [%rd48];
setp.neu.f32	%p19, %f128, 0f00000000;
setp.neu.f32	%p20, %f129, 0f00000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd50, %r103, 8;
add.s64 %rd4, %rd49, %rd50;
mov.f32 %f153, 0f00000000;
mov.f32 %f152, %f153;
@!%p21 bra BB106_24;
bra.uni BB106_23;

BB106_23:
ld.global.v2.f32 {%f130, %f131}, [%rd4];
mul.f32 %f134, %f130, %f128;
mul.f32 %f135, %f131, %f129;
sub.f32 %f152, %f134, %f135;
mul.f32 %f136, %f131, %f128;
fma.rn.f32 %f153, %f130, %f129, %f136;

BB106_24:
cvta.to.global.u64 %rd51, %rd5;
mul.wide.s32 %rd52, %r23, 8;
add.s64 %rd54, %rd29, %rd52;
ld.global.v2.f32 {%f137, %f138}, [%rd51];
ld.shared.v2.f32 {%f141, %f142}, [%rd54];
fma.rn.f32 %f145, %f141, %f137, %f152;
fma.rn.f32 %f146, %f141, %f138, %f153;
mul.f32 %f147, %f142, %f138;
fma.rn.f32 %f148, %f142, %f137, %f146;
sub.f32 %f149, %f145, %f147;
st.global.v2.f32 [%rd4], {%f149, %f148};

BB106_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<27>;
.reg .b16 %rs<9>;
.reg .f32 %f<204>;
.reg .b32 %r<135>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6float2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f201, 0f00000000;
mov.f32 %f200, %f201;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB107_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
mov.f32 %f201, 0f00000000;
mov.f32 %f200, %f201;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB107_23;

mov.f32 %f200, 0f00000000;
mov.f32 %f201, %f200;

BB107_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB107_17;
bra.uni BB107_4;

BB107_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB107_22;

BB107_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB107_20;
bra.uni BB107_19;

BB107_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f32 {%f198,%f199}, [%rd39];

	bra.uni BB107_21;

BB107_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f32 {%f198,%f199}, [%rd37];


BB107_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f32 {%f101, %f102}, [%rd41];

	fma.rn.f32 %f103, %f198, %f101, %f200;
fma.rn.f32 %f104, %f198, %f102, %f201;
mul.f32 %f105, %f199, %f102;
sub.f32 %f200, %f103, %f105;
fma.rn.f32 %f201, %f199, %f101, %f104;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB107_18;
bra.uni BB107_22;

BB107_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB107_6;
bra.uni BB107_5;

BB107_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f32 {%f190,%f191}, [%rd15];

	bra.uni BB107_7;

BB107_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f32 {%f190,%f191}, [%rd13];


BB107_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f32 {%f65, %f66}, [%rd17];

	fma.rn.f32 %f67, %f190, %f65, %f200;
fma.rn.f32 %f68, %f190, %f66, %f201;
mul.f32 %f69, %f191, %f66;
sub.f32 %f9, %f67, %f69;
fma.rn.f32 %f10, %f191, %f65, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB107_9;
bra.uni BB107_8;

BB107_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f32 {%f192,%f193}, [%rd21];

	bra.uni BB107_10;

BB107_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f32 {%f192,%f193}, [%rd19];


BB107_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f32 {%f74, %f75}, [%rd23];

	fma.rn.f32 %f76, %f192, %f74, %f9;
fma.rn.f32 %f77, %f192, %f75, %f10;
mul.f32 %f78, %f193, %f75;
sub.f32 %f17, %f76, %f78;
fma.rn.f32 %f18, %f193, %f74, %f77;
add.s32 %r8, %r6, 2;
@%p4 bra BB107_12;
bra.uni BB107_11;

BB107_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f32 {%f194,%f195}, [%rd27];

	bra.uni BB107_13;

BB107_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f32 {%f194,%f195}, [%rd25];


BB107_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f32 {%f83, %f84}, [%rd29];

	fma.rn.f32 %f85, %f194, %f83, %f17;
fma.rn.f32 %f86, %f194, %f84, %f18;
mul.f32 %f87, %f195, %f84;
sub.f32 %f25, %f85, %f87;
fma.rn.f32 %f26, %f195, %f83, %f86;
add.s32 %r9, %r6, 3;
@%p4 bra BB107_15;
bra.uni BB107_14;

BB107_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f32 {%f196,%f197}, [%rd33];

	bra.uni BB107_16;

BB107_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f32 {%f196,%f197}, [%rd31];


BB107_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f32 {%f92, %f93}, [%rd35];

	fma.rn.f32 %f94, %f196, %f92, %f25;
fma.rn.f32 %f95, %f196, %f93, %f26;
mul.f32 %f96, %f197, %f93;
sub.f32 %f200, %f94, %f96;
fma.rn.f32 %f201, %f197, %f92, %f95;

BB107_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB107_3;

BB107_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f32 [%rd6], {%f200, %f201};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB107_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB107_26;

ld.shared.v2.f32 {%f106, %f107}, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f32 {%f110, %f111}, [%rd47];
add.f32 %f114, %f107, %f111;
add.f32 %f115, %f106, %f110;
st.shared.v2.f32 [%rd6], {%f115, %f114};

BB107_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB107_28;

ld.shared.v2.f32 {%f116, %f117}, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f32 {%f120, %f121}, [%rd50];
add.f32 %f124, %f117, %f121;
add.f32 %f125, %f116, %f120;
st.shared.v2.f32 [%rd6], {%f125, %f124};

BB107_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB107_30;

ld.shared.v2.f32 {%f126, %f127}, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f32 {%f130, %f131}, [%rd53];
add.f32 %f134, %f127, %f131;
add.f32 %f135, %f126, %f130;
st.shared.v2.f32 [%rd6], {%f135, %f134};

BB107_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB107_32;

ld.shared.v2.f32 {%f136, %f137}, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f32 {%f140, %f141}, [%rd56];
add.f32 %f144, %f137, %f141;
add.f32 %f145, %f136, %f140;
st.shared.v2.f32 [%rd6], {%f145, %f144};

BB107_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB107_34;

ld.shared.v2.f32 {%f146, %f147}, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f32 {%f150, %f151}, [%rd59];
add.f32 %f154, %f147, %f151;
add.f32 %f155, %f146, %f150;
st.shared.v2.f32 [%rd6], {%f155, %f154};

BB107_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB107_36;

ld.shared.v2.f32 {%f156, %f157}, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 8;
add.s64 %rd62, %rd44, %rd60;
ld.shared.v2.f32 {%f160, %f161}, [%rd62];
add.f32 %f164, %f157, %f161;
add.f32 %f165, %f156, %f160;
st.shared.v2.f32 [%rd6], {%f165, %f164};

BB107_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB107_40;
bra.uni BB107_37;

BB107_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd9;
cvta.to.global.u64 %rd64, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
ld.global.v2.f32 {%f168, %f169}, [%rd63];
setp.neu.f32	%p24, %f168, 0f00000000;
setp.neu.f32	%p25, %f169, 0f00000000;
or.pred %p26, %p24, %p25;
mul.wide.s32 %rd65, %r129, 8;
add.s64 %rd7, %rd64, %rd65;
mov.f32 %f203, 0f00000000;
mov.f32 %f202, %f203;
@!%p26 bra BB107_39;
bra.uni BB107_38;

BB107_38:
ld.global.v2.f32 {%f170, %f171}, [%rd7];
mul.f32 %f174, %f170, %f168;
mul.f32 %f175, %f171, %f169;
sub.f32 %f202, %f174, %f175;
mul.f32 %f176, %f171, %f168;
fma.rn.f32 %f203, %f170, %f169, %f176;

BB107_39:
cvta.to.global.u64 %rd66, %rd8;
mul.wide.s32 %rd67, %r26, 8;
add.s64 %rd69, %rd44, %rd67;
ld.global.v2.f32 {%f177, %f178}, [%rd66];
ld.shared.v2.f32 {%f181, %f182}, [%rd69];
fma.rn.f32 %f185, %f181, %f177, %f202;
fma.rn.f32 %f186, %f181, %f178, %f203;
mul.f32 %f187, %f182, %f178;
fma.rn.f32 %f188, %f182, %f177, %f186;
sub.f32 %f189, %f185, %f187;
st.global.v2.f32 [%rd7], {%f189, %f188};

BB107_40:
ret;
}


