{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 17:56:36 2012 " "Info: Processing started: Tue Nov 27 17:56:36 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level_fsm -c top_level_fsm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_fsm -c top_level_fsm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "clk50m " "Warning: Clock Setting \"clk50m\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock " "Info: Detected ripple clock \"top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock\" as buffer" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|motor_control:motor1\|clk_div:s\|r_new_clock " "Info: Detected ripple clock \"top_level_fsm:fsm\|motor_control:motor1\|clk_div:s\|r_new_clock\" as buffer" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|motor_control:motor1\|clk_div:s\|r_new_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 register AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|d_byteenable\[1\] register AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_8_reg_segment_0\[0\] 7.098 ns " "Info: Slack time is 7.098 ns for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|d_byteenable\[1\]\" and destination register \"AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_8_reg_segment_0\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "77.51 MHz 12.902 ns " "Info: Fmax is 77.51 MHz (period= 12.902 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.770 ns + Largest register register " "Info: + Largest register to register requirement is 19.770 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.581 ns " "Info: + Latch edge is 17.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns + Largest " "Info: + Largest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.511 ns + Shortest register " "Info: + Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3164 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3164; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_8_reg_segment_0\[0\] 3 REG LCFF_X31_Y8_N21 1 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_8_reg_segment_0\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.502 ns - Longest register " "Info: - Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3164 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3164; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 2.502 ns AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|d_byteenable\[1\] 3 REG LCFF_X22_Y7_N27 9 " "Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.502 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 9; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|d_byteenable\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0.v" 4360 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.06 % ) " "Info: Total cell delay = 0.602 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 75.94 % ) " "Info: Total interconnect delay = 1.900 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] {} } { 0.000ns 0.929ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] {} } { 0.000ns 0.929ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "cpu_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0.v" 4360 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] {} } { 0.000ns 0.929ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.672 ns - Longest register register " "Info: - Longest register to register delay is 12.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|d_byteenable\[1\] 1 REG LCFF_X22_Y7_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 9; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|d_byteenable\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0.v" 4360 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.545 ns) 2.039 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in\|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1 2 COMB LCCOMB_X13_Y7_N10 7 " "Info: 2: + IC(1.494 ns) + CELL(0.545 ns) = 2.039 ns; Loc. = LCCOMB_X13_Y7_N10; Fanout = 7; COMB Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in\|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.544 ns) 3.773 ns AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2 3 COMB LCCOMB_X12_Y6_N16 2 " "Info: 3: + IC(1.190 ns) + CELL(0.544 ns) = 3.773 ns; Loc. = LCCOMB_X12_Y6_N16; Fanout = 2; COMB Node = 'AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 4913 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.322 ns) 4.640 ns AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4 4 COMB LCCOMB_X11_Y6_N6 9 " "Info: 4: + IC(0.545 ns) + CELL(0.322 ns) = 4.640 ns; Loc. = LCCOMB_X11_Y6_N6; Fanout = 9; COMB Node = 'AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 4913 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.178 ns) 5.722 ns AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0 5 COMB LCCOMB_X11_Y4_N20 35 " "Info: 5: + IC(0.904 ns) + CELL(0.178 ns) = 5.722 ns; Loc. = LCCOMB_X11_Y4_N20; Fanout = 35; COMB Node = 'AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 4912 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 6.349 ns AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|sram_0_avalon_sram_slave_write 6 COMB LCCOMB_X11_Y4_N24 2 " "Info: 6: + IC(0.305 ns) + CELL(0.322 ns) = 6.349 ns; Loc. = LCCOMB_X11_Y4_N24; Fanout = 2; COMB Node = 'AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|sram_0_avalon_sram_slave_write'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_write } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 4928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.477 ns) 7.721 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_count_enable~5 7 COMB LCCOMB_X11_Y7_N12 1 " "Info: 7: + IC(0.895 ns) + CELL(0.477 ns) = 7.721 ns; Loc. = LCCOMB_X11_Y7_N12; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_count_enable~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_write AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~5 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.545 ns) 8.575 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_count_enable~10 8 COMB LCCOMB_X11_Y7_N18 6 " "Info: 8: + IC(0.309 ns) + CELL(0.545 ns) = 8.575 ns; Loc. = LCCOMB_X11_Y7_N18; Fanout = 6; COMB Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_count_enable~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~5 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~10 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.178 ns) 10.559 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|always1~0 9 COMB LCCOMB_X22_Y8_N24 2 " "Info: 9: + IC(1.806 ns) + CELL(0.178 ns) = 10.559 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 2; COMB Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|always1~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~10 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.758 ns) 12.672 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_8_reg_segment_0\[0\] 10 REG LCFF_X31_Y8_N21 1 " "Info: 10: + IC(1.355 ns) + CELL(0.758 ns) = 12.672 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_8_reg_segment_0\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always1~0 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.869 ns ( 30.53 % ) " "Info: Total cell delay = 3.869 ns ( 30.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.803 ns ( 69.47 % ) " "Info: Total interconnect delay = 8.803 ns ( 69.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.672 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_write AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~5 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~10 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always1~0 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.672 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_write {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~5 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~10 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always1~0 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] {} } { 0.000ns 1.494ns 1.190ns 0.545ns 0.904ns 0.305ns 0.895ns 0.309ns 1.806ns 1.355ns } { 0.000ns 0.545ns 0.544ns 0.322ns 0.178ns 0.322ns 0.477ns 0.545ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] {} } { 0.000ns 0.929ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.672 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0 AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_write AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~5 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~10 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always1~0 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.672 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[1] {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in|cpu_0_data_master_byteenable_AUDIO_SOPC_clock_0_in~1 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~2 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave~4 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_granted_sram_0_avalon_sram_slave~0 {} AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_write {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~5 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~10 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always1~0 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0] {} } { 0.000ns 1.494ns 1.190ns 0.545ns 0.904ns 0.305ns 0.895ns 0.309ns 1.806ns 1.355ns } { 0.000ns 0.545ns 0.544ns 0.322ns 0.178ns 0.322ns 0.477ns 0.545ns 0.178ns 0.758ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request register AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 1.88 ns " "Info: Slack time is 1.88 ns for clock \"CLOCK_50\" between source register \"AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request\" and destination register \"AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.515 ns + Largest register register " "Info: + Largest register to register requirement is 2.515 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.419 ns + " "Info: + Setup relationship between source and destination is 2.419 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.581 ns " "Info: - Launch edge is 17.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.335 ns + Largest " "Info: + Largest clock skew is 0.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.845 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 508 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 508; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X10_Y7_N3 1 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.510 ns - Longest register " "Info: - Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3164 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3164; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.510 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X10_Y7_N13 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X10_Y7_N13; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.98 % ) " "Info: Total cell delay = 0.602 ns ( 23.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 76.02 % ) " "Info: Total interconnect delay = 1.908 ns ( 76.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 0.929ns 0.979ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 0.929ns 0.979ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 0.929ns 0.979ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.635 ns - Longest register register " "Info: - Longest register to register delay is 0.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request 1 REG LCFF_X10_Y7_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N13; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 0.539 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder 2 COMB LCCOMB_X10_Y7_N2 1 " "Info: 2: + IC(0.361 ns) + CELL(0.178 ns) = 0.539 ns; Loc. = LCCOMB_X10_Y7_N2; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.635 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X10_Y7_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.635 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 43.15 % ) " "Info: Total cell delay = 0.274 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.361 ns ( 56.85 % ) " "Info: Total interconnect delay = 0.361 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.635 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.361ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 0.929ns 0.979ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.635 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.361ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 96.97 MHz 10.312 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 96.97 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 10.312 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.917 ns + Longest register register " "Info: + Longest register to register delay is 4.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X11_Y13_N29 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.458 ns) 1.109 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X10_Y13_N30 3 " "Info: 2: + IC(0.651 ns) + CELL(0.458 ns) = 1.109 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.322 ns) 1.902 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X11_Y13_N14 1 " "Info: 3: + IC(0.471 ns) + CELL(0.322 ns) = 1.902 ns; Loc. = LCCOMB_X11_Y13_N14; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.516 ns) 2.914 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X10_Y13_N18 1 " "Info: 4: + IC(0.496 ns) + CELL(0.516 ns) = 2.914 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 3.740 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X10_Y13_N8 1 " "Info: 5: + IC(0.305 ns) + CELL(0.521 ns) = 3.740 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.545 ns) 4.821 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X11_Y13_N8 1 " "Info: 6: + IC(0.536 ns) + CELL(0.545 ns) = 4.821 ns; Loc. = LCCOMB_X11_Y13_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.917 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X11_Y13_N9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.917 ns; Loc. = LCFF_X11_Y13_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 49.99 % ) " "Info: Total cell delay = 2.458 ns ( 49.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns ( 50.01 % ) " "Info: Total interconnect delay = 2.459 ns ( 50.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.651ns 0.471ns 0.496ns 0.305ns 0.536ns 0.000ns } { 0.000ns 0.458ns 0.322ns 0.516ns 0.521ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.916 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.602 ns) 4.916 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X11_Y13_N9 2 " "Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 4.916 ns; Loc. = LCFF_X11_Y13_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.25 % ) " "Info: Total cell delay = 0.602 ns ( 12.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.314 ns ( 87.75 % ) " "Info: Total interconnect delay = 4.314 ns ( 87.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.310ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.916 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.602 ns) 4.916 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X11_Y13_N29 10 " "Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 4.916 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.25 % ) " "Info: Total cell delay = 0.602 ns ( 12.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.314 ns ( 87.75 % ) " "Info: Total interconnect delay = 4.314 ns ( 87.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.310ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.310ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.310ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.651ns 0.471ns 0.496ns 0.305ns 0.536ns 0.000ns } { 0.000ns 0.458ns 0.322ns 0.516ns 0.521ns 0.545ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.310ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.310ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\" and destination register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 1 REG LCFF_X4_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector0~0 2 COMB LCCOMB_X4_Y6_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X4_Y6_N22; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y6_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.513 ns + Longest register " "Info: + Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3164 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3164; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 2.513 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y6_N23 2 " "Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.911 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.513 ns - Shortest register " "Info: - Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3164 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3164; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 2.513 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y6_N23 2 " "Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.911 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\] register top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick 201 ps " "Info: Minimum slack time is 201 ps for clock \"CLOCK_50\" between source register \"top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\]\" and destination register \"top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.107 ns + Shortest register register " "Info: + Shortest register to register delay is 1.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\] 1 REG LCFF_X49_Y14_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y14_N7; Fanout = 3; REG Node = 'top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.178 ns) 0.549 ns top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|Equal0~0 2 COMB LCCOMB_X49_Y14_N26 1 " "Info: 2: + IC(0.371 ns) + CELL(0.178 ns) = 0.549 ns; Loc. = LCCOMB_X49_Y14_N26; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|Equal0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~0 } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 1.011 ns top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|Equal0~2 3 COMB LCCOMB_X49_Y14_N28 1 " "Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 1.011 ns; Loc. = LCCOMB_X49_Y14_N28; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|Equal0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~0 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~2 } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.107 ns top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick 4 REG LCFF_X49_Y14_N29 9 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.107 ns; Loc. = LCFF_X49_Y14_N29; Fanout = 9; REG Node = 'top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~2 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.83 % ) " "Info: Total cell delay = 0.452 ns ( 40.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.655 ns ( 59.17 % ) " "Info: Total interconnect delay = 0.655 ns ( 59.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~0 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~2 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.107 ns" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~0 {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~2 {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.371ns 0.284ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.906 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.906 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.897 ns + Smallest " "Info: + Smallest clock skew is 0.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.768 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.602 ns) 3.768 ns top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick 2 REG LCFF_X49_Y14_N29 9 " "Info: 2: + IC(2.140 ns) + CELL(0.602 ns) = 3.768 ns; Loc. = LCFF_X49_Y14_N29; Fanout = 9; REG Node = 'top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 43.21 % ) " "Info: Total cell delay = 1.628 ns ( 43.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 56.79 % ) " "Info: Total interconnect delay = 2.140 ns ( 56.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.140ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.871 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 508 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 508; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.602 ns) 2.871 ns top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\] 3 REG LCFF_X49_Y14_N7 3 " "Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X49_Y14_N7; Fanout = 3; REG Node = 'top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.70 % ) " "Info: Total cell delay = 1.628 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.243 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.140ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.140ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~0 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~2 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.107 ns" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~0 {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|Equal0~2 {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.371ns 0.284ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.140ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 pin SD_CMD register AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[43\] 1.807 ns " "Info: Slack time is 1.807 ns for clock \"CLOCK_50\" between source pin \"SD_CMD\" and destination register \"AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[43\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "8.000 ns + register " "Info: + tsu requirement for source pin and destination register is 8.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "6.193 ns - " "Info: - tsu from clock to input pin is 6.193 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.315 ns + Longest pin register " "Info: + Longest pin to register delay is 6.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SD_CMD 1 PIN PIN_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y20; Fanout = 2; PIN Node = 'SD_CMD'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns SD_CMD~0 2 COMB IOC_X50_Y3_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = IOC_X50_Y3_N2; Fanout = 4; COMB Node = 'SD_CMD~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { SD_CMD SD_CMD~0 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.322 ns) 1.940 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~2 3 COMB LCCOMB_X49_Y3_N4 2 " "Info: 3: + IC(0.784 ns) + CELL(0.322 ns) = 1.940 ns; Loc. = LCCOMB_X49_Y3_N4; Fanout = 2; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.178 ns) 3.844 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~4 4 COMB LCCOMB_X30_Y7_N14 2 " "Info: 4: + IC(1.726 ns) + CELL(0.178 ns) = 3.844 ns; Loc. = LCCOMB_X30_Y7_N14; Fanout = 2; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 4.477 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[100\]~0 5 COMB LCCOMB_X30_Y7_N20 136 " "Info: 5: + IC(0.311 ns) + CELL(0.322 ns) = 4.477 ns; Loc. = LCCOMB_X30_Y7_N20; Fanout = 136; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[100\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.758 ns) 6.315 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[43\] 6 REG LCFF_X25_Y7_N13 2 " "Info: 6: + IC(1.080 ns) + CELL(0.758 ns) = 6.315 ns; Loc. = LCFF_X25_Y7_N13; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[43\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 38.23 % ) " "Info: Total cell delay = 2.414 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 61.77 % ) " "Info: Total interconnect delay = 3.901 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] {} } { 0.000ns 0.000ns 0.784ns 1.726ns 0.311ns 1.080ns } { 0.000ns 0.834ns 0.322ns 0.178ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is -2.419 ns" {  } { { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.503 ns - Shortest register " "Info: - Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3164 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3164; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 2.503 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[43\] 3 REG LCFF_X25_Y7_N13 2 " "Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X25_Y7_N13; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[43\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.05 % ) " "Info: Total cell delay = 0.602 ns ( 24.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 75.95 % ) " "Info: Total interconnect delay = 1.901 ns ( 75.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] {} } { 0.000ns 0.929ns 0.972ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] {} } { 0.000ns 0.000ns 0.784ns 1.726ns 0.311ns 1.080ns } { 0.000ns 0.834ns 0.322ns 0.178ns 0.322ns 0.758ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] {} } { 0.000ns 0.929ns 0.972ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] {} } { 0.000ns 0.000ns 0.784ns 1.726ns 0.311ns 1.080ns } { 0.000ns 0.834ns 0.322ns 0.178ns 0.322ns 0.758ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43] {} } { 0.000ns 0.929ns 0.972ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 404 " "Warning: Can't achieve timing requirement tco along 404 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register top_level_fsm:fsm\|state\[2\]~_Duplicate_1 pin mtne_flags\[5\] -3.954 ns " "Info: Slack time is -3.954 ns for clock \"CLOCK_50\" between source register \"top_level_fsm:fsm\|state\[2\]~_Duplicate_1\" and destination pin \"mtne_flags\[5\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "8.000 ns + register " "Info: + tco requirement for source register and destination pin is 8.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "11.954 ns - " "Info: - tco from clock to output pin is 11.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 508 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 508; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns top_level_fsm:fsm\|state\[2\]~_Duplicate_1 3 REG LCFF_X2_Y22_N17 81 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N17; Fanout = 81; REG Node = 'top_level_fsm:fsm\|state\[2\]~_Duplicate_1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { CLOCK_50~clkctrl top_level_fsm:fsm|state[2]~_Duplicate_1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[2]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 316 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.826 ns + Longest register pin " "Info: + Longest register to pin delay is 8.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_level_fsm:fsm\|state\[2\]~_Duplicate_1 1 REG LCFF_X2_Y22_N17 81 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N17; Fanout = 81; REG Node = 'top_level_fsm:fsm\|state\[2\]~_Duplicate_1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|state[2]~_Duplicate_1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.544 ns) 1.520 ns top_level_fsm:fsm\|Selector39~1 2 COMB LCCOMB_X3_Y21_N14 2 " "Info: 2: + IC(0.976 ns) + CELL(0.544 ns) = 1.520 ns; Loc. = LCCOMB_X3_Y21_N14; Fanout = 2; COMB Node = 'top_level_fsm:fsm\|Selector39~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { top_level_fsm:fsm|state[2]~_Duplicate_1 top_level_fsm:fsm|Selector39~1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 2.149 ns top_level_fsm:fsm\|Selector39~4 3 COMB LCCOMB_X3_Y21_N16 1 " "Info: 3: + IC(0.307 ns) + CELL(0.322 ns) = 2.149 ns; Loc. = LCCOMB_X3_Y21_N16; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|Selector39~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { top_level_fsm:fsm|Selector39~1 top_level_fsm:fsm|Selector39~4 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 2.770 ns top_level_fsm:fsm\|Selector39~5 4 COMB LCCOMB_X3_Y21_N30 7 " "Info: 4: + IC(0.299 ns) + CELL(0.322 ns) = 2.770 ns; Loc. = LCCOMB_X3_Y21_N30; Fanout = 7; COMB Node = 'top_level_fsm:fsm\|Selector39~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { top_level_fsm:fsm|Selector39~4 top_level_fsm:fsm|Selector39~5 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 3.261 ns top_level_fsm:fsm\|Selector39~6 5 COMB LCCOMB_X3_Y21_N0 2 " "Info: 5: + IC(0.313 ns) + CELL(0.178 ns) = 3.261 ns; Loc. = LCCOMB_X3_Y21_N0; Fanout = 2; COMB Node = 'top_level_fsm:fsm\|Selector39~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { top_level_fsm:fsm|Selector39~5 top_level_fsm:fsm|Selector39~6 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(2.870 ns) 8.826 ns mtne_flags\[5\] 6 PIN PIN_Y21 0 " "Info: 6: + IC(2.695 ns) + CELL(2.870 ns) = 8.826 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'mtne_flags\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { top_level_fsm:fsm|Selector39~6 mtne_flags[5] } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.236 ns ( 47.99 % ) " "Info: Total cell delay = 4.236 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.590 ns ( 52.01 % ) " "Info: Total interconnect delay = 4.590 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { top_level_fsm:fsm|state[2]~_Duplicate_1 top_level_fsm:fsm|Selector39~1 top_level_fsm:fsm|Selector39~4 top_level_fsm:fsm|Selector39~5 top_level_fsm:fsm|Selector39~6 mtne_flags[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { top_level_fsm:fsm|state[2]~_Duplicate_1 {} top_level_fsm:fsm|Selector39~1 {} top_level_fsm:fsm|Selector39~4 {} top_level_fsm:fsm|Selector39~5 {} top_level_fsm:fsm|Selector39~6 {} mtne_flags[5] {} } { 0.000ns 0.976ns 0.307ns 0.299ns 0.313ns 2.695ns } { 0.000ns 0.544ns 0.322ns 0.322ns 0.178ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[2]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { top_level_fsm:fsm|state[2]~_Duplicate_1 top_level_fsm:fsm|Selector39~1 top_level_fsm:fsm|Selector39~4 top_level_fsm:fsm|Selector39~5 top_level_fsm:fsm|Selector39~6 mtne_flags[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { top_level_fsm:fsm|state[2]~_Duplicate_1 {} top_level_fsm:fsm|Selector39~1 {} top_level_fsm:fsm|Selector39~4 {} top_level_fsm:fsm|Selector39~5 {} top_level_fsm:fsm|Selector39~6 {} mtne_flags[5] {} } { 0.000ns 0.976ns 0.307ns 0.299ns 0.313ns 2.695ns } { 0.000ns 0.544ns 0.322ns 0.322ns 0.178ns 2.870ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[2]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[2]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { top_level_fsm:fsm|state[2]~_Duplicate_1 top_level_fsm:fsm|Selector39~1 top_level_fsm:fsm|Selector39~4 top_level_fsm:fsm|Selector39~5 top_level_fsm:fsm|Selector39~6 mtne_flags[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { top_level_fsm:fsm|state[2]~_Duplicate_1 {} top_level_fsm:fsm|Selector39~1 {} top_level_fsm:fsm|Selector39~4 {} top_level_fsm:fsm|Selector39~5 {} top_level_fsm:fsm|Selector39~6 {} mtne_flags[5] {} } { 0.000ns 0.976ns 0.307ns 0.299ns 0.313ns 2.695ns } { 0.000ns 0.544ns 0.322ns 0.322ns 0.178ns 2.870ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.810 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.810 ns) 2.810 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.810 ns) = 2.810 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 100.00 % ) " "Info: Total cell delay = 2.810 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.124 ns register " "Info: th for register \"sld_hub:auto_hub\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.915 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 4.915 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X9_Y13_N11 2 " "Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 4.915 ns; Loc. = LCFF_X9_Y13_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.25 % ) " "Info: Total cell delay = 0.602 ns ( 12.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.313 ns ( 87.75 % ) " "Info: Total interconnect delay = 4.313 ns ( 87.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.915 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 3.310ns 1.003ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.077 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y14_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.178 ns) 1.981 ns sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X9_Y13_N10 1 " "Info: 2: + IC(1.803 ns) + CELL(0.178 ns) = 1.981 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.077 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X9_Y13_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.077 ns; Loc. = LCFF_X9_Y13_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 13.19 % ) " "Info: Total cell delay = 0.274 ns ( 13.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 86.81 % ) " "Info: Total interconnect delay = 1.803 ns ( 86.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.803ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.915 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 3.310ns 1.003ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.803ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 17:56:43 2012 " "Info: Processing ended: Tue Nov 27 17:56:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
