Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

No return from procedure observed 1 time.  Unmatched entries are ignored!
Unterminated calls:
  ..tick() : 1 invocation
End of report for procedures not returned from.  Unmatched entries are ignored!

===========================================================================
..tick():::ENTER
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARADDR
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARPROT
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARREADY
S_AXI_CTRL_AWADDR == M_AXI_WUSER
S_AXI_CTRL_AWADDR == M_AXI_BID
S_AXI_CTRL_AWADDR == M_AXI_BRESP
S_AXI_CTRL_AWADDR == M_AXI_BUSER
S_AXI_CTRL_AWADDR == M_AXI_RID
S_AXI_CTRL_AWADDR == M_AXI_RDATA
S_AXI_CTRL_AWADDR == M_AXI_RUSER
S_AXI_CTRL_AWADDR == M_AXI_AWID_wire
S_AXI_CTRL_AWADDR == M_AXI_AWCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_AWQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_AWUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_WUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_BID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_ARQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_ARUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_RID_wire
S_AXI_CTRL_AWADDR == M_AXI_RDATA_wire
S_AXI_CTRL_AWADDR == M_AXI_RUSER_wire
S_AXI_CTRL_AWREADY == S_AXI_CTRL_WREADY
S_AXI_CTRL_BRESP == S_AXI_CTRL_RDATA
S_AXI_CTRL_BRESP == S_AXI_CTRL_RRESP
S_AXI_CTRL_BRESP == S_AXI_CTRL_RVALID
S_AXI_CTRL_BRESP == M_AXI_AWID
S_AXI_CTRL_BRESP == M_AXI_AWCACHE
S_AXI_CTRL_BRESP == M_AXI_AWQOS
S_AXI_CTRL_BRESP == M_AXI_AWUSER
S_AXI_CTRL_BRESP == M_AXI_WDATA
S_AXI_CTRL_BRESP == M_AXI_ARID
S_AXI_CTRL_BRESP == M_AXI_ARCACHE
S_AXI_CTRL_BRESP == M_AXI_ARQOS
S_AXI_CTRL_BRESP == M_AXI_ARUSER
S_AXI_CTRL_BRESP == M_AXI_WDATA_wire
S_AXI_CTRL_BREADY == S_AXI_CTRL_RREADY
S_AXI_CTRL_BREADY == M_AXI_AWREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY
S_AXI_CTRL_BREADY == M_AXI_ARREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY_wire
S_AXI_CTRL_BREADY == M_AXI_BREADY_wire
M_AXI_AWSIZE_wire == M_AXI_ARSIZE_wire
M_AXI_AWBURST_wire == M_AXI_ARBURST_wire
M_AXI_AWLOCK_wire == M_AXI_ARLOCK_wire
M_AXI_AWPROT_wire == M_AXI_ARPROT_wire
S_AXI_CTRL_AWADDR == 0
S_AXI_CTRL_AWPROT >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA one of { 0, 1 }
S_AXI_CTRL_WSTRB >= 0
S_AXI_CTRL_WVALID one of { 0, 14, 15 }
S_AXI_CTRL_BRESP one of { -1, 0 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
S_AXI_CTRL_BREADY == 1
M_AXI_AWADDR one of { -1, 0, 1 }
M_AXI_AWSIZE one of { -1, 0, 16 }
M_AXI_AWBURST one of { -1, 0, 4 }
M_AXI_AWLOCK one of { -1, 0, 2 }
M_AXI_AWPROT one of { -1, 0, 6 }
M_AXI_AWVALID one of { -1, 0, 1 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARADDR one of { -1, 0, 1 }
M_AXI_ARSIZE one of { -1, 0, 16 }
M_AXI_ARBURST one of { -1, 0, 4 }
M_AXI_ARLOCK one of { -1, 0, 2 }
M_AXI_ARPROT one of { -1, 0, 6 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RRESP >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
M_AXI_AWADDR_wire one of { -1, 0, 1 }
M_AXI_AWSIZE_wire one of { 0, 16 }
M_AXI_AWBURST_wire == 4
M_AXI_AWLOCK_wire == 2
M_AXI_AWPROT_wire == 6
M_AXI_AWVALID_wire one of { -1, 0, 1 }
M_AXI_AWREADY_wire one of { -1, 0, 1 }
M_AXI_WSTRB_wire != 0
M_AXI_WLAST_wire one of { -1, 14, 15 }
M_AXI_WLAST_wire != 0
M_AXI_WVALID_wire one of { 0, 1 }
M_AXI_BRESP_wire one of { 0, 1 }
M_AXI_BUSER_wire one of { 0, 2 }
M_AXI_BVALID_wire one of { 0, 1 }
M_AXI_ARADDR_wire one of { -1, 0, 1 }
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
M_AXI_RVALID_wire one of { -1, 0, 1 }
M_AXI_RREADY_wire one of { -1, 1 }
M_AXI_RREADY_wire != 0
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWPROT
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWADDR <= M_AXI_WVALID
S_AXI_CTRL_AWADDR <= M_AXI_BVALID
S_AXI_CTRL_AWADDR <= M_AXI_BREADY
S_AXI_CTRL_AWADDR <= M_AXI_RRESP
S_AXI_CTRL_AWADDR <= M_AXI_RLAST
S_AXI_CTRL_AWADDR <= M_AXI_RVALID
S_AXI_CTRL_AWADDR <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWADDR != M_AXI_WSTRB_wire
S_AXI_CTRL_AWADDR != M_AXI_WLAST_wire
S_AXI_CTRL_AWADDR <= M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR <= M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR <= M_AXI_BUSER_wire
S_AXI_CTRL_AWADDR <= M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR != M_AXI_RREADY_wire
S_AXI_CTRL_AWPROT >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWPROT != S_AXI_CTRL_BREADY
S_AXI_CTRL_AWPROT != M_AXI_BREADY
S_AXI_CTRL_AWPROT != M_AXI_AWBURST_wire
S_AXI_CTRL_AWPROT % M_AXI_AWBURST_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWLOCK_wire
S_AXI_CTRL_AWPROT % M_AXI_AWLOCK_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWPROT_wire
S_AXI_CTRL_AWPROT != M_AXI_WSTRB_wire
S_AXI_CTRL_AWPROT != M_AXI_WLAST_wire
S_AXI_CTRL_AWPROT >= M_AXI_BRESP_wire
S_AXI_CTRL_AWPROT >= M_AXI_BUSER_wire
S_AXI_CTRL_AWPROT != M_AXI_RREADY_wire
S_AXI_CTRL_AWPROT % M_AXI_RREADY_wire == 0
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_AWVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_AWVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWVALID != M_AXI_WLAST_wire
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWREADY < M_AXI_AWBURST_wire
S_AXI_CTRL_AWREADY < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWREADY < M_AXI_AWPROT_wire
S_AXI_CTRL_AWREADY % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWREADY != M_AXI_WLAST_wire
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WDATA <= S_AXI_CTRL_BREADY
S_AXI_CTRL_WDATA <= M_AXI_BREADY
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA < M_AXI_AWBURST_wire
S_AXI_CTRL_WDATA < M_AXI_AWLOCK_wire
S_AXI_CTRL_WDATA < M_AXI_AWPROT_wire
S_AXI_CTRL_WDATA != M_AXI_WLAST_wire
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB != S_AXI_CTRL_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB >= M_AXI_AWLOCK
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARLOCK
S_AXI_CTRL_WSTRB >= M_AXI_ARPROT
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RRESP
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR_wire
S_AXI_CTRL_WSTRB != M_AXI_AWBURST_wire
S_AXI_CTRL_WSTRB != M_AXI_AWLOCK_wire
S_AXI_CTRL_WSTRB != M_AXI_AWPROT_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB != M_AXI_WLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_WVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_BRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_BUSER_wire
S_AXI_CTRL_WSTRB >= M_AXI_BVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_RREADY_wire
S_AXI_CTRL_WSTRB % M_AXI_RREADY_wire == 0
S_AXI_CTRL_WVALID >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WVALID >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WVALID != S_AXI_CTRL_BREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID >= M_AXI_AWBURST
S_AXI_CTRL_WVALID >= M_AXI_AWLOCK
S_AXI_CTRL_WVALID >= M_AXI_AWPROT
S_AXI_CTRL_WVALID >= M_AXI_AWVALID
S_AXI_CTRL_WVALID >= M_AXI_WVALID
S_AXI_CTRL_WVALID >= M_AXI_BVALID
S_AXI_CTRL_WVALID != M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARADDR
S_AXI_CTRL_WVALID >= M_AXI_ARBURST
S_AXI_CTRL_WVALID >= M_AXI_ARLOCK
S_AXI_CTRL_WVALID >= M_AXI_ARPROT
S_AXI_CTRL_WVALID >= M_AXI_ARVALID
S_AXI_CTRL_WVALID >= M_AXI_RRESP
S_AXI_CTRL_WVALID >= M_AXI_RLAST
S_AXI_CTRL_WVALID >= M_AXI_RVALID
S_AXI_CTRL_WVALID != M_AXI_RREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR_wire
S_AXI_CTRL_WVALID != M_AXI_AWBURST_wire
S_AXI_CTRL_WVALID != M_AXI_AWLOCK_wire
S_AXI_CTRL_WVALID != M_AXI_AWPROT_wire
S_AXI_CTRL_WVALID >= M_AXI_AWVALID_wire
S_AXI_CTRL_WVALID != M_AXI_AWREADY_wire
S_AXI_CTRL_WVALID != M_AXI_WSTRB_wire
S_AXI_CTRL_WVALID >= M_AXI_WVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_BRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_BUSER_wire
S_AXI_CTRL_WVALID >= M_AXI_BVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_ARADDR_wire
S_AXI_CTRL_WVALID >= M_AXI_ARVALID_wire
S_AXI_CTRL_WVALID != M_AXI_ARREADY_wire
S_AXI_CTRL_WVALID >= M_AXI_RRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_RLAST_wire
S_AXI_CTRL_WVALID >= M_AXI_RVALID_wire
S_AXI_CTRL_WVALID != M_AXI_RREADY_wire
S_AXI_CTRL_WVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_BRESP <= S_AXI_CTRL_BVALID
S_AXI_CTRL_BRESP < S_AXI_CTRL_BREADY
S_AXI_CTRL_BRESP <= M_AXI_AWADDR
S_AXI_CTRL_BRESP <= M_AXI_AWLEN
S_AXI_CTRL_BRESP <= M_AXI_AWSIZE
S_AXI_CTRL_BRESP <= M_AXI_AWBURST
S_AXI_CTRL_BRESP <= M_AXI_AWLOCK
S_AXI_CTRL_BRESP <= M_AXI_AWPROT
S_AXI_CTRL_BRESP <= M_AXI_AWVALID
S_AXI_CTRL_BRESP <= M_AXI_WSTRB
S_AXI_CTRL_BRESP <= M_AXI_WLAST
S_AXI_CTRL_BRESP <= M_AXI_WVALID
S_AXI_CTRL_BRESP <= M_AXI_BVALID
S_AXI_CTRL_BRESP <= M_AXI_BREADY
S_AXI_CTRL_BRESP <= M_AXI_ARADDR
S_AXI_CTRL_BRESP <= M_AXI_ARLEN
S_AXI_CTRL_BRESP <= M_AXI_ARSIZE
S_AXI_CTRL_BRESP <= M_AXI_ARBURST
S_AXI_CTRL_BRESP <= M_AXI_ARLOCK
S_AXI_CTRL_BRESP <= M_AXI_ARPROT
S_AXI_CTRL_BRESP <= M_AXI_ARVALID
S_AXI_CTRL_BRESP <= M_AXI_RRESP
S_AXI_CTRL_BRESP <= M_AXI_RLAST
S_AXI_CTRL_BRESP <= M_AXI_RVALID
S_AXI_CTRL_BRESP <= M_AXI_RREADY
S_AXI_CTRL_BRESP <= M_AXI_AWADDR_wire
S_AXI_CTRL_BRESP <= M_AXI_AWLEN_wire
S_AXI_CTRL_BRESP <= M_AXI_AWSIZE_wire
S_AXI_CTRL_BRESP < M_AXI_AWBURST_wire
S_AXI_CTRL_BRESP < M_AXI_AWLOCK_wire
S_AXI_CTRL_BRESP < M_AXI_AWPROT_wire
S_AXI_CTRL_BRESP <= M_AXI_AWVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_AWREADY_wire
S_AXI_CTRL_BRESP % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_BRESP <= M_AXI_WSTRB_wire
S_AXI_CTRL_BRESP % M_AXI_WLAST_wire == 0
S_AXI_CTRL_BRESP <= M_AXI_WLAST_wire
S_AXI_CTRL_BRESP <= M_AXI_WVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_BRESP_wire
S_AXI_CTRL_BRESP <= M_AXI_BUSER_wire
S_AXI_CTRL_BRESP <= M_AXI_BVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_ARADDR_wire
S_AXI_CTRL_BRESP <= M_AXI_ARLEN_wire
S_AXI_CTRL_BRESP <= M_AXI_ARVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_ARREADY_wire
S_AXI_CTRL_BRESP <= M_AXI_RRESP_wire
S_AXI_CTRL_BRESP <= M_AXI_RLAST_wire
S_AXI_CTRL_BRESP <= M_AXI_RVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_RREADY_wire
S_AXI_CTRL_BVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_BVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_BVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_BVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_BVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_WSTRB_wire
S_AXI_CTRL_BVALID <= M_AXI_WLAST_wire
S_AXI_CTRL_BVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_RREADY_wire
S_AXI_CTRL_BREADY >= M_AXI_AWADDR
S_AXI_CTRL_BREADY != M_AXI_AWLEN
S_AXI_CTRL_BREADY != M_AXI_AWSIZE
S_AXI_CTRL_BREADY != M_AXI_AWBURST
S_AXI_CTRL_BREADY != M_AXI_AWLOCK
S_AXI_CTRL_BREADY != M_AXI_AWPROT
S_AXI_CTRL_BREADY >= M_AXI_AWVALID
S_AXI_CTRL_BREADY != M_AXI_WLAST
S_AXI_CTRL_BREADY >= M_AXI_WVALID
S_AXI_CTRL_BREADY >= M_AXI_BVALID
S_AXI_CTRL_BREADY >= M_AXI_BREADY
S_AXI_CTRL_BREADY >= M_AXI_ARADDR
S_AXI_CTRL_BREADY != M_AXI_ARLEN
S_AXI_CTRL_BREADY != M_AXI_ARSIZE
S_AXI_CTRL_BREADY != M_AXI_ARBURST
S_AXI_CTRL_BREADY != M_AXI_ARLOCK
S_AXI_CTRL_BREADY != M_AXI_ARPROT
S_AXI_CTRL_BREADY >= M_AXI_ARVALID
S_AXI_CTRL_BREADY != M_AXI_RRESP
S_AXI_CTRL_BREADY >= M_AXI_RLAST
S_AXI_CTRL_BREADY >= M_AXI_RVALID
S_AXI_CTRL_BREADY >= M_AXI_RREADY
S_AXI_CTRL_BREADY >= M_AXI_AWADDR_wire
S_AXI_CTRL_BREADY != M_AXI_AWLEN_wire
S_AXI_CTRL_BREADY != M_AXI_AWSIZE_wire
S_AXI_CTRL_BREADY >= M_AXI_AWVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_AWREADY_wire
S_AXI_CTRL_BREADY != M_AXI_WLAST_wire
S_AXI_CTRL_BREADY >= M_AXI_WVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_BRESP_wire
S_AXI_CTRL_BREADY != M_AXI_BUSER_wire
S_AXI_CTRL_BREADY >= M_AXI_BVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARADDR_wire
S_AXI_CTRL_BREADY != M_AXI_ARLEN_wire
S_AXI_CTRL_BREADY >= M_AXI_ARVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARREADY_wire
S_AXI_CTRL_BREADY >= M_AXI_RVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_RREADY_wire
M_AXI_AWADDR <= M_AXI_AWLEN
M_AXI_AWADDR <= M_AXI_AWSIZE
M_AXI_AWADDR <= M_AXI_AWBURST
M_AXI_AWADDR <= M_AXI_AWLOCK
M_AXI_AWADDR <= M_AXI_AWPROT
M_AXI_AWADDR <= M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR <= M_AXI_AWLEN_wire
M_AXI_AWADDR <= M_AXI_AWSIZE_wire
M_AXI_AWADDR < M_AXI_AWBURST_wire
M_AXI_AWADDR < M_AXI_AWLOCK_wire
M_AXI_AWADDR < M_AXI_AWPROT_wire
M_AXI_AWADDR <= M_AXI_WSTRB_wire
M_AXI_AWADDR <= M_AXI_WLAST_wire
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR % M_AXI_RREADY_wire == 0
M_AXI_AWADDR <= M_AXI_RREADY_wire
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWLOCK
M_AXI_AWLEN >= M_AXI_AWPROT
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WSTRB
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN <= M_AXI_AWLEN_wire
M_AXI_AWLEN != M_AXI_AWBURST_wire
M_AXI_AWLEN != M_AXI_AWLOCK_wire
M_AXI_AWLEN != M_AXI_AWPROT_wire
M_AXI_AWLEN % M_AXI_RREADY_wire == 0
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE >= M_AXI_AWLOCK
M_AXI_AWSIZE >= M_AXI_AWPROT
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE <= M_AXI_AWLEN_wire
M_AXI_AWSIZE <= M_AXI_AWSIZE_wire
M_AXI_AWSIZE != M_AXI_AWBURST_wire
M_AXI_AWSIZE != M_AXI_AWLOCK_wire
M_AXI_AWSIZE != M_AXI_AWPROT_wire
M_AXI_AWSIZE <= M_AXI_ARLEN_wire
M_AXI_AWSIZE % M_AXI_RREADY_wire == 0
M_AXI_AWBURST >= M_AXI_AWLOCK
M_AXI_AWBURST <= M_AXI_AWPROT
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST <= M_AXI_AWLEN_wire
M_AXI_AWBURST <= M_AXI_AWSIZE_wire
M_AXI_AWBURST <= M_AXI_AWBURST_wire
M_AXI_AWBURST != M_AXI_AWLOCK_wire
M_AXI_AWBURST < M_AXI_AWPROT_wire
M_AXI_AWBURST <= M_AXI_WLAST_wire
M_AXI_AWBURST <= M_AXI_ARLEN_wire
M_AXI_AWBURST % M_AXI_RREADY_wire == 0
M_AXI_AWLOCK <= M_AXI_AWPROT
M_AXI_AWLOCK >= M_AXI_AWVALID
M_AXI_AWLOCK <= M_AXI_AWLEN_wire
M_AXI_AWLOCK <= M_AXI_AWSIZE_wire
M_AXI_AWLOCK < M_AXI_AWBURST_wire
M_AXI_AWLOCK <= M_AXI_AWLOCK_wire
M_AXI_AWLOCK < M_AXI_AWPROT_wire
M_AXI_AWLOCK <= M_AXI_WLAST_wire
M_AXI_AWLOCK <= M_AXI_ARLEN_wire
M_AXI_AWLOCK % M_AXI_RREADY_wire == 0
M_AXI_AWPROT >= M_AXI_AWVALID
M_AXI_AWPROT <= M_AXI_AWLEN_wire
M_AXI_AWPROT <= M_AXI_AWSIZE_wire
M_AXI_AWPROT != M_AXI_AWBURST_wire
M_AXI_AWPROT != M_AXI_AWLOCK_wire
M_AXI_AWPROT <= M_AXI_AWPROT_wire
M_AXI_AWPROT <= M_AXI_WLAST_wire
M_AXI_AWPROT <= M_AXI_ARLEN_wire
M_AXI_AWPROT % M_AXI_RREADY_wire == 0
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_WLAST
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= M_AXI_AWLEN_wire
M_AXI_AWVALID <= M_AXI_AWSIZE_wire
M_AXI_AWVALID < M_AXI_AWBURST_wire
M_AXI_AWVALID < M_AXI_AWLOCK_wire
M_AXI_AWVALID < M_AXI_AWPROT_wire
M_AXI_AWVALID <= M_AXI_WSTRB_wire
M_AXI_AWVALID <= M_AXI_WLAST_wire
M_AXI_AWVALID <= M_AXI_ARLEN_wire
M_AXI_AWVALID % M_AXI_RREADY_wire == 0
M_AXI_AWVALID <= M_AXI_RREADY_wire
M_AXI_WSTRB <= M_AXI_AWLEN_wire
M_AXI_WSTRB != M_AXI_AWBURST_wire
M_AXI_WSTRB != M_AXI_AWLOCK_wire
M_AXI_WSTRB != M_AXI_AWPROT_wire
M_AXI_WSTRB % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB <= M_AXI_WSTRB_wire
M_AXI_WSTRB <= M_AXI_ARLEN_wire
M_AXI_WSTRB % M_AXI_RREADY_wire == 0
M_AXI_WLAST <= M_AXI_AWLEN_wire
M_AXI_WLAST <= M_AXI_AWSIZE_wire
M_AXI_WLAST != M_AXI_AWBURST_wire
M_AXI_WLAST != M_AXI_AWLOCK_wire
M_AXI_WLAST != M_AXI_AWPROT_wire
M_AXI_WLAST % M_AXI_WLAST_wire == 0
M_AXI_WLAST <= M_AXI_WLAST_wire
M_AXI_WLAST <= M_AXI_ARLEN_wire
M_AXI_WLAST % M_AXI_RREADY_wire == 0
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID <= M_AXI_AWSIZE_wire
M_AXI_WVALID < M_AXI_AWBURST_wire
M_AXI_WVALID < M_AXI_AWLOCK_wire
M_AXI_WVALID < M_AXI_AWPROT_wire
M_AXI_WVALID != M_AXI_WLAST_wire
M_AXI_WVALID <= M_AXI_WVALID_wire
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID <= M_AXI_AWSIZE_wire
M_AXI_BVALID < M_AXI_AWBURST_wire
M_AXI_BVALID < M_AXI_AWLOCK_wire
M_AXI_BVALID < M_AXI_AWPROT_wire
M_AXI_BVALID != M_AXI_WLAST_wire
M_AXI_BVALID <= M_AXI_BVALID_wire
M_AXI_BREADY >= M_AXI_ARADDR
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= M_AXI_AWADDR_wire
M_AXI_BREADY != M_AXI_AWLEN_wire
M_AXI_BREADY != M_AXI_AWSIZE_wire
M_AXI_BREADY < M_AXI_AWBURST_wire
M_AXI_BREADY < M_AXI_AWLOCK_wire
M_AXI_BREADY < M_AXI_AWPROT_wire
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY != M_AXI_WLAST_wire
M_AXI_BREADY >= M_AXI_WVALID_wire
M_AXI_BREADY != M_AXI_BRESP_wire
M_AXI_BREADY != M_AXI_BUSER_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_ARADDR <= M_AXI_ARLEN
M_AXI_ARADDR <= M_AXI_ARSIZE
M_AXI_ARADDR <= M_AXI_ARBURST
M_AXI_ARADDR <= M_AXI_ARLOCK
M_AXI_ARADDR <= M_AXI_ARPROT
M_AXI_ARADDR <= M_AXI_RREADY
M_AXI_ARADDR <= M_AXI_AWSIZE_wire
M_AXI_ARADDR < M_AXI_AWBURST_wire
M_AXI_ARADDR < M_AXI_AWLOCK_wire
M_AXI_ARADDR < M_AXI_AWPROT_wire
M_AXI_ARADDR <= M_AXI_WSTRB_wire
M_AXI_ARADDR <= M_AXI_WLAST_wire
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR <= M_AXI_ARLEN_wire
M_AXI_ARADDR % M_AXI_RREADY_wire == 0
M_AXI_ARADDR <= M_AXI_RREADY_wire
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARLOCK
M_AXI_ARLEN >= M_AXI_ARPROT
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN != M_AXI_AWBURST_wire
M_AXI_ARLEN != M_AXI_AWLOCK_wire
M_AXI_ARLEN != M_AXI_AWPROT_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN % M_AXI_RREADY_wire == 0
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE >= M_AXI_ARLOCK
M_AXI_ARSIZE >= M_AXI_ARPROT
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= M_AXI_AWSIZE_wire
M_AXI_ARSIZE != M_AXI_AWBURST_wire
M_AXI_ARSIZE != M_AXI_AWLOCK_wire
M_AXI_ARSIZE != M_AXI_AWPROT_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE % M_AXI_RREADY_wire == 0
M_AXI_ARBURST >= M_AXI_ARLOCK
M_AXI_ARBURST <= M_AXI_ARPROT
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_AWSIZE_wire
M_AXI_ARBURST <= M_AXI_AWBURST_wire
M_AXI_ARBURST != M_AXI_AWLOCK_wire
M_AXI_ARBURST < M_AXI_AWPROT_wire
M_AXI_ARBURST <= M_AXI_WLAST_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST % M_AXI_RREADY_wire == 0
M_AXI_ARLOCK <= M_AXI_ARPROT
M_AXI_ARLOCK >= M_AXI_ARVALID
M_AXI_ARLOCK <= M_AXI_AWSIZE_wire
M_AXI_ARLOCK < M_AXI_AWBURST_wire
M_AXI_ARLOCK <= M_AXI_AWLOCK_wire
M_AXI_ARLOCK < M_AXI_AWPROT_wire
M_AXI_ARLOCK <= M_AXI_WLAST_wire
M_AXI_ARLOCK <= M_AXI_ARLEN_wire
M_AXI_ARLOCK % M_AXI_RREADY_wire == 0
M_AXI_ARPROT >= M_AXI_ARVALID
M_AXI_ARPROT <= M_AXI_AWSIZE_wire
M_AXI_ARPROT != M_AXI_AWBURST_wire
M_AXI_ARPROT != M_AXI_AWLOCK_wire
M_AXI_ARPROT <= M_AXI_AWPROT_wire
M_AXI_ARPROT <= M_AXI_WLAST_wire
M_AXI_ARPROT <= M_AXI_ARLEN_wire
M_AXI_ARPROT % M_AXI_RREADY_wire == 0
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= M_AXI_AWSIZE_wire
M_AXI_ARVALID < M_AXI_AWBURST_wire
M_AXI_ARVALID < M_AXI_AWLOCK_wire
M_AXI_ARVALID < M_AXI_AWPROT_wire
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID % M_AXI_WSTRB_wire == 0
M_AXI_ARVALID <= M_AXI_WSTRB_wire
M_AXI_ARVALID <= M_AXI_WLAST_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID % M_AXI_RREADY_wire == 0
M_AXI_ARVALID <= M_AXI_RREADY_wire
M_AXI_RRESP <= M_AXI_AWPROT_wire
M_AXI_RRESP != M_AXI_WSTRB_wire
M_AXI_RRESP != M_AXI_WLAST_wire
M_AXI_RRESP != M_AXI_RREADY_wire
M_AXI_RRESP % M_AXI_RREADY_wire == 0
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST <= M_AXI_AWSIZE_wire
M_AXI_RLAST < M_AXI_AWBURST_wire
M_AXI_RLAST < M_AXI_AWLOCK_wire
M_AXI_RLAST < M_AXI_AWPROT_wire
M_AXI_RLAST % M_AXI_WSTRB_wire == 0
M_AXI_RLAST != M_AXI_WLAST_wire
M_AXI_RVALID <= M_AXI_AWSIZE_wire
M_AXI_RVALID < M_AXI_AWBURST_wire
M_AXI_RVALID < M_AXI_AWLOCK_wire
M_AXI_RVALID < M_AXI_AWPROT_wire
M_AXI_RVALID % M_AXI_WSTRB_wire == 0
M_AXI_RVALID != M_AXI_WLAST_wire
M_AXI_RREADY >= M_AXI_AWADDR_wire
M_AXI_RREADY != M_AXI_AWSIZE_wire
M_AXI_RREADY < M_AXI_AWBURST_wire
M_AXI_RREADY < M_AXI_AWLOCK_wire
M_AXI_RREADY < M_AXI_AWPROT_wire
M_AXI_RREADY <= M_AXI_WSTRB_wire
M_AXI_RREADY <= M_AXI_WLAST_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY % M_AXI_RREADY_wire == 0
M_AXI_RREADY <= M_AXI_RREADY_wire
M_AXI_AWADDR_wire <= M_AXI_AWLEN_wire
M_AXI_AWADDR_wire < M_AXI_AWBURST_wire
M_AXI_AWADDR_wire < M_AXI_AWLOCK_wire
M_AXI_AWADDR_wire < M_AXI_AWPROT_wire
M_AXI_AWADDR_wire <= M_AXI_WSTRB_wire
M_AXI_AWADDR_wire <= M_AXI_WLAST_wire
M_AXI_AWADDR_wire <= M_AXI_ARLEN_wire
M_AXI_AWADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_AWADDR_wire <= M_AXI_RREADY_wire
M_AXI_AWLEN_wire != M_AXI_AWBURST_wire
M_AXI_AWLEN_wire != M_AXI_AWLOCK_wire
M_AXI_AWLEN_wire != M_AXI_AWPROT_wire
M_AXI_AWLEN_wire >= M_AXI_AWVALID_wire
M_AXI_AWLEN_wire % M_AXI_RREADY_wire == 0
M_AXI_AWSIZE_wire != M_AXI_AWBURST_wire
M_AXI_AWSIZE_wire != M_AXI_AWLOCK_wire
M_AXI_AWSIZE_wire != M_AXI_AWPROT_wire
M_AXI_AWSIZE_wire >= M_AXI_AWVALID_wire
M_AXI_AWSIZE_wire != M_AXI_AWREADY_wire
M_AXI_AWSIZE_wire != M_AXI_WSTRB_wire
M_AXI_AWSIZE_wire != M_AXI_WLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_WVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_BRESP_wire
M_AXI_AWSIZE_wire >= M_AXI_BUSER_wire
M_AXI_AWSIZE_wire >= M_AXI_BVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_ARVALID_wire
M_AXI_AWSIZE_wire != M_AXI_ARREADY_wire
M_AXI_AWSIZE_wire >= M_AXI_RLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_RVALID_wire
M_AXI_AWSIZE_wire != M_AXI_RREADY_wire
M_AXI_AWBURST_wire > M_AXI_AWVALID_wire
M_AXI_AWBURST_wire > M_AXI_AWREADY_wire
M_AXI_AWBURST_wire != M_AXI_WSTRB_wire
M_AXI_AWBURST_wire != M_AXI_WLAST_wire
M_AXI_AWBURST_wire > M_AXI_WVALID_wire
M_AXI_AWBURST_wire > M_AXI_BRESP_wire
M_AXI_AWBURST_wire > M_AXI_BUSER_wire
M_AXI_AWBURST_wire > M_AXI_BVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARADDR_wire
M_AXI_AWBURST_wire != M_AXI_ARLEN_wire
M_AXI_AWBURST_wire > M_AXI_ARVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARREADY_wire
M_AXI_AWBURST_wire > M_AXI_RLAST_wire
M_AXI_AWBURST_wire > M_AXI_RVALID_wire
M_AXI_AWBURST_wire > M_AXI_RREADY_wire
M_AXI_AWLOCK_wire > M_AXI_AWVALID_wire
M_AXI_AWLOCK_wire > M_AXI_AWREADY_wire
M_AXI_AWLOCK_wire != M_AXI_WSTRB_wire
M_AXI_AWLOCK_wire != M_AXI_WLAST_wire
M_AXI_AWLOCK_wire > M_AXI_WVALID_wire
M_AXI_AWLOCK_wire > M_AXI_BRESP_wire
M_AXI_AWLOCK_wire >= M_AXI_BUSER_wire
M_AXI_AWLOCK_wire > M_AXI_BVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARADDR_wire
M_AXI_AWLOCK_wire != M_AXI_ARLEN_wire
M_AXI_AWLOCK_wire > M_AXI_ARVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARREADY_wire
M_AXI_AWLOCK_wire != M_AXI_RLAST_wire
M_AXI_AWLOCK_wire > M_AXI_RVALID_wire
M_AXI_AWLOCK_wire > M_AXI_RREADY_wire
M_AXI_AWPROT_wire > M_AXI_AWVALID_wire
M_AXI_AWPROT_wire > M_AXI_AWREADY_wire
M_AXI_AWPROT_wire != M_AXI_WSTRB_wire
M_AXI_AWPROT_wire != M_AXI_WLAST_wire
M_AXI_AWPROT_wire > M_AXI_WVALID_wire
M_AXI_AWPROT_wire > M_AXI_BRESP_wire
M_AXI_AWPROT_wire > M_AXI_BUSER_wire
M_AXI_AWPROT_wire > M_AXI_BVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARADDR_wire
M_AXI_AWPROT_wire != M_AXI_ARLEN_wire
M_AXI_AWPROT_wire > M_AXI_ARVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARREADY_wire
M_AXI_AWPROT_wire >= M_AXI_RRESP_wire
M_AXI_AWPROT_wire > M_AXI_RLAST_wire
M_AXI_AWPROT_wire > M_AXI_RVALID_wire
M_AXI_AWPROT_wire > M_AXI_RREADY_wire
M_AXI_AWVALID_wire <= M_AXI_WSTRB_wire
M_AXI_AWVALID_wire <= M_AXI_WLAST_wire
M_AXI_AWVALID_wire <= M_AXI_ARLEN_wire
M_AXI_AWVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_AWVALID_wire <= M_AXI_RREADY_wire
M_AXI_AWREADY_wire <= M_AXI_WSTRB_wire
M_AXI_AWREADY_wire <= M_AXI_WLAST_wire
M_AXI_AWREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_AWREADY_wire <= M_AXI_RREADY_wire
M_AXI_BRESP_wire % M_AXI_WSTRB_wire == 0
M_AXI_BUSER_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != M_AXI_BUSER_wire
M_AXI_WSTRB_wire >= M_AXI_ARADDR_wire
M_AXI_WSTRB_wire >= M_AXI_ARVALID_wire
M_AXI_WSTRB_wire >= M_AXI_ARREADY_wire
M_AXI_RLAST_wire % M_AXI_WSTRB_wire == 0
M_AXI_RVALID_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= M_AXI_RVALID_wire
M_AXI_WSTRB_wire % M_AXI_RREADY_wire == 0
M_AXI_WSTRB_wire >= M_AXI_RREADY_wire
M_AXI_WLAST_wire != M_AXI_WVALID_wire
M_AXI_WLAST_wire != M_AXI_BRESP_wire
M_AXI_WLAST_wire != M_AXI_BUSER_wire
M_AXI_WLAST_wire != M_AXI_BVALID_wire
M_AXI_WLAST_wire >= M_AXI_ARADDR_wire
M_AXI_WLAST_wire >= M_AXI_ARVALID_wire
M_AXI_WLAST_wire >= M_AXI_ARREADY_wire
M_AXI_WLAST_wire >= M_AXI_RRESP_wire
M_AXI_WLAST_wire >= M_AXI_RLAST_wire
M_AXI_WLAST_wire >= M_AXI_RVALID_wire
M_AXI_WLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_WLAST_wire >= M_AXI_RREADY_wire
M_AXI_BRESP_wire <= M_AXI_BUSER_wire
M_AXI_BRESP_wire <= M_AXI_BVALID_wire
M_AXI_BUSER_wire != M_AXI_RREADY_wire
M_AXI_ARADDR_wire <= M_AXI_ARLEN_wire
M_AXI_ARADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_ARADDR_wire <= M_AXI_RREADY_wire
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire % M_AXI_RREADY_wire == 0
M_AXI_ARVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_ARVALID_wire <= M_AXI_RREADY_wire
M_AXI_ARREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_ARREADY_wire <= M_AXI_RREADY_wire
M_AXI_RRESP_wire % M_AXI_RREADY_wire == 0
M_AXI_RLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_RVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_RVALID_wire <= M_AXI_RREADY_wire
===========================================================================
..tick():::EXIT
S_AXI_CTRL_AWADDR == S_AXI_CTRL_BRESP
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARADDR
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARPROT
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARREADY
S_AXI_CTRL_AWADDR == S_AXI_CTRL_RDATA
S_AXI_CTRL_AWADDR == S_AXI_CTRL_RRESP
S_AXI_CTRL_AWADDR == S_AXI_CTRL_RVALID
S_AXI_CTRL_AWADDR == M_AXI_AWID
S_AXI_CTRL_AWADDR == M_AXI_AWCACHE
S_AXI_CTRL_AWADDR == M_AXI_AWQOS
S_AXI_CTRL_AWADDR == M_AXI_AWUSER
S_AXI_CTRL_AWADDR == M_AXI_WDATA
S_AXI_CTRL_AWADDR == M_AXI_WUSER
S_AXI_CTRL_AWADDR == M_AXI_BID
S_AXI_CTRL_AWADDR == M_AXI_BRESP
S_AXI_CTRL_AWADDR == M_AXI_BUSER
S_AXI_CTRL_AWADDR == M_AXI_ARID
S_AXI_CTRL_AWADDR == M_AXI_ARCACHE
S_AXI_CTRL_AWADDR == M_AXI_ARQOS
S_AXI_CTRL_AWADDR == M_AXI_ARUSER
S_AXI_CTRL_AWADDR == M_AXI_RID
S_AXI_CTRL_AWADDR == M_AXI_RDATA
S_AXI_CTRL_AWADDR == M_AXI_RUSER
S_AXI_CTRL_AWADDR == M_AXI_AWID_wire
S_AXI_CTRL_AWADDR == M_AXI_AWCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_AWQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_AWUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_WDATA_wire
S_AXI_CTRL_AWADDR == M_AXI_WUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_BID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_ARQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_ARUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_RID_wire
S_AXI_CTRL_AWADDR == M_AXI_RDATA_wire
S_AXI_CTRL_AWADDR == M_AXI_RUSER_wire
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARADDR)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARPROT)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARVALID)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARREADY)
S_AXI_CTRL_AWADDR == orig(M_AXI_WUSER)
S_AXI_CTRL_AWADDR == orig(M_AXI_BID)
S_AXI_CTRL_AWADDR == orig(M_AXI_BRESP)
S_AXI_CTRL_AWADDR == orig(M_AXI_BUSER)
S_AXI_CTRL_AWADDR == orig(M_AXI_RID)
S_AXI_CTRL_AWADDR == orig(M_AXI_RDATA)
S_AXI_CTRL_AWADDR == orig(M_AXI_RUSER)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWCACHE_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWQOS_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWUSER_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_WUSER_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_BID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARCACHE_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARQOS_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARUSER_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RDATA_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RUSER_wire)
S_AXI_CTRL_AWREADY == S_AXI_CTRL_WREADY
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_WREADY)
S_AXI_CTRL_BREADY == S_AXI_CTRL_RREADY
S_AXI_CTRL_BREADY == M_AXI_AWREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY
S_AXI_CTRL_BREADY == M_AXI_ARREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY_wire
S_AXI_CTRL_BREADY == M_AXI_BREADY_wire
S_AXI_CTRL_BREADY == M_AXI_RREADY_wire
S_AXI_CTRL_BREADY == orig(S_AXI_CTRL_BREADY)
S_AXI_CTRL_BREADY == orig(S_AXI_CTRL_RREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_AWREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_WREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_ARREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_WREADY_wire)
S_AXI_CTRL_BREADY == orig(M_AXI_BREADY_wire)
M_AXI_AWSIZE_wire == M_AXI_ARSIZE_wire
M_AXI_AWBURST_wire == M_AXI_ARBURST_wire
M_AXI_AWBURST_wire == orig(M_AXI_AWBURST_wire)
M_AXI_AWBURST_wire == orig(M_AXI_ARBURST_wire)
M_AXI_AWLOCK_wire == M_AXI_ARLOCK_wire
M_AXI_AWLOCK_wire == orig(M_AXI_AWLOCK_wire)
M_AXI_AWLOCK_wire == orig(M_AXI_ARLOCK_wire)
M_AXI_AWPROT_wire == M_AXI_ARPROT_wire
M_AXI_AWPROT_wire == orig(M_AXI_AWPROT_wire)
M_AXI_AWPROT_wire == orig(M_AXI_ARPROT_wire)
S_AXI_CTRL_AWADDR == 0
S_AXI_CTRL_AWPROT >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA one of { 0, 1 }
S_AXI_CTRL_WSTRB >= 0
S_AXI_CTRL_WVALID one of { 0, 14, 15 }
S_AXI_CTRL_BVALID one of { 0, 1 }
S_AXI_CTRL_BREADY == 1
M_AXI_AWADDR one of { 0, 1 }
M_AXI_AWLEN >= 0
M_AXI_AWSIZE one of { 0, 16 }
M_AXI_AWBURST one of { 0, 4 }
M_AXI_AWLOCK one of { 0, 2 }
M_AXI_AWPROT one of { 0, 6 }
M_AXI_AWVALID one of { 0, 1 }
M_AXI_WSTRB >= 0
M_AXI_WLAST one of { 0, 14, 15 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARADDR one of { 0, 1 }
M_AXI_ARLEN >= 0
M_AXI_ARSIZE one of { 0, 16 }
M_AXI_ARBURST one of { 0, 4 }
M_AXI_ARLOCK one of { 0, 2 }
M_AXI_ARPROT one of { 0, 6 }
M_AXI_ARVALID one of { 0, 1 }
M_AXI_RRESP >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { 0, 1 }
M_AXI_AWADDR_wire one of { 0, 1 }
M_AXI_AWLEN_wire >= 0
M_AXI_AWSIZE_wire one of { 0, 16 }
M_AXI_AWBURST_wire == 4
M_AXI_AWLOCK_wire == 2
M_AXI_AWPROT_wire == 6
M_AXI_AWVALID_wire one of { 0, 1 }
M_AXI_AWREADY_wire one of { 0, 1 }
M_AXI_WSTRB_wire >= 1
M_AXI_WLAST_wire one of { 14, 15 }
M_AXI_WVALID_wire one of { 0, 1 }
M_AXI_BRESP_wire one of { 0, 1 }
M_AXI_BUSER_wire one of { 0, 2 }
M_AXI_BVALID_wire one of { 0, 1 }
M_AXI_ARADDR_wire one of { 0, 1 }
M_AXI_ARLEN_wire >= 0
M_AXI_ARVALID_wire one of { 0, 1 }
M_AXI_ARREADY_wire one of { 0, 1 }
M_AXI_RRESP_wire >= 0
M_AXI_RLAST_wire one of { 0, 1, 3 }
M_AXI_RVALID_wire one of { 0, 1 }
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWPROT
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_BVALID
S_AXI_CTRL_AWADDR <= M_AXI_AWADDR
S_AXI_CTRL_AWADDR <= M_AXI_AWLEN
S_AXI_CTRL_AWADDR <= M_AXI_AWSIZE
S_AXI_CTRL_AWADDR <= M_AXI_AWBURST
S_AXI_CTRL_AWADDR <= M_AXI_AWLOCK
S_AXI_CTRL_AWADDR <= M_AXI_AWPROT
S_AXI_CTRL_AWADDR <= M_AXI_AWVALID
S_AXI_CTRL_AWADDR <= M_AXI_WSTRB
S_AXI_CTRL_AWADDR <= M_AXI_WLAST
S_AXI_CTRL_AWADDR <= M_AXI_WVALID
S_AXI_CTRL_AWADDR <= M_AXI_BVALID
S_AXI_CTRL_AWADDR <= M_AXI_BREADY
S_AXI_CTRL_AWADDR <= M_AXI_ARADDR
S_AXI_CTRL_AWADDR <= M_AXI_ARLEN
S_AXI_CTRL_AWADDR <= M_AXI_ARSIZE
S_AXI_CTRL_AWADDR <= M_AXI_ARBURST
S_AXI_CTRL_AWADDR <= M_AXI_ARLOCK
S_AXI_CTRL_AWADDR <= M_AXI_ARPROT
S_AXI_CTRL_AWADDR <= M_AXI_ARVALID
S_AXI_CTRL_AWADDR <= M_AXI_RRESP
S_AXI_CTRL_AWADDR <= M_AXI_RLAST
S_AXI_CTRL_AWADDR <= M_AXI_RVALID
S_AXI_CTRL_AWADDR <= M_AXI_RREADY
S_AXI_CTRL_AWADDR <= M_AXI_AWADDR_wire
S_AXI_CTRL_AWADDR <= M_AXI_AWLEN_wire
S_AXI_CTRL_AWADDR <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWADDR <= M_AXI_AWVALID_wire
S_AXI_CTRL_AWADDR <= M_AXI_AWREADY_wire
S_AXI_CTRL_AWADDR < M_AXI_WSTRB_wire
S_AXI_CTRL_AWADDR < M_AXI_WLAST_wire
S_AXI_CTRL_AWADDR <= M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR <= M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR <= M_AXI_BUSER_wire
S_AXI_CTRL_AWADDR <= M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR <= M_AXI_ARADDR_wire
S_AXI_CTRL_AWADDR <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWADDR <= M_AXI_ARVALID_wire
S_AXI_CTRL_AWADDR <= M_AXI_ARREADY_wire
S_AXI_CTRL_AWADDR <= M_AXI_RRESP_wire
S_AXI_CTRL_AWADDR <= M_AXI_RLAST_wire
S_AXI_CTRL_AWADDR <= M_AXI_RVALID_wire
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_AWPROT)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWADDR >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWADDR <= orig(M_AXI_WVALID)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BVALID)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BREADY)
S_AXI_CTRL_AWADDR <= orig(M_AXI_RRESP)
S_AXI_CTRL_AWADDR <= orig(M_AXI_RLAST)
S_AXI_CTRL_AWADDR <= orig(M_AXI_RVALID)
S_AXI_CTRL_AWADDR <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_AWADDR != orig(M_AXI_WSTRB_wire)
S_AXI_CTRL_AWADDR != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_AWADDR != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_AWPROT != S_AXI_CTRL_BREADY
S_AXI_CTRL_AWPROT != M_AXI_BREADY
S_AXI_CTRL_AWPROT != M_AXI_AWBURST_wire
S_AXI_CTRL_AWPROT % M_AXI_AWBURST_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWLOCK_wire
S_AXI_CTRL_AWPROT % M_AXI_AWLOCK_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWPROT_wire
S_AXI_CTRL_AWPROT != M_AXI_WSTRB_wire
S_AXI_CTRL_AWPROT != M_AXI_WLAST_wire
S_AXI_CTRL_AWPROT >= M_AXI_BRESP_wire
S_AXI_CTRL_AWPROT >= M_AXI_BUSER_wire
S_AXI_CTRL_AWPROT >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWPROT != orig(M_AXI_BREADY)
S_AXI_CTRL_AWPROT != orig(M_AXI_WSTRB_wire)
S_AXI_CTRL_AWPROT != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWPROT >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWPROT >= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_AWPROT != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_AWPROT % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_RREADY
S_AXI_CTRL_AWVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_AWVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_AWVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWVALID <= M_AXI_WSTRB_wire
S_AXI_CTRL_AWVALID < M_AXI_WLAST_wire
S_AXI_CTRL_AWVALID >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWVALID <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_AWVALID % orig(M_AXI_WSTRB_wire) == 0
S_AXI_CTRL_AWVALID != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWVALID >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_RREADY
S_AXI_CTRL_AWREADY <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWREADY < M_AXI_AWBURST_wire
S_AXI_CTRL_AWREADY < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWREADY < M_AXI_AWPROT_wire
S_AXI_CTRL_AWREADY % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWREADY <= M_AXI_WSTRB_wire
S_AXI_CTRL_AWREADY < M_AXI_WLAST_wire
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWREADY >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWREADY <= orig(M_AXI_BREADY)
S_AXI_CTRL_AWREADY <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_AWREADY % orig(M_AXI_WSTRB_wire) == 0
S_AXI_CTRL_AWREADY != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA <= S_AXI_CTRL_BREADY
S_AXI_CTRL_WDATA <= M_AXI_BREADY
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA < M_AXI_AWBURST_wire
S_AXI_CTRL_WDATA < M_AXI_AWLOCK_wire
S_AXI_CTRL_WDATA < M_AXI_AWPROT_wire
S_AXI_CTRL_WDATA <= M_AXI_WSTRB_wire
S_AXI_CTRL_WDATA < M_AXI_WLAST_wire
S_AXI_CTRL_WDATA <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WDATA <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_WDATA <= orig(M_AXI_BREADY)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_RLAST)
S_AXI_CTRL_WDATA >= orig(M_AXI_RVALID)
S_AXI_CTRL_WDATA != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB != S_AXI_CTRL_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB >= M_AXI_AWLOCK
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARLOCK
S_AXI_CTRL_WSTRB >= M_AXI_ARPROT
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RRESP
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR_wire
S_AXI_CTRL_WSTRB != M_AXI_AWBURST_wire
S_AXI_CTRL_WSTRB != M_AXI_AWLOCK_wire
S_AXI_CTRL_WSTRB != M_AXI_AWPROT_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB != M_AXI_WLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_WVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_BRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_BUSER_wire
S_AXI_CTRL_WSTRB >= M_AXI_BVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWADDR)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWLOCK)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_BREADY)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARLOCK)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARPROT)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RRESP)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RRESP_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_WSTRB % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_WVALID >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WVALID != S_AXI_CTRL_BREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID >= M_AXI_AWBURST
S_AXI_CTRL_WVALID >= M_AXI_AWLOCK
S_AXI_CTRL_WVALID >= M_AXI_AWPROT
S_AXI_CTRL_WVALID >= M_AXI_AWVALID
S_AXI_CTRL_WVALID >= M_AXI_WVALID
S_AXI_CTRL_WVALID >= M_AXI_BVALID
S_AXI_CTRL_WVALID != M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARADDR
S_AXI_CTRL_WVALID >= M_AXI_ARBURST
S_AXI_CTRL_WVALID >= M_AXI_ARLOCK
S_AXI_CTRL_WVALID >= M_AXI_ARPROT
S_AXI_CTRL_WVALID >= M_AXI_ARVALID
S_AXI_CTRL_WVALID >= M_AXI_RRESP
S_AXI_CTRL_WVALID >= M_AXI_RLAST
S_AXI_CTRL_WVALID >= M_AXI_RVALID
S_AXI_CTRL_WVALID != M_AXI_RREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR_wire
S_AXI_CTRL_WVALID != M_AXI_AWBURST_wire
S_AXI_CTRL_WVALID != M_AXI_AWLOCK_wire
S_AXI_CTRL_WVALID != M_AXI_AWPROT_wire
S_AXI_CTRL_WVALID >= M_AXI_AWVALID_wire
S_AXI_CTRL_WVALID != M_AXI_AWREADY_wire
S_AXI_CTRL_WVALID != M_AXI_WSTRB_wire
S_AXI_CTRL_WVALID >= M_AXI_WVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_BRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_BUSER_wire
S_AXI_CTRL_WVALID >= M_AXI_BVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_ARADDR_wire
S_AXI_CTRL_WVALID >= M_AXI_ARVALID_wire
S_AXI_CTRL_WVALID != M_AXI_ARREADY_wire
S_AXI_CTRL_WVALID >= M_AXI_RRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_RLAST_wire
S_AXI_CTRL_WVALID >= M_AXI_RVALID_wire
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWADDR)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWBURST)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWLOCK)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWPROT)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_WVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_BVALID)
S_AXI_CTRL_WVALID != orig(M_AXI_BREADY)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARLOCK)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARPROT)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_RRESP)
S_AXI_CTRL_WVALID >= orig(M_AXI_RLAST)
S_AXI_CTRL_WVALID >= orig(M_AXI_RVALID)
S_AXI_CTRL_WVALID != orig(M_AXI_RREADY)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_WSTRB_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_RRESP_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_WVALID % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_BVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_BVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_BVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_BVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_BVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_WSTRB_wire
S_AXI_CTRL_BVALID < M_AXI_WLAST_wire
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_BVALID <= orig(M_AXI_BREADY)
S_AXI_CTRL_BVALID <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_BVALID % orig(M_AXI_WSTRB_wire) == 0
S_AXI_CTRL_BVALID != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_BREADY >= M_AXI_AWADDR
S_AXI_CTRL_BREADY != M_AXI_AWLEN
S_AXI_CTRL_BREADY != M_AXI_AWSIZE
S_AXI_CTRL_BREADY != M_AXI_AWBURST
S_AXI_CTRL_BREADY != M_AXI_AWLOCK
S_AXI_CTRL_BREADY != M_AXI_AWPROT
S_AXI_CTRL_BREADY >= M_AXI_AWVALID
S_AXI_CTRL_BREADY != M_AXI_WLAST
S_AXI_CTRL_BREADY >= M_AXI_WVALID
S_AXI_CTRL_BREADY >= M_AXI_BVALID
S_AXI_CTRL_BREADY >= M_AXI_BREADY
S_AXI_CTRL_BREADY >= M_AXI_ARADDR
S_AXI_CTRL_BREADY != M_AXI_ARLEN
S_AXI_CTRL_BREADY != M_AXI_ARSIZE
S_AXI_CTRL_BREADY != M_AXI_ARBURST
S_AXI_CTRL_BREADY != M_AXI_ARLOCK
S_AXI_CTRL_BREADY != M_AXI_ARPROT
S_AXI_CTRL_BREADY >= M_AXI_ARVALID
S_AXI_CTRL_BREADY != M_AXI_RRESP
S_AXI_CTRL_BREADY >= M_AXI_RLAST
S_AXI_CTRL_BREADY >= M_AXI_RVALID
S_AXI_CTRL_BREADY >= M_AXI_RREADY
S_AXI_CTRL_BREADY >= M_AXI_AWADDR_wire
S_AXI_CTRL_BREADY != M_AXI_AWLEN_wire
S_AXI_CTRL_BREADY != M_AXI_AWSIZE_wire
S_AXI_CTRL_BREADY >= M_AXI_AWVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_AWREADY_wire
S_AXI_CTRL_BREADY <= M_AXI_WSTRB_wire
S_AXI_CTRL_BREADY < M_AXI_WLAST_wire
S_AXI_CTRL_BREADY >= M_AXI_WVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_BRESP_wire
S_AXI_CTRL_BREADY != M_AXI_BUSER_wire
S_AXI_CTRL_BREADY >= M_AXI_BVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARADDR_wire
S_AXI_CTRL_BREADY != M_AXI_ARLEN_wire
S_AXI_CTRL_BREADY >= M_AXI_ARVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARREADY_wire
S_AXI_CTRL_BREADY >= M_AXI_RVALID_wire
S_AXI_CTRL_BREADY != orig(S_AXI_CTRL_AWPROT)
S_AXI_CTRL_BREADY >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BREADY >= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BREADY != orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BREADY != orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BREADY > orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_BREADY >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWADDR)
S_AXI_CTRL_BREADY != orig(M_AXI_AWLEN)
S_AXI_CTRL_BREADY != orig(M_AXI_AWSIZE)
S_AXI_CTRL_BREADY != orig(M_AXI_AWBURST)
S_AXI_CTRL_BREADY != orig(M_AXI_AWLOCK)
S_AXI_CTRL_BREADY != orig(M_AXI_AWPROT)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWVALID)
S_AXI_CTRL_BREADY != orig(M_AXI_WLAST)
S_AXI_CTRL_BREADY >= orig(M_AXI_WVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_BVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_BREADY)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARADDR)
S_AXI_CTRL_BREADY != orig(M_AXI_ARLEN)
S_AXI_CTRL_BREADY != orig(M_AXI_ARSIZE)
S_AXI_CTRL_BREADY != orig(M_AXI_ARBURST)
S_AXI_CTRL_BREADY != orig(M_AXI_ARLOCK)
S_AXI_CTRL_BREADY != orig(M_AXI_ARPROT)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARVALID)
S_AXI_CTRL_BREADY != orig(M_AXI_RRESP)
S_AXI_CTRL_BREADY >= orig(M_AXI_RLAST)
S_AXI_CTRL_BREADY >= orig(M_AXI_RVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_RREADY)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_AWLEN_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_BUSER_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_RREADY_wire)
M_AXI_AWADDR <= M_AXI_AWLEN
M_AXI_AWADDR <= M_AXI_AWSIZE
M_AXI_AWADDR <= M_AXI_AWBURST
M_AXI_AWADDR <= M_AXI_AWLOCK
M_AXI_AWADDR <= M_AXI_AWPROT
M_AXI_AWADDR <= M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR <= M_AXI_AWLEN_wire
M_AXI_AWADDR <= M_AXI_AWSIZE_wire
M_AXI_AWADDR < M_AXI_AWBURST_wire
M_AXI_AWADDR < M_AXI_AWLOCK_wire
M_AXI_AWADDR < M_AXI_AWPROT_wire
M_AXI_AWADDR <= M_AXI_WSTRB_wire
M_AXI_AWADDR < M_AXI_WLAST_wire
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWADDR >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWADDR <= orig(M_AXI_BREADY)
M_AXI_AWADDR <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWADDR != orig(M_AXI_WLAST_wire)
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWLOCK
M_AXI_AWLEN >= M_AXI_AWPROT
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WSTRB
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN >= M_AXI_WVALID
M_AXI_AWLEN >= M_AXI_BVALID
M_AXI_AWLEN <= M_AXI_AWLEN_wire
M_AXI_AWLEN != M_AXI_AWBURST_wire
M_AXI_AWLEN % M_AXI_AWBURST_wire == 0
M_AXI_AWLEN != M_AXI_AWLOCK_wire
M_AXI_AWLEN % M_AXI_AWLOCK_wire == 0
M_AXI_AWLEN != M_AXI_AWPROT_wire
M_AXI_AWLEN != M_AXI_WSTRB_wire
M_AXI_AWLEN != M_AXI_WLAST_wire
M_AXI_AWLEN >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWLEN >= orig(M_AXI_AWVALID)
M_AXI_AWLEN >= orig(M_AXI_WSTRB)
M_AXI_AWLEN >= orig(M_AXI_WLAST)
M_AXI_AWLEN >= orig(M_AXI_WVALID)
M_AXI_AWLEN >= orig(M_AXI_BVALID)
M_AXI_AWLEN != orig(M_AXI_WSTRB_wire)
M_AXI_AWLEN != orig(M_AXI_WLAST_wire)
M_AXI_AWLEN != orig(M_AXI_RREADY_wire)
M_AXI_AWLEN % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE >= M_AXI_AWLOCK
M_AXI_AWSIZE >= M_AXI_AWPROT
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE >= M_AXI_WVALID
M_AXI_AWSIZE >= M_AXI_BVALID
M_AXI_AWSIZE <= M_AXI_AWLEN_wire
M_AXI_AWSIZE <= M_AXI_AWSIZE_wire
M_AXI_AWSIZE != M_AXI_AWBURST_wire
M_AXI_AWSIZE != M_AXI_AWLOCK_wire
M_AXI_AWSIZE != M_AXI_AWPROT_wire
M_AXI_AWSIZE != M_AXI_WSTRB_wire
M_AXI_AWSIZE != M_AXI_WLAST_wire
M_AXI_AWSIZE <= M_AXI_ARLEN_wire
M_AXI_AWSIZE >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWSIZE >= orig(M_AXI_AWVALID)
M_AXI_AWSIZE >= orig(M_AXI_WLAST)
M_AXI_AWSIZE >= orig(M_AXI_WVALID)
M_AXI_AWSIZE >= orig(M_AXI_BVALID)
M_AXI_AWSIZE <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWSIZE != orig(M_AXI_WSTRB_wire)
M_AXI_AWSIZE != orig(M_AXI_WLAST_wire)
M_AXI_AWSIZE != orig(M_AXI_RREADY_wire)
M_AXI_AWBURST >= M_AXI_AWLOCK
M_AXI_AWBURST <= M_AXI_AWPROT
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST >= M_AXI_WVALID
M_AXI_AWBURST >= M_AXI_BVALID
M_AXI_AWBURST <= M_AXI_AWLEN_wire
M_AXI_AWBURST <= M_AXI_AWSIZE_wire
M_AXI_AWBURST <= M_AXI_AWBURST_wire
M_AXI_AWBURST != M_AXI_AWLOCK_wire
M_AXI_AWBURST < M_AXI_AWPROT_wire
M_AXI_AWBURST != M_AXI_WSTRB_wire
M_AXI_AWBURST < M_AXI_WLAST_wire
M_AXI_AWBURST <= M_AXI_ARLEN_wire
M_AXI_AWBURST <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWBURST >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWBURST >= orig(M_AXI_AWVALID)
M_AXI_AWBURST >= orig(M_AXI_WVALID)
M_AXI_AWBURST >= orig(M_AXI_BVALID)
M_AXI_AWBURST <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWBURST != orig(M_AXI_WSTRB_wire)
M_AXI_AWBURST != orig(M_AXI_WLAST_wire)
M_AXI_AWBURST != orig(M_AXI_RREADY_wire)
M_AXI_AWLOCK <= M_AXI_AWPROT
M_AXI_AWLOCK >= M_AXI_AWVALID
M_AXI_AWLOCK >= M_AXI_WVALID
M_AXI_AWLOCK >= M_AXI_BVALID
M_AXI_AWLOCK <= M_AXI_AWLEN_wire
M_AXI_AWLOCK <= M_AXI_AWSIZE_wire
M_AXI_AWLOCK < M_AXI_AWBURST_wire
M_AXI_AWLOCK <= M_AXI_AWLOCK_wire
M_AXI_AWLOCK < M_AXI_AWPROT_wire
M_AXI_AWLOCK != M_AXI_WSTRB_wire
M_AXI_AWLOCK < M_AXI_WLAST_wire
M_AXI_AWLOCK <= M_AXI_ARLEN_wire
M_AXI_AWLOCK <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWLOCK <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWLOCK >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWLOCK >= orig(M_AXI_AWVALID)
M_AXI_AWLOCK >= orig(M_AXI_WVALID)
M_AXI_AWLOCK >= orig(M_AXI_BVALID)
M_AXI_AWLOCK <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWLOCK != orig(M_AXI_WSTRB_wire)
M_AXI_AWLOCK != orig(M_AXI_WLAST_wire)
M_AXI_AWLOCK != orig(M_AXI_RREADY_wire)
M_AXI_AWPROT >= M_AXI_AWVALID
M_AXI_AWPROT >= M_AXI_WVALID
M_AXI_AWPROT >= M_AXI_BVALID
M_AXI_AWPROT <= M_AXI_AWLEN_wire
M_AXI_AWPROT <= M_AXI_AWSIZE_wire
M_AXI_AWPROT != M_AXI_AWBURST_wire
M_AXI_AWPROT != M_AXI_AWLOCK_wire
M_AXI_AWPROT <= M_AXI_AWPROT_wire
M_AXI_AWPROT != M_AXI_WSTRB_wire
M_AXI_AWPROT < M_AXI_WLAST_wire
M_AXI_AWPROT <= M_AXI_ARLEN_wire
M_AXI_AWPROT <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWPROT >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWPROT >= orig(M_AXI_AWVALID)
M_AXI_AWPROT >= orig(M_AXI_WVALID)
M_AXI_AWPROT >= orig(M_AXI_BVALID)
M_AXI_AWPROT <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWPROT != orig(M_AXI_WSTRB_wire)
M_AXI_AWPROT != orig(M_AXI_WLAST_wire)
M_AXI_AWPROT != orig(M_AXI_RREADY_wire)
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_WLAST
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= M_AXI_AWLEN_wire
M_AXI_AWVALID <= M_AXI_AWSIZE_wire
M_AXI_AWVALID < M_AXI_AWBURST_wire
M_AXI_AWVALID < M_AXI_AWLOCK_wire
M_AXI_AWVALID < M_AXI_AWPROT_wire
M_AXI_AWVALID <= M_AXI_WSTRB_wire
M_AXI_AWVALID < M_AXI_WLAST_wire
M_AXI_AWVALID <= M_AXI_ARLEN_wire
M_AXI_AWVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWVALID <= orig(M_AXI_BREADY)
M_AXI_AWVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWVALID != orig(M_AXI_WLAST_wire)
M_AXI_WSTRB >= M_AXI_WVALID
M_AXI_WSTRB <= M_AXI_AWLEN_wire
M_AXI_WSTRB != M_AXI_AWBURST_wire
M_AXI_WSTRB != M_AXI_AWLOCK_wire
M_AXI_WSTRB != M_AXI_AWPROT_wire
M_AXI_WSTRB % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB <= M_AXI_WSTRB_wire
M_AXI_WSTRB != M_AXI_WLAST_wire
M_AXI_WSTRB <= M_AXI_ARLEN_wire
M_AXI_WSTRB >= orig(S_AXI_CTRL_BRESP)
M_AXI_WSTRB >= orig(M_AXI_AWVALID)
M_AXI_WSTRB != orig(M_AXI_WLAST_wire)
M_AXI_WSTRB % orig(M_AXI_RREADY_wire) == 0
M_AXI_WLAST >= M_AXI_WVALID
M_AXI_WLAST <= M_AXI_AWLEN_wire
M_AXI_WLAST <= M_AXI_AWSIZE_wire
M_AXI_WLAST != M_AXI_AWBURST_wire
M_AXI_WLAST != M_AXI_AWLOCK_wire
M_AXI_WLAST != M_AXI_AWPROT_wire
M_AXI_WLAST != M_AXI_WSTRB_wire
M_AXI_WLAST % M_AXI_WLAST_wire == 0
M_AXI_WLAST <= M_AXI_WLAST_wire
M_AXI_WLAST <= M_AXI_ARLEN_wire
M_AXI_WLAST >= orig(S_AXI_CTRL_BRESP)
M_AXI_WLAST >= orig(M_AXI_AWVALID)
M_AXI_WLAST <= orig(M_AXI_AWSIZE_wire)
M_AXI_WLAST != orig(M_AXI_RREADY_wire)
M_AXI_WLAST % orig(M_AXI_RREADY_wire) == 0
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID <= M_AXI_RREADY
M_AXI_WVALID <= M_AXI_AWLEN_wire
M_AXI_WVALID <= M_AXI_AWSIZE_wire
M_AXI_WVALID < M_AXI_AWBURST_wire
M_AXI_WVALID < M_AXI_AWLOCK_wire
M_AXI_WVALID < M_AXI_AWPROT_wire
M_AXI_WVALID <= M_AXI_WSTRB_wire
M_AXI_WVALID < M_AXI_WLAST_wire
M_AXI_WVALID <= M_AXI_WVALID_wire
M_AXI_WVALID <= M_AXI_ARLEN_wire
M_AXI_WVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_WVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_WVALID >= orig(M_AXI_AWVALID)
M_AXI_WVALID <= orig(M_AXI_BREADY)
M_AXI_WVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_WVALID != orig(M_AXI_WLAST_wire)
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID <= M_AXI_RREADY
M_AXI_BVALID <= M_AXI_AWLEN_wire
M_AXI_BVALID <= M_AXI_AWSIZE_wire
M_AXI_BVALID < M_AXI_AWBURST_wire
M_AXI_BVALID < M_AXI_AWLOCK_wire
M_AXI_BVALID < M_AXI_AWPROT_wire
M_AXI_BVALID <= M_AXI_AWREADY_wire
M_AXI_BVALID <= M_AXI_WSTRB_wire
M_AXI_BVALID < M_AXI_WLAST_wire
M_AXI_BVALID <= M_AXI_BVALID_wire
M_AXI_BVALID <= M_AXI_ARLEN_wire
M_AXI_BVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_BVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_BVALID <= orig(M_AXI_BREADY)
M_AXI_BVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_BVALID != orig(M_AXI_WLAST_wire)
M_AXI_BREADY >= M_AXI_ARADDR
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= M_AXI_AWADDR_wire
M_AXI_BREADY != M_AXI_AWLEN_wire
M_AXI_BREADY != M_AXI_AWSIZE_wire
M_AXI_BREADY < M_AXI_AWBURST_wire
M_AXI_BREADY < M_AXI_AWLOCK_wire
M_AXI_BREADY < M_AXI_AWPROT_wire
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY <= M_AXI_WSTRB_wire
M_AXI_BREADY < M_AXI_WLAST_wire
M_AXI_BREADY >= M_AXI_WVALID_wire
M_AXI_BREADY != M_AXI_BRESP_wire
M_AXI_BREADY != M_AXI_BUSER_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_BREADY != orig(S_AXI_CTRL_AWPROT)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_WDATA)
M_AXI_BREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_BREADY != orig(S_AXI_CTRL_WVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_BRESP)
M_AXI_BREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_BREADY >= orig(M_AXI_AWADDR)
M_AXI_BREADY >= orig(M_AXI_AWVALID)
M_AXI_BREADY >= orig(M_AXI_WVALID)
M_AXI_BREADY >= orig(M_AXI_BVALID)
M_AXI_BREADY >= orig(M_AXI_ARADDR)
M_AXI_BREADY >= orig(M_AXI_ARVALID)
M_AXI_BREADY >= orig(M_AXI_RLAST)
M_AXI_BREADY >= orig(M_AXI_RVALID)
M_AXI_BREADY >= orig(M_AXI_AWADDR_wire)
M_AXI_BREADY != orig(M_AXI_AWLEN_wire)
M_AXI_BREADY != orig(M_AXI_AWSIZE_wire)
M_AXI_BREADY >= orig(M_AXI_AWREADY_wire)
M_AXI_BREADY != orig(M_AXI_WLAST_wire)
M_AXI_BREADY >= orig(M_AXI_BRESP_wire)
M_AXI_BREADY >= orig(M_AXI_BVALID_wire)
M_AXI_BREADY != orig(M_AXI_ARLEN_wire)
M_AXI_BREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_BREADY >= orig(M_AXI_RVALID_wire)
M_AXI_ARADDR <= M_AXI_ARLEN
M_AXI_ARADDR <= M_AXI_ARSIZE
M_AXI_ARADDR <= M_AXI_ARBURST
M_AXI_ARADDR <= M_AXI_ARLOCK
M_AXI_ARADDR <= M_AXI_ARPROT
M_AXI_ARADDR <= M_AXI_RREADY
M_AXI_ARADDR <= M_AXI_AWSIZE_wire
M_AXI_ARADDR < M_AXI_AWBURST_wire
M_AXI_ARADDR < M_AXI_AWLOCK_wire
M_AXI_ARADDR < M_AXI_AWPROT_wire
M_AXI_ARADDR <= M_AXI_WSTRB_wire
M_AXI_ARADDR < M_AXI_WLAST_wire
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR <= M_AXI_ARLEN_wire
M_AXI_ARADDR <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARADDR <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARADDR <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARADDR >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARADDR <= orig(M_AXI_BREADY)
M_AXI_ARADDR <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARADDR != orig(M_AXI_WLAST_wire)
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARLOCK
M_AXI_ARLEN >= M_AXI_ARPROT
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN >= M_AXI_RLAST
M_AXI_ARLEN >= M_AXI_RVALID
M_AXI_ARLEN != M_AXI_AWBURST_wire
M_AXI_ARLEN != M_AXI_AWLOCK_wire
M_AXI_ARLEN % M_AXI_AWLOCK_wire == 0
M_AXI_ARLEN != M_AXI_AWPROT_wire
M_AXI_ARLEN != M_AXI_WSTRB_wire
M_AXI_ARLEN != M_AXI_WLAST_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARLEN >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARLEN >= orig(M_AXI_ARVALID)
M_AXI_ARLEN >= orig(M_AXI_RLAST)
M_AXI_ARLEN >= orig(M_AXI_RVALID)
M_AXI_ARLEN != orig(M_AXI_WSTRB_wire)
M_AXI_ARLEN != orig(M_AXI_WLAST_wire)
M_AXI_ARLEN != orig(M_AXI_RREADY_wire)
M_AXI_ARLEN % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE >= M_AXI_ARLOCK
M_AXI_ARSIZE >= M_AXI_ARPROT
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE >= M_AXI_RLAST
M_AXI_ARSIZE >= M_AXI_RVALID
M_AXI_ARSIZE <= M_AXI_AWSIZE_wire
M_AXI_ARSIZE != M_AXI_AWBURST_wire
M_AXI_ARSIZE != M_AXI_AWLOCK_wire
M_AXI_ARSIZE != M_AXI_AWPROT_wire
M_AXI_ARSIZE != M_AXI_WSTRB_wire
M_AXI_ARSIZE != M_AXI_WLAST_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARSIZE >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARSIZE >= orig(M_AXI_ARVALID)
M_AXI_ARSIZE >= orig(M_AXI_RLAST)
M_AXI_ARSIZE >= orig(M_AXI_RVALID)
M_AXI_ARSIZE <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARSIZE != orig(M_AXI_WSTRB_wire)
M_AXI_ARSIZE != orig(M_AXI_WLAST_wire)
M_AXI_ARSIZE != orig(M_AXI_RREADY_wire)
M_AXI_ARBURST >= M_AXI_ARLOCK
M_AXI_ARBURST <= M_AXI_ARPROT
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST >= M_AXI_RLAST
M_AXI_ARBURST >= M_AXI_RVALID
M_AXI_ARBURST <= M_AXI_AWSIZE_wire
M_AXI_ARBURST <= M_AXI_AWBURST_wire
M_AXI_ARBURST != M_AXI_AWLOCK_wire
M_AXI_ARBURST < M_AXI_AWPROT_wire
M_AXI_ARBURST != M_AXI_WSTRB_wire
M_AXI_ARBURST < M_AXI_WLAST_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARBURST <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARBURST >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARBURST >= orig(M_AXI_ARVALID)
M_AXI_ARBURST >= orig(M_AXI_RLAST)
M_AXI_ARBURST >= orig(M_AXI_RVALID)
M_AXI_ARBURST <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARBURST != orig(M_AXI_WSTRB_wire)
M_AXI_ARBURST != orig(M_AXI_WLAST_wire)
M_AXI_ARBURST != orig(M_AXI_RREADY_wire)
M_AXI_ARLOCK <= M_AXI_ARPROT
M_AXI_ARLOCK >= M_AXI_ARVALID
M_AXI_ARLOCK >= M_AXI_RLAST
M_AXI_ARLOCK >= M_AXI_RVALID
M_AXI_ARLOCK <= M_AXI_AWSIZE_wire
M_AXI_ARLOCK < M_AXI_AWBURST_wire
M_AXI_ARLOCK <= M_AXI_AWLOCK_wire
M_AXI_ARLOCK < M_AXI_AWPROT_wire
M_AXI_ARLOCK != M_AXI_WSTRB_wire
M_AXI_ARLOCK < M_AXI_WLAST_wire
M_AXI_ARLOCK <= M_AXI_ARLEN_wire
M_AXI_ARLOCK <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARLOCK <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARLOCK >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARLOCK >= orig(M_AXI_ARVALID)
M_AXI_ARLOCK >= orig(M_AXI_RLAST)
M_AXI_ARLOCK >= orig(M_AXI_RVALID)
M_AXI_ARLOCK <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARLOCK != orig(M_AXI_WSTRB_wire)
M_AXI_ARLOCK != orig(M_AXI_WLAST_wire)
M_AXI_ARLOCK != orig(M_AXI_RREADY_wire)
M_AXI_ARPROT >= M_AXI_ARVALID
M_AXI_ARPROT >= M_AXI_RLAST
M_AXI_ARPROT >= M_AXI_RVALID
M_AXI_ARPROT <= M_AXI_AWSIZE_wire
M_AXI_ARPROT != M_AXI_AWBURST_wire
M_AXI_ARPROT != M_AXI_AWLOCK_wire
M_AXI_ARPROT <= M_AXI_AWPROT_wire
M_AXI_ARPROT != M_AXI_WSTRB_wire
M_AXI_ARPROT < M_AXI_WLAST_wire
M_AXI_ARPROT <= M_AXI_ARLEN_wire
M_AXI_ARPROT <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARPROT <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARPROT >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARPROT >= orig(M_AXI_ARVALID)
M_AXI_ARPROT >= orig(M_AXI_RLAST)
M_AXI_ARPROT >= orig(M_AXI_RVALID)
M_AXI_ARPROT <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARPROT != orig(M_AXI_WSTRB_wire)
M_AXI_ARPROT != orig(M_AXI_WLAST_wire)
M_AXI_ARPROT != orig(M_AXI_RREADY_wire)
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= M_AXI_AWSIZE_wire
M_AXI_ARVALID < M_AXI_AWBURST_wire
M_AXI_ARVALID < M_AXI_AWLOCK_wire
M_AXI_ARVALID < M_AXI_AWPROT_wire
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID % M_AXI_WSTRB_wire == 0
M_AXI_ARVALID <= M_AXI_WSTRB_wire
M_AXI_ARVALID < M_AXI_WLAST_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARVALID <= orig(M_AXI_BREADY)
M_AXI_ARVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARVALID % orig(M_AXI_WSTRB_wire) == 0
M_AXI_ARVALID != orig(M_AXI_WLAST_wire)
M_AXI_RRESP <= M_AXI_AWPROT_wire
M_AXI_RRESP != M_AXI_WSTRB_wire
M_AXI_RRESP < M_AXI_WLAST_wire
M_AXI_RRESP <= M_AXI_RRESP_wire
M_AXI_RRESP <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RRESP <= orig(S_AXI_CTRL_WVALID)
M_AXI_RRESP >= orig(S_AXI_CTRL_BRESP)
M_AXI_RRESP != orig(M_AXI_WSTRB_wire)
M_AXI_RRESP != orig(M_AXI_WLAST_wire)
M_AXI_RRESP != orig(M_AXI_RREADY_wire)
M_AXI_RRESP % orig(M_AXI_RREADY_wire) == 0
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST <= M_AXI_RREADY
M_AXI_RLAST <= M_AXI_AWSIZE_wire
M_AXI_RLAST < M_AXI_AWBURST_wire
M_AXI_RLAST < M_AXI_AWLOCK_wire
M_AXI_RLAST < M_AXI_AWPROT_wire
M_AXI_RLAST <= M_AXI_AWREADY_wire
M_AXI_RLAST % M_AXI_WSTRB_wire == 0
M_AXI_RLAST <= M_AXI_WSTRB_wire
M_AXI_RLAST < M_AXI_WLAST_wire
M_AXI_RLAST <= M_AXI_ARLEN_wire
M_AXI_RLAST <= M_AXI_ARREADY_wire
M_AXI_RLAST <= M_AXI_RLAST_wire
M_AXI_RLAST <= M_AXI_RVALID_wire
M_AXI_RLAST <= orig(S_AXI_CTRL_WDATA)
M_AXI_RLAST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST <= orig(S_AXI_CTRL_WVALID)
M_AXI_RLAST >= orig(S_AXI_CTRL_BRESP)
M_AXI_RLAST <= orig(M_AXI_BREADY)
M_AXI_RLAST <= orig(M_AXI_RVALID)
M_AXI_RLAST <= orig(M_AXI_AWSIZE_wire)
M_AXI_RLAST % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RLAST != orig(M_AXI_WLAST_wire)
M_AXI_RVALID <= M_AXI_RREADY
M_AXI_RVALID <= M_AXI_AWSIZE_wire
M_AXI_RVALID < M_AXI_AWBURST_wire
M_AXI_RVALID < M_AXI_AWLOCK_wire
M_AXI_RVALID < M_AXI_AWPROT_wire
M_AXI_RVALID <= M_AXI_AWREADY_wire
M_AXI_RVALID % M_AXI_WSTRB_wire == 0
M_AXI_RVALID <= M_AXI_WSTRB_wire
M_AXI_RVALID < M_AXI_WLAST_wire
M_AXI_RVALID <= M_AXI_ARLEN_wire
M_AXI_RVALID <= M_AXI_ARREADY_wire
M_AXI_RVALID <= M_AXI_RVALID_wire
M_AXI_RVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_RVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_RVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_RVALID <= orig(M_AXI_BREADY)
M_AXI_RVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_RVALID % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RVALID != orig(M_AXI_WLAST_wire)
M_AXI_RREADY >= M_AXI_AWADDR_wire
M_AXI_RREADY != M_AXI_AWSIZE_wire
M_AXI_RREADY < M_AXI_AWBURST_wire
M_AXI_RREADY < M_AXI_AWLOCK_wire
M_AXI_RREADY < M_AXI_AWPROT_wire
M_AXI_RREADY <= M_AXI_WSTRB_wire
M_AXI_RREADY < M_AXI_WLAST_wire
M_AXI_RREADY >= M_AXI_WVALID_wire
M_AXI_RREADY >= M_AXI_BRESP_wire
M_AXI_RREADY >= M_AXI_BVALID_wire
M_AXI_RREADY != M_AXI_ARLEN_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY != M_AXI_RRESP_wire
M_AXI_RREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_RREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_RREADY != orig(S_AXI_CTRL_WVALID)
M_AXI_RREADY >= orig(S_AXI_CTRL_BRESP)
M_AXI_RREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_RREADY >= orig(M_AXI_AWADDR)
M_AXI_RREADY >= orig(M_AXI_AWVALID)
M_AXI_RREADY >= orig(M_AXI_WVALID)
M_AXI_RREADY >= orig(M_AXI_BVALID)
M_AXI_RREADY >= orig(M_AXI_ARADDR)
M_AXI_RREADY >= orig(M_AXI_ARVALID)
M_AXI_RREADY >= orig(M_AXI_RLAST)
M_AXI_RREADY >= orig(M_AXI_RVALID)
M_AXI_RREADY >= orig(M_AXI_AWADDR_wire)
M_AXI_RREADY != orig(M_AXI_AWSIZE_wire)
M_AXI_RREADY != orig(M_AXI_WLAST_wire)
M_AXI_RREADY >= orig(M_AXI_WVALID_wire)
M_AXI_RREADY >= orig(M_AXI_BRESP_wire)
M_AXI_RREADY >= orig(M_AXI_BVALID_wire)
M_AXI_RREADY != orig(M_AXI_ARLEN_wire)
M_AXI_RREADY >= orig(M_AXI_ARVALID_wire)
M_AXI_RREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_RREADY >= orig(M_AXI_RVALID_wire)
M_AXI_AWADDR_wire <= M_AXI_AWLEN_wire
M_AXI_AWADDR_wire < M_AXI_AWBURST_wire
M_AXI_AWADDR_wire < M_AXI_AWLOCK_wire
M_AXI_AWADDR_wire < M_AXI_AWPROT_wire
M_AXI_AWADDR_wire <= M_AXI_WSTRB_wire
M_AXI_AWADDR_wire < M_AXI_WLAST_wire
M_AXI_AWADDR_wire <= M_AXI_ARLEN_wire
M_AXI_AWADDR_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWADDR_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWADDR_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWADDR_wire >= orig(M_AXI_AWADDR)
M_AXI_AWADDR_wire <= orig(M_AXI_BREADY)
M_AXI_AWADDR_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWADDR_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWLEN_wire != M_AXI_AWBURST_wire
M_AXI_AWLEN_wire % M_AXI_AWBURST_wire == 0
M_AXI_AWLEN_wire != M_AXI_AWLOCK_wire
M_AXI_AWLEN_wire % M_AXI_AWLOCK_wire == 0
M_AXI_AWLEN_wire != M_AXI_AWPROT_wire
M_AXI_AWLEN_wire >= M_AXI_AWVALID_wire
M_AXI_AWLEN_wire != M_AXI_AWREADY_wire
M_AXI_AWLEN_wire != M_AXI_WSTRB_wire
M_AXI_AWLEN_wire != M_AXI_WLAST_wire
M_AXI_AWLEN_wire >= M_AXI_WVALID_wire
M_AXI_AWLEN_wire >= M_AXI_BRESP_wire
M_AXI_AWLEN_wire >= M_AXI_BUSER_wire
M_AXI_AWLEN_wire >= M_AXI_BVALID_wire
M_AXI_AWLEN_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWLEN_wire >= orig(M_AXI_AWADDR)
M_AXI_AWLEN_wire >= orig(M_AXI_AWSIZE)
M_AXI_AWLEN_wire >= orig(M_AXI_AWBURST)
M_AXI_AWLEN_wire >= orig(M_AXI_AWLOCK)
M_AXI_AWLEN_wire >= orig(M_AXI_AWPROT)
M_AXI_AWLEN_wire >= orig(M_AXI_AWVALID)
M_AXI_AWLEN_wire >= orig(M_AXI_WSTRB)
M_AXI_AWLEN_wire >= orig(M_AXI_WLAST)
M_AXI_AWLEN_wire >= orig(M_AXI_WVALID)
M_AXI_AWLEN_wire >= orig(M_AXI_BVALID)
M_AXI_AWLEN_wire != orig(M_AXI_BREADY)
M_AXI_AWLEN_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_AWLEN_wire != orig(M_AXI_AWREADY_wire)
M_AXI_AWLEN_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWLEN_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWLEN_wire >= orig(M_AXI_WVALID_wire)
M_AXI_AWLEN_wire >= orig(M_AXI_BRESP_wire)
M_AXI_AWLEN_wire >= orig(M_AXI_BUSER_wire)
M_AXI_AWLEN_wire >= orig(M_AXI_BVALID_wire)
M_AXI_AWLEN_wire != orig(M_AXI_RREADY_wire)
M_AXI_AWLEN_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWSIZE_wire != M_AXI_AWBURST_wire
M_AXI_AWSIZE_wire != M_AXI_AWLOCK_wire
M_AXI_AWSIZE_wire != M_AXI_AWPROT_wire
M_AXI_AWSIZE_wire >= M_AXI_AWVALID_wire
M_AXI_AWSIZE_wire != M_AXI_AWREADY_wire
M_AXI_AWSIZE_wire != M_AXI_WSTRB_wire
M_AXI_AWSIZE_wire != M_AXI_WLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_WVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_BRESP_wire
M_AXI_AWSIZE_wire >= M_AXI_BUSER_wire
M_AXI_AWSIZE_wire >= M_AXI_BVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_ARVALID_wire
M_AXI_AWSIZE_wire != M_AXI_ARREADY_wire
M_AXI_AWSIZE_wire >= M_AXI_RLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_RVALID_wire
M_AXI_AWSIZE_wire >= orig(S_AXI_CTRL_AWVALID)
M_AXI_AWSIZE_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWSIZE_wire >= orig(S_AXI_CTRL_BVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_AWVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_WLAST)
M_AXI_AWSIZE_wire >= orig(M_AXI_WVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_BVALID)
M_AXI_AWSIZE_wire != orig(M_AXI_BREADY)
M_AXI_AWSIZE_wire >= orig(M_AXI_ARVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_RLAST)
M_AXI_AWSIZE_wire >= orig(M_AXI_RVALID)
M_AXI_AWSIZE_wire != orig(M_AXI_RREADY)
M_AXI_AWSIZE_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWSIZE_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWSIZE_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_WVALID_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_BRESP_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_BUSER_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_BVALID_wire)
M_AXI_AWSIZE_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_RLAST_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_RVALID_wire)
M_AXI_AWSIZE_wire != orig(M_AXI_RREADY_wire)
M_AXI_AWBURST_wire > M_AXI_AWVALID_wire
M_AXI_AWBURST_wire > M_AXI_AWREADY_wire
M_AXI_AWBURST_wire != M_AXI_WSTRB_wire
M_AXI_AWBURST_wire < M_AXI_WLAST_wire
M_AXI_AWBURST_wire > M_AXI_WVALID_wire
M_AXI_AWBURST_wire > M_AXI_BRESP_wire
M_AXI_AWBURST_wire > M_AXI_BUSER_wire
M_AXI_AWBURST_wire > M_AXI_BVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARADDR_wire
M_AXI_AWBURST_wire != M_AXI_ARLEN_wire
M_AXI_AWBURST_wire > M_AXI_ARVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARREADY_wire
M_AXI_AWBURST_wire > M_AXI_RLAST_wire
M_AXI_AWBURST_wire > M_AXI_RVALID_wire
M_AXI_AWBURST_wire != orig(S_AXI_CTRL_AWPROT)
orig(S_AXI_CTRL_AWPROT) % M_AXI_AWBURST_wire == 0
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_AWVALID)
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_WDATA)
M_AXI_AWBURST_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWBURST_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_BRESP)
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_BVALID)
M_AXI_AWBURST_wire > orig(M_AXI_AWADDR)
M_AXI_AWBURST_wire != orig(M_AXI_AWLEN)
M_AXI_AWBURST_wire != orig(M_AXI_AWSIZE)
M_AXI_AWBURST_wire >= orig(M_AXI_AWBURST)
M_AXI_AWBURST_wire > orig(M_AXI_AWLOCK)
M_AXI_AWBURST_wire != orig(M_AXI_AWPROT)
M_AXI_AWBURST_wire > orig(M_AXI_AWVALID)
M_AXI_AWBURST_wire != orig(M_AXI_WSTRB)
M_AXI_AWBURST_wire != orig(M_AXI_WLAST)
M_AXI_AWBURST_wire > orig(M_AXI_WVALID)
M_AXI_AWBURST_wire > orig(M_AXI_BVALID)
M_AXI_AWBURST_wire > orig(M_AXI_BREADY)
M_AXI_AWBURST_wire > orig(M_AXI_ARADDR)
M_AXI_AWBURST_wire != orig(M_AXI_ARLEN)
M_AXI_AWBURST_wire != orig(M_AXI_ARSIZE)
M_AXI_AWBURST_wire >= orig(M_AXI_ARBURST)
M_AXI_AWBURST_wire > orig(M_AXI_ARLOCK)
M_AXI_AWBURST_wire != orig(M_AXI_ARPROT)
M_AXI_AWBURST_wire > orig(M_AXI_ARVALID)
M_AXI_AWBURST_wire > orig(M_AXI_RLAST)
M_AXI_AWBURST_wire > orig(M_AXI_RVALID)
M_AXI_AWBURST_wire > orig(M_AXI_RREADY)
M_AXI_AWBURST_wire > orig(M_AXI_AWADDR_wire)
M_AXI_AWBURST_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWBURST_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWBURST_wire > orig(M_AXI_AWVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_AWREADY_wire)
M_AXI_AWBURST_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWBURST_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWBURST_wire > orig(M_AXI_WVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_BRESP_wire)
M_AXI_AWBURST_wire > orig(M_AXI_BUSER_wire)
M_AXI_AWBURST_wire > orig(M_AXI_BVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_ARADDR_wire)
M_AXI_AWBURST_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWBURST_wire > orig(M_AXI_ARVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_ARREADY_wire)
M_AXI_AWBURST_wire > orig(M_AXI_RLAST_wire)
M_AXI_AWBURST_wire > orig(M_AXI_RVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_RREADY_wire)
M_AXI_AWLOCK_wire > M_AXI_AWVALID_wire
M_AXI_AWLOCK_wire > M_AXI_AWREADY_wire
M_AXI_AWLOCK_wire != M_AXI_WSTRB_wire
M_AXI_AWLOCK_wire < M_AXI_WLAST_wire
M_AXI_AWLOCK_wire > M_AXI_WVALID_wire
M_AXI_AWLOCK_wire > M_AXI_BRESP_wire
M_AXI_AWLOCK_wire >= M_AXI_BUSER_wire
M_AXI_AWLOCK_wire > M_AXI_BVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARADDR_wire
M_AXI_ARLEN_wire % M_AXI_AWLOCK_wire == 0
M_AXI_AWLOCK_wire != M_AXI_ARLEN_wire
M_AXI_AWLOCK_wire > M_AXI_ARVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARREADY_wire
M_AXI_AWLOCK_wire != M_AXI_RLAST_wire
M_AXI_AWLOCK_wire > M_AXI_RVALID_wire
M_AXI_AWLOCK_wire != orig(S_AXI_CTRL_AWPROT)
orig(S_AXI_CTRL_AWPROT) % M_AXI_AWLOCK_wire == 0
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_AWVALID)
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_WDATA)
M_AXI_AWLOCK_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWLOCK_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_BRESP)
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_BVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_AWADDR)
M_AXI_AWLOCK_wire != orig(M_AXI_AWLEN)
M_AXI_AWLOCK_wire != orig(M_AXI_AWSIZE)
M_AXI_AWLOCK_wire != orig(M_AXI_AWBURST)
M_AXI_AWLOCK_wire >= orig(M_AXI_AWLOCK)
M_AXI_AWLOCK_wire != orig(M_AXI_AWPROT)
M_AXI_AWLOCK_wire > orig(M_AXI_AWVALID)
M_AXI_AWLOCK_wire != orig(M_AXI_WSTRB)
M_AXI_AWLOCK_wire != orig(M_AXI_WLAST)
M_AXI_AWLOCK_wire > orig(M_AXI_WVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_BVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_BREADY)
M_AXI_AWLOCK_wire > orig(M_AXI_ARADDR)
M_AXI_AWLOCK_wire != orig(M_AXI_ARLEN)
M_AXI_AWLOCK_wire != orig(M_AXI_ARSIZE)
M_AXI_AWLOCK_wire != orig(M_AXI_ARBURST)
M_AXI_AWLOCK_wire >= orig(M_AXI_ARLOCK)
M_AXI_AWLOCK_wire != orig(M_AXI_ARPROT)
M_AXI_AWLOCK_wire > orig(M_AXI_ARVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_RLAST)
M_AXI_AWLOCK_wire > orig(M_AXI_RVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_RREADY)
M_AXI_AWLOCK_wire > orig(M_AXI_AWADDR_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_AWVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_AWREADY_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_WVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_BRESP_wire)
M_AXI_AWLOCK_wire >= orig(M_AXI_BUSER_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_BVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_ARADDR_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_ARVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_ARREADY_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_RLAST_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_RVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_RREADY_wire)
M_AXI_AWPROT_wire > M_AXI_AWVALID_wire
M_AXI_AWPROT_wire > M_AXI_AWREADY_wire
M_AXI_AWPROT_wire != M_AXI_WSTRB_wire
M_AXI_AWPROT_wire < M_AXI_WLAST_wire
M_AXI_AWPROT_wire > M_AXI_WVALID_wire
M_AXI_AWPROT_wire > M_AXI_BRESP_wire
M_AXI_AWPROT_wire > M_AXI_BUSER_wire
M_AXI_AWPROT_wire > M_AXI_BVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARADDR_wire
M_AXI_AWPROT_wire != M_AXI_ARLEN_wire
M_AXI_AWPROT_wire > M_AXI_ARVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARREADY_wire
M_AXI_AWPROT_wire >= M_AXI_RRESP_wire
M_AXI_AWPROT_wire > M_AXI_RLAST_wire
M_AXI_AWPROT_wire > M_AXI_RVALID_wire
M_AXI_AWPROT_wire != orig(S_AXI_CTRL_AWPROT)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_AWVALID)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_WDATA)
M_AXI_AWPROT_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWPROT_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_BRESP)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_BVALID)
M_AXI_AWPROT_wire > orig(M_AXI_AWADDR)
M_AXI_AWPROT_wire != orig(M_AXI_AWLEN)
M_AXI_AWPROT_wire != orig(M_AXI_AWSIZE)
M_AXI_AWPROT_wire > orig(M_AXI_AWBURST)
M_AXI_AWPROT_wire > orig(M_AXI_AWLOCK)
M_AXI_AWPROT_wire >= orig(M_AXI_AWPROT)
M_AXI_AWPROT_wire > orig(M_AXI_AWVALID)
M_AXI_AWPROT_wire != orig(M_AXI_WSTRB)
M_AXI_AWPROT_wire != orig(M_AXI_WLAST)
M_AXI_AWPROT_wire > orig(M_AXI_WVALID)
M_AXI_AWPROT_wire > orig(M_AXI_BVALID)
M_AXI_AWPROT_wire > orig(M_AXI_BREADY)
M_AXI_AWPROT_wire > orig(M_AXI_ARADDR)
M_AXI_AWPROT_wire != orig(M_AXI_ARLEN)
M_AXI_AWPROT_wire != orig(M_AXI_ARSIZE)
M_AXI_AWPROT_wire > orig(M_AXI_ARBURST)
M_AXI_AWPROT_wire > orig(M_AXI_ARLOCK)
M_AXI_AWPROT_wire >= orig(M_AXI_ARPROT)
M_AXI_AWPROT_wire > orig(M_AXI_ARVALID)
M_AXI_AWPROT_wire >= orig(M_AXI_RRESP)
M_AXI_AWPROT_wire > orig(M_AXI_RLAST)
M_AXI_AWPROT_wire > orig(M_AXI_RVALID)
M_AXI_AWPROT_wire > orig(M_AXI_RREADY)
M_AXI_AWPROT_wire > orig(M_AXI_AWADDR_wire)
M_AXI_AWPROT_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWPROT_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWPROT_wire > orig(M_AXI_AWVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_AWREADY_wire)
M_AXI_AWPROT_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWPROT_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWPROT_wire > orig(M_AXI_WVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_BRESP_wire)
M_AXI_AWPROT_wire > orig(M_AXI_BUSER_wire)
M_AXI_AWPROT_wire > orig(M_AXI_BVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_ARADDR_wire)
M_AXI_AWPROT_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWPROT_wire > orig(M_AXI_ARVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_ARREADY_wire)
M_AXI_AWPROT_wire >= orig(M_AXI_RRESP_wire)
M_AXI_AWPROT_wire > orig(M_AXI_RLAST_wire)
M_AXI_AWPROT_wire > orig(M_AXI_RVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_RREADY_wire)
M_AXI_AWVALID_wire <= M_AXI_WSTRB_wire
M_AXI_AWVALID_wire < M_AXI_WLAST_wire
M_AXI_AWVALID_wire >= M_AXI_BRESP_wire
M_AXI_AWVALID_wire <= M_AXI_ARLEN_wire
M_AXI_AWVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWVALID_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWVALID_wire >= orig(M_AXI_BRESP_wire)
M_AXI_AWREADY_wire <= M_AXI_WSTRB_wire
M_AXI_AWREADY_wire < M_AXI_WLAST_wire
M_AXI_AWREADY_wire != M_AXI_ARLEN_wire
M_AXI_AWREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWREADY_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWREADY_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWREADY_wire >= orig(M_AXI_AWVALID)
M_AXI_AWREADY_wire >= orig(M_AXI_BVALID)
M_AXI_AWREADY_wire <= orig(M_AXI_BREADY)
M_AXI_AWREADY_wire >= orig(M_AXI_ARVALID)
M_AXI_AWREADY_wire >= orig(M_AXI_RLAST)
M_AXI_AWREADY_wire >= orig(M_AXI_RVALID)
M_AXI_AWREADY_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWREADY_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWREADY_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWREADY_wire != orig(M_AXI_ARLEN_wire)
M_AXI_WSTRB_wire != M_AXI_WLAST_wire
M_AXI_WSTRB_wire >= M_AXI_WVALID_wire
M_AXI_BRESP_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= M_AXI_BRESP_wire
M_AXI_BUSER_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != M_AXI_BUSER_wire
M_AXI_WSTRB_wire >= M_AXI_BVALID_wire
M_AXI_WSTRB_wire >= M_AXI_ARADDR_wire
M_AXI_WSTRB_wire != M_AXI_ARLEN_wire
M_AXI_WSTRB_wire >= M_AXI_ARVALID_wire
M_AXI_WSTRB_wire >= M_AXI_ARREADY_wire
M_AXI_RLAST_wire % M_AXI_WSTRB_wire == 0
M_AXI_RVALID_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= M_AXI_RVALID_wire
M_AXI_WSTRB_wire != orig(S_AXI_CTRL_AWPROT)
M_AXI_WSTRB_wire >= orig(S_AXI_CTRL_AWVALID)
orig(S_AXI_CTRL_AWVALID) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(S_AXI_CTRL_WDATA)
M_AXI_WSTRB_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_WSTRB_wire > orig(S_AXI_CTRL_BRESP)
orig(S_AXI_CTRL_BRESP) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(S_AXI_CTRL_BVALID)
orig(S_AXI_CTRL_BVALID) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_AWADDR)
M_AXI_WSTRB_wire != orig(M_AXI_AWLEN)
M_AXI_WSTRB_wire != orig(M_AXI_AWSIZE)
M_AXI_WSTRB_wire != orig(M_AXI_AWBURST)
M_AXI_WSTRB_wire != orig(M_AXI_AWLOCK)
M_AXI_WSTRB_wire != orig(M_AXI_AWPROT)
M_AXI_WSTRB_wire >= orig(M_AXI_AWVALID)
M_AXI_WSTRB_wire != orig(M_AXI_WLAST)
M_AXI_WSTRB_wire >= orig(M_AXI_WVALID)
M_AXI_WSTRB_wire >= orig(M_AXI_BVALID)
M_AXI_WSTRB_wire >= orig(M_AXI_BREADY)
M_AXI_WSTRB_wire >= orig(M_AXI_ARADDR)
M_AXI_WSTRB_wire != orig(M_AXI_ARLEN)
M_AXI_WSTRB_wire != orig(M_AXI_ARSIZE)
M_AXI_WSTRB_wire != orig(M_AXI_ARBURST)
M_AXI_WSTRB_wire != orig(M_AXI_ARLOCK)
M_AXI_WSTRB_wire != orig(M_AXI_ARPROT)
M_AXI_WSTRB_wire >= orig(M_AXI_ARVALID)
orig(M_AXI_ARVALID) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(M_AXI_RRESP)
M_AXI_WSTRB_wire >= orig(M_AXI_RLAST)
orig(M_AXI_RLAST) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_RVALID)
orig(M_AXI_RVALID) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_RREADY)
M_AXI_WSTRB_wire >= orig(M_AXI_AWADDR_wire)
M_AXI_WSTRB_wire != orig(M_AXI_AWLEN_wire)
M_AXI_WSTRB_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_AWREADY_wire)
M_AXI_WSTRB_wire != orig(M_AXI_WLAST_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_WVALID_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_BRESP_wire)
orig(M_AXI_BRESP_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(M_AXI_BUSER_wire)
orig(M_AXI_BUSER_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_BVALID_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_ARADDR_wire)
M_AXI_WSTRB_wire != orig(M_AXI_ARLEN_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_ARREADY_wire)
orig(M_AXI_RLAST_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_RVALID_wire)
orig(M_AXI_RVALID_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_WSTRB_wire >= orig(M_AXI_RREADY_wire)
M_AXI_WLAST_wire > M_AXI_WVALID_wire
M_AXI_WLAST_wire > M_AXI_BRESP_wire
M_AXI_WLAST_wire > M_AXI_BUSER_wire
M_AXI_WLAST_wire > M_AXI_BVALID_wire
M_AXI_WLAST_wire > M_AXI_ARADDR_wire
M_AXI_WLAST_wire != M_AXI_ARLEN_wire
M_AXI_WLAST_wire > M_AXI_ARVALID_wire
M_AXI_WLAST_wire > M_AXI_ARREADY_wire
M_AXI_WLAST_wire > M_AXI_RRESP_wire
M_AXI_WLAST_wire > M_AXI_RLAST_wire
M_AXI_WLAST_wire > M_AXI_RVALID_wire
M_AXI_WLAST_wire != orig(S_AXI_CTRL_AWPROT)
M_AXI_WLAST_wire > orig(S_AXI_CTRL_AWVALID)
M_AXI_WLAST_wire > orig(S_AXI_CTRL_WDATA)
M_AXI_WLAST_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_WLAST_wire > orig(S_AXI_CTRL_BRESP)
M_AXI_WLAST_wire > orig(S_AXI_CTRL_BVALID)
M_AXI_WLAST_wire > orig(M_AXI_AWADDR)
M_AXI_WLAST_wire != orig(M_AXI_AWLEN)
M_AXI_WLAST_wire != orig(M_AXI_AWSIZE)
M_AXI_WLAST_wire > orig(M_AXI_AWBURST)
M_AXI_WLAST_wire > orig(M_AXI_AWLOCK)
M_AXI_WLAST_wire > orig(M_AXI_AWPROT)
M_AXI_WLAST_wire > orig(M_AXI_AWVALID)
M_AXI_WLAST_wire > orig(M_AXI_WVALID)
M_AXI_WLAST_wire > orig(M_AXI_BVALID)
M_AXI_WLAST_wire > orig(M_AXI_BREADY)
M_AXI_WLAST_wire > orig(M_AXI_ARADDR)
M_AXI_WLAST_wire != orig(M_AXI_ARLEN)
M_AXI_WLAST_wire != orig(M_AXI_ARSIZE)
M_AXI_WLAST_wire > orig(M_AXI_ARBURST)
M_AXI_WLAST_wire > orig(M_AXI_ARLOCK)
M_AXI_WLAST_wire > orig(M_AXI_ARPROT)
M_AXI_WLAST_wire > orig(M_AXI_ARVALID)
M_AXI_WLAST_wire > orig(M_AXI_RRESP)
M_AXI_WLAST_wire > orig(M_AXI_RLAST)
M_AXI_WLAST_wire > orig(M_AXI_RVALID)
M_AXI_WLAST_wire > orig(M_AXI_RREADY)
M_AXI_WLAST_wire > orig(M_AXI_AWADDR_wire)
M_AXI_WLAST_wire != orig(M_AXI_AWLEN_wire)
M_AXI_WLAST_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_WLAST_wire > orig(M_AXI_AWVALID_wire)
M_AXI_WLAST_wire > orig(M_AXI_AWREADY_wire)
M_AXI_WLAST_wire > orig(M_AXI_WVALID_wire)
M_AXI_WLAST_wire > orig(M_AXI_BRESP_wire)
M_AXI_WLAST_wire > orig(M_AXI_BUSER_wire)
M_AXI_WLAST_wire > orig(M_AXI_BVALID_wire)
M_AXI_WLAST_wire > orig(M_AXI_ARADDR_wire)
M_AXI_WLAST_wire != orig(M_AXI_ARLEN_wire)
M_AXI_WLAST_wire > orig(M_AXI_ARVALID_wire)
M_AXI_WLAST_wire > orig(M_AXI_ARREADY_wire)
M_AXI_WLAST_wire > orig(M_AXI_RRESP_wire)
M_AXI_WLAST_wire > orig(M_AXI_RLAST_wire)
M_AXI_WLAST_wire > orig(M_AXI_RVALID_wire)
M_AXI_WLAST_wire > orig(M_AXI_RREADY_wire)
M_AXI_WVALID_wire <= M_AXI_ARLEN_wire
M_AXI_WVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_WVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_WVALID_wire >= orig(M_AXI_AWVALID)
M_AXI_WVALID_wire <= orig(M_AXI_BREADY)
M_AXI_WVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_WVALID_wire != orig(M_AXI_WLAST_wire)
M_AXI_BRESP_wire <= M_AXI_BUSER_wire
M_AXI_BRESP_wire <= M_AXI_BVALID_wire
M_AXI_BRESP_wire <= M_AXI_ARADDR_wire
M_AXI_BRESP_wire <= M_AXI_ARLEN_wire
M_AXI_BRESP_wire <= M_AXI_ARVALID_wire
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_AWPROT)
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_BRESP_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_BRESP_wire <= orig(M_AXI_BREADY)
M_AXI_BRESP_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_BRESP_wire != orig(M_AXI_WSTRB_wire)
M_AXI_BRESP_wire != orig(M_AXI_WLAST_wire)
M_AXI_BRESP_wire <= orig(M_AXI_WVALID_wire)
M_AXI_BUSER_wire <= M_AXI_ARLEN_wire
M_AXI_BUSER_wire <= orig(S_AXI_CTRL_AWPROT)
M_AXI_BUSER_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BUSER_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_BUSER_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_BUSER_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_BUSER_wire != orig(M_AXI_WSTRB_wire)
M_AXI_BUSER_wire != orig(M_AXI_WLAST_wire)
M_AXI_BUSER_wire != orig(M_AXI_RREADY_wire)
M_AXI_BVALID_wire <= M_AXI_ARLEN_wire
M_AXI_BVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_BVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_BVALID_wire <= orig(M_AXI_BREADY)
M_AXI_BVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_BVALID_wire != orig(M_AXI_WLAST_wire)
M_AXI_ARADDR_wire <= M_AXI_ARLEN_wire
M_AXI_ARADDR_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARADDR_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARADDR_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARADDR_wire >= orig(M_AXI_ARADDR)
M_AXI_ARADDR_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARADDR_wire != orig(M_AXI_WLAST_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_BRESP_wire)
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire != M_AXI_ARREADY_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARLEN_wire >= orig(M_AXI_AWADDR)
M_AXI_ARLEN_wire >= orig(M_AXI_AWSIZE)
M_AXI_ARLEN_wire >= orig(M_AXI_AWBURST)
M_AXI_ARLEN_wire >= orig(M_AXI_AWLOCK)
M_AXI_ARLEN_wire >= orig(M_AXI_AWPROT)
M_AXI_ARLEN_wire >= orig(M_AXI_AWVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_WSTRB)
M_AXI_ARLEN_wire >= orig(M_AXI_WLAST)
M_AXI_ARLEN_wire >= orig(M_AXI_WVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_BVALID)
M_AXI_ARLEN_wire != orig(M_AXI_BREADY)
M_AXI_ARLEN_wire >= orig(M_AXI_ARADDR)
M_AXI_ARLEN_wire >= orig(M_AXI_ARSIZE)
M_AXI_ARLEN_wire >= orig(M_AXI_ARBURST)
M_AXI_ARLEN_wire >= orig(M_AXI_ARLOCK)
M_AXI_ARLEN_wire >= orig(M_AXI_ARPROT)
M_AXI_ARLEN_wire >= orig(M_AXI_ARVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_RLAST)
M_AXI_ARLEN_wire >= orig(M_AXI_RVALID)
M_AXI_ARLEN_wire != orig(M_AXI_RREADY)
M_AXI_ARLEN_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_ARLEN_wire != orig(M_AXI_AWREADY_wire)
M_AXI_ARLEN_wire != orig(M_AXI_WSTRB_wire)
M_AXI_ARLEN_wire != orig(M_AXI_WLAST_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_WVALID_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_BRESP_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_BUSER_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_BVALID_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_ARLEN_wire != orig(M_AXI_ARREADY_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RLAST_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RVALID_wire)
M_AXI_ARLEN_wire != orig(M_AXI_RREADY_wire)
M_AXI_ARLEN_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARVALID_wire != orig(M_AXI_WLAST_wire)
M_AXI_ARVALID_wire >= orig(M_AXI_BRESP_wire)
M_AXI_ARREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_ARREADY_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_ARREADY_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARREADY_wire <= orig(M_AXI_BREADY)
M_AXI_ARREADY_wire >= orig(M_AXI_ARVALID)
M_AXI_ARREADY_wire >= orig(M_AXI_RLAST)
M_AXI_ARREADY_wire >= orig(M_AXI_RVALID)
M_AXI_ARREADY_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_ARREADY_wire != orig(M_AXI_WLAST_wire)
M_AXI_ARREADY_wire != orig(M_AXI_ARLEN_wire)
M_AXI_RRESP_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RRESP_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_RRESP_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_RRESP_wire != orig(M_AXI_WLAST_wire)
M_AXI_RRESP_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_RLAST_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_RLAST_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_RLAST_wire % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RLAST_wire != orig(M_AXI_WLAST_wire)
M_AXI_RLAST_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_RVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_RVALID_wire <= orig(M_AXI_BREADY)
M_AXI_RVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_RVALID_wire % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RVALID_wire != orig(M_AXI_WLAST_wire)
M_AXI_RRESP - M_AXI_RREADY - M_AXI_RRESP_wire + 1 == 0
Exiting Daikon.
