INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module exe_mem_pipeline_register
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-311] analyzing module mem_wb_pipeline_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3248] data object 'dinstOut' is already declared [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/testbench.v:37]
WARNING: [VRFC 10-9364] second declaration of 'dinstOut' is ignored [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/testbench.v:37]
