// Seed: 1269920541
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input tri0 id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wand id_4
    , id_18,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    output supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    output uwire id_13,
    input wor id_14,
    input uwire id_15,
    input supply0 id_16
);
  assign id_12 = id_16;
  module_0(
      id_15, id_16, id_6
  );
endmodule
