Embedded Systems Design with Frontend Compilers.	C. Alba,Luigi Carro,A. Lima,Altamiro Amadeu Susin	10.1109/ICCD.1996.563558
An integrated microspacecraft avionics architecture using 3D multichip module building blocks.	Leon Alkalai,Wai-Chi Fang	10.1109/ICCD.1996.563548
A Scalable Resistor-less PLL Design for PowerPCTM Microprocessors.	Jose Alvarez,Hector Sanchez,Roger Countryman,Mike Alexander,Carmine Nicoletta,Gianfranco Gerosa	10.1109/ICCD.1996.563570
Design for testability of integrated operational amplifiers using oscillation-test strategy.	Karim Arabi,Bozena Kaminska,Stephen K. Sunter	10.1109/ICCD.1996.563529
A Method for Analog Circuits Visualization.	Bogdan G. Arsintescu	10.1109/ICCD.1996.563593
Distributed Binary Decision Diagrams for Verification of Large Circuit.	Prakash Arunachalam,Craig M. Chase,Dinos Moundanos	10.1109/ICCD.1996.563580
A VLSI chip for image compression using variable block size segmentation.	S. B. Aruru,N. Ranganathan,Kameswara Rao Namuduri	10.1109/ICCD.1996.563599
Testing of embedded A/D converters in mixed-signal circuit.	Naim Ben-Hamida,Bechir Ayari,Bozena Kaminska	10.1109/ICCD.1996.563546
Distributed EDA Tool Integration: The PPP Paradigm.	Luca Benini,Alessandro Bogliolo,Giovanni De Micheli	10.1109/ICCD.1996.563592
Boolean Function Representation Based on Disjoint-Support Decompositions.	Valeria Bertacco,Maurizio Damiani	10.1109/ICCD.1996.563527
Implicit Test Sequences Compaction for Decreasing Test Application Cos.	Roberto Bevacqua,Luca Guerrazzi,Fabrizio Ferrandi,Franco Fummi	10.1109/ICCD.1996.563583
Dichotomy-based Model for FSM Power Minimization.	Lakshmikant Bhupathi,Liang-Fang Chao	10.1109/ICCD.1996.563584
Can Trace-Driven Simulators Accurately Predict Superscalar Performance?	Bryan Black,Andrew S. Huang,Mikko H. Lipasti,John Paul Shen	10.1109/ICCD.1996.563596
Design Tradeoffs and Experience with Motorola PowerPC? Migration Tool.	Maurício Breternitz Jr.,A. Manikonda,M. Ommerman,W. Su,A. Thornto	10.1109/ICCD.1996.563571
Enhancing FSM Traversal by Temporary Re-Encoding.	Gianpiero Cabodi,Luciano Lavagno,Enrico Macii,Massimo Poncino,Stefano Quer,Paolo Camurati,Ellen Sentovich	10.1109/ICCD.1996.563524
A Compact Neural Network Based CDMA Receiver for Multimedia Wireless Communication.	David C. Chen,Bing J. Sheu,Theodore W. Berger	10.1109/ICCD.1996.563540
An Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Desig.	Jason Cong,Chang Wu	10.1109/ICCD.1996.563608
Reducing State Loss For Effective Trace Sampling of Superscalar Processors.	Thomas M. Conte,Mary Ann Hirsch,Kishore N. Menezes	10.1109/ICCD.1996.563595
Exact Dichotomy-based Constrained Encodi.	Olivier Coudert,C.-J. Richard Shi	10.1109/ICCD.1996.563589
Modeling the Technology Impact on the Design of a Two-Level Multicomputer Interconnection Network.	José Cruz-Rivera,D. Scott Wills,Thomas K. Gaylord,Elias N. Glytsis	10.1109/ICCD.1996.563553
Future Challenges of Deep Sub-Micron Processer Design.	Mark Dermott	10.1109/ICCD.1996.10004
A CAM-Based VLSI Architecture for Shared Buffer ATM Switch with Fuzzy Controlled Buffer Management.	Chie Dou,Ming-Der Shieh	10.1109/ICCD.1996.563551
Profile-Driven Generation of Trace Samples.	Pradeep K. Dubey,Ravi Nair	10.1109/ICCD.1996.563560
Multiplexor Network Generation in High Level Synthesis.	Yung-Ming Fang,D. F. Wong 0001	10.1109/ICCD.1996.563537
Memory Hierarchy Synthesis of a Multimedia Embedded Processor.	Steve Fu	10.1109/ICCD.1996.563555
Large Standard Cell Libraries and Their Impact on Layout Area and Circuit Performanc.	Bingzhong Guan,Carl Sechen	10.1109/ICCD.1996.563582
Opportunities and pitfalls in HDL-based system design.	Rajesh K. Gupta 0001,Daniel Gajski,Randy Allen,Yatin Trivedi	10.1109/ICCD.1996.563531
Design Methodologies for Tolerating Cell and Interconnect Faults in FPGAs.	Fran Hancheck,Shantanu Dutt	10.1109/ICCD.1996.563574
High Speed Video Board as a Case Study for Hardware-Software Co-Design.	Dirk Herrmann	10.1109/ICCD.1996.563556
Early Quantification and Partitioned Transition Relations.	Ramin Hojati,Sriram C. Krishnan,Robert K. Brayton	10.1109/ICCD.1996.563525
Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints.	Mark C. Johnson,Kaushik Roy 0001	10.1109/ICCD.1996.563536
A multiseed counter TPG with performance guarantee.	Dimitrios Kagaris,Spyros Tragoudas	10.1109/ICCD.1996.563528
Pulse-Driven Delay-Insensitive Circuits using Single-Flux-Quantum Devices.	Yoshio Kameda	10.1109/ICCD.1996.563588
Module Generators for a Regular Analog Layout.	J. Kampe,C. Wisser,G. Scarbata	10.1109/ICCD.1996.563568
Cycle-Based Timing Simulations Using Event-Stream.	Kei-Yong Khoo,Alan N. Willson Jr.	10.1109/ICCD.1996.563594
Embedded System Design Issues (The Rest of the Story).	Philip Koopman	10.1109/ICCD.1996.563572
New Challenges for Video Servers: Performance of Non-Linear Applications under User Choice.	Michael Kozuch,Wayne H. Wolf,Andrew Wolfe	10.1109/ICCD.1996.563549
The use of random simulation in formal verification.	Florian Krohm,Andreas Kuehlmann,Arjen Mets	10.1109/ICCD.1996.563581
FPGA Module Minimization.	D. Kuguris,Spyros Tragoudas	10.1109/ICCD.1996.563607
Behavioral Verification of an ATM Switch Fabric using Implicit Abstract State Enumeration.	Michel Langevin,Sofiène Tahar,Zijian Zhou,Xiaoyu Song,Eduard Cerny	10.1109/ICCD.1996.563526
Using Genetic Algorithms to Automate System Implementation in a Novel Three-Dimensional Packaging Technolog.	Steven P. Larcombe,David J. Prendergast,Neil A. Thacker,Peter A. Ivey	10.1109/ICCD.1996.563567
Global Bus Design of a Bus-Based COMA Multiprocessor DICE.	Gyungho Lee,Bland Quattlebaum,Sangyeun Cho,Larry L. Kinney	10.1109/ICCD.1996.563562
Design issues for distributed shared-memory systems.	Daniel Lenoski	10.1109/ICCD.1996.563533
An output-shared buffer ATM switch.	Jin Li	10.1109/ICCD.1996.563550
A New Non-Restoring Square Root Algorithm and its VLSI Implementation.	Yamin Li,Wanming Chu	10.1109/ICCD.1996.563604
DNA computations can have global memory.	Richard J. Lipton	10.1109/ICCD.1996.563577
Branch-Directed and Stride-Based Data Cache Prefetching.	Yue Liu,David R. Kaeli	10.1109/ICCD.1996.563561
Early Zero Detection.	David Raymond Lutz,D. N. Jayasimha	10.1109/ICCD.1996.563605
A Practical Algorithm for Retiming Level-Clocked Circuits.	Naresh Maheshwari,Sachin S. Sapatnekar	10.1109/ICCD.1996.563591
Design and Implementation of a new Synchronization Method for High-Speed Cell-based Network Interfaces.	Alex Maniatopoulos,Theodore Antonakopoulos 0001,Vassilios Makios	10.1109/ICCD.1996.563552
Modeling the Difficulty of Sequential Automatic Test Pattern Generation.	Thomas E. Marchok,Wojciech Maly	10.1109/ICCD.1996.563566
Evaluation of high speed LAN protocols as multimedia carriers .	W. Melody Moh,Yu-Feng Chung,Teng-Sheng Moh,Joanna Wang	10.1109/ICCD.1996.563539
The Augmint multiprocessor simulation toolkit for Intel x86 architectures.	Anthony-Trung Nguyen,Maged M. Michael,Arun Sharma,Josep Torrellas	10.1109/ICCD.1996.563597
Multimodal query support in database servers.	William O&apos;Connell,Grace Au,David Schrader	10.1109/ICCD.1996.563538
A Scaling Scheme and Optimization Methodology for Deep Sub-Micron Interconnect.	Soo-Young Oh,Khalid Rahmat,O. Sam Nakagawa,John Moll	10.1109/ICCD.1996.563573
Microarchitectural synthesis of gracefully degradable, dynamically reconfigurable ASICs.	Alex Orailoglu	10.1109/ICCD.1996.563542
Using Functional Information and Strategy Switching in Sequential ATPG.	Jaehong Park,M. Ray Mercer	10.1109/ICCD.1996.563565
Synthesis of Multi-Dimensional Applications in VHDL.	Nelson L. Passos,Edwin Hsing-Mean Sha	10.1109/ICCD.1996.563603
Efficient Delay-Insensitive RSFQ Circuits.	Priyadarsan Patra,Donald S. Fussell	10.1109/ICCD.1996.563587
Optimal single probe traversal algorithm for testing of MCM substrat.	Rajesh Pendurkar,Abhijit Chatterjee,Craig A. Tovey	10.1109/ICCD.1996.563585
RSFQ: What We Know and What We Don&apos;t.	Stas Polonsky	10.1109/ICCD.1996.563586
Fault Location Based on Circuit Partitioning.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCD.1996.563563
Parallel Algorithms for Force Directed Scheduling of Flattened and Hierarchical Signal Flow Graphs.	Pradeep Prabhakaran,Prithviraj Banerjee	10.1109/ICCD.1996.563535
Latch Redundancy Removal Without Global Reset.	Shaz Qadeer,Robert K. Brayton,Vigyan Singhal	10.1109/ICCD.1996.563590
A VLSI array architecture with dynamic frequency clocking.	N. Ranganathan,Narayanan Vijaykrishnan,N. Bhavanishankar	10.1109/ICCD.1996.563547
Binary decision diagrams on network of workstation.	Rajeev K. Ranjan 0001,Jagesh V. Sanghavi,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCD.1996.563579
Microarchitecture Support for Reducing Branch Penalty in a Supercscaler Processor.	Mamoru Sakamoto,Toyohiko Yoshida,Yasuhiro Nunomura,Yukihiko Shimazu	10.1109/ICCD.1996.563559
Multiway Partitioner for High Performance FPGA Based Board Architecture.	Vijayanand Sankarasubramanian,Dinesh Bhatia	10.1109/ICCD.1996.563609
Systematic analysis of bounds on power consumption in pipelined and non-pipelined multipliers.	Janardhan H. Satyanarayana,Keshab K. Parhi,Leilei Song,Yun-Nan Chang	10.1109/ICCD.1996.563598
MMPacking: A Load and Storage Balancing Algorithm for Distributed Multimedia Servers.	Dimitrios N. Serpanos,Leonidas Georgiadis,Tasos Bouloutas	10.1109/ICCD.1996.563554
Space Cutting Approaches for Repairing Memories.	Yinan N. Shen,Nohpill Park,Fabrizio Lombardi	10.1109/ICCD.1996.563541
Arithmetic Pattern Generators for Built-In Self-Test.	Albrecht P. Stroele	10.1109/ICCD.1996.563545
VLIW-Processors under Periodic Real Time Constraints.	Jean-Paul Theis,Lothar Thiele	10.1109/ICCD.1996.563557
A formal verification technique for embedded software.	Olivier Thiry,Luc J. M. Claesen	10.1109/ICCD.1996.563578
Issues on the architecture and the design of distributed shared memory systems.	Nian-Feng Tzeng,Steven J. Wallach	10.1109/ICCD.1996.563532
Autocircuit: a clock edge general behavioral synthesis system with a direct path to physical datapath.	H. Fatih Ugurdag,Thomas E. Fuhrman	10.1109/ICCD.1996.563601
On the Nature and Inadequacies of Transport Timing Delay Constructs in VHDL Descriptions.	Peter A. Walker,Sumit Ghosh	10.1109/ICCD.1996.563544
A Better ATPG Algorithm and Its Design Principles.	Li-C. Wang,M. Ray Mercer,Thomas W. Williams	10.1109/ICCD.1996.563564
On Design of Efficient Square Generator.	Chin-Long Wey	10.1109/ICCD.1996.563600
The Tempest approach to distributed shared memory.	David A. Wood 0001,Mark D. Hill,James R. Larus	10.1109/ICCD.1996.563534
Clock-Delayed Domino for Adder and Combinational Logic Desig.	Gin Yee,Carl Sechen	10.1109/ICCD.1996.563575
Pausible Clocking: A First Step Toward Heterogeneous Systems.	Kenneth Y. Yun,Ryan P. Donohue	10.1109/ICCD.1996.563543
A Design For Test Perspective on I/O Management.	Kamran Zarrineh,Vivek Chickermane,Gareth Nicholls,Mike Palmer	10.1109/ICCD.1996.563530
1996 International Conference on Computer Design (ICCD &apos;96), VLSI in Computers and Processors, October 7-9, 1996, Austin, TX, USA, Proceedings		
