# 4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output
This project involves basic functions of arithmetic , shift operations , flag overflow detection with registered output . It was done in Xilinx VIVADO tool using HARDWARE DESCRIPTION LANGUAGE (VERILOG).
