<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Recommendations and Limitations" />
<meta name="abstract" content="You can improve the effectiveness of your multi-core simulation by observing recommended practices and known limitations." />
<meta name="description" content="You can improve the effectiveness of your multi-core simulation by observing recommended practices and known limitations." />
<meta name="prodname" content="Questa SIM Multi-Core Simulation User's Guide" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-10" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="questa_sim_multicore" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Multi-Core Simulation User’s Guide" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id05126117-1dae-420a-8efe-5d48331fe03c" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Recommendations and Limitations</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Recommendations and Limitations" />
<meta name="attributes" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id05126117-1dae-420a-8efe-5d48331fe03c">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Recommendations
and Limitations </h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">You can improve
the effectiveness of your multi-core simulation by observing recommended
practices and known limitations. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id05126117-1dae-420a-8efe-5d48331fe03c__idb8f44091-b257-484c-9123-3ed3154a4837"><h2 class="title Subheading sectiontitle">Recommendations for Running
Multi‑core Simulation</h2><p class="p">You can optimize multi‑core simulation operation
by observing recommendations for system preferences. </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__iddf970e86-6e08-41e0-b09b-bc88bf90b5c3"><p class="p">Multi‑core
simulation runs better on a single multi-processor system (SMP)
than on multiple multi-processor systems. Running multi‑core simulation
over a multi-system can have a significant negative effect on performance.
If it is absolutely necessary to run multi‑core simulation over
multiple systems, you should make sure that at least one of the
following is true:</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id5d169d97-255b-44ec-903c-f655a0484539"><p class="p">Simulation runtime footprint is too
big to fit into the physical memory of a single system.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idf172c273-63b5-459c-9fcb-dc8b9d6c39bb"><p class="p">The sync between the partitions can
be reduced to offset the cost of communication between systems.
(An example is to use a user sync event to control sync.)</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id94747991-6f1e-427a-b3a3-a36518f4ebee"><p class="p">The systems are connected to the same
network switch. </p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id0692e4a0-f193-48d1-af25-e2ba9328310a"><p class="p">Run
multi‑core simulation on its own dedicated system, so that it can deliver
the best performance possible.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id937a99f4-68fb-4904-8182-bd47652758df"><p class="p">By
default, multi‑core simulation applies process and/or memory affinity
to each partition. Running more than one multi‑core simulation on
the same system at the same time can cause extreme CPU and memory
contention. Therefore, you should turn off affinity for the second
or later multi‑core simulation runs by specifying the ‑mc2binding
none argument to the vsim command: </p>
<p class="lines ApplCommand leveled">vsim -mc2binding none  </p>
</li>
</ul>
</div>
<div class="section Subsection" id="id05126117-1dae-420a-8efe-5d48331fe03c__id2b86d0a2-f0ab-4d15-99d1-6ffa7ace848a"><h2 class="title Subheading sectiontitle">Flexible Limitations</h2><p class="p">You should observe the following limitations
as nearly as possible to reduce or avoid multi‑core simulation failure
and error conditions. </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id04447ee8-17f3-4ce7-8c32-53b481c3c286"><p class="p">The
DUT contains few levels of hierarchy (partition designs to the higher
levels of (functional) hierarchy).</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id106e5bd8-41a1-4b90-8e84-ad69c6e5ef48"><p class="p">If a design can be partitioned at a
higher level of hierarchy that represents a well defined functional
block of the design, it will be better for multi‑core simulation
partitioning and will have a better chances to deliver performance.
Partitioning at a higher level will also help during the multi‑core simulation
debugging process, if one is needed. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id98aaed6e-92e0-4b09-b955-4d53026f3300"><p class="p">You can also create a partition's hierarchy
by partitioning the design in the same hierarchical path on the
top/bottom of another partition. However, if there is communication
going across all levels of these partition hierarchies, it can slow down
the simulation.</p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id51ff8a60-6648-4d9d-8ec0-4198a6d3756a"><p class="p">The
design (DUT and test bench) has no race conditions or is not sensitive to
them. </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idadd1adf2-c8db-4e0e-9121-f18e6b2dee82"><p class="p">A race-free design always produces the <span class="ph FontProperty emphasis">correct</span> results
that are easier for multi‑core simulation to match. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id406bb43f-8fe2-4f2b-a290-f269f7cc3dbb"><p class="p">If the design can handle a race condition
(race-insensitive), it is easier for multi‑core simulation to run
the design. </p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id838d64d8-e16d-4b66-9267-a60bf7a5bb07"><p class="p">Conditional
force and change commands are not supported if objects in condition
and in force command belong to different partitions. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="id05126117-1dae-420a-8efe-5d48331fe03c__idfe907023-c789-481a-8c19-812b975881e0"><h2 class="title Subheading sectiontitle">Rigid Limitations</h2><p class="p">You should always observe the following limitations
to avoid multi‑core simulation failure and error conditions. </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id4f1602c1-7455-46d1-9538-9979c77d76bf"><p class="p">The
$dumpvar() command can only dump objects in the calling partition</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id86406f43-02b7-445a-b639-3eeab33e56c7"><p class="p">File
I/O involving multiple partitions is not supported. You need to
re-code their algorithm to avoid race conditions. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id7f42e75c-e792-472d-bbb5-c76b0836654a"><p class="p">PLI
Traversal</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id13c70911-9bfd-45f9-a8a0-0f42358211a5"><p class="p">Only access objects in the partition
where the calls are made.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idf71220b1-6a4e-4932-8edd-f64286053187"><p class="p">Static reference to objects not in the
current partition may fail.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id1bae258e-f61e-43b5-88e4-dfb5dbc8201b"><p class="p">File I/O may need to be redesigned to
avoid collision.</p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id8f3b2333-07b0-4d48-9f53-c98243440335"><p class="p">Cross-partition
task/function calls</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idff0d34c8-bab4-46db-960b-14d7e4a71d6d"><p class="p">Pure functions and tasks are supported,
provided that the function does not contain or reference: </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id71d03291-bed4-4741-a8a0-a1fafe6ce0fc"><p class="p">Events, strings, interfaces, classes,
covergroups, or struct or union types or variables.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id90a98f31-3c51-4fbb-8cb9-8be70cf95229"><p class="p">You can turn off pure functions and
tasks by using the mc2com ‑mc2nopurefunc argument.</p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id566fb2bb-3410-4ed7-b295-1050fc2152d7"><p class="p">Impure functions are supported provided
that:</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idd1881286-735c-4576-aed5-f4fc940f740a"><p class="p">The function does not contain or reference
struct or union types or variables.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idb7621294-5b0d-41d3-a481-4a794735330d"><p class="p">There are no local variables that are
read before being written, and the function is called from multiple
partitions.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id6ac64ebb-74c6-449c-8b92-76e6d6c36ab1"><p class="p">You can turn off impure functions and
tasks by using the mc2com ‑mc2noimpurefunc argument. </p>
</li>
</ul>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idf43ef657-832e-4107-8e04-abe9c83ae2c8"><p class="p">Globally
shared memory using hierarchical references are supported only on
single multiprocessor (SMP) system.</p>
<p class="p">Write access needs to be 32-bit “bounded.”
For example, if the memory is declared as reg[0:63] Mem[0:10], and
partition 1 is writing to Mem[5][17] at time 10ns, then no other
partition can write to any bit/part of [0:31] of Mem[5] at the same
time. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idbdd89224-ccd2-41d0-97e1-cb40dc55e624"><p class="p">SystemVerilog
complex object types on partition boundary instances' ports, or
in hierarchical references which cross-partition boundaries. Complex
object types include classes, structures, interfaces, and strings.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idc2ad774f-6cd9-453f-ba29-c5631e731c39"><p class="p">Static
object sharing — Static objects cannot be shared across partitions.
If they are shared, each partition will have an individual copy.
This may still work for some test bench situations when the information
can be post-processed. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id7f189131-dd79-41f3-b420-398be5d882c7"><p class="p">SystemC
on a partition boundary is not supported.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idd71e2b82-39f1-452e-81bf-37a445387491"><p class="p">SDF</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id1b5aa0b0-77b6-4440-969c-2aace17d58f2"><p class="p">Observe caution when specifying uncompiled
SDF files to vsim, as output file collisions may occur as a result
of multiple partitions compiling the same SDF file to the same output
location. It is recommended to compile SDF files explicitly using
the sdfcom command, prior to running the mc2com or vsim commands.
Uncompiled SDF files may also be specified to mc2com, but they are compiled
once for each partition (to separate locations), incurring extra overhead.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id6c516139-3f2e-4846-8772-aadb04f8e744"><p class="p">Module path delays, which are applied
on a partition boundary net or its collapsed net, are not supported.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id3e6799be-a318-4d24-9bc4-68c4cbaca40a"><p class="p">Inertial (non-transport) interconnect
delays may not work when the destination port is on a partition
boundary. Transport interconnect delays may not work when the source
or destination port is on a partition boundary. An error is reported
by vsim for cases that are not supported.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idd8cc53de-a7ad-43da-8be7-b0bd18d4e0af"><p class="p">Cross-partition multi-source interconnect
delays are not supported.</p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id3d3990ed-2caa-41a0-83aa-d0893f2b6d22"><p class="p">VCD
Debug Flow</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__ida9cef0ef-335e-404f-b7c5-97a992e2af9e"><p class="p">Reg type ports at partition boundary
are not supported.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idef117fa7-429d-42ba-ae75-15e0cfb9d5da"><p class="p">Bit-select, part-select ports at partition
boundary are not supported.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id22b4ffa9-1141-4c91-a281-69537afc6d55"><p class="p">Complex SV and VHDL types (except std_logic)
at partition boundary are not supported.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id4a9540a2-12d7-4cbb-9b46-d443c5a3831c"><p class="p">Cross-partition hrefs cannot be driven
with -vcdstim.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id6a648822-cda0-4cd4-95f2-cb64a021ba3a"><p class="p">Partition file with user-defined events
is not supported.</p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idb9cca9d8-5785-447d-9fff-8073ac3b2464"><p class="p">Multi‑core
Simulation VHDL Flow</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id41504bce-8df4-477c-a2d4-494d04c189e4"><p class="p">Cross-partition impure function/procedure
calls access, declared in packages.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id012a1cd7-da16-4a76-864e-0e33e7a54041"><p class="p">Any limitations in current vopt while
propagating generics, port constraints, complex configurations,
generate unrolling.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id5b00140a-bd32-4a46-92be-0ba20f04c27d"><p class="p">FLIs/PLIs</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id79f453b9-3586-4b70-afc3-ccc070a23b10"><p class="p">Cross-partition hier-ref/Signal Spy
support is limited to signal type only.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id1d9b8779-1861-461c-a508-9d0c413d254a"><p class="p">Cross-partition call of hier-ref of
constant and variable type.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__ida56e8276-adc7-4368-b3c0-c2fe6645d9ba"><p class="p">Cross-partition access of package signals
through hier-ref.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id58d043b5-c2cd-44a4-97a1-35acfc597e4f"><p class="p">Cross-partition accessing variable of
access and protected type in VHDL.</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idb71f99ee-c995-45e3-81a0-40eec75673d9"><p class="p">If hierarchical reference or Signal
Spy call have unresolved paths (unrolled for-gen loop or complex
expression).</p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idf9b5fc10-e91d-4add-afcf-c8de162603fc"><p class="p">The Following complex types at partition
boundaries are not supported:</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id566895c3-5934-47df-b5a2-eb796aa49f0a"><p class="p">File type, access type, error type,
incomplete type, or an array/record of these types. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idff26d5c2-ef98-455b-bb40-ce7673eda191"><p class="p">Resolved record type at partition boundary
is not supported. However, resolved record is supported for input
and output ports at partition boundary. </p>
</li>
</ul>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id7207f9a1-6a60-449e-bbf8-f0e9d550e9cc"><p class="p">Signal
Spy support limitations</p>
<p class="p">Cross-partition Signal Spy calls have limited
support in multi‑core simulation flow. The limitations are detailed
in the following sections.</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__idb77c8055-a2fe-4185-b430-e0aaae87a6cc"><p class="p"><span class="ph FontProperty HeadingLabel">VHDL to VHDL limitations</span> </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id4285634b-f553-4d5f-b7a2-c14bc54fd123"><p class="p">signal_release, enable_signal_spy, disable_signal_spy
and init_signal_spy with control state ON. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id7f2a81cd-72cb-4784-81ba-2193f66381e9"><p class="p">If Signal Spy calls have unresolved
paths (unrolled for-gen loop or complex expression).</p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id40db5ab8-765a-475d-bed3-0f053985f91e"><p class="p"><span class="ph FontProperty HeadingLabel">Verilog to Verilog limitations</span> </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id2c4b8f93-370d-40e4-9e74-26a05aa5e815"><p class="p">$enable_signal_spy, $disable_signal_spy, $init_signal_driver
and $init_signal_spy with control state ON</p>
</li>
</ul>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id919b8529-5a90-44fa-a005-2149e8f933f4"><p class="p"><span class="ph FontProperty HeadingLabel">Mixed language limitations</span> </p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__ida5f3620d-0584-4742-80c1-bf9409dcfd1d"><p class="p">Cross-partition usage of mixed Signal
Spy calls has same limitations as above. </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__ide063e898-1efd-4f69-b17a-d38e870c1fbf"><p class="p">Port types that are not supported cross-partition
boundary are also not supported in Signal Spy calls. </p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
<div class="section Subsection" id="id05126117-1dae-420a-8efe-5d48331fe03c__idf29d1e91-98ee-4e19-bdce-99e1fb2d7b80"><h2 class="title Subheading sectiontitle">Feature Limitations</h2><p class="p">The following features are not yet supported
in the multi‑core simulation flow:</p>
<ul class="ul"><li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id669be862-2f69-4c8d-8f0d-235d4d609fd2"><p class="p">GUI
mode </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id22a4fb5f-d3fe-440d-a89f-b1493b7607ce"><p class="p">Limited
CLI support — CLI that access cross-partition objects may not work
correctly </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id5ed1ff7b-87c2-48c1-848f-a9b72f4528d7"><p class="p">Power
Aware Simulation </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id6a394f93-5277-4d6a-a2a2-99c87a42f305"><p class="p">Post-sim
debug dataflow analysis </p>
</li>
<li class="li" id="id05126117-1dae-420a-8efe-5d48331fe03c__id90aae6f2-c0c2-4532-8dfd-5e54f66ba2f9"><p class="p">Preoptimized
Design Unit (PDU) flow </p>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_UsingQuestaSimMultipleCores_ida8da5c04.html" title="Use the Questa SIM simulator with multi-core functionality to compile and simulate a design on multiple processors (cores). You can do this on a single computer that uses multiple CPUs or on a ring of single-CPU computers.">Using Questa SIM With Multiple Cores</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_multicore"
                DocTitle = "Questa® SIM Multi-Core Simulation User’s Guide"
                PageTitle = "Recommendations and Limitations"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_RecommendationsLimitations_id05126117.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Multi-Core Simulation User’s Guide Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>