###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 00:42:39 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.123
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.266 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.264 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.228 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.219 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.168 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.167 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.059 |  0.100 |   0.066 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.051 | -0.003 |   0.063 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.067 |  0.056 |   0.120 |   -0.014 | 
     | sb_wide                                    | out_0_3[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.123 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.123 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.124
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.267 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.266 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.229 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.220 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.169 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.168 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.061 |  0.101 |   0.067 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.053 | -0.003 |   0.064 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.066 |  0.057 |   0.121 |   -0.013 | 
     | sb_wide                                    | out_0_3[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.124 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.067 |  0.003 |   0.124 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.126
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.269 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.267 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.230 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.222 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.170 | 
     | sb_wide/out_0_3_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.170 | 
     | sb_wide/out_0_3_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.062 |  0.101 |   0.068 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.054 | -0.003 |   0.064 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.065 |  0.059 |   0.123 |   -0.013 | 
     | sb_wide                                    | out_0_3[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.126 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.065 |  0.003 |   0.126 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.127
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.270 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.269 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.232 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.223 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.172 | 
     | sb_wide/out_0_3_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.171 | 
     | sb_wide/out_0_3_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.101 |   0.067 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.059 | -0.003 |   0.063 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.072 |  0.061 |   0.124 |   -0.013 | 
     | sb_wide                                    | out_0_3[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.127 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.072 |  0.003 |   0.127 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.127
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.270 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.269 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.232 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.223 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.172 | 
     | sb_wide/out_0_3_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.171 | 
     | sb_wide/out_0_3_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.064 |  0.103 |   0.069 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.056 | -0.003 |   0.066 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.067 |  0.058 |   0.124 |   -0.013 | 
     | sb_wide                                    | out_0_3[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.127 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.067 |  0.003 |   0.127 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.128
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.271 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.269 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.232 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.224 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.172 | 
     | sb_wide/out_0_3_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.172 | 
     | sb_wide/out_0_3_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.102 |   0.068 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.063 | -0.004 |   0.065 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.067 |  0.060 |   0.125 |   -0.013 | 
     | sb_wide                                    | out_0_3[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.128 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.067 |  0.003 |   0.128 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.129
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.272 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.270 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.234 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.225 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.174 | 
     | sb_wide/out_0_3_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.034 |   -0.173 | 
     | sb_wide/out_0_3_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.071 |  0.104 |   0.069 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.062 | -0.004 |   0.066 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.074 |  0.060 |   0.126 |   -0.013 | 
     | sb_wide                                    | out_0_3[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.129 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.074 |  0.003 |   0.129 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.129
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.272 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.271 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.234 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.226 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.174 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.173 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.065 |  0.103 |   0.070 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.057 | -0.003 |   0.066 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.065 |  0.060 |   0.126 |   -0.013 | 
     | sb_wide                                    | out_0_3[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.129 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.065 |  0.003 |   0.129 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.132
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.275 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.273 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.236 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.228 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.176 | 
     | sb_wide/out_0_3_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.176 | 
     | sb_wide/out_0_3_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.071 |  0.106 |   0.072 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.062 | -0.004 |   0.069 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.067 |  0.060 |   0.129 |   -0.013 | 
     | sb_wide                                    | out_0_3[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.132 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.003 |   0.132 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.132
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.275 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.274 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.237 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.228 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.177 | 
     | sb_wide/out_0_3_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.176 | 
     | sb_wide/out_0_3_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.106 |   0.072 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.063 | -0.004 |   0.068 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.060 |   0.129 |   -0.014 | 
     | sb_wide                                    | out_0_3[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.132 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.132 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.133
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.275 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.274 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.237 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.229 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.177 | 
     | sb_wide/out_0_3_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.176 | 
     | sb_wide/out_0_3_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.071 |  0.106 |   0.073 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.062 | -0.004 |   0.069 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.060 |   0.129 |   -0.014 | 
     | sb_wide                                    | out_0_3[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.133 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.133 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.134
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.277 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.275 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.239 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.230 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.178 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.178 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.106 |   0.073 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.067 | -0.004 |   0.069 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.067 |  0.062 |   0.130 |   -0.014 | 
     | sb_wide                                    | out_0_3[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.134 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.134 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.136
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.279 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.278 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.241 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.233 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.033 |   -0.180 | 
     | sb_wide/out_0_4_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.179 | 
     | sb_wide/out_0_4_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.108 |   0.075 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.066 | -0.004 |   0.071 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.062 |   0.132 |   -0.014 | 
     | sb_wide                                    | out_0_4[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.136 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.069 |  0.004 |   0.136 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.136
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.279 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.278 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.241 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.235 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.177 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.177 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.062 |  0.106 |   0.076 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.054 | -0.003 |   0.072 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.075 |  0.058 |   0.131 |   -0.016 | 
     | sb_wide                                    | out_3_1[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.136 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.006 |   0.136 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.136
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.279 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.278 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.241 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.235 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.177 | 
     | sb_wide/out_3_1_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.176 | 
     | sb_wide/out_3_1_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.064 |  0.107 |   0.077 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.056 | -0.003 |   0.073 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.074 |  0.057 |   0.130 |   -0.016 | 
     | sb_wide                                    | out_3_1[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.136 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.075 |  0.006 |   0.136 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.136
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.279 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.278 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.235 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.002 |  -0.086 |   -0.233 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.052 |  -0.035 |   -0.181 | 
     | sb_wide/out_2_2_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.047 |  0.000 |  -0.035 |   -0.181 | 
     | sb_wide/out_2_2_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.070 |  0.104 |   0.069 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.061 | -0.004 |   0.066 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.080 |  0.066 |   0.132 |   -0.015 | 
     | sb_wide                                    | out_2_2[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.136 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.080 |  0.005 |   0.136 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.137
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.280 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.278 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.242 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.236 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.178 | 
     | sb_wide/out_3_1_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.177 | 
     | sb_wide/out_3_1_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.064 |  0.107 |   0.077 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.056 | -0.003 |   0.073 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.074 |  0.057 |   0.130 |   -0.017 | 
     | sb_wide                                    | out_3_1[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.137 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.075 |  0.007 |   0.137 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.137
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.280 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.279 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.242 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.236 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.178 | 
     | sb_wide/out_3_1_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.177 | 
     | sb_wide/out_3_1_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.064 |  0.106 |   0.077 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.055 | -0.003 |   0.073 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.072 |  0.059 |   0.132 |   -0.015 | 
     | sb_wide                                    | out_3_1[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.137 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.073 |  0.005 |   0.137 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.138
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.279 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.242 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.234 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.182 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.181 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.077 |  0.110 |   0.076 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.067 | -0.004 |   0.072 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.062 |   0.134 |   -0.014 | 
     | sb_wide                                    | out_0_3[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.138 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.138 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.138
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.279 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.243 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.234 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.033 |   -0.181 | 
     | sb_wide/out_0_4_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.181 | 
     | sb_wide/out_0_4_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.109 |   0.076 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.067 | -0.004 |   0.072 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.069 |  0.062 |   0.134 |   -0.014 | 
     | sb_wide                                    | out_0_4[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.138 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.069 |  0.004 |   0.138 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.138
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.281 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.280 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.237 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.003 |  -0.086 |   -0.234 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.181 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.032 |   -0.180 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.109 |   0.077 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.066 | -0.004 |   0.073 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.061 |   0.135 |   -0.014 | 
     | sb_wide                                    | out_3_0[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.138 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.138 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.138
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.280 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.243 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.237 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.179 | 
     | sb_wide/out_3_1_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.178 | 
     | sb_wide/out_3_1_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.065 |  0.108 |   0.078 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.057 | -0.003 |   0.074 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.071 |  0.058 |   0.132 |   -0.016 | 
     | sb_wide                                    | out_3_1[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.138 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.072 |  0.006 |   0.138 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.139
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.280 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.243 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.237 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.179 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.178 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.064 |  0.107 |   0.077 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.056 | -0.003 |   0.074 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.073 |  0.058 |   0.132 |   -0.016 | 
     | sb_wide                                    | out_3_1[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.139 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.074 |  0.006 |   0.139 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.139
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.282 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.280 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.243 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.237 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.179 | 
     | sb_wide/out_3_1_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.178 | 
     | sb_wide/out_3_1_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.065 |  0.107 |   0.077 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.056 | -0.003 |   0.074 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.072 |  0.059 |   0.133 |   -0.016 | 
     | sb_wide                                    | out_3_1[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.139 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.072 |  0.006 |   0.139 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.139
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.282 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.281 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.237 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.002 |  -0.086 |   -0.235 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.052 |  -0.035 |   -0.184 | 
     | sb_wide/out_2_2_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.034 |   -0.183 | 
     | sb_wide/out_2_2_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.069 |  0.105 |   0.071 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.060 | -0.004 |   0.067 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.081 |  0.065 |   0.132 |   -0.016 | 
     | sb_wide                                    | out_2_2[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.139 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.082 |  0.006 |   0.139 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.140
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.282 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.244 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.236 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.033 |   -0.183 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.182 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.110 |   0.078 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.068 | -0.004 |   0.074 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.062 |   0.136 |   -0.014 | 
     | sb_wide                                    | out_0_4[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.140 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.069 |  0.004 |   0.140 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.140
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.283 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.245 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.236 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.184 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.034 |   -0.184 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.084 |  0.110 |   0.076 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.073 | -0.004 |   0.072 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.069 |  0.064 |   0.136 |   -0.014 | 
     | sb_wide                                    | out_0_3[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.140 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.070 |  0.004 |   0.140 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.140
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.283 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.245 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.236 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.184 | 
     | sb_wide/out_0_3_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.034 |   -0.184 | 
     | sb_wide/out_0_3_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.112 |   0.078 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.071 | -0.004 |   0.073 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.063 |   0.136 |   -0.014 | 
     | sb_wide                                    | out_0_3[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.140 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.069 |  0.004 |   0.140 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.140
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.283 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.239 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.181 | 
     | sb_wide/out_3_1_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.180 | 
     | sb_wide/out_3_1_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.109 |   0.079 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.059 | -0.004 |   0.075 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.072 |  0.060 |   0.136 |   -0.015 | 
     | sb_wide                                    | out_3_1[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.140 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.073 |  0.005 |   0.140 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.140
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.283 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.281 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.239 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.181 | 
     | sb_wide/out_3_1_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.180 | 
     | sb_wide/out_3_1_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.066 |  0.108 |   0.078 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.057 | -0.003 |   0.074 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.074 |  0.060 |   0.134 |   -0.016 | 
     | sb_wide                                    | out_3_1[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.140 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.075 |  0.006 |   0.140 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.140
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.283 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.282 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.239 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.181 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.180 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.109 |   0.079 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.059 | -0.004 |   0.075 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.074 |  0.060 |   0.135 |   -0.015 | 
     | sb_wide                                    | out_3_1[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.140 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.075 |  0.005 |   0.140 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.141
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.284 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.282 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.240 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.182 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.181 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.109 |   0.079 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.059 | -0.004 |   0.075 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.073 |  0.060 |   0.135 |   -0.016 | 
     | sb_wide                                    | out_3_1[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.141 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.074 |  0.006 |   0.141 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.141
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.284 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.283 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.240 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.005 |  -0.084 |   -0.235 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.054 |  -0.029 |   -0.180 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.052 |  0.001 |  -0.029 |   -0.180 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.066 |  0.105 |   0.076 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.058 | -0.003 |   0.072 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.059 |   0.132 |   -0.020 | 
     | sb_wide                                    | out_3_2[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.141 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.079 |  0.009 |   0.141 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.141
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.284 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.283 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.246 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.240 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.182 | 
     | sb_wide/out_3_1_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.181 | 
     | sb_wide/out_3_1_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.069 |  0.109 |   0.080 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.060 | -0.004 |   0.076 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.072 |  0.060 |   0.136 |   -0.015 | 
     | sb_wide                                    | out_3_1[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.141 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.072 |  0.005 |   0.141 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.142
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.284 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.240 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.005 |  -0.084 |   -0.235 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.054 |  -0.029 |   -0.181 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.052 |  0.001 |  -0.029 |   -0.180 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.069 |  0.106 |   0.077 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.060 | -0.004 |   0.074 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.060 |   0.134 |   -0.017 | 
     | sb_wide                                    | out_3_2[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.142 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.007 |   0.142 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.142
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.284 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.003 |  -0.086 |   -0.238 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.185 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.032 |   -0.184 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.112 |   0.080 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.071 | -0.004 |   0.076 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.067 |  0.063 |   0.139 |   -0.013 | 
     | sb_wide                                    | out_3_0[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.142 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.067 |  0.003 |   0.142 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.142
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.284 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.002 |  -0.086 |   -0.239 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.052 |  -0.035 |   -0.187 | 
     | sb_wide/out_2_2_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.034 |   -0.187 | 
     | sb_wide/out_2_2_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.080 |  0.107 |   0.073 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.070 | -0.004 |   0.069 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.079 |  0.069 |   0.137 |   -0.015 | 
     | sb_wide                                    | out_2_2[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.142 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.079 |  0.005 |   0.142 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.142
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.284 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.002 |  -0.086 |   -0.239 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.052 |  -0.035 |   -0.187 | 
     | sb_wide/out_2_2_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.034 |   -0.187 | 
     | sb_wide/out_2_2_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.107 |   0.073 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.068 | -0.004 |   0.069 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.080 |  0.068 |   0.137 |   -0.015 | 
     | sb_wide                                    | out_2_2[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.142 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.080 |  0.005 |   0.142 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.142
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.284 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.247 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.183 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.182 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.069 |  0.110 |   0.080 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.060 | -0.004 |   0.076 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.072 |  0.061 |   0.137 |   -0.016 | 
     | sb_wide                                    | out_3_1[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.142 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.073 |  0.006 |   0.142 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.142
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.284 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.005 |  -0.084 |   -0.236 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.054 |  -0.029 |   -0.182 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.052 |  0.001 |  -0.029 |   -0.181 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.069 |  0.106 |   0.077 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.060 | -0.004 |   0.074 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.059 |   0.132 |   -0.020 | 
     | sb_wide                                    | out_3_2[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.142 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.079 |  0.010 |   0.142 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.143
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.002 |  -0.086 |   -0.239 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.052 |  -0.035 |   -0.188 | 
     | sb_wide/out_2_2_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.047 |  0.000 |  -0.035 |   -0.187 | 
     | sb_wide/out_2_2_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.109 |   0.074 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.066 | -0.004 |   0.070 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.079 |  0.067 |   0.137 |   -0.015 | 
     | sb_wide                                    | out_2_2[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.143 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.080 |  0.005 |   0.143 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.143
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.005 |  -0.084 |   -0.236 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.054 |  -0.029 |   -0.182 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.052 |  0.001 |  -0.028 |   -0.181 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.070 |  0.106 |   0.078 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.060 | -0.004 |   0.074 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.061 |   0.135 |   -0.017 | 
     | sb_wide                                    | out_3_2[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.143 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.078 |  0.007 |   0.143 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.143
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.284 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.247 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.239 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.033 |   -0.186 | 
     | sb_wide/out_0_4_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.185 | 
     | sb_wide/out_0_4_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.111 |   0.079 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.072 | -0.004 |   0.074 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.070 |  0.064 |   0.138 |   -0.015 | 
     | sb_wide                                    | out_0_4[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.143 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.070 |  0.005 |   0.143 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.143
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.286 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.242 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.005 |  -0.084 |   -0.237 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.054 |  -0.029 |   -0.182 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.052 |  0.001 |  -0.029 |   -0.182 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.067 |  0.105 |   0.077 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.058 | -0.004 |   0.073 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.079 |  0.061 |   0.134 |   -0.019 | 
     | sb_wide                                    | out_3_2[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.143 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.082 |  0.009 |   0.143 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.143
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.286 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.284 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.248 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.006 |  -0.089 |   -0.242 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.184 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.183 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.070 |  0.110 |   0.080 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.061 | -0.004 |   0.076 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.072 |  0.060 |   0.137 |   -0.016 | 
     | sb_wide                                    | out_3_1[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.143 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.073 |  0.006 |   0.143 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.143
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.286 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.285 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.248 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.239 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.033 |   -0.187 | 
     | sb_wide/out_0_4_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.186 | 
     | sb_wide/out_0_4_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.113 |   0.081 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.072 | -0.004 |   0.076 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.063 |   0.140 |   -0.014 | 
     | sb_wide                                    | out_0_4[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.143 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.069 |  0.004 |   0.143 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.143
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.286 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.041 |  0.001 |  -0.132 |   -0.285 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.043 |  0.043 |  -0.089 |   -0.242 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.003 |  -0.086 |   -0.239 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.186 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.032 |   -0.186 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.113 |   0.080 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.071 | -0.004 |   0.076 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.068 |  0.064 |   0.140 |   -0.014 | 
     | sb_wide                                    | out_3_0[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.143 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.143 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.144
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.287 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.285 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.248 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.240 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.052 |  -0.034 |   -0.188 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.034 |   -0.188 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.086 |  0.115 |   0.081 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.075 | -0.005 |   0.076 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.067 |  0.065 |   0.141 |   -0.013 | 
     | sb_wide                                    | out_0_3[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.144 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.067 |  0.003 |   0.144 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.144
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.287 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.285 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.249 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.009 |  -0.086 |   -0.240 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.033 |   -0.187 | 
     | sb_wide/out_0_4_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.051 |  0.001 |  -0.033 |   -0.187 | 
     | sb_wide/out_0_4_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.113 |   0.081 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.072 | -0.004 |   0.076 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.069 |  0.064 |   0.140 |   -0.014 | 
     | sb_wide                                    | out_0_4[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.144 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.070 |  0.004 |   0.144 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.144
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.041 |        |  -0.133 |   -0.287 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.041 |  0.002 |  -0.131 |   -0.285 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.037 |  -0.095 |   -0.249 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.038 |  0.004 |  -0.090 |   -0.244 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.032 |   -0.186 | 
     | sb_wide/out_0_2_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.069 |  0.001 |  -0.031 |   -0.185 | 
     | sb_wide/out_0_2_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.067 |  0.109 |   0.077 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.059 | -0.004 |   0.074 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.079 |  0.061 |   0.135 |   -0.020 | 
     | sb_wide                                    | out_0_2[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.144 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.081 |  0.009 |   0.144 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

