#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 14 13:31:53 2017
# Process ID: 5988
# Current directory: F:/SeniorDesign/ConEngine_Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9076 F:\SeniorDesign\ConEngine_Verilog\ConEngine_Verilog.xpr
# Log file: F:/SeniorDesign/ConEngine_Verilog/vivado.log
# Journal file: F:/SeniorDesign/ConEngine_Verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/SeniorDesign/ConEngine_Verilog/ConEngine_Verilog.xpr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
WARNING: [Project 1-231] Project 'ConEngine_Verilog.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 504.531 ; gain = 73.816
update_compile_order -fileset sources_1
save_project_as ConEngine F:/SeniorDesign/ConEngine -force
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 517.352 ; gain = 12.820
file mkdir F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine_tb.v w ]
add_files -fileset sim_1 F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine_tb.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine1_tb.v w ]
add_files -fileset sim_1 F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine1_tb.v
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ConvolutionEngine1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
"xvlog -m64 --relax -prj ConvolutionEngine1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.srcs/sources_1/new/ConvolutionEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 568.598 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 97f7d8151005425d869a19638ac8c974 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ConvolutionEngine1_tb_behav xil_defaultlib.ConvolutionEngine1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module xil_defaultlib.ConvolutionEngine1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvolutionEngine1_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav/xsim.dir/ConvolutionEngine1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 14 14:30:28 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 568.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ConvolutionEngine1_tb_behav -key {Behavioral:sim_1:Functional:ConvolutionEngine1_tb} -tclbatch {ConvolutionEngine1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ConvolutionEngine1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 603.852 ; gain = 35.254
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ConvolutionEngine1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 604.414 ; gain = 35.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 659.598 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ConvolutionEngine1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
"xvlog -m64 --relax -prj ConvolutionEngine1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.srcs/sources_1/new/ConvolutionEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 659.598 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 97f7d8151005425d869a19638ac8c974 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ConvolutionEngine1_tb_behav xil_defaultlib.ConvolutionEngine1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module xil_defaultlib.ConvolutionEngine1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvolutionEngine1_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav/xsim.dir/ConvolutionEngine1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 14 14:33:13 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 659.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ConvolutionEngine1_tb_behav -key {Behavioral:sim_1:Functional:ConvolutionEngine1_tb} -tclbatch {ConvolutionEngine1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ConvolutionEngine1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 659.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ConvolutionEngine1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 659.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 659.598 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ConvolutionEngine1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
"xvlog -m64 --relax -prj ConvolutionEngine1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.srcs/sources_1/new/ConvolutionEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.srcs/sim_1/new/ConvolutionEngine1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 659.598 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 97f7d8151005425d869a19638ac8c974 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ConvolutionEngine1_tb_behav xil_defaultlib.ConvolutionEngine1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module xil_defaultlib.ConvolutionEngine1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvolutionEngine1_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav/xsim.dir/ConvolutionEngine1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 14 14:37:02 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 659.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/SeniorDesign/ConEngine/ConEngine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ConvolutionEngine1_tb_behav -key {Behavioral:sim_1:Functional:ConvolutionEngine1_tb} -tclbatch {ConvolutionEngine1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ConvolutionEngine1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 659.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ConvolutionEngine1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 659.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 659.598 ; gain = 0.000
save_project_as ConvolutionEngine {F:/SeniorDesign/Final Code/ConvolutionEngine} -force
save_project_as: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 659.598 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 14 15:15:59 2017...
