<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.08.10.18:25:14"
 outputDirectory="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avalon_av_config_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="address" direction="input" role="address" width="2" />
   <port name="byteenable" direction="input" role="byteenable" width="4" />
   <port name="read" direction="input" role="read" width="1" />
   <port name="write" direction="input" role="write" width="1" />
   <port name="writedata" direction="input" role="writedata" width="32" />
   <port name="readdata" direction="output" role="readdata" width="32" />
   <port name="waitrequest" direction="output" role="waitrequest" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="I2C_SDAT" direction="bidir" role="SDAT" width="1" />
   <port name="I2C_SCLK" direction="output" role="SCLK" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="AVConfig:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1565486713,AUTO_UNIQUE_ID=(altera_up_avalon_audio_and_video_config:17.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=Line In to ADC,bit_length=16,board=DE1-SoC,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC)"
   instancePathKey="AVConfig"
   kind="AVConfig"
   version="1.0"
   name="AVConfig">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1565486713" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/AVConfig.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/AVConfig_audio_and_video_config_0.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2i_150.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de10_standard.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="AVConfig">queue size: 0 starting:AVConfig "AVConfig"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="AVConfig"><![CDATA["<b>AVConfig</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/AVConfig_audio_and_video_config_0</b>"]]></message>
   <message level="Debug" culprit="AVConfig">queue size: 0 starting:altera_up_avalon_audio_and_video_config "submodules/AVConfig_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>AVConfig</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:17.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=Line In to ADC,bit_length=16,board=DE1-SoC,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC"
   instancePathKey="AVConfig:.:audio_and_video_config_0"
   kind="altera_up_avalon_audio_and_video_config"
   version="17.1"
   name="AVConfig_audio_and_video_config_0">
  <parameter name="data_format" value="Left Justified" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="audio_in" value="Line In to ADC" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="dac_enable" value="true" />
  <parameter name="eai" value="true" />
  <parameter name="line_in_bypass" value="false" />
  <parameter name="bit_length" value="16" />
  <parameter name="sampling_rate" value="48 kHz" />
  <parameter name="sr_register" value="0" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="exposure" value="false" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="board" value="DE1-SoC" />
  <generatedFiles>
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/AVConfig/submodules/AVConfig_audio_and_video_config_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2i_150.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de10_standard.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="AVConfig" as="audio_and_video_config_0" />
  <messages>
   <message level="Debug" culprit="AVConfig">queue size: 0 starting:altera_up_avalon_audio_and_video_config "submodules/AVConfig_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>AVConfig</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
