Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Fri Jan 29 06:17:17 2016
| Host             : athena running 64-bit Ubuntu 14.04.3 LTS
| Command          : 
| Design           : zed_channel
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.169 |
| Dynamic (W)              | 0.046 |
| Device Static (W)        | 0.123 |
| Total Off-Chip Power (W) | 0.001 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.1  |
| Junction Temperature (C) | 26.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        5 |       --- |             --- |
| Slice Logic    |    <0.001 |      860 |       --- |             --- |
|   LUT as Logic |    <0.001 |      461 |     53200 |            0.87 |
|   Register     |    <0.001 |      285 |    106400 |            0.27 |
|   F7/F8 Muxes  |    <0.001 |       30 |     53200 |            0.06 |
|   CARRY4       |    <0.001 |        3 |     13300 |            0.02 |
|   Others       |     0.000 |       27 |       --- |             --- |
| Signals        |    <0.001 |      776 |       --- |             --- |
| Block RAM      |     0.002 |        2 |       140 |            1.43 |
| I/O            |     0.039 |       94 |       200 |           47.00 |
| Static Power   |     0.123 |          |           |                 |
| Total          |     0.168 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.014 |       0.007 |      0.008 |
| Vccaux    |       1.800 |     0.020 |       0.001 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.015 |       0.014 |      0.001 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+--------------+-----------------+
| Clock        | Domain       | Constraint (ns) |
+--------------+--------------+-----------------+
| CLK_320      | CLK_320      |             3.0 |
| CLK_40       | CLK_40       |            25.0 |
| s00_axi_aclk | s00_axi_aclk |            25.0 |
+--------------+--------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| zed_channel                                   |     0.045 |
|   hgc_zed_ip_channel_0                        |     0.005 |
|     U0                                        |     0.005 |
|       hgc_zed_channel_inst                    |     0.004 |
|         MasterFSM_inst                        |     0.002 |
|         align_deser_data_inst                 |    <0.001 |
|         ctrl_rcv_mem_inst                     |    <0.001 |
|           rcv_mem_inst                        |    <0.001 |
|             U0                                |    <0.001 |
|               inst_blk_mem_gen                |    <0.001 |
|                 gnativebmg.native_blk_mem_gen |    <0.001 |
|                   valid.cstr                  |    <0.001 |
|                     ramloop[0].ram.r          |    <0.001 |
|                       prim_noinit.ram         |    <0.001 |
|         ctrl_send_mem_inst                    |     0.001 |
|           send_mem_inst                       |     0.001 |
|             U0                                |     0.001 |
|               inst_blk_mem_gen                |     0.001 |
|                 gnativebmg.native_blk_mem_gen |     0.001 |
|                   valid.cstr                  |     0.001 |
|                     ramloop[0].ram.r          |     0.001 |
|                       prim_noinit.ram         |     0.001 |
|         mdec_nibble_inst                      |    <0.001 |
|           inst_ROM256X1_data_bit0             |    <0.001 |
|           inst_ROM256X1_data_bit1             |    <0.001 |
|           inst_ROM256X1_data_bit2             |    <0.001 |
|           inst_ROM256X1_data_bit3             |    <0.001 |
|           inst_ROM256X1_data_valid            |    <0.001 |
|         menc_nibble_inst                      |    <0.001 |
|       hgc_zed_ip_v1_0_S00_AXI_inst            |    <0.001 |
|   selectio_deserializer                       |     0.003 |
|     inst                                      |     0.003 |
|   selectio_serializer                         |     0.035 |
|     inst                                      |     0.035 |
+-----------------------------------------------+-----------+


