Fitter report for DDS
Sun Nov 19 04:27:52 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ALTSYNCRAM
 24. |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Nov 19 04:27:52 2017           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                      ; DDS                                             ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE30F23C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,121 / 28,848 ( 7 % )                          ;
;     Total combinational functions  ; 980 / 28,848 ( 3 % )                            ;
;     Dedicated logic registers      ; 1,905 / 28,848 ( 7 % )                          ;
; Total registers                    ; 1905                                            ;
; Total pins                         ; 66 / 329 ( 20 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 258,048 / 608,256 ( 42 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE30F23C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3175 ) ; 0.00 % ( 0 / 3175 )        ; 0.00 % ( 0 / 3175 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3175 ) ; 0.00 % ( 0 / 3175 )        ; 0.00 % ( 0 / 3175 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 418 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 217 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2532 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/output_files/DDS.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,121 / 28,848 ( 7 % )     ;
;     -- Combinational with no register       ; 216                        ;
;     -- Register only                        ; 1141                       ;
;     -- Combinational with a register        ; 764                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 416                        ;
;     -- 3 input functions                    ; 259                        ;
;     -- <=2 input functions                  ; 305                        ;
;     -- Register only                        ; 1141                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 769                        ;
;     -- arithmetic mode                      ; 211                        ;
;                                             ;                            ;
; Total registers*                            ; 1,905 / 30,421 ( 6 % )     ;
;     -- Dedicated logic registers            ; 1,905 / 28,848 ( 7 % )     ;
;     -- I/O registers                        ; 0 / 1,573 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 224 / 1,803 ( 12 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 66 / 329 ( 20 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 32 / 66 ( 48 % )           ;
; Total block memory bits                     ; 258,048 / 608,256 ( 42 % ) ;
; Total block memory implementation bits      ; 294,912 / 608,256 ( 48 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 3                          ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 1.7% / 1.7% / 1.7%         ;
; Peak interconnect usage (total/H/V)         ; 8.0% / 7.9% / 8.2%         ;
; Maximum fan-out                             ; 1191                       ;
; Highest non-global fan-out                  ; 361                        ;
; Total fan-out                               ; 10302                      ;
; Average fan-out                             ; 2.63                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 128 / 28848 ( < 1 % ) ; 151 / 28848 ( < 1 % ) ; 1842 / 28848 ( 6 % )           ; 0 / 28848 ( 0 % )              ;
;     -- Combinational with no register       ; 9                     ; 60                    ; 147                            ; 0                              ;
;     -- Register only                        ; 0                     ; 25                    ; 1116                           ; 0                              ;
;     -- Combinational with a register        ; 119                   ; 66                    ; 579                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 0                     ; 53                    ; 363                            ; 0                              ;
;     -- 3 input functions                    ; 3                     ; 36                    ; 220                            ; 0                              ;
;     -- <=2 input functions                  ; 125                   ; 37                    ; 143                            ; 0                              ;
;     -- Register only                        ; 0                     ; 25                    ; 1116                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 10                    ; 118                   ; 641                            ; 0                              ;
;     -- arithmetic mode                      ; 118                   ; 8                     ; 85                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 119                   ; 91                    ; 1695                           ; 0                              ;
;     -- Dedicated logic registers            ; 119 / 28848 ( < 1 % ) ; 91 / 28848 ( < 1 % )  ; 1695 / 28848 ( 6 % )           ; 0 / 28848 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 11 / 1803 ( < 1 % )   ; 14 / 1803 ( < 1 % )   ; 204 / 1803 ( 11 % )            ; 0 / 1803 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 66                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 28672                 ; 0                     ; 229376                         ; 0                              ;
; Total RAM block bits                        ; 36864                 ; 0                     ; 258048                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 4 / 66 ( 6 % )        ; 0 / 66 ( 0 % )        ; 28 / 66 ( 42 % )               ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 1                     ; 134                   ; 2179                           ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 101                   ; 1817                           ; 0                              ;
;     -- Output Connections                   ; 2103                  ; 177                   ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 177                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 2991                  ; 885                   ; 8782                           ; 4                              ;
;     -- Registered Connections               ; 204                   ; 631                   ; 5137                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 0                     ; 123                   ; 1981                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                    ; 168                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1981                  ; 168                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 5                     ; 45                    ; 405                            ; 0                              ;
;     -- Output Ports                         ; 121                   ; 62                    ; 239                            ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 97                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 225                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                     ; 15                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 17                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                    ; 116                            ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                    ; 130                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                    ; 227                            ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk   ; G1    ; 1        ; 0            ; 21           ; 7            ; 1199                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rst_n ; E4    ; 1        ; 0            ; 39           ; 0            ; 119                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; da_clk1    ; H20   ; 6        ; 67           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; da_clk2    ; H21   ; 6        ; 67           ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; da_clk3    ; V8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; da_clk4    ; W8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[0]  ; H18   ; 6        ; 67           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[10] ; E21   ; 6        ; 67           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[11] ; D22   ; 6        ; 67           ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[12] ; D21   ; 6        ; 67           ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[13] ; D20   ; 6        ; 67           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[1]  ; H17   ; 6        ; 67           ; 38           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[2]  ; G18   ; 6        ; 67           ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[3]  ; G17   ; 6        ; 67           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[4]  ; F22   ; 6        ; 67           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[5]  ; F21   ; 6        ; 67           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[6]  ; F20   ; 6        ; 67           ; 37           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[7]  ; F19   ; 6        ; 67           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[8]  ; F17   ; 6        ; 67           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_10[9]  ; E22   ; 6        ; 67           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[0]  ; M21   ; 5        ; 67           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[10] ; J22   ; 6        ; 67           ; 28           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[11] ; J21   ; 6        ; 67           ; 28           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[12] ; J18   ; 6        ; 67           ; 31           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[13] ; J17   ; 6        ; 67           ; 36           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[1]  ; M20   ; 5        ; 67           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[2]  ; M19   ; 5        ; 67           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[3]  ; L22   ; 6        ; 67           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[4]  ; L21   ; 6        ; 67           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[5]  ; K22   ; 6        ; 67           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[6]  ; K21   ; 6        ; 67           ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[7]  ; K19   ; 6        ; 67           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[8]  ; K18   ; 6        ; 67           ; 30           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_30[9]  ; K17   ; 6        ; 67           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[0]  ; T8    ; 3        ; 14           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[10] ; U10   ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[11] ; T10   ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[12] ; V11   ; 3        ; 34           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[13] ; U11   ; 3        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[1]  ; AB9   ; 3        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[2]  ; AA9   ; 3        ; 27           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[3]  ; V9    ; 3        ; 20           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[4]  ; U9    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[5]  ; T9    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[6]  ; AB10  ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[7]  ; AA10  ; 3        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[8]  ; Y10   ; 3        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_50[9]  ; V10   ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[0]  ; AB5   ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[10] ; V7    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[11] ; U7    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[12] ; AB8   ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[13] ; AA8   ; 3        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[1]  ; AA5   ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[2]  ; V5    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[3]  ; Y6    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[4]  ; W6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[5]  ; V6    ; 3        ; 1            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[6]  ; AB7   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[7]  ; AA7   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[8]  ; Y7    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin_70[9]  ; W7    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; write_1    ; H19   ; 6        ; 67           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; write_2    ; H22   ; 6        ; 67           ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; write_3    ; U8    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; write_4    ; Y8    ; 3        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                          ;
+----------+------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                     ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------+--------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L4p, nRESET           ; Use as regular IO        ; rst_n                   ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L8n, DATA1, ASDO      ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L10p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                      ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                         ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                        ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                      ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                          ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                          ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                          ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                          ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                          ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                        ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                        ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                        ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                        ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R27n, INIT_DONE       ; Use as regular IO        ; sin_30[3]               ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R27p, CRC_ERROR       ; Use as regular IO        ; sin_30[4]               ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R24n, nCEO            ; Use as programming pin   ; sin_30[5]               ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R24p, CLKUSR          ; Use as regular IO        ; sin_30[6]               ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R12n, nWE             ; Use as regular IO        ; sin_10[9]               ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R12p, nOE             ; Use as regular IO        ; sin_10[10]              ; Dual Purpose Pin          ;
; F20      ; DIFFIO_R8n, nAVD             ; Use as regular IO        ; sin_10[6]               ; Dual Purpose Pin          ;
; F19      ; DIFFIO_R8p                   ; Use as regular IO        ; sin_10[7]               ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R7n, PADD23           ; Use as regular IO        ; sin_10[2]               ; Dual Purpose Pin          ;
+----------+------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 35 ( 17 % )  ; 3.3V          ; --           ;
; 2        ; 0 / 45 ( 0 % )   ; 3.3V          ; --           ;
; 3        ; 32 / 42 ( 76 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 3 / 41 ( 7 % )   ; 3.3V          ; --           ;
; 6        ; 29 / 37 ( 78 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 481        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 479        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 473        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 160        ; 3        ; sin_70[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA7      ; 173        ; 3        ; sin_70[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 183        ; 3        ; sin_70[13]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 189        ; 3        ; sin_50[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 202        ; 3        ; sin_50[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 204        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 206        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA19     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB5      ; 161        ; 3        ; sin_70[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 174        ; 3        ; sin_70[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 184        ; 3        ; sin_70[12]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 190        ; 3        ; sin_50[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 203        ; 3        ; sin_50[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 205        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 207        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B6       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 482        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 480        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 474        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 470        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 404        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 403        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 405        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 401        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 400        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 17         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D10      ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D13      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D15      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D17      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D19      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 407        ; 6        ; sin_10[13]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D21      ; 395        ; 6        ; sin_10[12]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D22      ; 394        ; 6        ; sin_10[11]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 21         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 8          ; 1        ; rst_n                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 546        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 545        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E9       ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 477        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 476        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E14      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 388        ; 6        ; sin_10[10]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 387        ; 6        ; sin_10[9]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 544        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 478        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 410        ; 6        ; sin_10[8]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 397        ; 6        ; sin_10[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 396        ; 6        ; sin_10[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 376        ; 6        ; sin_10[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 375        ; 6        ; sin_10[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 67         ; 1        ; clk                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 547        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 411        ; 6        ; sin_10[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G18      ; 398        ; 6        ; sin_10[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 345        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 344        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H5       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 399        ; 6        ; sin_10[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H18      ; 391        ; 6        ; sin_10[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H19      ; 386        ; 6        ; write_1                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 385        ; 6        ; da_clk1                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H21      ; 365        ; 6        ; da_clk2                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 364        ; 6        ; write_2                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 55         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 392        ; 6        ; sin_30[13]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J18      ; 374        ; 6        ; sin_30[12]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J21      ; 363        ; 6        ; sin_30[11]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 362        ; 6        ; sin_30[10]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 59         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 58         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K5       ; 60         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 41         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 369        ; 6        ; sin_30[9]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K18      ; 370        ; 6        ; sin_30[8]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K19      ; 357        ; 6        ; sin_30[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K20      ; 350        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 361        ; 6        ; sin_30[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 360        ; 6        ; sin_30[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 63         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 62         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 65         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 64         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 61         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 349        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 348        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 354        ; 6        ; sin_30[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 353        ; 6        ; sin_30[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 337        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M17      ; 347        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 346        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 336        ; 5        ; sin_30[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M20      ; 335        ; 5        ; sin_30[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 334        ; 5        ; sin_30[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N5       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P6       ; 131        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R5       ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R6       ; 136        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 69         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 68         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 134        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 133        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 166        ; 3        ; sin_50[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 167        ; 3        ; sin_50[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 176        ; 3        ; sin_50[11]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 343        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 342        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 145        ; 3        ; sin_70[11]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 146        ; 3        ; write_3                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 170        ; 3        ; sin_50[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 182        ; 3        ; sin_50[10]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 191        ; 3        ; sin_50[13]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 130        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 129        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 142        ; 3        ; sin_70[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 141        ; 3        ; sin_70[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 157        ; 3        ; sin_70[10]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 171        ; 3        ; da_clk3                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 178        ; 3        ; sin_50[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 179        ; 3        ; sin_50[9]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 199        ; 3        ; sin_50[12]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ; 156        ; 3        ; sin_70[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 168        ; 3        ; sin_70[9]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 172        ; 3        ; da_clk4                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 200        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W13      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W17      ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W20      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 152        ; 3        ; sin_70[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 169        ; 3        ; sin_70[8]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 175        ; 3        ; write_4                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 201        ; 3        ; sin_50[8]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------+
; I/O Assignment Warnings             ;
+------------+------------------------+
; Pin Name   ; Reason                 ;
+------------+------------------------+
; sin_10[0]  ; Missing drive strength ;
; sin_10[1]  ; Missing drive strength ;
; sin_10[2]  ; Missing drive strength ;
; sin_10[3]  ; Missing drive strength ;
; sin_10[4]  ; Missing drive strength ;
; sin_10[5]  ; Missing drive strength ;
; sin_10[6]  ; Missing drive strength ;
; sin_10[7]  ; Missing drive strength ;
; sin_10[8]  ; Missing drive strength ;
; sin_10[9]  ; Missing drive strength ;
; sin_10[10] ; Missing drive strength ;
; sin_10[11] ; Missing drive strength ;
; sin_10[12] ; Missing drive strength ;
; sin_10[13] ; Missing drive strength ;
; sin_30[0]  ; Missing drive strength ;
; sin_30[1]  ; Missing drive strength ;
; sin_30[2]  ; Missing drive strength ;
; sin_30[3]  ; Missing drive strength ;
; sin_30[4]  ; Missing drive strength ;
; sin_30[5]  ; Missing drive strength ;
; sin_30[6]  ; Missing drive strength ;
; sin_30[7]  ; Missing drive strength ;
; sin_30[8]  ; Missing drive strength ;
; sin_30[9]  ; Missing drive strength ;
; sin_30[10] ; Missing drive strength ;
; sin_30[11] ; Missing drive strength ;
; sin_30[12] ; Missing drive strength ;
; sin_30[13] ; Missing drive strength ;
; sin_50[0]  ; Missing drive strength ;
; sin_50[1]  ; Missing drive strength ;
; sin_50[2]  ; Missing drive strength ;
; sin_50[3]  ; Missing drive strength ;
; sin_50[4]  ; Missing drive strength ;
; sin_50[5]  ; Missing drive strength ;
; sin_50[6]  ; Missing drive strength ;
; sin_50[7]  ; Missing drive strength ;
; sin_50[8]  ; Missing drive strength ;
; sin_50[9]  ; Missing drive strength ;
; sin_50[10] ; Missing drive strength ;
; sin_50[11] ; Missing drive strength ;
; sin_50[12] ; Missing drive strength ;
; sin_50[13] ; Missing drive strength ;
; sin_70[0]  ; Missing drive strength ;
; sin_70[1]  ; Missing drive strength ;
; sin_70[2]  ; Missing drive strength ;
; sin_70[3]  ; Missing drive strength ;
; sin_70[4]  ; Missing drive strength ;
; sin_70[5]  ; Missing drive strength ;
; sin_70[6]  ; Missing drive strength ;
; sin_70[7]  ; Missing drive strength ;
; sin_70[8]  ; Missing drive strength ;
; sin_70[9]  ; Missing drive strength ;
; sin_70[10] ; Missing drive strength ;
; sin_70[11] ; Missing drive strength ;
; sin_70[12] ; Missing drive strength ;
; sin_70[13] ; Missing drive strength ;
; da_clk1    ; Missing drive strength ;
; da_clk2    ; Missing drive strength ;
; da_clk3    ; Missing drive strength ;
; da_clk4    ; Missing drive strength ;
; write_1    ; Missing drive strength ;
; write_2    ; Missing drive strength ;
; write_3    ; Missing drive strength ;
; write_4    ; Missing drive strength ;
+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP                                                                                                                                    ; 2121 (1)    ; 1905 (0)                  ; 0 (0)         ; 258048      ; 32   ; 0            ; 0       ; 0         ; 66   ; 0            ; 216 (1)      ; 1141 (0)          ; 764 (0)          ; |TOP                                                                                                                                                                                                                                                                                                                                            ; TOP                               ; work         ;
;    |IQsin:IQ_sin_inst0|                                                                                                                 ; 127 (127)   ; 119 (119)                 ; 0 (0)         ; 28672       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 119 (119)        ; |TOP|IQsin:IQ_sin_inst0                                                                                                                                                                                                                                                                                                                         ; IQsin                             ; work         ;
;       |ROM_1:ROM_1_inst0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0                                                                                                                                                                                                                                                                                                       ; ROM_1                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_og52:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_og52:auto_generated                                                                                                                                                                                                                                        ; altsyncram_og52                   ; work         ;
;       |ROM_1:ROM_1_inst1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst1                                                                                                                                                                                                                                                                                                       ; ROM_1                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_og52:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_og52:auto_generated                                                                                                                                                                                                                                        ; altsyncram_og52                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 25 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 25 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 25 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 25 (4)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 21 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (104)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 21 (20)           ; 66 (40)          ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1842 (226)  ; 1695 (224)                ; 0 (0)         ; 229376      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 147 (2)      ; 1116 (224)        ; 579 (0)          ; |TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1616 (0)    ; 1471 (0)                  ; 0 (0)         ; 229376      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 892 (0)           ; 579 (0)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1616 (559)  ; 1471 (530)                ; 0 (0)         ; 229376      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (33)     ; 892 (470)         ; 579 (56)         ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 46 (46)           ; 25 (1)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 229376      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qd24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 229376      ; 28   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qd24:auto_generated                                                                                                                                                 ; altsyncram_qd24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 105 (105)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 15 (15)           ; 55 (55)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 613 (1)     ; 576 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 350 (0)           ; 226 (1)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 560 (0)     ; 560 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 336 (0)           ; 224 (0)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 336 (336)   ; 336 (336)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 330 (330)         ; 6 (6)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 230 (0)     ; 224 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 224 (0)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 48 (38)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 10 (0)            ; 1 (1)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 200 (10)    ; 182 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 184 (0)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vhi:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vhi:auto_generated                                                             ; cntr_vhi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 112 (112)   ; 112 (112)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 112 (112)        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; sin_10[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_10[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_30[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_50[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_70[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; da_clk1    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; da_clk2    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; da_clk3    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; da_clk4    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_1    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_2    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_3    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_4    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                    ;
+-------------------------------------+-------------------+---------+
; Source Pin / Fanout                 ; Pad To Core Index ; Setting ;
+-------------------------------------+-------------------+---------+
; clk                                 ;                   ;         ;
; rst_n                               ;                   ;         ;
;      - IQsin:IQ_sin_inst0|cnt_1[0]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[22] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[23] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[24] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[25] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[26] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[27] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[28] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[29] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[30] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[31] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[22] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[23] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[24] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[25] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[26] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[27] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[28] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[29] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[30] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[31] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[22] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[23] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[24] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[25] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[26] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[27] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[28] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[29] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[30] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[31] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[22] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[23] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[24] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[25] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[26] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[27] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[28] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[29] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[30] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[31] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[21] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[21] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[21] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[21] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[20] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[20] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[20] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[20] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[19] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[19] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[19] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[19] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[18] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[18] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[18] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[18] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[17] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[17] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[17] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[17] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[16] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[16] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[16] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[16] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[15] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[15] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[15] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[15] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[14] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[14] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[14] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[14] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[13] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[13] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[13] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[13] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[12] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[12] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[12] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[12] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[11] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[11] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[11] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[11] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[10] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[10] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[10] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[10] ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[9]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[9]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[9]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[9]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[8]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[8]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[8]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[8]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[7]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[7]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[7]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[7]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[6]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[6]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[6]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[6]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[5]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[5]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[5]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[5]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[4]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_2[4]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[4]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_4[4]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[3]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[3]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[2]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_1[1]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[2]  ; 0                 ; 6       ;
;      - IQsin:IQ_sin_inst0|cnt_3[1]  ; 0                 ; 6       ;
+-------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y22_N0     ; 774     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y22_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_G1             ; 1191    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_E4             ; 119     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X37_Y24_N1      ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X37_Y26_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X37_Y26_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X38_Y25_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X38_Y26_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X38_Y25_N2  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X35_Y25_N19     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X35_Y25_N17     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X36_Y25_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7               ; LCCOMB_X37_Y23_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8               ; LCCOMB_X37_Y26_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X38_Y25_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X37_Y26_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X36_Y26_N6  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X36_Y26_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X36_Y24_N17     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X36_Y24_N11     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X36_Y24_N5      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X38_Y25_N1      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X36_Y24_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X35_Y24_N9      ; 34      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X38_Y26_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X33_Y27_N24 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X33_Y27_N26 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X30_Y24_N27     ; 31      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X30_Y24_N22 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X37_Y26_N14 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X35_Y26_N6  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X34_Y24_N1      ; 575     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]~1                                                                                                                                                                                               ; LCCOMB_X33_Y26_N16 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X30_Y24_N12 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X30_Y24_N2  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X38_Y28_N4  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X34_Y24_N28 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vhi:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X33_Y24_N12 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X38_Y28_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X34_Y27_N8  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X34_Y24_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X37_Y27_N4  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X37_Y27_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                         ; LCCOMB_X37_Y27_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X33_Y25_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]~34                                                                                                                                                                                                                           ; LCCOMB_X33_Y26_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X32_Y26_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X35_Y26_N0  ; 361     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y22_N0 ; 774     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; clk                                                                                                                   ; PIN_G1         ; 1191    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X34_Y24_N1  ; 575     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 14           ; 1024         ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 14336  ; 1024                        ; 14                          ; 1024                        ; 14                          ; 14336               ; 2    ; ./Design/IP_Core/ROM/Sin_1024_14.mif ; M9K_X58_Y27_N0, M9K_X58_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 14           ; 1024         ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 14336  ; 1024                        ; 14                          ; 1024                        ; 14                          ; 14336               ; 2    ; ./Design/IP_Core/ROM/Sin_1024_14.mif ; M9K_X24_Y18_N0, M9K_X24_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qd24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 112          ; 2048         ; 112          ; yes                    ; no                      ; yes                    ; no                      ; 229376 ; 2048                        ; 112                         ; 2048                        ; 112                         ; 229376              ; 28   ; None                                 ; M9K_X40_Y31_N0, M9K_X40_Y28_N0, M9K_X40_Y29_N0, M9K_X40_Y25_N0, M9K_X58_Y22_N0, M9K_X58_Y21_N0, M9K_X40_Y18_N0, M9K_X40_Y17_N0, M9K_X40_Y15_N0, M9K_X40_Y22_N0, M9K_X24_Y23_N0, M9K_X24_Y22_N0, M9K_X40_Y23_N0, M9K_X40_Y20_N0, M9K_X58_Y23_N0, M9K_X40_Y27_N0, M9K_X40_Y26_N0, M9K_X40_Y24_N0, M9K_X40_Y30_N0, M9K_X58_Y26_N0, M9K_X40_Y21_N0, M9K_X40_Y14_N0, M9K_X40_Y16_N0, M9K_X40_Y19_N0, M9K_X24_Y24_N0, M9K_X24_Y25_N0, M9K_X24_Y26_N0, M9K_X24_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ALTSYNCRAM                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10000000000000) (20000) (8192) (2000)    ;(10000000110010) (20062) (8242) (2032)   ;(10000001100100) (20144) (8292) (2064)   ;(10000010010110) (20226) (8342) (2096)   ;(10000011001001) (20311) (8393) (20C9)   ;(10000011111011) (20373) (8443) (20FB)   ;(10000100101101) (20455) (8493) (212D)   ;(10000101011111) (20537) (8543) (215F)   ;
;8;(10000110010001) (20621) (8593) (2191)    ;(10000111000100) (20704) (8644) (21C4)   ;(10000111110110) (20766) (8694) (21F6)   ;(10001000101000) (21050) (8744) (2228)   ;(10001001011010) (21132) (8794) (225A)   ;(10001010001100) (21214) (8844) (228C)   ;(10001010111110) (21276) (8894) (22BE)   ;(10001011110000) (21360) (8944) (22F0)   ;
;16;(10001100100010) (21442) (8994) (2322)    ;(10001101010100) (21524) (9044) (2354)   ;(10001110000110) (21606) (9094) (2386)   ;(10001110111000) (21670) (9144) (23B8)   ;(10001111101010) (21752) (9194) (23EA)   ;(10010000011100) (22034) (9244) (241C)   ;(10010001001110) (22116) (9294) (244E)   ;(10010010000000) (22200) (9344) (2480)   ;
;24;(10010010110001) (22261) (9393) (24B1)    ;(10010011100011) (22343) (9443) (24E3)   ;(10010100010101) (22425) (9493) (2515)   ;(10010101000110) (22506) (9542) (2546)   ;(10010101111000) (22570) (9592) (2578)   ;(10010110101001) (22651) (9641) (25A9)   ;(10010111011011) (22733) (9691) (25DB)   ;(10011000001100) (23014) (9740) (260C)   ;
;32;(10011000111110) (23076) (9790) (263E)    ;(10011001101111) (23157) (9839) (266F)   ;(10011010100000) (23240) (9888) (26A0)   ;(10011011010001) (23321) (9937) (26D1)   ;(10011100000010) (23402) (9986) (2702)   ;(10011100110011) (23463) (10035) (2733)   ;(10011101100100) (23544) (10084) (2764)   ;(10011110010101) (23625) (10133) (2795)   ;
;40;(10011111000110) (23706) (10182) (27C6)    ;(10011111110111) (23767) (10231) (27F7)   ;(10100000100111) (24047) (10279) (2827)   ;(10100001011000) (24130) (10328) (2858)   ;(10100010001000) (24210) (10376) (2888)   ;(10100010111001) (24271) (10425) (28B9)   ;(10100011101001) (24351) (10473) (28E9)   ;(10100100011001) (24431) (10521) (2919)   ;
;48;(10100101001001) (24511) (10569) (2949)    ;(10100101111001) (24571) (10617) (2979)   ;(10100110101001) (24651) (10665) (29A9)   ;(10100111011001) (24731) (10713) (29D9)   ;(10101000001001) (25011) (10761) (2A09)   ;(10101000111001) (25071) (10809) (2A39)   ;(10101001101000) (25150) (10856) (2A68)   ;(10101010011000) (25230) (10904) (2A98)   ;
;56;(10101011000111) (25307) (10951) (2AC7)    ;(10101011110110) (25366) (10998) (2AF6)   ;(10101100100110) (25446) (11046) (2B26)   ;(10101101010101) (25525) (11093) (2B55)   ;(10101110000100) (25604) (11140) (2B84)   ;(10101110110010) (25662) (11186) (2BB2)   ;(10101111100001) (25741) (11233) (2BE1)   ;(10110000010000) (26020) (11280) (2C10)   ;
;64;(10110000111110) (26076) (11326) (2C3E)    ;(10110001101101) (26155) (11373) (2C6D)   ;(10110010011011) (26233) (11419) (2C9B)   ;(10110011001001) (26311) (11465) (2CC9)   ;(10110011110111) (26367) (11511) (2CF7)   ;(10110100100101) (26445) (11557) (2D25)   ;(10110101010011) (26523) (11603) (2D53)   ;(10110110000000) (26600) (11648) (2D80)   ;
;72;(10110110101110) (26656) (11694) (2DAE)    ;(10110111011011) (26733) (11739) (2DDB)   ;(10111000001000) (27010) (11784) (2E08)   ;(10111000110110) (27066) (11830) (2E36)   ;(10111001100010) (27142) (11874) (2E62)   ;(10111010001111) (27217) (11919) (2E8F)   ;(10111010111100) (27274) (11964) (2EBC)   ;(10111011101001) (27351) (12009) (2EE9)   ;
;80;(10111100010101) (27425) (12053) (2F15)    ;(10111101000001) (27501) (12097) (2F41)   ;(10111101101101) (27555) (12141) (2F6D)   ;(10111110011001) (27631) (12185) (2F99)   ;(10111111000101) (27705) (12229) (2FC5)   ;(10111111110001) (27761) (12273) (2FF1)   ;(11000000011100) (30034) (12316) (301C)   ;(11000001001000) (30110) (12360) (3048)   ;
;88;(11000001110011) (30163) (12403) (3073)    ;(11000010011110) (30236) (12446) (309E)   ;(11000011001001) (30311) (12489) (30C9)   ;(11000011110011) (30363) (12531) (30F3)   ;(11000100011110) (30436) (12574) (311E)   ;(11000101001000) (30510) (12616) (3148)   ;(11000101110011) (30563) (12659) (3173)   ;(11000110011101) (30635) (12701) (319D)   ;
;96;(11000111000110) (30706) (12742) (31C6)    ;(11000111110000) (30760) (12784) (31F0)   ;(11001000011010) (31032) (12826) (321A)   ;(11001001000011) (31103) (12867) (3243)   ;(11001001101100) (31154) (12908) (326C)   ;(11001010010101) (31225) (12949) (3295)   ;(11001010111110) (31276) (12990) (32BE)   ;(11001011100111) (31347) (13031) (32E7)   ;
;104;(11001100001111) (31417) (13071) (330F)    ;(11001100110111) (31467) (13111) (3337)   ;(11001101100000) (31540) (13152) (3360)   ;(11001110000111) (31607) (13191) (3387)   ;(11001110101111) (31657) (13231) (33AF)   ;(11001111010111) (31727) (13271) (33D7)   ;(11001111111110) (31776) (13310) (33FE)   ;(11010000100101) (32045) (13349) (3425)   ;
;112;(11010001001100) (32114) (13388) (344C)    ;(11010001110011) (32163) (13427) (3473)   ;(11010010011001) (32231) (13465) (3499)   ;(11010011000000) (32300) (13504) (34C0)   ;(11010011100110) (32346) (13542) (34E6)   ;(11010100001100) (32414) (13580) (350C)   ;(11010100110010) (32462) (13618) (3532)   ;(11010101010111) (32527) (13655) (3557)   ;
;120;(11010101111101) (32575) (13693) (357D)    ;(11010110100010) (32642) (13730) (35A2)   ;(11010111000111) (32707) (13767) (35C7)   ;(11010111101011) (32753) (13803) (35EB)   ;(11011000010000) (33020) (13840) (3610)   ;(11011000110100) (33064) (13876) (3634)   ;(11011001011000) (33130) (13912) (3658)   ;(11011001111100) (33174) (13948) (367C)   ;
;128;(11011010100000) (33240) (13984) (36A0)    ;(11011011000011) (33303) (14019) (36C3)   ;(11011011100110) (33346) (14054) (36E6)   ;(11011100001001) (33411) (14089) (3709)   ;(11011100101100) (33454) (14124) (372C)   ;(11011101001111) (33517) (14159) (374F)   ;(11011101110001) (33561) (14193) (3771)   ;(11011110010011) (33623) (14227) (3793)   ;
;136;(11011110110101) (33665) (14261) (37B5)    ;(11011111010111) (33727) (14295) (37D7)   ;(11011111111000) (33770) (14328) (37F8)   ;(11100000011001) (34031) (14361) (3819)   ;(11100000111010) (34072) (14394) (383A)   ;(11100001011011) (34133) (14427) (385B)   ;(11100001111011) (34173) (14459) (387B)   ;(11100010011100) (34234) (14492) (389C)   ;
;144;(11100010111100) (34274) (14524) (38BC)    ;(11100011011011) (34333) (14555) (38DB)   ;(11100011111011) (34373) (14587) (38FB)   ;(11100100011010) (34432) (14618) (391A)   ;(11100100111001) (34471) (14649) (3939)   ;(11100101011000) (34530) (14680) (3958)   ;(11100101110111) (34567) (14711) (3977)   ;(11100110010101) (34625) (14741) (3995)   ;
;152;(11100110110011) (34663) (14771) (39B3)    ;(11100111010001) (34721) (14801) (39D1)   ;(11100111101110) (34756) (14830) (39EE)   ;(11101000001100) (35014) (14860) (3A0C)   ;(11101000101001) (35051) (14889) (3A29)   ;(11101001000110) (35106) (14918) (3A46)   ;(11101001100010) (35142) (14946) (3A62)   ;(11101001111110) (35176) (14974) (3A7E)   ;
;160;(11101010011010) (35232) (15002) (3A9A)    ;(11101010110110) (35266) (15030) (3AB6)   ;(11101011010010) (35322) (15058) (3AD2)   ;(11101011101101) (35355) (15085) (3AED)   ;(11101100001000) (35410) (15112) (3B08)   ;(11101100100011) (35443) (15139) (3B23)   ;(11101100111101) (35475) (15165) (3B3D)   ;(11101101011000) (35530) (15192) (3B58)   ;
;168;(11101101110010) (35562) (15218) (3B72)    ;(11101110001011) (35613) (15243) (3B8B)   ;(11101110100101) (35645) (15269) (3BA5)   ;(11101110111110) (35676) (15294) (3BBE)   ;(11101111010111) (35727) (15319) (3BD7)   ;(11101111101111) (35757) (15343) (3BEF)   ;(11110000001000) (36010) (15368) (3C08)   ;(11110000100000) (36040) (15392) (3C20)   ;
;176;(11110000111000) (36070) (15416) (3C38)    ;(11110001001111) (36117) (15439) (3C4F)   ;(11110001100111) (36147) (15463) (3C67)   ;(11110001111110) (36176) (15486) (3C7E)   ;(11110010010100) (36224) (15508) (3C94)   ;(11110010101011) (36253) (15531) (3CAB)   ;(11110011000001) (36301) (15553) (3CC1)   ;(11110011010111) (36327) (15575) (3CD7)   ;
;184;(11110011101101) (36355) (15597) (3CED)    ;(11110100000010) (36402) (15618) (3D02)   ;(11110100010111) (36427) (15639) (3D17)   ;(11110100101100) (36454) (15660) (3D2C)   ;(11110101000000) (36500) (15680) (3D40)   ;(11110101010100) (36524) (15700) (3D54)   ;(11110101101000) (36550) (15720) (3D68)   ;(11110101111100) (36574) (15740) (3D7C)   ;
;192;(11110110001111) (36617) (15759) (3D8F)    ;(11110110100011) (36643) (15779) (3DA3)   ;(11110110110101) (36665) (15797) (3DB5)   ;(11110111001000) (36710) (15816) (3DC8)   ;(11110111011010) (36732) (15834) (3DDA)   ;(11110111101100) (36754) (15852) (3DEC)   ;(11110111111110) (36776) (15870) (3DFE)   ;(11111000001111) (37017) (15887) (3E0F)   ;
;200;(11111000100000) (37040) (15904) (3E20)    ;(11111000110001) (37061) (15921) (3E31)   ;(11111001000001) (37101) (15937) (3E41)   ;(11111001010010) (37122) (15954) (3E52)   ;(11111001100010) (37142) (15970) (3E62)   ;(11111001110001) (37161) (15985) (3E71)   ;(11111010000001) (37201) (16001) (3E81)   ;(11111010010000) (37220) (16016) (3E90)   ;
;208;(11111010011110) (37236) (16030) (3E9E)    ;(11111010101101) (37255) (16045) (3EAD)   ;(11111010111011) (37273) (16059) (3EBB)   ;(11111011001001) (37311) (16073) (3EC9)   ;(11111011010110) (37326) (16086) (3ED6)   ;(11111011100100) (37344) (16100) (3EE4)   ;(11111011110000) (37360) (16112) (3EF0)   ;(11111011111101) (37375) (16125) (3EFD)   ;
;216;(11111100001010) (37412) (16138) (3F0A)    ;(11111100010110) (37426) (16150) (3F16)   ;(11111100100001) (37441) (16161) (3F21)   ;(11111100101101) (37455) (16173) (3F2D)   ;(11111100111000) (37470) (16184) (3F38)   ;(11111101000011) (37503) (16195) (3F43)   ;(11111101001101) (37515) (16205) (3F4D)   ;(11111101011000) (37530) (16216) (3F58)   ;
;224;(11111101100010) (37542) (16226) (3F62)    ;(11111101101011) (37553) (16235) (3F6B)   ;(11111101110101) (37565) (16245) (3F75)   ;(11111101111110) (37576) (16254) (3F7E)   ;(11111110000110) (37606) (16262) (3F86)   ;(11111110001111) (37617) (16271) (3F8F)   ;(11111110010111) (37627) (16279) (3F97)   ;(11111110011111) (37637) (16287) (3F9F)   ;
;232;(11111110100110) (37646) (16294) (3FA6)    ;(11111110101110) (37656) (16302) (3FAE)   ;(11111110110100) (37664) (16308) (3FB4)   ;(11111110111011) (37673) (16315) (3FBB)   ;(11111111000001) (37701) (16321) (3FC1)   ;(11111111000111) (37707) (16327) (3FC7)   ;(11111111001101) (37715) (16333) (3FCD)   ;(11111111010010) (37722) (16338) (3FD2)   ;
;240;(11111111011000) (37730) (16344) (3FD8)    ;(11111111011100) (37734) (16348) (3FDC)   ;(11111111100001) (37741) (16353) (3FE1)   ;(11111111100101) (37745) (16357) (3FE5)   ;(11111111101001) (37751) (16361) (3FE9)   ;(11111111101100) (37754) (16364) (3FEC)   ;(11111111110000) (37760) (16368) (3FF0)   ;(11111111110011) (37763) (16371) (3FF3)   ;
;248;(11111111110101) (37765) (16373) (3FF5)    ;(11111111110111) (37767) (16375) (3FF7)   ;(11111111111001) (37771) (16377) (3FF9)   ;(11111111111011) (37773) (16379) (3FFB)   ;(11111111111101) (37775) (16381) (3FFD)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111111) (37777) (16383) (3FFF)   ;
;256;(11111111111111) (37777) (16383) (3FFF)    ;(11111111111111) (37777) (16383) (3FFF)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111101) (37775) (16381) (3FFD)   ;(11111111111011) (37773) (16379) (3FFB)   ;(11111111111001) (37771) (16377) (3FF9)   ;(11111111110111) (37767) (16375) (3FF7)   ;
;264;(11111111110101) (37765) (16373) (3FF5)    ;(11111111110011) (37763) (16371) (3FF3)   ;(11111111110000) (37760) (16368) (3FF0)   ;(11111111101100) (37754) (16364) (3FEC)   ;(11111111101001) (37751) (16361) (3FE9)   ;(11111111100101) (37745) (16357) (3FE5)   ;(11111111100001) (37741) (16353) (3FE1)   ;(11111111011100) (37734) (16348) (3FDC)   ;
;272;(11111111011000) (37730) (16344) (3FD8)    ;(11111111010010) (37722) (16338) (3FD2)   ;(11111111001101) (37715) (16333) (3FCD)   ;(11111111000111) (37707) (16327) (3FC7)   ;(11111111000001) (37701) (16321) (3FC1)   ;(11111110111011) (37673) (16315) (3FBB)   ;(11111110110100) (37664) (16308) (3FB4)   ;(11111110101110) (37656) (16302) (3FAE)   ;
;280;(11111110100110) (37646) (16294) (3FA6)    ;(11111110011111) (37637) (16287) (3F9F)   ;(11111110010111) (37627) (16279) (3F97)   ;(11111110001111) (37617) (16271) (3F8F)   ;(11111110000110) (37606) (16262) (3F86)   ;(11111101111110) (37576) (16254) (3F7E)   ;(11111101110101) (37565) (16245) (3F75)   ;(11111101101011) (37553) (16235) (3F6B)   ;
;288;(11111101100010) (37542) (16226) (3F62)    ;(11111101011000) (37530) (16216) (3F58)   ;(11111101001101) (37515) (16205) (3F4D)   ;(11111101000011) (37503) (16195) (3F43)   ;(11111100111000) (37470) (16184) (3F38)   ;(11111100101101) (37455) (16173) (3F2D)   ;(11111100100001) (37441) (16161) (3F21)   ;(11111100010110) (37426) (16150) (3F16)   ;
;296;(11111100001010) (37412) (16138) (3F0A)    ;(11111011111101) (37375) (16125) (3EFD)   ;(11111011110000) (37360) (16112) (3EF0)   ;(11111011100100) (37344) (16100) (3EE4)   ;(11111011010110) (37326) (16086) (3ED6)   ;(11111011001001) (37311) (16073) (3EC9)   ;(11111010111011) (37273) (16059) (3EBB)   ;(11111010101101) (37255) (16045) (3EAD)   ;
;304;(11111010011110) (37236) (16030) (3E9E)    ;(11111010010000) (37220) (16016) (3E90)   ;(11111010000001) (37201) (16001) (3E81)   ;(11111001110001) (37161) (15985) (3E71)   ;(11111001100010) (37142) (15970) (3E62)   ;(11111001010010) (37122) (15954) (3E52)   ;(11111001000001) (37101) (15937) (3E41)   ;(11111000110001) (37061) (15921) (3E31)   ;
;312;(11111000100000) (37040) (15904) (3E20)    ;(11111000001111) (37017) (15887) (3E0F)   ;(11110111111110) (36776) (15870) (3DFE)   ;(11110111101100) (36754) (15852) (3DEC)   ;(11110111011010) (36732) (15834) (3DDA)   ;(11110111001000) (36710) (15816) (3DC8)   ;(11110110110101) (36665) (15797) (3DB5)   ;(11110110100011) (36643) (15779) (3DA3)   ;
;320;(11110110001111) (36617) (15759) (3D8F)    ;(11110101111100) (36574) (15740) (3D7C)   ;(11110101101000) (36550) (15720) (3D68)   ;(11110101010100) (36524) (15700) (3D54)   ;(11110101000000) (36500) (15680) (3D40)   ;(11110100101100) (36454) (15660) (3D2C)   ;(11110100010111) (36427) (15639) (3D17)   ;(11110100000010) (36402) (15618) (3D02)   ;
;328;(11110011101101) (36355) (15597) (3CED)    ;(11110011010111) (36327) (15575) (3CD7)   ;(11110011000001) (36301) (15553) (3CC1)   ;(11110010101011) (36253) (15531) (3CAB)   ;(11110010010100) (36224) (15508) (3C94)   ;(11110001111110) (36176) (15486) (3C7E)   ;(11110001100111) (36147) (15463) (3C67)   ;(11110001001111) (36117) (15439) (3C4F)   ;
;336;(11110000111000) (36070) (15416) (3C38)    ;(11110000100000) (36040) (15392) (3C20)   ;(11110000001000) (36010) (15368) (3C08)   ;(11101111101111) (35757) (15343) (3BEF)   ;(11101111010111) (35727) (15319) (3BD7)   ;(11101110111110) (35676) (15294) (3BBE)   ;(11101110100101) (35645) (15269) (3BA5)   ;(11101110001011) (35613) (15243) (3B8B)   ;
;344;(11101101110010) (35562) (15218) (3B72)    ;(11101101011000) (35530) (15192) (3B58)   ;(11101100111101) (35475) (15165) (3B3D)   ;(11101100100011) (35443) (15139) (3B23)   ;(11101100001000) (35410) (15112) (3B08)   ;(11101011101101) (35355) (15085) (3AED)   ;(11101011010010) (35322) (15058) (3AD2)   ;(11101010110110) (35266) (15030) (3AB6)   ;
;352;(11101010011010) (35232) (15002) (3A9A)    ;(11101001111110) (35176) (14974) (3A7E)   ;(11101001100010) (35142) (14946) (3A62)   ;(11101001000110) (35106) (14918) (3A46)   ;(11101000101001) (35051) (14889) (3A29)   ;(11101000001100) (35014) (14860) (3A0C)   ;(11100111101110) (34756) (14830) (39EE)   ;(11100111010001) (34721) (14801) (39D1)   ;
;360;(11100110110011) (34663) (14771) (39B3)    ;(11100110010101) (34625) (14741) (3995)   ;(11100101110111) (34567) (14711) (3977)   ;(11100101011000) (34530) (14680) (3958)   ;(11100100111001) (34471) (14649) (3939)   ;(11100100011010) (34432) (14618) (391A)   ;(11100011111011) (34373) (14587) (38FB)   ;(11100011011011) (34333) (14555) (38DB)   ;
;368;(11100010111100) (34274) (14524) (38BC)    ;(11100010011100) (34234) (14492) (389C)   ;(11100001111011) (34173) (14459) (387B)   ;(11100001011011) (34133) (14427) (385B)   ;(11100000111010) (34072) (14394) (383A)   ;(11100000011001) (34031) (14361) (3819)   ;(11011111111000) (33770) (14328) (37F8)   ;(11011111010111) (33727) (14295) (37D7)   ;
;376;(11011110110101) (33665) (14261) (37B5)    ;(11011110010011) (33623) (14227) (3793)   ;(11011101110001) (33561) (14193) (3771)   ;(11011101001111) (33517) (14159) (374F)   ;(11011100101100) (33454) (14124) (372C)   ;(11011100001001) (33411) (14089) (3709)   ;(11011011100110) (33346) (14054) (36E6)   ;(11011011000011) (33303) (14019) (36C3)   ;
;384;(11011010100000) (33240) (13984) (36A0)    ;(11011001111100) (33174) (13948) (367C)   ;(11011001011000) (33130) (13912) (3658)   ;(11011000110100) (33064) (13876) (3634)   ;(11011000010000) (33020) (13840) (3610)   ;(11010111101011) (32753) (13803) (35EB)   ;(11010111000111) (32707) (13767) (35C7)   ;(11010110100010) (32642) (13730) (35A2)   ;
;392;(11010101111101) (32575) (13693) (357D)    ;(11010101010111) (32527) (13655) (3557)   ;(11010100110010) (32462) (13618) (3532)   ;(11010100001100) (32414) (13580) (350C)   ;(11010011100110) (32346) (13542) (34E6)   ;(11010011000000) (32300) (13504) (34C0)   ;(11010010011001) (32231) (13465) (3499)   ;(11010001110011) (32163) (13427) (3473)   ;
;400;(11010001001100) (32114) (13388) (344C)    ;(11010000100101) (32045) (13349) (3425)   ;(11001111111110) (31776) (13310) (33FE)   ;(11001111010111) (31727) (13271) (33D7)   ;(11001110101111) (31657) (13231) (33AF)   ;(11001110000111) (31607) (13191) (3387)   ;(11001101100000) (31540) (13152) (3360)   ;(11001100110111) (31467) (13111) (3337)   ;
;408;(11001100001111) (31417) (13071) (330F)    ;(11001011100111) (31347) (13031) (32E7)   ;(11001010111110) (31276) (12990) (32BE)   ;(11001010010101) (31225) (12949) (3295)   ;(11001001101100) (31154) (12908) (326C)   ;(11001001000011) (31103) (12867) (3243)   ;(11001000011010) (31032) (12826) (321A)   ;(11000111110000) (30760) (12784) (31F0)   ;
;416;(11000111000110) (30706) (12742) (31C6)    ;(11000110011101) (30635) (12701) (319D)   ;(11000101110011) (30563) (12659) (3173)   ;(11000101001000) (30510) (12616) (3148)   ;(11000100011110) (30436) (12574) (311E)   ;(11000011110011) (30363) (12531) (30F3)   ;(11000011001001) (30311) (12489) (30C9)   ;(11000010011110) (30236) (12446) (309E)   ;
;424;(11000001110011) (30163) (12403) (3073)    ;(11000001001000) (30110) (12360) (3048)   ;(11000000011100) (30034) (12316) (301C)   ;(10111111110001) (27761) (12273) (2FF1)   ;(10111111000101) (27705) (12229) (2FC5)   ;(10111110011001) (27631) (12185) (2F99)   ;(10111101101101) (27555) (12141) (2F6D)   ;(10111101000001) (27501) (12097) (2F41)   ;
;432;(10111100010101) (27425) (12053) (2F15)    ;(10111011101001) (27351) (12009) (2EE9)   ;(10111010111100) (27274) (11964) (2EBC)   ;(10111010001111) (27217) (11919) (2E8F)   ;(10111001100010) (27142) (11874) (2E62)   ;(10111000110110) (27066) (11830) (2E36)   ;(10111000001000) (27010) (11784) (2E08)   ;(10110111011011) (26733) (11739) (2DDB)   ;
;440;(10110110101110) (26656) (11694) (2DAE)    ;(10110110000000) (26600) (11648) (2D80)   ;(10110101010011) (26523) (11603) (2D53)   ;(10110100100101) (26445) (11557) (2D25)   ;(10110011110111) (26367) (11511) (2CF7)   ;(10110011001001) (26311) (11465) (2CC9)   ;(10110010011011) (26233) (11419) (2C9B)   ;(10110001101101) (26155) (11373) (2C6D)   ;
;448;(10110000111110) (26076) (11326) (2C3E)    ;(10110000010000) (26020) (11280) (2C10)   ;(10101111100001) (25741) (11233) (2BE1)   ;(10101110110010) (25662) (11186) (2BB2)   ;(10101110000100) (25604) (11140) (2B84)   ;(10101101010101) (25525) (11093) (2B55)   ;(10101100100110) (25446) (11046) (2B26)   ;(10101011110110) (25366) (10998) (2AF6)   ;
;456;(10101011000111) (25307) (10951) (2AC7)    ;(10101010011000) (25230) (10904) (2A98)   ;(10101001101000) (25150) (10856) (2A68)   ;(10101000111001) (25071) (10809) (2A39)   ;(10101000001001) (25011) (10761) (2A09)   ;(10100111011001) (24731) (10713) (29D9)   ;(10100110101001) (24651) (10665) (29A9)   ;(10100101111001) (24571) (10617) (2979)   ;
;464;(10100101001001) (24511) (10569) (2949)    ;(10100100011001) (24431) (10521) (2919)   ;(10100011101001) (24351) (10473) (28E9)   ;(10100010111001) (24271) (10425) (28B9)   ;(10100010001000) (24210) (10376) (2888)   ;(10100001011000) (24130) (10328) (2858)   ;(10100000100111) (24047) (10279) (2827)   ;(10011111110111) (23767) (10231) (27F7)   ;
;472;(10011111000110) (23706) (10182) (27C6)    ;(10011110010101) (23625) (10133) (2795)   ;(10011101100100) (23544) (10084) (2764)   ;(10011100110011) (23463) (10035) (2733)   ;(10011100000010) (23402) (9986) (2702)   ;(10011011010001) (23321) (9937) (26D1)   ;(10011010100000) (23240) (9888) (26A0)   ;(10011001101111) (23157) (9839) (266F)   ;
;480;(10011000111110) (23076) (9790) (263E)    ;(10011000001100) (23014) (9740) (260C)   ;(10010111011011) (22733) (9691) (25DB)   ;(10010110101001) (22651) (9641) (25A9)   ;(10010101111000) (22570) (9592) (2578)   ;(10010101000110) (22506) (9542) (2546)   ;(10010100010101) (22425) (9493) (2515)   ;(10010011100011) (22343) (9443) (24E3)   ;
;488;(10010010110001) (22261) (9393) (24B1)    ;(10010010000000) (22200) (9344) (2480)   ;(10010001001110) (22116) (9294) (244E)   ;(10010000011100) (22034) (9244) (241C)   ;(10001111101010) (21752) (9194) (23EA)   ;(10001110111000) (21670) (9144) (23B8)   ;(10001110000110) (21606) (9094) (2386)   ;(10001101010100) (21524) (9044) (2354)   ;
;496;(10001100100010) (21442) (8994) (2322)    ;(10001011110000) (21360) (8944) (22F0)   ;(10001010111110) (21276) (8894) (22BE)   ;(10001010001100) (21214) (8844) (228C)   ;(10001001011010) (21132) (8794) (225A)   ;(10001000101000) (21050) (8744) (2228)   ;(10000111110110) (20766) (8694) (21F6)   ;(10000111000100) (20704) (8644) (21C4)   ;
;504;(10000110010001) (20621) (8593) (2191)    ;(10000101011111) (20537) (8543) (215F)   ;(10000100101101) (20455) (8493) (212D)   ;(10000011111011) (20373) (8443) (20FB)   ;(10000011001001) (20311) (8393) (20C9)   ;(10000010010110) (20226) (8342) (2096)   ;(10000001100100) (20144) (8292) (2064)   ;(10000000110010) (20062) (8242) (2032)   ;
;512;(01111111111111) (17777) (8191) (1FFF)    ;(01111111001101) (17715) (8141) (1FCD)   ;(01111110011011) (17633) (8091) (1F9B)   ;(01111101101001) (17551) (8041) (1F69)   ;(01111100110110) (17466) (7990) (1F36)   ;(01111100000100) (17404) (7940) (1F04)   ;(01111011010010) (17322) (7890) (1ED2)   ;(01111010100000) (17240) (7840) (1EA0)   ;
;520;(01111001101110) (17156) (7790) (1E6E)    ;(01111000111011) (17073) (7739) (1E3B)   ;(01111000001001) (17011) (7689) (1E09)   ;(01110111010111) (16727) (7639) (1DD7)   ;(01110110100101) (16645) (7589) (1DA5)   ;(01110101110011) (16563) (7539) (1D73)   ;(01110101000001) (16501) (7489) (1D41)   ;(01110100001111) (16417) (7439) (1D0F)   ;
;528;(01110011011101) (16335) (7389) (1CDD)    ;(01110010101011) (16253) (7339) (1CAB)   ;(01110001111001) (16171) (7289) (1C79)   ;(01110001000111) (16107) (7239) (1C47)   ;(01110000010101) (16025) (7189) (1C15)   ;(01101111100011) (15743) (7139) (1BE3)   ;(01101110110001) (15661) (7089) (1BB1)   ;(01101101111111) (15577) (7039) (1B7F)   ;
;536;(01101101001110) (15516) (6990) (1B4E)    ;(01101100011100) (15434) (6940) (1B1C)   ;(01101011101010) (15352) (6890) (1AEA)   ;(01101010111001) (15271) (6841) (1AB9)   ;(01101010000111) (15207) (6791) (1A87)   ;(01101001010110) (15126) (6742) (1A56)   ;(01101000100100) (15044) (6692) (1A24)   ;(01100111110011) (14763) (6643) (19F3)   ;
;544;(01100111000001) (14701) (6593) (19C1)    ;(01100110010000) (14620) (6544) (1990)   ;(01100101011111) (14537) (6495) (195F)   ;(01100100101110) (14456) (6446) (192E)   ;(01100011111101) (14375) (6397) (18FD)   ;(01100011001100) (14314) (6348) (18CC)   ;(01100010011011) (14233) (6299) (189B)   ;(01100001101010) (14152) (6250) (186A)   ;
;552;(01100000111001) (14071) (6201) (1839)    ;(01100000001000) (14010) (6152) (1808)   ;(01011111011000) (13730) (6104) (17D8)   ;(01011110100111) (13647) (6055) (17A7)   ;(01011101110111) (13567) (6007) (1777)   ;(01011101000110) (13506) (5958) (1746)   ;(01011100010110) (13426) (5910) (1716)   ;(01011011100110) (13346) (5862) (16E6)   ;
;560;(01011010110110) (13266) (5814) (16B6)    ;(01011010000110) (13206) (5766) (1686)   ;(01011001010110) (13126) (5718) (1656)   ;(01011000100110) (13046) (5670) (1626)   ;(01010111110110) (12766) (5622) (15F6)   ;(01010111000110) (12706) (5574) (15C6)   ;(01010110010111) (12627) (5527) (1597)   ;(01010101100111) (12547) (5479) (1567)   ;
;568;(01010100111000) (12470) (5432) (1538)    ;(01010100001001) (12411) (5385) (1509)   ;(01010011011001) (12331) (5337) (14D9)   ;(01010010101010) (12252) (5290) (14AA)   ;(01010001111011) (12173) (5243) (147B)   ;(01010001001101) (12115) (5197) (144D)   ;(01010000011110) (12036) (5150) (141E)   ;(01001111101111) (11757) (5103) (13EF)   ;
;576;(01001111000001) (11701) (5057) (13C1)    ;(01001110010010) (11622) (5010) (1392)   ;(01001101100100) (11544) (4964) (1364)   ;(01001100110110) (11466) (4918) (1336)   ;(01001100001000) (11410) (4872) (1308)   ;(01001011011010) (11332) (4826) (12DA)   ;(01001010101100) (11254) (4780) (12AC)   ;(01001001111111) (11177) (4735) (127F)   ;
;584;(01001001010001) (11121) (4689) (1251)    ;(01001000100100) (11044) (4644) (1224)   ;(01000111110111) (10767) (4599) (11F7)   ;(01000111001001) (10711) (4553) (11C9)   ;(01000110011101) (10635) (4509) (119D)   ;(01000101110000) (10560) (4464) (1170)   ;(01000101000011) (10503) (4419) (1143)   ;(01000100010110) (10426) (4374) (1116)   ;
;592;(01000011101010) (10352) (4330) (10EA)    ;(01000010111110) (10276) (4286) (10BE)   ;(01000010010010) (10222) (4242) (1092)   ;(01000001100110) (10146) (4198) (1066)   ;(01000000111010) (10072) (4154) (103A)   ;(01000000001110) (10016) (4110) (100E)   ;(00111111100011) (7743) (4067) (FE3)   ;(00111110110111) (7667) (4023) (FB7)   ;
;600;(00111110001100) (7614) (3980) (F8C)    ;(00111101100001) (7541) (3937) (F61)   ;(00111100110110) (7466) (3894) (F36)   ;(00111100001100) (7414) (3852) (F0C)   ;(00111011100001) (7341) (3809) (EE1)   ;(00111010110111) (7267) (3767) (EB7)   ;(00111010001100) (7214) (3724) (E8C)   ;(00111001100010) (7142) (3682) (E62)   ;
;608;(00111000111001) (7071) (3641) (E39)    ;(00111000001111) (7017) (3599) (E0F)   ;(00110111100101) (6745) (3557) (DE5)   ;(00110110111100) (6674) (3516) (DBC)   ;(00110110010011) (6623) (3475) (D93)   ;(00110101101010) (6552) (3434) (D6A)   ;(00110101000001) (6501) (3393) (D41)   ;(00110100011000) (6430) (3352) (D18)   ;
;616;(00110011110000) (6360) (3312) (CF0)    ;(00110011001000) (6310) (3272) (CC8)   ;(00110010011111) (6237) (3231) (C9F)   ;(00110001111000) (6170) (3192) (C78)   ;(00110001010000) (6120) (3152) (C50)   ;(00110000101000) (6050) (3112) (C28)   ;(00110000000001) (6001) (3073) (C01)   ;(00101111011010) (5732) (3034) (BDA)   ;
;624;(00101110110011) (5663) (2995) (BB3)    ;(00101110001100) (5614) (2956) (B8C)   ;(00101101100110) (5546) (2918) (B66)   ;(00101100111111) (5477) (2879) (B3F)   ;(00101100011001) (5431) (2841) (B19)   ;(00101011110011) (5363) (2803) (AF3)   ;(00101011001101) (5315) (2765) (ACD)   ;(00101010101000) (5250) (2728) (AA8)   ;
;632;(00101010000010) (5202) (2690) (A82)    ;(00101001011101) (5135) (2653) (A5D)   ;(00101000111000) (5070) (2616) (A38)   ;(00101000010100) (5024) (2580) (A14)   ;(00100111101111) (4757) (2543) (9EF)   ;(00100111001011) (4713) (2507) (9CB)   ;(00100110100111) (4647) (2471) (9A7)   ;(00100110000011) (4603) (2435) (983)   ;
;640;(00100101011111) (4537) (2399) (95F)    ;(00100100111100) (4474) (2364) (93C)   ;(00100100011001) (4431) (2329) (919)   ;(00100011110110) (4366) (2294) (8F6)   ;(00100011010011) (4323) (2259) (8D3)   ;(00100010110000) (4260) (2224) (8B0)   ;(00100010001110) (4216) (2190) (88E)   ;(00100001101100) (4154) (2156) (86C)   ;
;648;(00100001001010) (4112) (2122) (84A)    ;(00100000101000) (4050) (2088) (828)   ;(00100000000111) (4007) (2055) (807)   ;(00011111100110) (3746) (2022) (7E6)   ;(00011111000101) (3705) (1989) (7C5)   ;(00011110100100) (3644) (1956) (7A4)   ;(00011110000100) (3604) (1924) (784)   ;(00011101100011) (3543) (1891) (763)   ;
;656;(00011101000011) (3503) (1859) (743)    ;(00011100100100) (3444) (1828) (724)   ;(00011100000100) (3404) (1796) (704)   ;(00011011100101) (3345) (1765) (6E5)   ;(00011011000110) (3306) (1734) (6C6)   ;(00011010100111) (3247) (1703) (6A7)   ;(00011010001000) (3210) (1672) (688)   ;(00011001101010) (3152) (1642) (66A)   ;
;664;(00011001001100) (3114) (1612) (64C)    ;(00011000101110) (3056) (1582) (62E)   ;(00011000010001) (3021) (1553) (611)   ;(00010111110011) (2763) (1523) (5F3)   ;(00010111010110) (2726) (1494) (5D6)   ;(00010110111001) (2671) (1465) (5B9)   ;(00010110011101) (2635) (1437) (59D)   ;(00010110000001) (2601) (1409) (581)   ;
;672;(00010101100101) (2545) (1381) (565)    ;(00010101001001) (2511) (1353) (549)   ;(00010100101101) (2455) (1325) (52D)   ;(00010100010010) (2422) (1298) (512)   ;(00010011110111) (2367) (1271) (4F7)   ;(00010011011100) (2334) (1244) (4DC)   ;(00010011000010) (2302) (1218) (4C2)   ;(00010010100111) (2247) (1191) (4A7)   ;
;680;(00010010001101) (2215) (1165) (48D)    ;(00010001110100) (2164) (1140) (474)   ;(00010001011010) (2132) (1114) (45A)   ;(00010001000001) (2101) (1089) (441)   ;(00010000101000) (2050) (1064) (428)   ;(00010000010000) (2020) (1040) (410)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111011111) (1737) (991) (3DF)   ;
;688;(00001111000111) (1707) (967) (3C7)    ;(00001110110000) (1660) (944) (3B0)   ;(00001110011000) (1630) (920) (398)   ;(00001110000001) (1601) (897) (381)   ;(00001101101011) (1553) (875) (36B)   ;(00001101010100) (1524) (852) (354)   ;(00001100111110) (1476) (830) (33E)   ;(00001100101000) (1450) (808) (328)   ;
;696;(00001100010010) (1422) (786) (312)    ;(00001011111101) (1375) (765) (2FD)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011010011) (1323) (723) (2D3)   ;(00001010111111) (1277) (703) (2BF)   ;(00001010101011) (1253) (683) (2AB)   ;(00001010010111) (1227) (663) (297)   ;(00001010000011) (1203) (643) (283)   ;
;704;(00001001110000) (1160) (624) (270)    ;(00001001011100) (1134) (604) (25C)   ;(00001001001010) (1112) (586) (24A)   ;(00001000110111) (1067) (567) (237)   ;(00001000100101) (1045) (549) (225)   ;(00001000010011) (1023) (531) (213)   ;(00001000000001) (1001) (513) (201)   ;(00000111110000) (760) (496) (1F0)   ;
;712;(00000111011111) (737) (479) (1DF)    ;(00000111001110) (716) (462) (1CE)   ;(00000110111110) (676) (446) (1BE)   ;(00000110101101) (655) (429) (1AD)   ;(00000110011101) (635) (413) (19D)   ;(00000110001110) (616) (398) (18E)   ;(00000101111110) (576) (382) (17E)   ;(00000101101111) (557) (367) (16F)   ;
;720;(00000101100001) (541) (353) (161)    ;(00000101010010) (522) (338) (152)   ;(00000101000100) (504) (324) (144)   ;(00000100110110) (466) (310) (136)   ;(00000100101001) (451) (297) (129)   ;(00000100011011) (433) (283) (11B)   ;(00000100001111) (417) (271) (10F)   ;(00000100000010) (402) (258) (102)   ;
;728;(00000011110101) (365) (245) (F5)    ;(00000011101001) (351) (233) (E9)   ;(00000011011110) (336) (222) (DE)   ;(00000011010010) (322) (210) (D2)   ;(00000011000111) (307) (199) (C7)   ;(00000010111100) (274) (188) (BC)   ;(00000010110010) (262) (178) (B2)   ;(00000010100111) (247) (167) (A7)   ;
;736;(00000010011101) (235) (157) (9D)    ;(00000010010100) (224) (148) (94)   ;(00000010001010) (212) (138) (8A)   ;(00000010000001) (201) (129) (81)   ;(00000001111001) (171) (121) (79)   ;(00000001110000) (160) (112) (70)   ;(00000001101000) (150) (104) (68)   ;(00000001100000) (140) (96) (60)   ;
;744;(00000001011001) (131) (89) (59)    ;(00000001010001) (121) (81) (51)   ;(00000001001011) (113) (75) (4B)   ;(00000001000100) (104) (68) (44)   ;(00000000111110) (76) (62) (3E)   ;(00000000111000) (70) (56) (38)   ;(00000000110010) (62) (50) (32)   ;(00000000101101) (55) (45) (2D)   ;
;752;(00000000100111) (47) (39) (27)    ;(00000000100011) (43) (35) (23)   ;(00000000011110) (36) (30) (1E)   ;(00000000011010) (32) (26) (1A)   ;(00000000010110) (26) (22) (16)   ;(00000000010011) (23) (19) (13)   ;(00000000001111) (17) (15) (0F)   ;(00000000001100) (14) (12) (0C)   ;
;760;(00000000001010) (12) (10) (0A)    ;(00000000001000) (10) (8) (08)   ;(00000000000110) (6) (6) (06)   ;(00000000000100) (4) (4) (04)   ;(00000000000010) (2) (2) (02)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000000) (0) (0) (00)   ;
;768;(00000000000000) (0) (0) (00)    ;(00000000000000) (0) (0) (00)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000010) (2) (2) (02)   ;(00000000000100) (4) (4) (04)   ;(00000000000110) (6) (6) (06)   ;(00000000001000) (10) (8) (08)   ;
;776;(00000000001010) (12) (10) (0A)    ;(00000000001100) (14) (12) (0C)   ;(00000000001111) (17) (15) (0F)   ;(00000000010011) (23) (19) (13)   ;(00000000010110) (26) (22) (16)   ;(00000000011010) (32) (26) (1A)   ;(00000000011110) (36) (30) (1E)   ;(00000000100011) (43) (35) (23)   ;
;784;(00000000100111) (47) (39) (27)    ;(00000000101101) (55) (45) (2D)   ;(00000000110010) (62) (50) (32)   ;(00000000111000) (70) (56) (38)   ;(00000000111110) (76) (62) (3E)   ;(00000001000100) (104) (68) (44)   ;(00000001001011) (113) (75) (4B)   ;(00000001010001) (121) (81) (51)   ;
;792;(00000001011001) (131) (89) (59)    ;(00000001100000) (140) (96) (60)   ;(00000001101000) (150) (104) (68)   ;(00000001110000) (160) (112) (70)   ;(00000001111001) (171) (121) (79)   ;(00000010000001) (201) (129) (81)   ;(00000010001010) (212) (138) (8A)   ;(00000010010100) (224) (148) (94)   ;
;800;(00000010011101) (235) (157) (9D)    ;(00000010100111) (247) (167) (A7)   ;(00000010110010) (262) (178) (B2)   ;(00000010111100) (274) (188) (BC)   ;(00000011000111) (307) (199) (C7)   ;(00000011010010) (322) (210) (D2)   ;(00000011011110) (336) (222) (DE)   ;(00000011101001) (351) (233) (E9)   ;
;808;(00000011110101) (365) (245) (F5)    ;(00000100000010) (402) (258) (102)   ;(00000100001111) (417) (271) (10F)   ;(00000100011011) (433) (283) (11B)   ;(00000100101001) (451) (297) (129)   ;(00000100110110) (466) (310) (136)   ;(00000101000100) (504) (324) (144)   ;(00000101010010) (522) (338) (152)   ;
;816;(00000101100001) (541) (353) (161)    ;(00000101101111) (557) (367) (16F)   ;(00000101111110) (576) (382) (17E)   ;(00000110001110) (616) (398) (18E)   ;(00000110011101) (635) (413) (19D)   ;(00000110101101) (655) (429) (1AD)   ;(00000110111110) (676) (446) (1BE)   ;(00000111001110) (716) (462) (1CE)   ;
;824;(00000111011111) (737) (479) (1DF)    ;(00000111110000) (760) (496) (1F0)   ;(00001000000001) (1001) (513) (201)   ;(00001000010011) (1023) (531) (213)   ;(00001000100101) (1045) (549) (225)   ;(00001000110111) (1067) (567) (237)   ;(00001001001010) (1112) (586) (24A)   ;(00001001011100) (1134) (604) (25C)   ;
;832;(00001001110000) (1160) (624) (270)    ;(00001010000011) (1203) (643) (283)   ;(00001010010111) (1227) (663) (297)   ;(00001010101011) (1253) (683) (2AB)   ;(00001010111111) (1277) (703) (2BF)   ;(00001011010011) (1323) (723) (2D3)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011111101) (1375) (765) (2FD)   ;
;840;(00001100010010) (1422) (786) (312)    ;(00001100101000) (1450) (808) (328)   ;(00001100111110) (1476) (830) (33E)   ;(00001101010100) (1524) (852) (354)   ;(00001101101011) (1553) (875) (36B)   ;(00001110000001) (1601) (897) (381)   ;(00001110011000) (1630) (920) (398)   ;(00001110110000) (1660) (944) (3B0)   ;
;848;(00001111000111) (1707) (967) (3C7)    ;(00001111011111) (1737) (991) (3DF)   ;(00001111110111) (1767) (1015) (3F7)   ;(00010000010000) (2020) (1040) (410)   ;(00010000101000) (2050) (1064) (428)   ;(00010001000001) (2101) (1089) (441)   ;(00010001011010) (2132) (1114) (45A)   ;(00010001110100) (2164) (1140) (474)   ;
;856;(00010010001101) (2215) (1165) (48D)    ;(00010010100111) (2247) (1191) (4A7)   ;(00010011000010) (2302) (1218) (4C2)   ;(00010011011100) (2334) (1244) (4DC)   ;(00010011110111) (2367) (1271) (4F7)   ;(00010100010010) (2422) (1298) (512)   ;(00010100101101) (2455) (1325) (52D)   ;(00010101001001) (2511) (1353) (549)   ;
;864;(00010101100101) (2545) (1381) (565)    ;(00010110000001) (2601) (1409) (581)   ;(00010110011101) (2635) (1437) (59D)   ;(00010110111001) (2671) (1465) (5B9)   ;(00010111010110) (2726) (1494) (5D6)   ;(00010111110011) (2763) (1523) (5F3)   ;(00011000010001) (3021) (1553) (611)   ;(00011000101110) (3056) (1582) (62E)   ;
;872;(00011001001100) (3114) (1612) (64C)    ;(00011001101010) (3152) (1642) (66A)   ;(00011010001000) (3210) (1672) (688)   ;(00011010100111) (3247) (1703) (6A7)   ;(00011011000110) (3306) (1734) (6C6)   ;(00011011100101) (3345) (1765) (6E5)   ;(00011100000100) (3404) (1796) (704)   ;(00011100100100) (3444) (1828) (724)   ;
;880;(00011101000011) (3503) (1859) (743)    ;(00011101100011) (3543) (1891) (763)   ;(00011110000100) (3604) (1924) (784)   ;(00011110100100) (3644) (1956) (7A4)   ;(00011111000101) (3705) (1989) (7C5)   ;(00011111100110) (3746) (2022) (7E6)   ;(00100000000111) (4007) (2055) (807)   ;(00100000101000) (4050) (2088) (828)   ;
;888;(00100001001010) (4112) (2122) (84A)    ;(00100001101100) (4154) (2156) (86C)   ;(00100010001110) (4216) (2190) (88E)   ;(00100010110000) (4260) (2224) (8B0)   ;(00100011010011) (4323) (2259) (8D3)   ;(00100011110110) (4366) (2294) (8F6)   ;(00100100011001) (4431) (2329) (919)   ;(00100100111100) (4474) (2364) (93C)   ;
;896;(00100101011111) (4537) (2399) (95F)    ;(00100110000011) (4603) (2435) (983)   ;(00100110100111) (4647) (2471) (9A7)   ;(00100111001011) (4713) (2507) (9CB)   ;(00100111101111) (4757) (2543) (9EF)   ;(00101000010100) (5024) (2580) (A14)   ;(00101000111000) (5070) (2616) (A38)   ;(00101001011101) (5135) (2653) (A5D)   ;
;904;(00101010000010) (5202) (2690) (A82)    ;(00101010101000) (5250) (2728) (AA8)   ;(00101011001101) (5315) (2765) (ACD)   ;(00101011110011) (5363) (2803) (AF3)   ;(00101100011001) (5431) (2841) (B19)   ;(00101100111111) (5477) (2879) (B3F)   ;(00101101100110) (5546) (2918) (B66)   ;(00101110001100) (5614) (2956) (B8C)   ;
;912;(00101110110011) (5663) (2995) (BB3)    ;(00101111011010) (5732) (3034) (BDA)   ;(00110000000001) (6001) (3073) (C01)   ;(00110000101000) (6050) (3112) (C28)   ;(00110001010000) (6120) (3152) (C50)   ;(00110001111000) (6170) (3192) (C78)   ;(00110010011111) (6237) (3231) (C9F)   ;(00110011001000) (6310) (3272) (CC8)   ;
;920;(00110011110000) (6360) (3312) (CF0)    ;(00110100011000) (6430) (3352) (D18)   ;(00110101000001) (6501) (3393) (D41)   ;(00110101101010) (6552) (3434) (D6A)   ;(00110110010011) (6623) (3475) (D93)   ;(00110110111100) (6674) (3516) (DBC)   ;(00110111100101) (6745) (3557) (DE5)   ;(00111000001111) (7017) (3599) (E0F)   ;
;928;(00111000111001) (7071) (3641) (E39)    ;(00111001100010) (7142) (3682) (E62)   ;(00111010001100) (7214) (3724) (E8C)   ;(00111010110111) (7267) (3767) (EB7)   ;(00111011100001) (7341) (3809) (EE1)   ;(00111100001100) (7414) (3852) (F0C)   ;(00111100110110) (7466) (3894) (F36)   ;(00111101100001) (7541) (3937) (F61)   ;
;936;(00111110001100) (7614) (3980) (F8C)    ;(00111110110111) (7667) (4023) (FB7)   ;(00111111100011) (7743) (4067) (FE3)   ;(01000000001110) (10016) (4110) (100E)   ;(01000000111010) (10072) (4154) (103A)   ;(01000001100110) (10146) (4198) (1066)   ;(01000010010010) (10222) (4242) (1092)   ;(01000010111110) (10276) (4286) (10BE)   ;
;944;(01000011101010) (10352) (4330) (10EA)    ;(01000100010110) (10426) (4374) (1116)   ;(01000101000011) (10503) (4419) (1143)   ;(01000101110000) (10560) (4464) (1170)   ;(01000110011101) (10635) (4509) (119D)   ;(01000111001001) (10711) (4553) (11C9)   ;(01000111110111) (10767) (4599) (11F7)   ;(01001000100100) (11044) (4644) (1224)   ;
;952;(01001001010001) (11121) (4689) (1251)    ;(01001001111111) (11177) (4735) (127F)   ;(01001010101100) (11254) (4780) (12AC)   ;(01001011011010) (11332) (4826) (12DA)   ;(01001100001000) (11410) (4872) (1308)   ;(01001100110110) (11466) (4918) (1336)   ;(01001101100100) (11544) (4964) (1364)   ;(01001110010010) (11622) (5010) (1392)   ;
;960;(01001111000001) (11701) (5057) (13C1)    ;(01001111101111) (11757) (5103) (13EF)   ;(01010000011110) (12036) (5150) (141E)   ;(01010001001101) (12115) (5197) (144D)   ;(01010001111011) (12173) (5243) (147B)   ;(01010010101010) (12252) (5290) (14AA)   ;(01010011011001) (12331) (5337) (14D9)   ;(01010100001001) (12411) (5385) (1509)   ;
;968;(01010100111000) (12470) (5432) (1538)    ;(01010101100111) (12547) (5479) (1567)   ;(01010110010111) (12627) (5527) (1597)   ;(01010111000110) (12706) (5574) (15C6)   ;(01010111110110) (12766) (5622) (15F6)   ;(01011000100110) (13046) (5670) (1626)   ;(01011001010110) (13126) (5718) (1656)   ;(01011010000110) (13206) (5766) (1686)   ;
;976;(01011010110110) (13266) (5814) (16B6)    ;(01011011100110) (13346) (5862) (16E6)   ;(01011100010110) (13426) (5910) (1716)   ;(01011101000110) (13506) (5958) (1746)   ;(01011101110111) (13567) (6007) (1777)   ;(01011110100111) (13647) (6055) (17A7)   ;(01011111011000) (13730) (6104) (17D8)   ;(01100000001000) (14010) (6152) (1808)   ;
;984;(01100000111001) (14071) (6201) (1839)    ;(01100001101010) (14152) (6250) (186A)   ;(01100010011011) (14233) (6299) (189B)   ;(01100011001100) (14314) (6348) (18CC)   ;(01100011111101) (14375) (6397) (18FD)   ;(01100100101110) (14456) (6446) (192E)   ;(01100101011111) (14537) (6495) (195F)   ;(01100110010000) (14620) (6544) (1990)   ;
;992;(01100111000001) (14701) (6593) (19C1)    ;(01100111110011) (14763) (6643) (19F3)   ;(01101000100100) (15044) (6692) (1A24)   ;(01101001010110) (15126) (6742) (1A56)   ;(01101010000111) (15207) (6791) (1A87)   ;(01101010111001) (15271) (6841) (1AB9)   ;(01101011101010) (15352) (6890) (1AEA)   ;(01101100011100) (15434) (6940) (1B1C)   ;
;1000;(01101101001110) (15516) (6990) (1B4E)    ;(01101101111111) (15577) (7039) (1B7F)   ;(01101110110001) (15661) (7089) (1BB1)   ;(01101111100011) (15743) (7139) (1BE3)   ;(01110000010101) (16025) (7189) (1C15)   ;(01110001000111) (16107) (7239) (1C47)   ;(01110001111001) (16171) (7289) (1C79)   ;(01110010101011) (16253) (7339) (1CAB)   ;
;1008;(01110011011101) (16335) (7389) (1CDD)    ;(01110100001111) (16417) (7439) (1D0F)   ;(01110101000001) (16501) (7489) (1D41)   ;(01110101110011) (16563) (7539) (1D73)   ;(01110110100101) (16645) (7589) (1DA5)   ;(01110111010111) (16727) (7639) (1DD7)   ;(01111000001001) (17011) (7689) (1E09)   ;(01111000111011) (17073) (7739) (1E3B)   ;
;1016;(01111001101110) (17156) (7790) (1E6E)    ;(01111010100000) (17240) (7840) (1EA0)   ;(01111011010010) (17322) (7890) (1ED2)   ;(01111100000100) (17404) (7940) (1F04)   ;(01111100110110) (17466) (7990) (1F36)   ;(01111101101001) (17551) (8041) (1F69)   ;(01111110011011) (17633) (8091) (1F9B)   ;(01111111001101) (17715) (8141) (1FCD)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TOP|IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ALTSYNCRAM                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10000000000000) (20000) (8192) (2000)    ;(10000000110010) (20062) (8242) (2032)   ;(10000001100100) (20144) (8292) (2064)   ;(10000010010110) (20226) (8342) (2096)   ;(10000011001001) (20311) (8393) (20C9)   ;(10000011111011) (20373) (8443) (20FB)   ;(10000100101101) (20455) (8493) (212D)   ;(10000101011111) (20537) (8543) (215F)   ;
;8;(10000110010001) (20621) (8593) (2191)    ;(10000111000100) (20704) (8644) (21C4)   ;(10000111110110) (20766) (8694) (21F6)   ;(10001000101000) (21050) (8744) (2228)   ;(10001001011010) (21132) (8794) (225A)   ;(10001010001100) (21214) (8844) (228C)   ;(10001010111110) (21276) (8894) (22BE)   ;(10001011110000) (21360) (8944) (22F0)   ;
;16;(10001100100010) (21442) (8994) (2322)    ;(10001101010100) (21524) (9044) (2354)   ;(10001110000110) (21606) (9094) (2386)   ;(10001110111000) (21670) (9144) (23B8)   ;(10001111101010) (21752) (9194) (23EA)   ;(10010000011100) (22034) (9244) (241C)   ;(10010001001110) (22116) (9294) (244E)   ;(10010010000000) (22200) (9344) (2480)   ;
;24;(10010010110001) (22261) (9393) (24B1)    ;(10010011100011) (22343) (9443) (24E3)   ;(10010100010101) (22425) (9493) (2515)   ;(10010101000110) (22506) (9542) (2546)   ;(10010101111000) (22570) (9592) (2578)   ;(10010110101001) (22651) (9641) (25A9)   ;(10010111011011) (22733) (9691) (25DB)   ;(10011000001100) (23014) (9740) (260C)   ;
;32;(10011000111110) (23076) (9790) (263E)    ;(10011001101111) (23157) (9839) (266F)   ;(10011010100000) (23240) (9888) (26A0)   ;(10011011010001) (23321) (9937) (26D1)   ;(10011100000010) (23402) (9986) (2702)   ;(10011100110011) (23463) (10035) (2733)   ;(10011101100100) (23544) (10084) (2764)   ;(10011110010101) (23625) (10133) (2795)   ;
;40;(10011111000110) (23706) (10182) (27C6)    ;(10011111110111) (23767) (10231) (27F7)   ;(10100000100111) (24047) (10279) (2827)   ;(10100001011000) (24130) (10328) (2858)   ;(10100010001000) (24210) (10376) (2888)   ;(10100010111001) (24271) (10425) (28B9)   ;(10100011101001) (24351) (10473) (28E9)   ;(10100100011001) (24431) (10521) (2919)   ;
;48;(10100101001001) (24511) (10569) (2949)    ;(10100101111001) (24571) (10617) (2979)   ;(10100110101001) (24651) (10665) (29A9)   ;(10100111011001) (24731) (10713) (29D9)   ;(10101000001001) (25011) (10761) (2A09)   ;(10101000111001) (25071) (10809) (2A39)   ;(10101001101000) (25150) (10856) (2A68)   ;(10101010011000) (25230) (10904) (2A98)   ;
;56;(10101011000111) (25307) (10951) (2AC7)    ;(10101011110110) (25366) (10998) (2AF6)   ;(10101100100110) (25446) (11046) (2B26)   ;(10101101010101) (25525) (11093) (2B55)   ;(10101110000100) (25604) (11140) (2B84)   ;(10101110110010) (25662) (11186) (2BB2)   ;(10101111100001) (25741) (11233) (2BE1)   ;(10110000010000) (26020) (11280) (2C10)   ;
;64;(10110000111110) (26076) (11326) (2C3E)    ;(10110001101101) (26155) (11373) (2C6D)   ;(10110010011011) (26233) (11419) (2C9B)   ;(10110011001001) (26311) (11465) (2CC9)   ;(10110011110111) (26367) (11511) (2CF7)   ;(10110100100101) (26445) (11557) (2D25)   ;(10110101010011) (26523) (11603) (2D53)   ;(10110110000000) (26600) (11648) (2D80)   ;
;72;(10110110101110) (26656) (11694) (2DAE)    ;(10110111011011) (26733) (11739) (2DDB)   ;(10111000001000) (27010) (11784) (2E08)   ;(10111000110110) (27066) (11830) (2E36)   ;(10111001100010) (27142) (11874) (2E62)   ;(10111010001111) (27217) (11919) (2E8F)   ;(10111010111100) (27274) (11964) (2EBC)   ;(10111011101001) (27351) (12009) (2EE9)   ;
;80;(10111100010101) (27425) (12053) (2F15)    ;(10111101000001) (27501) (12097) (2F41)   ;(10111101101101) (27555) (12141) (2F6D)   ;(10111110011001) (27631) (12185) (2F99)   ;(10111111000101) (27705) (12229) (2FC5)   ;(10111111110001) (27761) (12273) (2FF1)   ;(11000000011100) (30034) (12316) (301C)   ;(11000001001000) (30110) (12360) (3048)   ;
;88;(11000001110011) (30163) (12403) (3073)    ;(11000010011110) (30236) (12446) (309E)   ;(11000011001001) (30311) (12489) (30C9)   ;(11000011110011) (30363) (12531) (30F3)   ;(11000100011110) (30436) (12574) (311E)   ;(11000101001000) (30510) (12616) (3148)   ;(11000101110011) (30563) (12659) (3173)   ;(11000110011101) (30635) (12701) (319D)   ;
;96;(11000111000110) (30706) (12742) (31C6)    ;(11000111110000) (30760) (12784) (31F0)   ;(11001000011010) (31032) (12826) (321A)   ;(11001001000011) (31103) (12867) (3243)   ;(11001001101100) (31154) (12908) (326C)   ;(11001010010101) (31225) (12949) (3295)   ;(11001010111110) (31276) (12990) (32BE)   ;(11001011100111) (31347) (13031) (32E7)   ;
;104;(11001100001111) (31417) (13071) (330F)    ;(11001100110111) (31467) (13111) (3337)   ;(11001101100000) (31540) (13152) (3360)   ;(11001110000111) (31607) (13191) (3387)   ;(11001110101111) (31657) (13231) (33AF)   ;(11001111010111) (31727) (13271) (33D7)   ;(11001111111110) (31776) (13310) (33FE)   ;(11010000100101) (32045) (13349) (3425)   ;
;112;(11010001001100) (32114) (13388) (344C)    ;(11010001110011) (32163) (13427) (3473)   ;(11010010011001) (32231) (13465) (3499)   ;(11010011000000) (32300) (13504) (34C0)   ;(11010011100110) (32346) (13542) (34E6)   ;(11010100001100) (32414) (13580) (350C)   ;(11010100110010) (32462) (13618) (3532)   ;(11010101010111) (32527) (13655) (3557)   ;
;120;(11010101111101) (32575) (13693) (357D)    ;(11010110100010) (32642) (13730) (35A2)   ;(11010111000111) (32707) (13767) (35C7)   ;(11010111101011) (32753) (13803) (35EB)   ;(11011000010000) (33020) (13840) (3610)   ;(11011000110100) (33064) (13876) (3634)   ;(11011001011000) (33130) (13912) (3658)   ;(11011001111100) (33174) (13948) (367C)   ;
;128;(11011010100000) (33240) (13984) (36A0)    ;(11011011000011) (33303) (14019) (36C3)   ;(11011011100110) (33346) (14054) (36E6)   ;(11011100001001) (33411) (14089) (3709)   ;(11011100101100) (33454) (14124) (372C)   ;(11011101001111) (33517) (14159) (374F)   ;(11011101110001) (33561) (14193) (3771)   ;(11011110010011) (33623) (14227) (3793)   ;
;136;(11011110110101) (33665) (14261) (37B5)    ;(11011111010111) (33727) (14295) (37D7)   ;(11011111111000) (33770) (14328) (37F8)   ;(11100000011001) (34031) (14361) (3819)   ;(11100000111010) (34072) (14394) (383A)   ;(11100001011011) (34133) (14427) (385B)   ;(11100001111011) (34173) (14459) (387B)   ;(11100010011100) (34234) (14492) (389C)   ;
;144;(11100010111100) (34274) (14524) (38BC)    ;(11100011011011) (34333) (14555) (38DB)   ;(11100011111011) (34373) (14587) (38FB)   ;(11100100011010) (34432) (14618) (391A)   ;(11100100111001) (34471) (14649) (3939)   ;(11100101011000) (34530) (14680) (3958)   ;(11100101110111) (34567) (14711) (3977)   ;(11100110010101) (34625) (14741) (3995)   ;
;152;(11100110110011) (34663) (14771) (39B3)    ;(11100111010001) (34721) (14801) (39D1)   ;(11100111101110) (34756) (14830) (39EE)   ;(11101000001100) (35014) (14860) (3A0C)   ;(11101000101001) (35051) (14889) (3A29)   ;(11101001000110) (35106) (14918) (3A46)   ;(11101001100010) (35142) (14946) (3A62)   ;(11101001111110) (35176) (14974) (3A7E)   ;
;160;(11101010011010) (35232) (15002) (3A9A)    ;(11101010110110) (35266) (15030) (3AB6)   ;(11101011010010) (35322) (15058) (3AD2)   ;(11101011101101) (35355) (15085) (3AED)   ;(11101100001000) (35410) (15112) (3B08)   ;(11101100100011) (35443) (15139) (3B23)   ;(11101100111101) (35475) (15165) (3B3D)   ;(11101101011000) (35530) (15192) (3B58)   ;
;168;(11101101110010) (35562) (15218) (3B72)    ;(11101110001011) (35613) (15243) (3B8B)   ;(11101110100101) (35645) (15269) (3BA5)   ;(11101110111110) (35676) (15294) (3BBE)   ;(11101111010111) (35727) (15319) (3BD7)   ;(11101111101111) (35757) (15343) (3BEF)   ;(11110000001000) (36010) (15368) (3C08)   ;(11110000100000) (36040) (15392) (3C20)   ;
;176;(11110000111000) (36070) (15416) (3C38)    ;(11110001001111) (36117) (15439) (3C4F)   ;(11110001100111) (36147) (15463) (3C67)   ;(11110001111110) (36176) (15486) (3C7E)   ;(11110010010100) (36224) (15508) (3C94)   ;(11110010101011) (36253) (15531) (3CAB)   ;(11110011000001) (36301) (15553) (3CC1)   ;(11110011010111) (36327) (15575) (3CD7)   ;
;184;(11110011101101) (36355) (15597) (3CED)    ;(11110100000010) (36402) (15618) (3D02)   ;(11110100010111) (36427) (15639) (3D17)   ;(11110100101100) (36454) (15660) (3D2C)   ;(11110101000000) (36500) (15680) (3D40)   ;(11110101010100) (36524) (15700) (3D54)   ;(11110101101000) (36550) (15720) (3D68)   ;(11110101111100) (36574) (15740) (3D7C)   ;
;192;(11110110001111) (36617) (15759) (3D8F)    ;(11110110100011) (36643) (15779) (3DA3)   ;(11110110110101) (36665) (15797) (3DB5)   ;(11110111001000) (36710) (15816) (3DC8)   ;(11110111011010) (36732) (15834) (3DDA)   ;(11110111101100) (36754) (15852) (3DEC)   ;(11110111111110) (36776) (15870) (3DFE)   ;(11111000001111) (37017) (15887) (3E0F)   ;
;200;(11111000100000) (37040) (15904) (3E20)    ;(11111000110001) (37061) (15921) (3E31)   ;(11111001000001) (37101) (15937) (3E41)   ;(11111001010010) (37122) (15954) (3E52)   ;(11111001100010) (37142) (15970) (3E62)   ;(11111001110001) (37161) (15985) (3E71)   ;(11111010000001) (37201) (16001) (3E81)   ;(11111010010000) (37220) (16016) (3E90)   ;
;208;(11111010011110) (37236) (16030) (3E9E)    ;(11111010101101) (37255) (16045) (3EAD)   ;(11111010111011) (37273) (16059) (3EBB)   ;(11111011001001) (37311) (16073) (3EC9)   ;(11111011010110) (37326) (16086) (3ED6)   ;(11111011100100) (37344) (16100) (3EE4)   ;(11111011110000) (37360) (16112) (3EF0)   ;(11111011111101) (37375) (16125) (3EFD)   ;
;216;(11111100001010) (37412) (16138) (3F0A)    ;(11111100010110) (37426) (16150) (3F16)   ;(11111100100001) (37441) (16161) (3F21)   ;(11111100101101) (37455) (16173) (3F2D)   ;(11111100111000) (37470) (16184) (3F38)   ;(11111101000011) (37503) (16195) (3F43)   ;(11111101001101) (37515) (16205) (3F4D)   ;(11111101011000) (37530) (16216) (3F58)   ;
;224;(11111101100010) (37542) (16226) (3F62)    ;(11111101101011) (37553) (16235) (3F6B)   ;(11111101110101) (37565) (16245) (3F75)   ;(11111101111110) (37576) (16254) (3F7E)   ;(11111110000110) (37606) (16262) (3F86)   ;(11111110001111) (37617) (16271) (3F8F)   ;(11111110010111) (37627) (16279) (3F97)   ;(11111110011111) (37637) (16287) (3F9F)   ;
;232;(11111110100110) (37646) (16294) (3FA6)    ;(11111110101110) (37656) (16302) (3FAE)   ;(11111110110100) (37664) (16308) (3FB4)   ;(11111110111011) (37673) (16315) (3FBB)   ;(11111111000001) (37701) (16321) (3FC1)   ;(11111111000111) (37707) (16327) (3FC7)   ;(11111111001101) (37715) (16333) (3FCD)   ;(11111111010010) (37722) (16338) (3FD2)   ;
;240;(11111111011000) (37730) (16344) (3FD8)    ;(11111111011100) (37734) (16348) (3FDC)   ;(11111111100001) (37741) (16353) (3FE1)   ;(11111111100101) (37745) (16357) (3FE5)   ;(11111111101001) (37751) (16361) (3FE9)   ;(11111111101100) (37754) (16364) (3FEC)   ;(11111111110000) (37760) (16368) (3FF0)   ;(11111111110011) (37763) (16371) (3FF3)   ;
;248;(11111111110101) (37765) (16373) (3FF5)    ;(11111111110111) (37767) (16375) (3FF7)   ;(11111111111001) (37771) (16377) (3FF9)   ;(11111111111011) (37773) (16379) (3FFB)   ;(11111111111101) (37775) (16381) (3FFD)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111111) (37777) (16383) (3FFF)   ;
;256;(11111111111111) (37777) (16383) (3FFF)    ;(11111111111111) (37777) (16383) (3FFF)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111110) (37776) (16382) (3FFE)   ;(11111111111101) (37775) (16381) (3FFD)   ;(11111111111011) (37773) (16379) (3FFB)   ;(11111111111001) (37771) (16377) (3FF9)   ;(11111111110111) (37767) (16375) (3FF7)   ;
;264;(11111111110101) (37765) (16373) (3FF5)    ;(11111111110011) (37763) (16371) (3FF3)   ;(11111111110000) (37760) (16368) (3FF0)   ;(11111111101100) (37754) (16364) (3FEC)   ;(11111111101001) (37751) (16361) (3FE9)   ;(11111111100101) (37745) (16357) (3FE5)   ;(11111111100001) (37741) (16353) (3FE1)   ;(11111111011100) (37734) (16348) (3FDC)   ;
;272;(11111111011000) (37730) (16344) (3FD8)    ;(11111111010010) (37722) (16338) (3FD2)   ;(11111111001101) (37715) (16333) (3FCD)   ;(11111111000111) (37707) (16327) (3FC7)   ;(11111111000001) (37701) (16321) (3FC1)   ;(11111110111011) (37673) (16315) (3FBB)   ;(11111110110100) (37664) (16308) (3FB4)   ;(11111110101110) (37656) (16302) (3FAE)   ;
;280;(11111110100110) (37646) (16294) (3FA6)    ;(11111110011111) (37637) (16287) (3F9F)   ;(11111110010111) (37627) (16279) (3F97)   ;(11111110001111) (37617) (16271) (3F8F)   ;(11111110000110) (37606) (16262) (3F86)   ;(11111101111110) (37576) (16254) (3F7E)   ;(11111101110101) (37565) (16245) (3F75)   ;(11111101101011) (37553) (16235) (3F6B)   ;
;288;(11111101100010) (37542) (16226) (3F62)    ;(11111101011000) (37530) (16216) (3F58)   ;(11111101001101) (37515) (16205) (3F4D)   ;(11111101000011) (37503) (16195) (3F43)   ;(11111100111000) (37470) (16184) (3F38)   ;(11111100101101) (37455) (16173) (3F2D)   ;(11111100100001) (37441) (16161) (3F21)   ;(11111100010110) (37426) (16150) (3F16)   ;
;296;(11111100001010) (37412) (16138) (3F0A)    ;(11111011111101) (37375) (16125) (3EFD)   ;(11111011110000) (37360) (16112) (3EF0)   ;(11111011100100) (37344) (16100) (3EE4)   ;(11111011010110) (37326) (16086) (3ED6)   ;(11111011001001) (37311) (16073) (3EC9)   ;(11111010111011) (37273) (16059) (3EBB)   ;(11111010101101) (37255) (16045) (3EAD)   ;
;304;(11111010011110) (37236) (16030) (3E9E)    ;(11111010010000) (37220) (16016) (3E90)   ;(11111010000001) (37201) (16001) (3E81)   ;(11111001110001) (37161) (15985) (3E71)   ;(11111001100010) (37142) (15970) (3E62)   ;(11111001010010) (37122) (15954) (3E52)   ;(11111001000001) (37101) (15937) (3E41)   ;(11111000110001) (37061) (15921) (3E31)   ;
;312;(11111000100000) (37040) (15904) (3E20)    ;(11111000001111) (37017) (15887) (3E0F)   ;(11110111111110) (36776) (15870) (3DFE)   ;(11110111101100) (36754) (15852) (3DEC)   ;(11110111011010) (36732) (15834) (3DDA)   ;(11110111001000) (36710) (15816) (3DC8)   ;(11110110110101) (36665) (15797) (3DB5)   ;(11110110100011) (36643) (15779) (3DA3)   ;
;320;(11110110001111) (36617) (15759) (3D8F)    ;(11110101111100) (36574) (15740) (3D7C)   ;(11110101101000) (36550) (15720) (3D68)   ;(11110101010100) (36524) (15700) (3D54)   ;(11110101000000) (36500) (15680) (3D40)   ;(11110100101100) (36454) (15660) (3D2C)   ;(11110100010111) (36427) (15639) (3D17)   ;(11110100000010) (36402) (15618) (3D02)   ;
;328;(11110011101101) (36355) (15597) (3CED)    ;(11110011010111) (36327) (15575) (3CD7)   ;(11110011000001) (36301) (15553) (3CC1)   ;(11110010101011) (36253) (15531) (3CAB)   ;(11110010010100) (36224) (15508) (3C94)   ;(11110001111110) (36176) (15486) (3C7E)   ;(11110001100111) (36147) (15463) (3C67)   ;(11110001001111) (36117) (15439) (3C4F)   ;
;336;(11110000111000) (36070) (15416) (3C38)    ;(11110000100000) (36040) (15392) (3C20)   ;(11110000001000) (36010) (15368) (3C08)   ;(11101111101111) (35757) (15343) (3BEF)   ;(11101111010111) (35727) (15319) (3BD7)   ;(11101110111110) (35676) (15294) (3BBE)   ;(11101110100101) (35645) (15269) (3BA5)   ;(11101110001011) (35613) (15243) (3B8B)   ;
;344;(11101101110010) (35562) (15218) (3B72)    ;(11101101011000) (35530) (15192) (3B58)   ;(11101100111101) (35475) (15165) (3B3D)   ;(11101100100011) (35443) (15139) (3B23)   ;(11101100001000) (35410) (15112) (3B08)   ;(11101011101101) (35355) (15085) (3AED)   ;(11101011010010) (35322) (15058) (3AD2)   ;(11101010110110) (35266) (15030) (3AB6)   ;
;352;(11101010011010) (35232) (15002) (3A9A)    ;(11101001111110) (35176) (14974) (3A7E)   ;(11101001100010) (35142) (14946) (3A62)   ;(11101001000110) (35106) (14918) (3A46)   ;(11101000101001) (35051) (14889) (3A29)   ;(11101000001100) (35014) (14860) (3A0C)   ;(11100111101110) (34756) (14830) (39EE)   ;(11100111010001) (34721) (14801) (39D1)   ;
;360;(11100110110011) (34663) (14771) (39B3)    ;(11100110010101) (34625) (14741) (3995)   ;(11100101110111) (34567) (14711) (3977)   ;(11100101011000) (34530) (14680) (3958)   ;(11100100111001) (34471) (14649) (3939)   ;(11100100011010) (34432) (14618) (391A)   ;(11100011111011) (34373) (14587) (38FB)   ;(11100011011011) (34333) (14555) (38DB)   ;
;368;(11100010111100) (34274) (14524) (38BC)    ;(11100010011100) (34234) (14492) (389C)   ;(11100001111011) (34173) (14459) (387B)   ;(11100001011011) (34133) (14427) (385B)   ;(11100000111010) (34072) (14394) (383A)   ;(11100000011001) (34031) (14361) (3819)   ;(11011111111000) (33770) (14328) (37F8)   ;(11011111010111) (33727) (14295) (37D7)   ;
;376;(11011110110101) (33665) (14261) (37B5)    ;(11011110010011) (33623) (14227) (3793)   ;(11011101110001) (33561) (14193) (3771)   ;(11011101001111) (33517) (14159) (374F)   ;(11011100101100) (33454) (14124) (372C)   ;(11011100001001) (33411) (14089) (3709)   ;(11011011100110) (33346) (14054) (36E6)   ;(11011011000011) (33303) (14019) (36C3)   ;
;384;(11011010100000) (33240) (13984) (36A0)    ;(11011001111100) (33174) (13948) (367C)   ;(11011001011000) (33130) (13912) (3658)   ;(11011000110100) (33064) (13876) (3634)   ;(11011000010000) (33020) (13840) (3610)   ;(11010111101011) (32753) (13803) (35EB)   ;(11010111000111) (32707) (13767) (35C7)   ;(11010110100010) (32642) (13730) (35A2)   ;
;392;(11010101111101) (32575) (13693) (357D)    ;(11010101010111) (32527) (13655) (3557)   ;(11010100110010) (32462) (13618) (3532)   ;(11010100001100) (32414) (13580) (350C)   ;(11010011100110) (32346) (13542) (34E6)   ;(11010011000000) (32300) (13504) (34C0)   ;(11010010011001) (32231) (13465) (3499)   ;(11010001110011) (32163) (13427) (3473)   ;
;400;(11010001001100) (32114) (13388) (344C)    ;(11010000100101) (32045) (13349) (3425)   ;(11001111111110) (31776) (13310) (33FE)   ;(11001111010111) (31727) (13271) (33D7)   ;(11001110101111) (31657) (13231) (33AF)   ;(11001110000111) (31607) (13191) (3387)   ;(11001101100000) (31540) (13152) (3360)   ;(11001100110111) (31467) (13111) (3337)   ;
;408;(11001100001111) (31417) (13071) (330F)    ;(11001011100111) (31347) (13031) (32E7)   ;(11001010111110) (31276) (12990) (32BE)   ;(11001010010101) (31225) (12949) (3295)   ;(11001001101100) (31154) (12908) (326C)   ;(11001001000011) (31103) (12867) (3243)   ;(11001000011010) (31032) (12826) (321A)   ;(11000111110000) (30760) (12784) (31F0)   ;
;416;(11000111000110) (30706) (12742) (31C6)    ;(11000110011101) (30635) (12701) (319D)   ;(11000101110011) (30563) (12659) (3173)   ;(11000101001000) (30510) (12616) (3148)   ;(11000100011110) (30436) (12574) (311E)   ;(11000011110011) (30363) (12531) (30F3)   ;(11000011001001) (30311) (12489) (30C9)   ;(11000010011110) (30236) (12446) (309E)   ;
;424;(11000001110011) (30163) (12403) (3073)    ;(11000001001000) (30110) (12360) (3048)   ;(11000000011100) (30034) (12316) (301C)   ;(10111111110001) (27761) (12273) (2FF1)   ;(10111111000101) (27705) (12229) (2FC5)   ;(10111110011001) (27631) (12185) (2F99)   ;(10111101101101) (27555) (12141) (2F6D)   ;(10111101000001) (27501) (12097) (2F41)   ;
;432;(10111100010101) (27425) (12053) (2F15)    ;(10111011101001) (27351) (12009) (2EE9)   ;(10111010111100) (27274) (11964) (2EBC)   ;(10111010001111) (27217) (11919) (2E8F)   ;(10111001100010) (27142) (11874) (2E62)   ;(10111000110110) (27066) (11830) (2E36)   ;(10111000001000) (27010) (11784) (2E08)   ;(10110111011011) (26733) (11739) (2DDB)   ;
;440;(10110110101110) (26656) (11694) (2DAE)    ;(10110110000000) (26600) (11648) (2D80)   ;(10110101010011) (26523) (11603) (2D53)   ;(10110100100101) (26445) (11557) (2D25)   ;(10110011110111) (26367) (11511) (2CF7)   ;(10110011001001) (26311) (11465) (2CC9)   ;(10110010011011) (26233) (11419) (2C9B)   ;(10110001101101) (26155) (11373) (2C6D)   ;
;448;(10110000111110) (26076) (11326) (2C3E)    ;(10110000010000) (26020) (11280) (2C10)   ;(10101111100001) (25741) (11233) (2BE1)   ;(10101110110010) (25662) (11186) (2BB2)   ;(10101110000100) (25604) (11140) (2B84)   ;(10101101010101) (25525) (11093) (2B55)   ;(10101100100110) (25446) (11046) (2B26)   ;(10101011110110) (25366) (10998) (2AF6)   ;
;456;(10101011000111) (25307) (10951) (2AC7)    ;(10101010011000) (25230) (10904) (2A98)   ;(10101001101000) (25150) (10856) (2A68)   ;(10101000111001) (25071) (10809) (2A39)   ;(10101000001001) (25011) (10761) (2A09)   ;(10100111011001) (24731) (10713) (29D9)   ;(10100110101001) (24651) (10665) (29A9)   ;(10100101111001) (24571) (10617) (2979)   ;
;464;(10100101001001) (24511) (10569) (2949)    ;(10100100011001) (24431) (10521) (2919)   ;(10100011101001) (24351) (10473) (28E9)   ;(10100010111001) (24271) (10425) (28B9)   ;(10100010001000) (24210) (10376) (2888)   ;(10100001011000) (24130) (10328) (2858)   ;(10100000100111) (24047) (10279) (2827)   ;(10011111110111) (23767) (10231) (27F7)   ;
;472;(10011111000110) (23706) (10182) (27C6)    ;(10011110010101) (23625) (10133) (2795)   ;(10011101100100) (23544) (10084) (2764)   ;(10011100110011) (23463) (10035) (2733)   ;(10011100000010) (23402) (9986) (2702)   ;(10011011010001) (23321) (9937) (26D1)   ;(10011010100000) (23240) (9888) (26A0)   ;(10011001101111) (23157) (9839) (266F)   ;
;480;(10011000111110) (23076) (9790) (263E)    ;(10011000001100) (23014) (9740) (260C)   ;(10010111011011) (22733) (9691) (25DB)   ;(10010110101001) (22651) (9641) (25A9)   ;(10010101111000) (22570) (9592) (2578)   ;(10010101000110) (22506) (9542) (2546)   ;(10010100010101) (22425) (9493) (2515)   ;(10010011100011) (22343) (9443) (24E3)   ;
;488;(10010010110001) (22261) (9393) (24B1)    ;(10010010000000) (22200) (9344) (2480)   ;(10010001001110) (22116) (9294) (244E)   ;(10010000011100) (22034) (9244) (241C)   ;(10001111101010) (21752) (9194) (23EA)   ;(10001110111000) (21670) (9144) (23B8)   ;(10001110000110) (21606) (9094) (2386)   ;(10001101010100) (21524) (9044) (2354)   ;
;496;(10001100100010) (21442) (8994) (2322)    ;(10001011110000) (21360) (8944) (22F0)   ;(10001010111110) (21276) (8894) (22BE)   ;(10001010001100) (21214) (8844) (228C)   ;(10001001011010) (21132) (8794) (225A)   ;(10001000101000) (21050) (8744) (2228)   ;(10000111110110) (20766) (8694) (21F6)   ;(10000111000100) (20704) (8644) (21C4)   ;
;504;(10000110010001) (20621) (8593) (2191)    ;(10000101011111) (20537) (8543) (215F)   ;(10000100101101) (20455) (8493) (212D)   ;(10000011111011) (20373) (8443) (20FB)   ;(10000011001001) (20311) (8393) (20C9)   ;(10000010010110) (20226) (8342) (2096)   ;(10000001100100) (20144) (8292) (2064)   ;(10000000110010) (20062) (8242) (2032)   ;
;512;(01111111111111) (17777) (8191) (1FFF)    ;(01111111001101) (17715) (8141) (1FCD)   ;(01111110011011) (17633) (8091) (1F9B)   ;(01111101101001) (17551) (8041) (1F69)   ;(01111100110110) (17466) (7990) (1F36)   ;(01111100000100) (17404) (7940) (1F04)   ;(01111011010010) (17322) (7890) (1ED2)   ;(01111010100000) (17240) (7840) (1EA0)   ;
;520;(01111001101110) (17156) (7790) (1E6E)    ;(01111000111011) (17073) (7739) (1E3B)   ;(01111000001001) (17011) (7689) (1E09)   ;(01110111010111) (16727) (7639) (1DD7)   ;(01110110100101) (16645) (7589) (1DA5)   ;(01110101110011) (16563) (7539) (1D73)   ;(01110101000001) (16501) (7489) (1D41)   ;(01110100001111) (16417) (7439) (1D0F)   ;
;528;(01110011011101) (16335) (7389) (1CDD)    ;(01110010101011) (16253) (7339) (1CAB)   ;(01110001111001) (16171) (7289) (1C79)   ;(01110001000111) (16107) (7239) (1C47)   ;(01110000010101) (16025) (7189) (1C15)   ;(01101111100011) (15743) (7139) (1BE3)   ;(01101110110001) (15661) (7089) (1BB1)   ;(01101101111111) (15577) (7039) (1B7F)   ;
;536;(01101101001110) (15516) (6990) (1B4E)    ;(01101100011100) (15434) (6940) (1B1C)   ;(01101011101010) (15352) (6890) (1AEA)   ;(01101010111001) (15271) (6841) (1AB9)   ;(01101010000111) (15207) (6791) (1A87)   ;(01101001010110) (15126) (6742) (1A56)   ;(01101000100100) (15044) (6692) (1A24)   ;(01100111110011) (14763) (6643) (19F3)   ;
;544;(01100111000001) (14701) (6593) (19C1)    ;(01100110010000) (14620) (6544) (1990)   ;(01100101011111) (14537) (6495) (195F)   ;(01100100101110) (14456) (6446) (192E)   ;(01100011111101) (14375) (6397) (18FD)   ;(01100011001100) (14314) (6348) (18CC)   ;(01100010011011) (14233) (6299) (189B)   ;(01100001101010) (14152) (6250) (186A)   ;
;552;(01100000111001) (14071) (6201) (1839)    ;(01100000001000) (14010) (6152) (1808)   ;(01011111011000) (13730) (6104) (17D8)   ;(01011110100111) (13647) (6055) (17A7)   ;(01011101110111) (13567) (6007) (1777)   ;(01011101000110) (13506) (5958) (1746)   ;(01011100010110) (13426) (5910) (1716)   ;(01011011100110) (13346) (5862) (16E6)   ;
;560;(01011010110110) (13266) (5814) (16B6)    ;(01011010000110) (13206) (5766) (1686)   ;(01011001010110) (13126) (5718) (1656)   ;(01011000100110) (13046) (5670) (1626)   ;(01010111110110) (12766) (5622) (15F6)   ;(01010111000110) (12706) (5574) (15C6)   ;(01010110010111) (12627) (5527) (1597)   ;(01010101100111) (12547) (5479) (1567)   ;
;568;(01010100111000) (12470) (5432) (1538)    ;(01010100001001) (12411) (5385) (1509)   ;(01010011011001) (12331) (5337) (14D9)   ;(01010010101010) (12252) (5290) (14AA)   ;(01010001111011) (12173) (5243) (147B)   ;(01010001001101) (12115) (5197) (144D)   ;(01010000011110) (12036) (5150) (141E)   ;(01001111101111) (11757) (5103) (13EF)   ;
;576;(01001111000001) (11701) (5057) (13C1)    ;(01001110010010) (11622) (5010) (1392)   ;(01001101100100) (11544) (4964) (1364)   ;(01001100110110) (11466) (4918) (1336)   ;(01001100001000) (11410) (4872) (1308)   ;(01001011011010) (11332) (4826) (12DA)   ;(01001010101100) (11254) (4780) (12AC)   ;(01001001111111) (11177) (4735) (127F)   ;
;584;(01001001010001) (11121) (4689) (1251)    ;(01001000100100) (11044) (4644) (1224)   ;(01000111110111) (10767) (4599) (11F7)   ;(01000111001001) (10711) (4553) (11C9)   ;(01000110011101) (10635) (4509) (119D)   ;(01000101110000) (10560) (4464) (1170)   ;(01000101000011) (10503) (4419) (1143)   ;(01000100010110) (10426) (4374) (1116)   ;
;592;(01000011101010) (10352) (4330) (10EA)    ;(01000010111110) (10276) (4286) (10BE)   ;(01000010010010) (10222) (4242) (1092)   ;(01000001100110) (10146) (4198) (1066)   ;(01000000111010) (10072) (4154) (103A)   ;(01000000001110) (10016) (4110) (100E)   ;(00111111100011) (7743) (4067) (FE3)   ;(00111110110111) (7667) (4023) (FB7)   ;
;600;(00111110001100) (7614) (3980) (F8C)    ;(00111101100001) (7541) (3937) (F61)   ;(00111100110110) (7466) (3894) (F36)   ;(00111100001100) (7414) (3852) (F0C)   ;(00111011100001) (7341) (3809) (EE1)   ;(00111010110111) (7267) (3767) (EB7)   ;(00111010001100) (7214) (3724) (E8C)   ;(00111001100010) (7142) (3682) (E62)   ;
;608;(00111000111001) (7071) (3641) (E39)    ;(00111000001111) (7017) (3599) (E0F)   ;(00110111100101) (6745) (3557) (DE5)   ;(00110110111100) (6674) (3516) (DBC)   ;(00110110010011) (6623) (3475) (D93)   ;(00110101101010) (6552) (3434) (D6A)   ;(00110101000001) (6501) (3393) (D41)   ;(00110100011000) (6430) (3352) (D18)   ;
;616;(00110011110000) (6360) (3312) (CF0)    ;(00110011001000) (6310) (3272) (CC8)   ;(00110010011111) (6237) (3231) (C9F)   ;(00110001111000) (6170) (3192) (C78)   ;(00110001010000) (6120) (3152) (C50)   ;(00110000101000) (6050) (3112) (C28)   ;(00110000000001) (6001) (3073) (C01)   ;(00101111011010) (5732) (3034) (BDA)   ;
;624;(00101110110011) (5663) (2995) (BB3)    ;(00101110001100) (5614) (2956) (B8C)   ;(00101101100110) (5546) (2918) (B66)   ;(00101100111111) (5477) (2879) (B3F)   ;(00101100011001) (5431) (2841) (B19)   ;(00101011110011) (5363) (2803) (AF3)   ;(00101011001101) (5315) (2765) (ACD)   ;(00101010101000) (5250) (2728) (AA8)   ;
;632;(00101010000010) (5202) (2690) (A82)    ;(00101001011101) (5135) (2653) (A5D)   ;(00101000111000) (5070) (2616) (A38)   ;(00101000010100) (5024) (2580) (A14)   ;(00100111101111) (4757) (2543) (9EF)   ;(00100111001011) (4713) (2507) (9CB)   ;(00100110100111) (4647) (2471) (9A7)   ;(00100110000011) (4603) (2435) (983)   ;
;640;(00100101011111) (4537) (2399) (95F)    ;(00100100111100) (4474) (2364) (93C)   ;(00100100011001) (4431) (2329) (919)   ;(00100011110110) (4366) (2294) (8F6)   ;(00100011010011) (4323) (2259) (8D3)   ;(00100010110000) (4260) (2224) (8B0)   ;(00100010001110) (4216) (2190) (88E)   ;(00100001101100) (4154) (2156) (86C)   ;
;648;(00100001001010) (4112) (2122) (84A)    ;(00100000101000) (4050) (2088) (828)   ;(00100000000111) (4007) (2055) (807)   ;(00011111100110) (3746) (2022) (7E6)   ;(00011111000101) (3705) (1989) (7C5)   ;(00011110100100) (3644) (1956) (7A4)   ;(00011110000100) (3604) (1924) (784)   ;(00011101100011) (3543) (1891) (763)   ;
;656;(00011101000011) (3503) (1859) (743)    ;(00011100100100) (3444) (1828) (724)   ;(00011100000100) (3404) (1796) (704)   ;(00011011100101) (3345) (1765) (6E5)   ;(00011011000110) (3306) (1734) (6C6)   ;(00011010100111) (3247) (1703) (6A7)   ;(00011010001000) (3210) (1672) (688)   ;(00011001101010) (3152) (1642) (66A)   ;
;664;(00011001001100) (3114) (1612) (64C)    ;(00011000101110) (3056) (1582) (62E)   ;(00011000010001) (3021) (1553) (611)   ;(00010111110011) (2763) (1523) (5F3)   ;(00010111010110) (2726) (1494) (5D6)   ;(00010110111001) (2671) (1465) (5B9)   ;(00010110011101) (2635) (1437) (59D)   ;(00010110000001) (2601) (1409) (581)   ;
;672;(00010101100101) (2545) (1381) (565)    ;(00010101001001) (2511) (1353) (549)   ;(00010100101101) (2455) (1325) (52D)   ;(00010100010010) (2422) (1298) (512)   ;(00010011110111) (2367) (1271) (4F7)   ;(00010011011100) (2334) (1244) (4DC)   ;(00010011000010) (2302) (1218) (4C2)   ;(00010010100111) (2247) (1191) (4A7)   ;
;680;(00010010001101) (2215) (1165) (48D)    ;(00010001110100) (2164) (1140) (474)   ;(00010001011010) (2132) (1114) (45A)   ;(00010001000001) (2101) (1089) (441)   ;(00010000101000) (2050) (1064) (428)   ;(00010000010000) (2020) (1040) (410)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111011111) (1737) (991) (3DF)   ;
;688;(00001111000111) (1707) (967) (3C7)    ;(00001110110000) (1660) (944) (3B0)   ;(00001110011000) (1630) (920) (398)   ;(00001110000001) (1601) (897) (381)   ;(00001101101011) (1553) (875) (36B)   ;(00001101010100) (1524) (852) (354)   ;(00001100111110) (1476) (830) (33E)   ;(00001100101000) (1450) (808) (328)   ;
;696;(00001100010010) (1422) (786) (312)    ;(00001011111101) (1375) (765) (2FD)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011010011) (1323) (723) (2D3)   ;(00001010111111) (1277) (703) (2BF)   ;(00001010101011) (1253) (683) (2AB)   ;(00001010010111) (1227) (663) (297)   ;(00001010000011) (1203) (643) (283)   ;
;704;(00001001110000) (1160) (624) (270)    ;(00001001011100) (1134) (604) (25C)   ;(00001001001010) (1112) (586) (24A)   ;(00001000110111) (1067) (567) (237)   ;(00001000100101) (1045) (549) (225)   ;(00001000010011) (1023) (531) (213)   ;(00001000000001) (1001) (513) (201)   ;(00000111110000) (760) (496) (1F0)   ;
;712;(00000111011111) (737) (479) (1DF)    ;(00000111001110) (716) (462) (1CE)   ;(00000110111110) (676) (446) (1BE)   ;(00000110101101) (655) (429) (1AD)   ;(00000110011101) (635) (413) (19D)   ;(00000110001110) (616) (398) (18E)   ;(00000101111110) (576) (382) (17E)   ;(00000101101111) (557) (367) (16F)   ;
;720;(00000101100001) (541) (353) (161)    ;(00000101010010) (522) (338) (152)   ;(00000101000100) (504) (324) (144)   ;(00000100110110) (466) (310) (136)   ;(00000100101001) (451) (297) (129)   ;(00000100011011) (433) (283) (11B)   ;(00000100001111) (417) (271) (10F)   ;(00000100000010) (402) (258) (102)   ;
;728;(00000011110101) (365) (245) (F5)    ;(00000011101001) (351) (233) (E9)   ;(00000011011110) (336) (222) (DE)   ;(00000011010010) (322) (210) (D2)   ;(00000011000111) (307) (199) (C7)   ;(00000010111100) (274) (188) (BC)   ;(00000010110010) (262) (178) (B2)   ;(00000010100111) (247) (167) (A7)   ;
;736;(00000010011101) (235) (157) (9D)    ;(00000010010100) (224) (148) (94)   ;(00000010001010) (212) (138) (8A)   ;(00000010000001) (201) (129) (81)   ;(00000001111001) (171) (121) (79)   ;(00000001110000) (160) (112) (70)   ;(00000001101000) (150) (104) (68)   ;(00000001100000) (140) (96) (60)   ;
;744;(00000001011001) (131) (89) (59)    ;(00000001010001) (121) (81) (51)   ;(00000001001011) (113) (75) (4B)   ;(00000001000100) (104) (68) (44)   ;(00000000111110) (76) (62) (3E)   ;(00000000111000) (70) (56) (38)   ;(00000000110010) (62) (50) (32)   ;(00000000101101) (55) (45) (2D)   ;
;752;(00000000100111) (47) (39) (27)    ;(00000000100011) (43) (35) (23)   ;(00000000011110) (36) (30) (1E)   ;(00000000011010) (32) (26) (1A)   ;(00000000010110) (26) (22) (16)   ;(00000000010011) (23) (19) (13)   ;(00000000001111) (17) (15) (0F)   ;(00000000001100) (14) (12) (0C)   ;
;760;(00000000001010) (12) (10) (0A)    ;(00000000001000) (10) (8) (08)   ;(00000000000110) (6) (6) (06)   ;(00000000000100) (4) (4) (04)   ;(00000000000010) (2) (2) (02)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000000) (0) (0) (00)   ;
;768;(00000000000000) (0) (0) (00)    ;(00000000000000) (0) (0) (00)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000010) (2) (2) (02)   ;(00000000000100) (4) (4) (04)   ;(00000000000110) (6) (6) (06)   ;(00000000001000) (10) (8) (08)   ;
;776;(00000000001010) (12) (10) (0A)    ;(00000000001100) (14) (12) (0C)   ;(00000000001111) (17) (15) (0F)   ;(00000000010011) (23) (19) (13)   ;(00000000010110) (26) (22) (16)   ;(00000000011010) (32) (26) (1A)   ;(00000000011110) (36) (30) (1E)   ;(00000000100011) (43) (35) (23)   ;
;784;(00000000100111) (47) (39) (27)    ;(00000000101101) (55) (45) (2D)   ;(00000000110010) (62) (50) (32)   ;(00000000111000) (70) (56) (38)   ;(00000000111110) (76) (62) (3E)   ;(00000001000100) (104) (68) (44)   ;(00000001001011) (113) (75) (4B)   ;(00000001010001) (121) (81) (51)   ;
;792;(00000001011001) (131) (89) (59)    ;(00000001100000) (140) (96) (60)   ;(00000001101000) (150) (104) (68)   ;(00000001110000) (160) (112) (70)   ;(00000001111001) (171) (121) (79)   ;(00000010000001) (201) (129) (81)   ;(00000010001010) (212) (138) (8A)   ;(00000010010100) (224) (148) (94)   ;
;800;(00000010011101) (235) (157) (9D)    ;(00000010100111) (247) (167) (A7)   ;(00000010110010) (262) (178) (B2)   ;(00000010111100) (274) (188) (BC)   ;(00000011000111) (307) (199) (C7)   ;(00000011010010) (322) (210) (D2)   ;(00000011011110) (336) (222) (DE)   ;(00000011101001) (351) (233) (E9)   ;
;808;(00000011110101) (365) (245) (F5)    ;(00000100000010) (402) (258) (102)   ;(00000100001111) (417) (271) (10F)   ;(00000100011011) (433) (283) (11B)   ;(00000100101001) (451) (297) (129)   ;(00000100110110) (466) (310) (136)   ;(00000101000100) (504) (324) (144)   ;(00000101010010) (522) (338) (152)   ;
;816;(00000101100001) (541) (353) (161)    ;(00000101101111) (557) (367) (16F)   ;(00000101111110) (576) (382) (17E)   ;(00000110001110) (616) (398) (18E)   ;(00000110011101) (635) (413) (19D)   ;(00000110101101) (655) (429) (1AD)   ;(00000110111110) (676) (446) (1BE)   ;(00000111001110) (716) (462) (1CE)   ;
;824;(00000111011111) (737) (479) (1DF)    ;(00000111110000) (760) (496) (1F0)   ;(00001000000001) (1001) (513) (201)   ;(00001000010011) (1023) (531) (213)   ;(00001000100101) (1045) (549) (225)   ;(00001000110111) (1067) (567) (237)   ;(00001001001010) (1112) (586) (24A)   ;(00001001011100) (1134) (604) (25C)   ;
;832;(00001001110000) (1160) (624) (270)    ;(00001010000011) (1203) (643) (283)   ;(00001010010111) (1227) (663) (297)   ;(00001010101011) (1253) (683) (2AB)   ;(00001010111111) (1277) (703) (2BF)   ;(00001011010011) (1323) (723) (2D3)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011111101) (1375) (765) (2FD)   ;
;840;(00001100010010) (1422) (786) (312)    ;(00001100101000) (1450) (808) (328)   ;(00001100111110) (1476) (830) (33E)   ;(00001101010100) (1524) (852) (354)   ;(00001101101011) (1553) (875) (36B)   ;(00001110000001) (1601) (897) (381)   ;(00001110011000) (1630) (920) (398)   ;(00001110110000) (1660) (944) (3B0)   ;
;848;(00001111000111) (1707) (967) (3C7)    ;(00001111011111) (1737) (991) (3DF)   ;(00001111110111) (1767) (1015) (3F7)   ;(00010000010000) (2020) (1040) (410)   ;(00010000101000) (2050) (1064) (428)   ;(00010001000001) (2101) (1089) (441)   ;(00010001011010) (2132) (1114) (45A)   ;(00010001110100) (2164) (1140) (474)   ;
;856;(00010010001101) (2215) (1165) (48D)    ;(00010010100111) (2247) (1191) (4A7)   ;(00010011000010) (2302) (1218) (4C2)   ;(00010011011100) (2334) (1244) (4DC)   ;(00010011110111) (2367) (1271) (4F7)   ;(00010100010010) (2422) (1298) (512)   ;(00010100101101) (2455) (1325) (52D)   ;(00010101001001) (2511) (1353) (549)   ;
;864;(00010101100101) (2545) (1381) (565)    ;(00010110000001) (2601) (1409) (581)   ;(00010110011101) (2635) (1437) (59D)   ;(00010110111001) (2671) (1465) (5B9)   ;(00010111010110) (2726) (1494) (5D6)   ;(00010111110011) (2763) (1523) (5F3)   ;(00011000010001) (3021) (1553) (611)   ;(00011000101110) (3056) (1582) (62E)   ;
;872;(00011001001100) (3114) (1612) (64C)    ;(00011001101010) (3152) (1642) (66A)   ;(00011010001000) (3210) (1672) (688)   ;(00011010100111) (3247) (1703) (6A7)   ;(00011011000110) (3306) (1734) (6C6)   ;(00011011100101) (3345) (1765) (6E5)   ;(00011100000100) (3404) (1796) (704)   ;(00011100100100) (3444) (1828) (724)   ;
;880;(00011101000011) (3503) (1859) (743)    ;(00011101100011) (3543) (1891) (763)   ;(00011110000100) (3604) (1924) (784)   ;(00011110100100) (3644) (1956) (7A4)   ;(00011111000101) (3705) (1989) (7C5)   ;(00011111100110) (3746) (2022) (7E6)   ;(00100000000111) (4007) (2055) (807)   ;(00100000101000) (4050) (2088) (828)   ;
;888;(00100001001010) (4112) (2122) (84A)    ;(00100001101100) (4154) (2156) (86C)   ;(00100010001110) (4216) (2190) (88E)   ;(00100010110000) (4260) (2224) (8B0)   ;(00100011010011) (4323) (2259) (8D3)   ;(00100011110110) (4366) (2294) (8F6)   ;(00100100011001) (4431) (2329) (919)   ;(00100100111100) (4474) (2364) (93C)   ;
;896;(00100101011111) (4537) (2399) (95F)    ;(00100110000011) (4603) (2435) (983)   ;(00100110100111) (4647) (2471) (9A7)   ;(00100111001011) (4713) (2507) (9CB)   ;(00100111101111) (4757) (2543) (9EF)   ;(00101000010100) (5024) (2580) (A14)   ;(00101000111000) (5070) (2616) (A38)   ;(00101001011101) (5135) (2653) (A5D)   ;
;904;(00101010000010) (5202) (2690) (A82)    ;(00101010101000) (5250) (2728) (AA8)   ;(00101011001101) (5315) (2765) (ACD)   ;(00101011110011) (5363) (2803) (AF3)   ;(00101100011001) (5431) (2841) (B19)   ;(00101100111111) (5477) (2879) (B3F)   ;(00101101100110) (5546) (2918) (B66)   ;(00101110001100) (5614) (2956) (B8C)   ;
;912;(00101110110011) (5663) (2995) (BB3)    ;(00101111011010) (5732) (3034) (BDA)   ;(00110000000001) (6001) (3073) (C01)   ;(00110000101000) (6050) (3112) (C28)   ;(00110001010000) (6120) (3152) (C50)   ;(00110001111000) (6170) (3192) (C78)   ;(00110010011111) (6237) (3231) (C9F)   ;(00110011001000) (6310) (3272) (CC8)   ;
;920;(00110011110000) (6360) (3312) (CF0)    ;(00110100011000) (6430) (3352) (D18)   ;(00110101000001) (6501) (3393) (D41)   ;(00110101101010) (6552) (3434) (D6A)   ;(00110110010011) (6623) (3475) (D93)   ;(00110110111100) (6674) (3516) (DBC)   ;(00110111100101) (6745) (3557) (DE5)   ;(00111000001111) (7017) (3599) (E0F)   ;
;928;(00111000111001) (7071) (3641) (E39)    ;(00111001100010) (7142) (3682) (E62)   ;(00111010001100) (7214) (3724) (E8C)   ;(00111010110111) (7267) (3767) (EB7)   ;(00111011100001) (7341) (3809) (EE1)   ;(00111100001100) (7414) (3852) (F0C)   ;(00111100110110) (7466) (3894) (F36)   ;(00111101100001) (7541) (3937) (F61)   ;
;936;(00111110001100) (7614) (3980) (F8C)    ;(00111110110111) (7667) (4023) (FB7)   ;(00111111100011) (7743) (4067) (FE3)   ;(01000000001110) (10016) (4110) (100E)   ;(01000000111010) (10072) (4154) (103A)   ;(01000001100110) (10146) (4198) (1066)   ;(01000010010010) (10222) (4242) (1092)   ;(01000010111110) (10276) (4286) (10BE)   ;
;944;(01000011101010) (10352) (4330) (10EA)    ;(01000100010110) (10426) (4374) (1116)   ;(01000101000011) (10503) (4419) (1143)   ;(01000101110000) (10560) (4464) (1170)   ;(01000110011101) (10635) (4509) (119D)   ;(01000111001001) (10711) (4553) (11C9)   ;(01000111110111) (10767) (4599) (11F7)   ;(01001000100100) (11044) (4644) (1224)   ;
;952;(01001001010001) (11121) (4689) (1251)    ;(01001001111111) (11177) (4735) (127F)   ;(01001010101100) (11254) (4780) (12AC)   ;(01001011011010) (11332) (4826) (12DA)   ;(01001100001000) (11410) (4872) (1308)   ;(01001100110110) (11466) (4918) (1336)   ;(01001101100100) (11544) (4964) (1364)   ;(01001110010010) (11622) (5010) (1392)   ;
;960;(01001111000001) (11701) (5057) (13C1)    ;(01001111101111) (11757) (5103) (13EF)   ;(01010000011110) (12036) (5150) (141E)   ;(01010001001101) (12115) (5197) (144D)   ;(01010001111011) (12173) (5243) (147B)   ;(01010010101010) (12252) (5290) (14AA)   ;(01010011011001) (12331) (5337) (14D9)   ;(01010100001001) (12411) (5385) (1509)   ;
;968;(01010100111000) (12470) (5432) (1538)    ;(01010101100111) (12547) (5479) (1567)   ;(01010110010111) (12627) (5527) (1597)   ;(01010111000110) (12706) (5574) (15C6)   ;(01010111110110) (12766) (5622) (15F6)   ;(01011000100110) (13046) (5670) (1626)   ;(01011001010110) (13126) (5718) (1656)   ;(01011010000110) (13206) (5766) (1686)   ;
;976;(01011010110110) (13266) (5814) (16B6)    ;(01011011100110) (13346) (5862) (16E6)   ;(01011100010110) (13426) (5910) (1716)   ;(01011101000110) (13506) (5958) (1746)   ;(01011101110111) (13567) (6007) (1777)   ;(01011110100111) (13647) (6055) (17A7)   ;(01011111011000) (13730) (6104) (17D8)   ;(01100000001000) (14010) (6152) (1808)   ;
;984;(01100000111001) (14071) (6201) (1839)    ;(01100001101010) (14152) (6250) (186A)   ;(01100010011011) (14233) (6299) (189B)   ;(01100011001100) (14314) (6348) (18CC)   ;(01100011111101) (14375) (6397) (18FD)   ;(01100100101110) (14456) (6446) (192E)   ;(01100101011111) (14537) (6495) (195F)   ;(01100110010000) (14620) (6544) (1990)   ;
;992;(01100111000001) (14701) (6593) (19C1)    ;(01100111110011) (14763) (6643) (19F3)   ;(01101000100100) (15044) (6692) (1A24)   ;(01101001010110) (15126) (6742) (1A56)   ;(01101010000111) (15207) (6791) (1A87)   ;(01101010111001) (15271) (6841) (1AB9)   ;(01101011101010) (15352) (6890) (1AEA)   ;(01101100011100) (15434) (6940) (1B1C)   ;
;1000;(01101101001110) (15516) (6990) (1B4E)    ;(01101101111111) (15577) (7039) (1B7F)   ;(01101110110001) (15661) (7089) (1BB1)   ;(01101111100011) (15743) (7139) (1BE3)   ;(01110000010101) (16025) (7189) (1C15)   ;(01110001000111) (16107) (7239) (1C47)   ;(01110001111001) (16171) (7289) (1C79)   ;(01110010101011) (16253) (7339) (1CAB)   ;
;1008;(01110011011101) (16335) (7389) (1CDD)    ;(01110100001111) (16417) (7439) (1D0F)   ;(01110101000001) (16501) (7489) (1D41)   ;(01110101110011) (16563) (7539) (1D73)   ;(01110110100101) (16645) (7589) (1DA5)   ;(01110111010111) (16727) (7639) (1DD7)   ;(01111000001001) (17011) (7689) (1E09)   ;(01111000111011) (17073) (7739) (1E3B)   ;
;1016;(01111001101110) (17156) (7790) (1E6E)    ;(01111010100000) (17240) (7840) (1EA0)   ;(01111011010010) (17322) (7890) (1ED2)   ;(01111100000100) (17404) (7940) (1F04)   ;(01111100110110) (17466) (7990) (1F36)   ;(01111101101001) (17551) (8041) (1F69)   ;(01111110011011) (17633) (8091) (1F9B)   ;(01111111001101) (17715) (8141) (1FCD)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,370 / 116,715 ( 2 % ) ;
; C16 interconnects     ; 60 / 3,886 ( 2 % )      ;
; C4 interconnects      ; 1,135 / 73,752 ( 2 % )  ;
; Direct links          ; 454 / 116,715 ( < 1 % ) ;
; Global clocks         ; 3 / 20 ( 15 % )         ;
; Local interconnects   ; 1,471 / 39,600 ( 4 % )  ;
; R24 interconnects     ; 72 / 3,777 ( 2 % )      ;
; R4 interconnects      ; 1,519 / 99,858 ( 2 % )  ;
+-----------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 9.47) ; Number of LABs  (Total = 224) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 39                            ;
; 2                                          ; 14                            ;
; 3                                          ; 5                             ;
; 4                                          ; 1                             ;
; 5                                          ; 3                             ;
; 6                                          ; 1                             ;
; 7                                          ; 5                             ;
; 8                                          ; 16                            ;
; 9                                          ; 16                            ;
; 10                                         ; 16                            ;
; 11                                         ; 13                            ;
; 12                                         ; 11                            ;
; 13                                         ; 12                            ;
; 14                                         ; 11                            ;
; 15                                         ; 14                            ;
; 16                                         ; 47                            ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.74) ; Number of LABs  (Total = 224) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 93                            ;
; 1 Clock                            ; 150                           ;
; 1 Clock enable                     ; 77                            ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 59                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.61) ; Number of LABs  (Total = 224) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 15                            ;
; 2                                            ; 24                            ;
; 3                                            ; 7                             ;
; 4                                            ; 9                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 11                            ;
; 15                                           ; 15                            ;
; 16                                           ; 4                             ;
; 17                                           ; 10                            ;
; 18                                           ; 6                             ;
; 19                                           ; 8                             ;
; 20                                           ; 7                             ;
; 21                                           ; 7                             ;
; 22                                           ; 7                             ;
; 23                                           ; 9                             ;
; 24                                           ; 5                             ;
; 25                                           ; 12                            ;
; 26                                           ; 6                             ;
; 27                                           ; 10                            ;
; 28                                           ; 11                            ;
; 29                                           ; 5                             ;
; 30                                           ; 5                             ;
; 31                                           ; 4                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 3.52) ; Number of LABs  (Total = 224) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 57                            ;
; 2                                               ; 74                            ;
; 3                                               ; 35                            ;
; 4                                               ; 12                            ;
; 5                                               ; 9                             ;
; 6                                               ; 5                             ;
; 7                                               ; 3                             ;
; 8                                               ; 2                             ;
; 9                                               ; 5                             ;
; 10                                              ; 6                             ;
; 11                                              ; 2                             ;
; 12                                              ; 1                             ;
; 13                                              ; 1                             ;
; 14                                              ; 3                             ;
; 15                                              ; 0                             ;
; 16                                              ; 5                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 6.58) ; Number of LABs  (Total = 224) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 2                             ;
; 2                                           ; 78                            ;
; 3                                           ; 19                            ;
; 4                                           ; 16                            ;
; 5                                           ; 9                             ;
; 6                                           ; 6                             ;
; 7                                           ; 15                            ;
; 8                                           ; 8                             ;
; 9                                           ; 17                            ;
; 10                                          ; 9                             ;
; 11                                          ; 9                             ;
; 12                                          ; 6                             ;
; 13                                          ; 2                             ;
; 14                                          ; 3                             ;
; 15                                          ; 1                             ;
; 16                                          ; 2                             ;
; 17                                          ; 1                             ;
; 18                                          ; 3                             ;
; 19                                          ; 6                             ;
; 20                                          ; 4                             ;
; 21                                          ; 1                             ;
; 22                                          ; 1                             ;
; 23                                          ; 0                             ;
; 24                                          ; 0                             ;
; 25                                          ; 1                             ;
; 26                                          ; 2                             ;
; 27                                          ; 0                             ;
; 28                                          ; 0                             ;
; 29                                          ; 0                             ;
; 30                                          ; 0                             ;
; 31                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 66           ; 0            ; 66           ; 0            ; 0            ; 70        ; 66           ; 0            ; 70        ; 70        ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 70        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 70           ; 4            ; 70           ; 70           ; 0         ; 4            ; 70           ; 0         ; 0         ; 70           ; 70           ; 70           ; 70           ; 68           ; 70           ; 70           ; 68           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 0         ; 70           ; 70           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sin_10[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_10[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_30[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_50[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_70[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; da_clk1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; da_clk2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; da_clk3             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; da_clk4             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_3             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_4             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE30F23C8 for design "DDS"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register IQsin:IQ_sin_inst0|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_og52:auto_generated|ram_block1a0~porta_datain_reg0 is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node da_clk1~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 8
        Info (176357): Destination node da_clk2~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 9
        Info (176357): Destination node da_clk3~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 10
        Info (176357): Destination node da_clk4~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 11
        Info (176357): Destination node write_1~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 12
        Info (176357): Destination node write_2~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 13
        Info (176357): Destination node write_3~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 14
        Info (176357): Destination node write_4~output File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 16
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.25 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (169177): 2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at G1 File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 2
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVTTL at E4 File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 3
Info (144001): Generated suppressed messages file E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/output_files/DDS.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1221 megabytes
    Info: Processing ended: Sun Nov 19 04:27:54 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/output_files/DDS.fit.smsg.


