{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1397427670093 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Controller 5M240ZM68C4 " "Automatically selected device 5M240ZM68C4 for design Controller" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1397427670292 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1397427670292 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1397427670671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1397427670739 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM68C4 " "Device 5M80ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397427671160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZM68C4 " "Device 5M160ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397427671160 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1397427671160 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX " "Pin TX not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TX } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[0\] " "Pin SHARP\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[0] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[1\] " "Pin SHARP\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[1] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[2\] " "Pin SHARP\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[2] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[3\] " "Pin SHARP\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[3] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[4\] " "Pin SHARP\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[4] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[5\] " "Pin SHARP\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[5] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[6\] " "Pin SHARP\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[6] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[7\] " "Pin SHARP\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[7] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[0\] " "Pin TSOP\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[0] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 18 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[1\] " "Pin TSOP\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[1] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 18 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 425 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TSOP\[2\] " "Pin TSOP\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TSOP[2] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 18 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TSOP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { RST } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 13 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 12 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 454 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENC_L " "Pin ENC_L not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ENC_L } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 14 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENC_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENC_R " "Pin ENC_R not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ENC_R } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENC_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397427671255 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1397427671255 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1397427671617 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Controller.sdc " "Synopsys Design Constraints File file not found: 'Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1397427671629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1397427671639 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1397427671652 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1397427671652 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397427671652 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397427671652 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397427671652 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          RST " "   1.000          RST" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397427671652 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UART:TRANSMIT\|tx_clk_tick " "   1.000 UART:TRANSMIT\|tx_clk_tick" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397427671652 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1397427671652 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397427671671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397427671671 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1397427671679 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN E1 " "Automatically promoted signal \"CLK\" to use Global clock in PIN E1" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397427671713 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0 Global clock " "Automatically promoted signal \"UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0\" to use Global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 33 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397427671713 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UART:TRANSMIT\|tx_clk_tick Global clock " "Automatically promoted signal \"UART:TRANSMIT\|tx_clk_tick\" to use Global clock" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 31 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397427671713 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RST Global clock in PIN E2 " "Automatically promoted some destinations of signal \"RST\" to use Global clock in PIN E2" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UART:TRANSMIT\|TRANSMIT:transmitter\|TX~4 " "Destination \"UART:TRANSMIT\|TRANSMIT:transmitter\|TX~4\" may be non-global or may not use global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1397427671713 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0 " "Destination \"UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0\" may be non-global or may not use global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1397427671713 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data\[7\]~2 " "Destination \"data\[7\]~2\" may be non-global or may not use global clock" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 132 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1397427671713 ""}  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397427671713 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1397427671714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1397427671740 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1397427671768 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1397427671814 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1397427671815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1397427671815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1397427671815 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 13 1 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 13 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1397427671817 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1397427671817 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1397427671817 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1397427671818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 27 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1397427671818 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1397427671818 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1397427671818 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397427671926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1397427672444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397427672803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1397427672847 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1397427673929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397427673929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1397427673988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1397427674284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1397427674284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397427674986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1397427674986 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1397427674986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1397427675003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397427675013 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1397427675038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/singularity/GIT/2D-Mapping-VHDL/Controller/output_files/Controller.fit.smsg " "Generated suppressed messages file /home/singularity/GIT/2D-Mapping-VHDL/Controller/output_files/Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1397427675216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397427675244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 03:51:15 2014 " "Processing ended: Mon Apr 14 03:51:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397427675244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397427675244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397427675244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1397427675244 ""}
