
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (13 2)  (251 499)  (251 499)  routing T_4_31.span4_vert_31 <X> T_4_31.span4_vert_7
 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (7 4)  (343 500)  (343 500)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_bnl_5 lc_trk_g0_5
 (8 4)  (344 500)  (344 500)  routing T_6_31.logic_op_bnl_5 <X> T_6_31.lc_trk_g0_5
 (15 4)  (361 500)  (361 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (361 501)  (361 501)  routing T_6_31.lc_trk_g0_5 <X> T_6_31.wire_gbuf/in
 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (15 14)  (457 511)  (457 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (15 14)  (511 511)  (511 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (6 4)  (654 500)  (654 500)  routing T_12_31.span12_vert_13 <X> T_12_31.lc_trk_g0_5
 (7 4)  (655 500)  (655 500)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (15 4)  (673 500)  (673 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (673 501)  (673 501)  routing T_12_31.lc_trk_g0_5 <X> T_12_31.wire_gbuf/in
 (2 6)  (662 503)  (662 503)  IO control bit: GIOUP1_REN_1

 (3 9)  (663 505)  (663 505)  IO control bit: GIOUP1_IE_1

 (15 12)  (673 508)  (673 508)  IO control bit: GIOUP1_cf_bit_39

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (15 14)  (673 511)  (673 511)  IO control bit: GIOUP1_extra_padeb_test_1

 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (15 14)  (731 511)  (731 511)  IO control bit: GIOUP0_extra_padeb_test_1

 (14 15)  (730 510)  (730 510)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_14_31

 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (15 14)  (893 511)  (893 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (15 14)  (1055 511)  (1055 511)  IO control bit: GIORIGHT0_extra_padeb_test_1

 (14 15)  (1054 510)  (1054 510)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_1_30

 (28 0)  (82 480)  (82 480)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 480)  (83 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 480)  (84 480)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 480)  (86 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (89 480)  (89 480)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.input_2_0
 (36 0)  (90 480)  (90 480)  LC_0 Logic Functioning bit
 (39 0)  (93 480)  (93 480)  LC_0 Logic Functioning bit
 (41 0)  (95 480)  (95 480)  LC_0 Logic Functioning bit
 (42 0)  (96 480)  (96 480)  LC_0 Logic Functioning bit
 (44 0)  (98 480)  (98 480)  LC_0 Logic Functioning bit
 (30 1)  (84 481)  (84 481)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 481)  (86 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (88 481)  (88 481)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.input_2_0
 (35 1)  (89 481)  (89 481)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.input_2_0
 (36 1)  (90 481)  (90 481)  LC_0 Logic Functioning bit
 (39 1)  (93 481)  (93 481)  LC_0 Logic Functioning bit
 (41 1)  (95 481)  (95 481)  LC_0 Logic Functioning bit
 (42 1)  (96 481)  (96 481)  LC_0 Logic Functioning bit
 (49 1)  (103 481)  (103 481)  Carry_In_Mux bit 

 (32 2)  (86 482)  (86 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (94 482)  (94 482)  LC_1 Logic Functioning bit
 (41 2)  (95 482)  (95 482)  LC_1 Logic Functioning bit
 (42 2)  (96 482)  (96 482)  LC_1 Logic Functioning bit
 (43 2)  (97 482)  (97 482)  LC_1 Logic Functioning bit
 (40 3)  (94 483)  (94 483)  LC_1 Logic Functioning bit
 (41 3)  (95 483)  (95 483)  LC_1 Logic Functioning bit
 (42 3)  (96 483)  (96 483)  LC_1 Logic Functioning bit
 (43 3)  (97 483)  (97 483)  LC_1 Logic Functioning bit
 (22 6)  (76 486)  (76 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (16 8)  (70 488)  (70 488)  routing T_1_30.sp12_v_t_6 <X> T_1_30.lc_trk_g2_1
 (17 8)  (71 488)  (71 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 10)  (75 490)  (75 490)  routing T_1_30.wire_logic_cluster/lc_7/out <X> T_1_30.lc_trk_g2_7
 (22 10)  (76 490)  (76 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (16 12)  (70 492)  (70 492)  routing T_1_30.sp4_v_t_12 <X> T_1_30.lc_trk_g3_1
 (17 12)  (71 492)  (71 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (72 492)  (72 492)  routing T_1_30.sp4_v_t_12 <X> T_1_30.lc_trk_g3_1
 (32 14)  (86 494)  (86 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 494)  (87 494)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 494)  (88 494)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 494)  (90 494)  LC_7 Logic Functioning bit
 (37 14)  (91 494)  (91 494)  LC_7 Logic Functioning bit
 (38 14)  (92 494)  (92 494)  LC_7 Logic Functioning bit
 (39 14)  (93 494)  (93 494)  LC_7 Logic Functioning bit
 (41 14)  (95 494)  (95 494)  LC_7 Logic Functioning bit
 (43 14)  (97 494)  (97 494)  LC_7 Logic Functioning bit
 (28 15)  (82 495)  (82 495)  routing T_1_30.lc_trk_g2_1 <X> T_1_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 495)  (83 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (90 495)  (90 495)  LC_7 Logic Functioning bit
 (37 15)  (91 495)  (91 495)  LC_7 Logic Functioning bit
 (38 15)  (92 495)  (92 495)  LC_7 Logic Functioning bit
 (39 15)  (93 495)  (93 495)  LC_7 Logic Functioning bit
 (40 15)  (94 495)  (94 495)  LC_7 Logic Functioning bit
 (42 15)  (96 495)  (96 495)  LC_7 Logic Functioning bit


LogicTile_2_30

 (27 0)  (135 480)  (135 480)  routing T_2_30.lc_trk_g1_0 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 480)  (137 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 480)  (140 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 480)  (144 480)  LC_0 Logic Functioning bit
 (39 0)  (147 480)  (147 480)  LC_0 Logic Functioning bit
 (41 0)  (149 480)  (149 480)  LC_0 Logic Functioning bit
 (42 0)  (150 480)  (150 480)  LC_0 Logic Functioning bit
 (44 0)  (152 480)  (152 480)  LC_0 Logic Functioning bit
 (45 0)  (153 480)  (153 480)  LC_0 Logic Functioning bit
 (48 0)  (156 480)  (156 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (32 1)  (140 481)  (140 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (142 481)  (142 481)  routing T_2_30.lc_trk_g1_1 <X> T_2_30.input_2_0
 (36 1)  (144 481)  (144 481)  LC_0 Logic Functioning bit
 (39 1)  (147 481)  (147 481)  LC_0 Logic Functioning bit
 (41 1)  (149 481)  (149 481)  LC_0 Logic Functioning bit
 (42 1)  (150 481)  (150 481)  LC_0 Logic Functioning bit
 (49 1)  (157 481)  (157 481)  Carry_In_Mux bit 

 (0 2)  (108 482)  (108 482)  routing T_2_30.glb_netwk_7 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (1 2)  (109 482)  (109 482)  routing T_2_30.glb_netwk_7 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (110 482)  (110 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (140 482)  (140 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 482)  (144 482)  LC_1 Logic Functioning bit
 (37 2)  (145 482)  (145 482)  LC_1 Logic Functioning bit
 (38 2)  (146 482)  (146 482)  LC_1 Logic Functioning bit
 (39 2)  (147 482)  (147 482)  LC_1 Logic Functioning bit
 (45 2)  (153 482)  (153 482)  LC_1 Logic Functioning bit
 (0 3)  (108 483)  (108 483)  routing T_2_30.glb_netwk_7 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (36 3)  (144 483)  (144 483)  LC_1 Logic Functioning bit
 (37 3)  (145 483)  (145 483)  LC_1 Logic Functioning bit
 (38 3)  (146 483)  (146 483)  LC_1 Logic Functioning bit
 (39 3)  (147 483)  (147 483)  LC_1 Logic Functioning bit
 (52 3)  (160 483)  (160 483)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (109 484)  (109 484)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (122 484)  (122 484)  routing T_2_30.lft_op_0 <X> T_2_30.lc_trk_g1_0
 (15 4)  (123 484)  (123 484)  routing T_2_30.lft_op_1 <X> T_2_30.lc_trk_g1_1
 (17 4)  (125 484)  (125 484)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (126 484)  (126 484)  routing T_2_30.lft_op_1 <X> T_2_30.lc_trk_g1_1
 (0 5)  (108 485)  (108 485)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/cen
 (15 5)  (123 485)  (123 485)  routing T_2_30.lft_op_0 <X> T_2_30.lc_trk_g1_0
 (17 5)  (125 485)  (125 485)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (0 14)  (108 494)  (108 494)  routing T_2_30.glb_netwk_6 <X> T_2_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 494)  (109 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (108 495)  (108 495)  routing T_2_30.glb_netwk_6 <X> T_2_30.wire_logic_cluster/lc_7/s_r


LogicTile_3_30

 (25 0)  (187 480)  (187 480)  routing T_3_30.sp4_v_b_10 <X> T_3_30.lc_trk_g0_2
 (22 1)  (184 481)  (184 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (185 481)  (185 481)  routing T_3_30.sp4_v_b_10 <X> T_3_30.lc_trk_g0_2
 (25 1)  (187 481)  (187 481)  routing T_3_30.sp4_v_b_10 <X> T_3_30.lc_trk_g0_2
 (0 2)  (162 482)  (162 482)  routing T_3_30.glb_netwk_7 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (1 2)  (163 482)  (163 482)  routing T_3_30.glb_netwk_7 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (2 2)  (164 482)  (164 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (194 482)  (194 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 482)  (195 482)  routing T_3_30.lc_trk_g2_2 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 482)  (198 482)  LC_1 Logic Functioning bit
 (37 2)  (199 482)  (199 482)  LC_1 Logic Functioning bit
 (38 2)  (200 482)  (200 482)  LC_1 Logic Functioning bit
 (39 2)  (201 482)  (201 482)  LC_1 Logic Functioning bit
 (45 2)  (207 482)  (207 482)  LC_1 Logic Functioning bit
 (0 3)  (162 483)  (162 483)  routing T_3_30.glb_netwk_7 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (31 3)  (193 483)  (193 483)  routing T_3_30.lc_trk_g2_2 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 483)  (198 483)  LC_1 Logic Functioning bit
 (37 3)  (199 483)  (199 483)  LC_1 Logic Functioning bit
 (38 3)  (200 483)  (200 483)  LC_1 Logic Functioning bit
 (39 3)  (201 483)  (201 483)  LC_1 Logic Functioning bit
 (48 3)  (210 483)  (210 483)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (163 484)  (163 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (163 485)  (163 485)  routing T_3_30.lc_trk_g0_2 <X> T_3_30.wire_logic_cluster/lc_7/cen
 (22 9)  (184 489)  (184 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (185 489)  (185 489)  routing T_3_30.sp4_v_b_42 <X> T_3_30.lc_trk_g2_2
 (24 9)  (186 489)  (186 489)  routing T_3_30.sp4_v_b_42 <X> T_3_30.lc_trk_g2_2
 (0 14)  (162 494)  (162 494)  routing T_3_30.glb_netwk_6 <X> T_3_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 494)  (163 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (162 495)  (162 495)  routing T_3_30.glb_netwk_6 <X> T_3_30.wire_logic_cluster/lc_7/s_r


LogicTile_4_30

 (28 0)  (244 480)  (244 480)  routing T_4_30.lc_trk_g2_1 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 480)  (245 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 480)  (248 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (253 480)  (253 480)  LC_0 Logic Functioning bit
 (39 0)  (255 480)  (255 480)  LC_0 Logic Functioning bit
 (41 0)  (257 480)  (257 480)  LC_0 Logic Functioning bit
 (43 0)  (259 480)  (259 480)  LC_0 Logic Functioning bit
 (45 0)  (261 480)  (261 480)  LC_0 Logic Functioning bit
 (37 1)  (253 481)  (253 481)  LC_0 Logic Functioning bit
 (39 1)  (255 481)  (255 481)  LC_0 Logic Functioning bit
 (41 1)  (257 481)  (257 481)  LC_0 Logic Functioning bit
 (43 1)  (259 481)  (259 481)  LC_0 Logic Functioning bit
 (49 1)  (265 481)  (265 481)  Carry_In_Mux bit 

 (52 1)  (268 481)  (268 481)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (216 482)  (216 482)  routing T_4_30.glb_netwk_7 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (1 2)  (217 482)  (217 482)  routing T_4_30.glb_netwk_7 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (2 2)  (218 482)  (218 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 483)  (216 483)  routing T_4_30.glb_netwk_7 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (0 4)  (216 484)  (216 484)  routing T_4_30.lc_trk_g2_2 <X> T_4_30.wire_logic_cluster/lc_7/cen
 (1 4)  (217 484)  (217 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (217 485)  (217 485)  routing T_4_30.lc_trk_g2_2 <X> T_4_30.wire_logic_cluster/lc_7/cen
 (17 8)  (233 488)  (233 488)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (234 488)  (234 488)  routing T_4_30.bnl_op_1 <X> T_4_30.lc_trk_g2_1
 (18 9)  (234 489)  (234 489)  routing T_4_30.bnl_op_1 <X> T_4_30.lc_trk_g2_1
 (22 9)  (238 489)  (238 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (239 489)  (239 489)  routing T_4_30.sp4_v_b_42 <X> T_4_30.lc_trk_g2_2
 (24 9)  (240 489)  (240 489)  routing T_4_30.sp4_v_b_42 <X> T_4_30.lc_trk_g2_2
 (0 14)  (216 494)  (216 494)  routing T_4_30.glb_netwk_6 <X> T_4_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 494)  (217 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (216 495)  (216 495)  routing T_4_30.glb_netwk_6 <X> T_4_30.wire_logic_cluster/lc_7/s_r


LogicTile_5_30

 (22 3)  (292 483)  (292 483)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (0 10)  (270 490)  (270 490)  routing T_5_30.glb_netwk_6 <X> T_5_30.glb2local_2
 (1 10)  (271 490)  (271 490)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (25 10)  (295 490)  (295 490)  routing T_5_30.sp12_v_b_6 <X> T_5_30.lc_trk_g2_6
 (28 10)  (298 490)  (298 490)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 490)  (299 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 490)  (300 490)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 490)  (301 490)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 490)  (302 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 490)  (306 490)  LC_5 Logic Functioning bit
 (37 10)  (307 490)  (307 490)  LC_5 Logic Functioning bit
 (38 10)  (308 490)  (308 490)  LC_5 Logic Functioning bit
 (39 10)  (309 490)  (309 490)  LC_5 Logic Functioning bit
 (41 10)  (311 490)  (311 490)  LC_5 Logic Functioning bit
 (43 10)  (313 490)  (313 490)  LC_5 Logic Functioning bit
 (1 11)  (271 491)  (271 491)  routing T_5_30.glb_netwk_6 <X> T_5_30.glb2local_2
 (22 11)  (292 491)  (292 491)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (294 491)  (294 491)  routing T_5_30.sp12_v_b_6 <X> T_5_30.lc_trk_g2_6
 (25 11)  (295 491)  (295 491)  routing T_5_30.sp12_v_b_6 <X> T_5_30.lc_trk_g2_6
 (30 11)  (300 491)  (300 491)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 491)  (301 491)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 491)  (306 491)  LC_5 Logic Functioning bit
 (37 11)  (307 491)  (307 491)  LC_5 Logic Functioning bit
 (38 11)  (308 491)  (308 491)  LC_5 Logic Functioning bit
 (39 11)  (309 491)  (309 491)  LC_5 Logic Functioning bit
 (41 11)  (311 491)  (311 491)  LC_5 Logic Functioning bit
 (43 11)  (313 491)  (313 491)  LC_5 Logic Functioning bit


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_1_29

 (14 0)  (68 464)  (68 464)  routing T_1_29.sp4_v_b_8 <X> T_1_29.lc_trk_g0_0
 (15 0)  (69 464)  (69 464)  routing T_1_29.bot_op_1 <X> T_1_29.lc_trk_g0_1
 (17 0)  (71 464)  (71 464)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (76 464)  (76 464)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (78 464)  (78 464)  routing T_1_29.bot_op_3 <X> T_1_29.lc_trk_g0_3
 (27 0)  (81 464)  (81 464)  routing T_1_29.lc_trk_g1_0 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 464)  (83 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (98 464)  (98 464)  LC_0 Logic Functioning bit
 (14 1)  (68 465)  (68 465)  routing T_1_29.sp4_v_b_8 <X> T_1_29.lc_trk_g0_0
 (16 1)  (70 465)  (70 465)  routing T_1_29.sp4_v_b_8 <X> T_1_29.lc_trk_g0_0
 (17 1)  (71 465)  (71 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (76 465)  (76 465)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (78 465)  (78 465)  routing T_1_29.bot_op_2 <X> T_1_29.lc_trk_g0_2
 (32 1)  (86 465)  (86 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (14 2)  (68 466)  (68 466)  routing T_1_29.sp4_v_t_1 <X> T_1_29.lc_trk_g0_4
 (15 2)  (69 466)  (69 466)  routing T_1_29.bot_op_5 <X> T_1_29.lc_trk_g0_5
 (17 2)  (71 466)  (71 466)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (83 466)  (83 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 466)  (84 466)  routing T_1_29.lc_trk_g0_6 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 466)  (86 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 466)  (90 466)  LC_1 Logic Functioning bit
 (39 2)  (93 466)  (93 466)  LC_1 Logic Functioning bit
 (41 2)  (95 466)  (95 466)  LC_1 Logic Functioning bit
 (42 2)  (96 466)  (96 466)  LC_1 Logic Functioning bit
 (44 2)  (98 466)  (98 466)  LC_1 Logic Functioning bit
 (48 2)  (102 466)  (102 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (68 467)  (68 467)  routing T_1_29.sp4_v_t_1 <X> T_1_29.lc_trk_g0_4
 (16 3)  (70 467)  (70 467)  routing T_1_29.sp4_v_t_1 <X> T_1_29.lc_trk_g0_4
 (17 3)  (71 467)  (71 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (76 467)  (76 467)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (78 467)  (78 467)  routing T_1_29.bot_op_6 <X> T_1_29.lc_trk_g0_6
 (30 3)  (84 467)  (84 467)  routing T_1_29.lc_trk_g0_6 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (86 467)  (86 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (88 467)  (88 467)  routing T_1_29.lc_trk_g1_2 <X> T_1_29.input_2_1
 (35 3)  (89 467)  (89 467)  routing T_1_29.lc_trk_g1_2 <X> T_1_29.input_2_1
 (36 3)  (90 467)  (90 467)  LC_1 Logic Functioning bit
 (39 3)  (93 467)  (93 467)  LC_1 Logic Functioning bit
 (41 3)  (95 467)  (95 467)  LC_1 Logic Functioning bit
 (42 3)  (96 467)  (96 467)  LC_1 Logic Functioning bit
 (17 4)  (71 468)  (71 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (79 468)  (79 468)  routing T_1_29.sp4_v_b_10 <X> T_1_29.lc_trk_g1_2
 (29 4)  (83 468)  (83 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 468)  (86 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (89 468)  (89 468)  routing T_1_29.lc_trk_g0_4 <X> T_1_29.input_2_2
 (36 4)  (90 468)  (90 468)  LC_2 Logic Functioning bit
 (39 4)  (93 468)  (93 468)  LC_2 Logic Functioning bit
 (41 4)  (95 468)  (95 468)  LC_2 Logic Functioning bit
 (42 4)  (96 468)  (96 468)  LC_2 Logic Functioning bit
 (44 4)  (98 468)  (98 468)  LC_2 Logic Functioning bit
 (15 5)  (69 469)  (69 469)  routing T_1_29.bot_op_0 <X> T_1_29.lc_trk_g1_0
 (17 5)  (71 469)  (71 469)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (76 469)  (76 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (77 469)  (77 469)  routing T_1_29.sp4_v_b_10 <X> T_1_29.lc_trk_g1_2
 (25 5)  (79 469)  (79 469)  routing T_1_29.sp4_v_b_10 <X> T_1_29.lc_trk_g1_2
 (32 5)  (86 469)  (86 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (90 469)  (90 469)  LC_2 Logic Functioning bit
 (39 5)  (93 469)  (93 469)  LC_2 Logic Functioning bit
 (41 5)  (95 469)  (95 469)  LC_2 Logic Functioning bit
 (42 5)  (96 469)  (96 469)  LC_2 Logic Functioning bit
 (25 6)  (79 470)  (79 470)  routing T_1_29.sp4_v_t_3 <X> T_1_29.lc_trk_g1_6
 (29 6)  (83 470)  (83 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 470)  (86 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (89 470)  (89 470)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.input_2_3
 (36 6)  (90 470)  (90 470)  LC_3 Logic Functioning bit
 (39 6)  (93 470)  (93 470)  LC_3 Logic Functioning bit
 (41 6)  (95 470)  (95 470)  LC_3 Logic Functioning bit
 (42 6)  (96 470)  (96 470)  LC_3 Logic Functioning bit
 (44 6)  (98 470)  (98 470)  LC_3 Logic Functioning bit
 (15 7)  (69 471)  (69 471)  routing T_1_29.bot_op_4 <X> T_1_29.lc_trk_g1_4
 (17 7)  (71 471)  (71 471)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (76 471)  (76 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (77 471)  (77 471)  routing T_1_29.sp4_v_t_3 <X> T_1_29.lc_trk_g1_6
 (25 7)  (79 471)  (79 471)  routing T_1_29.sp4_v_t_3 <X> T_1_29.lc_trk_g1_6
 (30 7)  (84 471)  (84 471)  routing T_1_29.lc_trk_g0_2 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (86 471)  (86 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (88 471)  (88 471)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.input_2_3
 (35 7)  (89 471)  (89 471)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.input_2_3
 (36 7)  (90 471)  (90 471)  LC_3 Logic Functioning bit
 (39 7)  (93 471)  (93 471)  LC_3 Logic Functioning bit
 (41 7)  (95 471)  (95 471)  LC_3 Logic Functioning bit
 (42 7)  (96 471)  (96 471)  LC_3 Logic Functioning bit
 (29 8)  (83 472)  (83 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 472)  (86 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 472)  (90 472)  LC_4 Logic Functioning bit
 (39 8)  (93 472)  (93 472)  LC_4 Logic Functioning bit
 (41 8)  (95 472)  (95 472)  LC_4 Logic Functioning bit
 (42 8)  (96 472)  (96 472)  LC_4 Logic Functioning bit
 (44 8)  (98 472)  (98 472)  LC_4 Logic Functioning bit
 (30 9)  (84 473)  (84 473)  routing T_1_29.lc_trk_g0_3 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (86 473)  (86 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (88 473)  (88 473)  routing T_1_29.lc_trk_g1_1 <X> T_1_29.input_2_4
 (36 9)  (90 473)  (90 473)  LC_4 Logic Functioning bit
 (39 9)  (93 473)  (93 473)  LC_4 Logic Functioning bit
 (41 9)  (95 473)  (95 473)  LC_4 Logic Functioning bit
 (42 9)  (96 473)  (96 473)  LC_4 Logic Functioning bit
 (27 10)  (81 474)  (81 474)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 474)  (82 474)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 474)  (83 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 474)  (86 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (89 474)  (89 474)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.input_2_5
 (36 10)  (90 474)  (90 474)  LC_5 Logic Functioning bit
 (39 10)  (93 474)  (93 474)  LC_5 Logic Functioning bit
 (41 10)  (95 474)  (95 474)  LC_5 Logic Functioning bit
 (42 10)  (96 474)  (96 474)  LC_5 Logic Functioning bit
 (44 10)  (98 474)  (98 474)  LC_5 Logic Functioning bit
 (30 11)  (84 475)  (84 475)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 475)  (86 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (88 475)  (88 475)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.input_2_5
 (36 11)  (90 475)  (90 475)  LC_5 Logic Functioning bit
 (39 11)  (93 475)  (93 475)  LC_5 Logic Functioning bit
 (41 11)  (95 475)  (95 475)  LC_5 Logic Functioning bit
 (42 11)  (96 475)  (96 475)  LC_5 Logic Functioning bit
 (16 12)  (70 476)  (70 476)  routing T_1_29.sp4_v_t_12 <X> T_1_29.lc_trk_g3_1
 (17 12)  (71 476)  (71 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (72 476)  (72 476)  routing T_1_29.sp4_v_t_12 <X> T_1_29.lc_trk_g3_1
 (22 12)  (76 476)  (76 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (83 476)  (83 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 476)  (84 476)  routing T_1_29.lc_trk_g0_5 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 476)  (86 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (89 476)  (89 476)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.input_2_6
 (36 12)  (90 476)  (90 476)  LC_6 Logic Functioning bit
 (39 12)  (93 476)  (93 476)  LC_6 Logic Functioning bit
 (41 12)  (95 476)  (95 476)  LC_6 Logic Functioning bit
 (42 12)  (96 476)  (96 476)  LC_6 Logic Functioning bit
 (44 12)  (98 476)  (98 476)  LC_6 Logic Functioning bit
 (32 13)  (86 477)  (86 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (87 477)  (87 477)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.input_2_6
 (34 13)  (88 477)  (88 477)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.input_2_6
 (36 13)  (90 477)  (90 477)  LC_6 Logic Functioning bit
 (39 13)  (93 477)  (93 477)  LC_6 Logic Functioning bit
 (41 13)  (95 477)  (95 477)  LC_6 Logic Functioning bit
 (42 13)  (96 477)  (96 477)  LC_6 Logic Functioning bit
 (17 14)  (71 478)  (71 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (81 478)  (81 478)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 478)  (82 478)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 478)  (83 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 478)  (86 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 478)  (90 478)  LC_7 Logic Functioning bit
 (37 14)  (91 478)  (91 478)  LC_7 Logic Functioning bit
 (38 14)  (92 478)  (92 478)  LC_7 Logic Functioning bit
 (39 14)  (93 478)  (93 478)  LC_7 Logic Functioning bit
 (44 14)  (98 478)  (98 478)  LC_7 Logic Functioning bit
 (40 15)  (94 479)  (94 479)  LC_7 Logic Functioning bit
 (41 15)  (95 479)  (95 479)  LC_7 Logic Functioning bit
 (42 15)  (96 479)  (96 479)  LC_7 Logic Functioning bit
 (43 15)  (97 479)  (97 479)  LC_7 Logic Functioning bit


LogicTile_2_29

 (15 0)  (123 464)  (123 464)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g0_1
 (17 0)  (125 464)  (125 464)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 464)  (126 464)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g0_1
 (21 0)  (129 464)  (129 464)  routing T_2_29.lft_op_3 <X> T_2_29.lc_trk_g0_3
 (22 0)  (130 464)  (130 464)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (132 464)  (132 464)  routing T_2_29.lft_op_3 <X> T_2_29.lc_trk_g0_3
 (25 0)  (133 464)  (133 464)  routing T_2_29.lft_op_2 <X> T_2_29.lc_trk_g0_2
 (29 0)  (137 464)  (137 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (143 464)  (143 464)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.input_2_0
 (44 0)  (152 464)  (152 464)  LC_0 Logic Functioning bit
 (22 1)  (130 465)  (130 465)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (132 465)  (132 465)  routing T_2_29.lft_op_2 <X> T_2_29.lc_trk_g0_2
 (32 1)  (140 465)  (140 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (142 465)  (142 465)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.input_2_0
 (35 1)  (143 465)  (143 465)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.input_2_0
 (0 2)  (108 466)  (108 466)  routing T_2_29.glb_netwk_7 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (1 2)  (109 466)  (109 466)  routing T_2_29.glb_netwk_7 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (110 466)  (110 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 466)  (122 466)  routing T_2_29.lft_op_4 <X> T_2_29.lc_trk_g0_4
 (15 2)  (123 466)  (123 466)  routing T_2_29.lft_op_5 <X> T_2_29.lc_trk_g0_5
 (17 2)  (125 466)  (125 466)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (126 466)  (126 466)  routing T_2_29.lft_op_5 <X> T_2_29.lc_trk_g0_5
 (21 2)  (129 466)  (129 466)  routing T_2_29.lft_op_7 <X> T_2_29.lc_trk_g0_7
 (22 2)  (130 466)  (130 466)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (132 466)  (132 466)  routing T_2_29.lft_op_7 <X> T_2_29.lc_trk_g0_7
 (25 2)  (133 466)  (133 466)  routing T_2_29.lft_op_6 <X> T_2_29.lc_trk_g0_6
 (29 2)  (137 466)  (137 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 466)  (140 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 466)  (144 466)  LC_1 Logic Functioning bit
 (39 2)  (147 466)  (147 466)  LC_1 Logic Functioning bit
 (41 2)  (149 466)  (149 466)  LC_1 Logic Functioning bit
 (42 2)  (150 466)  (150 466)  LC_1 Logic Functioning bit
 (44 2)  (152 466)  (152 466)  LC_1 Logic Functioning bit
 (45 2)  (153 466)  (153 466)  LC_1 Logic Functioning bit
 (0 3)  (108 467)  (108 467)  routing T_2_29.glb_netwk_7 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (15 3)  (123 467)  (123 467)  routing T_2_29.lft_op_4 <X> T_2_29.lc_trk_g0_4
 (17 3)  (125 467)  (125 467)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (130 467)  (130 467)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (132 467)  (132 467)  routing T_2_29.lft_op_6 <X> T_2_29.lc_trk_g0_6
 (30 3)  (138 467)  (138 467)  routing T_2_29.lc_trk_g0_2 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 467)  (140 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 467)  (144 467)  LC_1 Logic Functioning bit
 (39 3)  (147 467)  (147 467)  LC_1 Logic Functioning bit
 (41 3)  (149 467)  (149 467)  LC_1 Logic Functioning bit
 (42 3)  (150 467)  (150 467)  LC_1 Logic Functioning bit
 (51 3)  (159 467)  (159 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (160 467)  (160 467)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (109 468)  (109 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (137 468)  (137 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 468)  (140 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 468)  (144 468)  LC_2 Logic Functioning bit
 (39 4)  (147 468)  (147 468)  LC_2 Logic Functioning bit
 (41 4)  (149 468)  (149 468)  LC_2 Logic Functioning bit
 (42 4)  (150 468)  (150 468)  LC_2 Logic Functioning bit
 (44 4)  (152 468)  (152 468)  LC_2 Logic Functioning bit
 (45 4)  (153 468)  (153 468)  LC_2 Logic Functioning bit
 (0 5)  (108 469)  (108 469)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/cen
 (30 5)  (138 469)  (138 469)  routing T_2_29.lc_trk_g0_3 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 469)  (140 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (143 469)  (143 469)  routing T_2_29.lc_trk_g0_2 <X> T_2_29.input_2_2
 (36 5)  (144 469)  (144 469)  LC_2 Logic Functioning bit
 (39 5)  (147 469)  (147 469)  LC_2 Logic Functioning bit
 (41 5)  (149 469)  (149 469)  LC_2 Logic Functioning bit
 (42 5)  (150 469)  (150 469)  LC_2 Logic Functioning bit
 (52 5)  (160 469)  (160 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 6)  (130 470)  (130 470)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (132 470)  (132 470)  routing T_2_29.bot_op_7 <X> T_2_29.lc_trk_g1_7
 (29 6)  (137 470)  (137 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 470)  (138 470)  routing T_2_29.lc_trk_g0_4 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 470)  (140 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 470)  (144 470)  LC_3 Logic Functioning bit
 (39 6)  (147 470)  (147 470)  LC_3 Logic Functioning bit
 (41 6)  (149 470)  (149 470)  LC_3 Logic Functioning bit
 (42 6)  (150 470)  (150 470)  LC_3 Logic Functioning bit
 (44 6)  (152 470)  (152 470)  LC_3 Logic Functioning bit
 (45 6)  (153 470)  (153 470)  LC_3 Logic Functioning bit
 (32 7)  (140 471)  (140 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 471)  (143 471)  routing T_2_29.lc_trk_g0_3 <X> T_2_29.input_2_3
 (36 7)  (144 471)  (144 471)  LC_3 Logic Functioning bit
 (39 7)  (147 471)  (147 471)  LC_3 Logic Functioning bit
 (41 7)  (149 471)  (149 471)  LC_3 Logic Functioning bit
 (42 7)  (150 471)  (150 471)  LC_3 Logic Functioning bit
 (52 7)  (160 471)  (160 471)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (29 8)  (137 472)  (137 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 472)  (138 472)  routing T_2_29.lc_trk_g0_5 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 472)  (140 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 472)  (143 472)  routing T_2_29.lc_trk_g0_4 <X> T_2_29.input_2_4
 (36 8)  (144 472)  (144 472)  LC_4 Logic Functioning bit
 (39 8)  (147 472)  (147 472)  LC_4 Logic Functioning bit
 (41 8)  (149 472)  (149 472)  LC_4 Logic Functioning bit
 (42 8)  (150 472)  (150 472)  LC_4 Logic Functioning bit
 (44 8)  (152 472)  (152 472)  LC_4 Logic Functioning bit
 (45 8)  (153 472)  (153 472)  LC_4 Logic Functioning bit
 (14 9)  (122 473)  (122 473)  routing T_2_29.tnl_op_0 <X> T_2_29.lc_trk_g2_0
 (15 9)  (123 473)  (123 473)  routing T_2_29.tnl_op_0 <X> T_2_29.lc_trk_g2_0
 (17 9)  (125 473)  (125 473)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (32 9)  (140 473)  (140 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (144 473)  (144 473)  LC_4 Logic Functioning bit
 (39 9)  (147 473)  (147 473)  LC_4 Logic Functioning bit
 (41 9)  (149 473)  (149 473)  LC_4 Logic Functioning bit
 (42 9)  (150 473)  (150 473)  LC_4 Logic Functioning bit
 (46 9)  (154 473)  (154 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (160 473)  (160 473)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (29 10)  (137 474)  (137 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 474)  (138 474)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 474)  (140 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (143 474)  (143 474)  routing T_2_29.lc_trk_g0_5 <X> T_2_29.input_2_5
 (36 10)  (144 474)  (144 474)  LC_5 Logic Functioning bit
 (39 10)  (147 474)  (147 474)  LC_5 Logic Functioning bit
 (41 10)  (149 474)  (149 474)  LC_5 Logic Functioning bit
 (42 10)  (150 474)  (150 474)  LC_5 Logic Functioning bit
 (44 10)  (152 474)  (152 474)  LC_5 Logic Functioning bit
 (45 10)  (153 474)  (153 474)  LC_5 Logic Functioning bit
 (46 10)  (154 474)  (154 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (138 475)  (138 475)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 475)  (140 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 475)  (144 475)  LC_5 Logic Functioning bit
 (39 11)  (147 475)  (147 475)  LC_5 Logic Functioning bit
 (41 11)  (149 475)  (149 475)  LC_5 Logic Functioning bit
 (42 11)  (150 475)  (150 475)  LC_5 Logic Functioning bit
 (52 11)  (160 475)  (160 475)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (29 12)  (137 476)  (137 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 476)  (138 476)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 476)  (140 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (143 476)  (143 476)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.input_2_6
 (36 12)  (144 476)  (144 476)  LC_6 Logic Functioning bit
 (39 12)  (147 476)  (147 476)  LC_6 Logic Functioning bit
 (41 12)  (149 476)  (149 476)  LC_6 Logic Functioning bit
 (42 12)  (150 476)  (150 476)  LC_6 Logic Functioning bit
 (44 12)  (152 476)  (152 476)  LC_6 Logic Functioning bit
 (45 12)  (153 476)  (153 476)  LC_6 Logic Functioning bit
 (48 12)  (156 476)  (156 476)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (30 13)  (138 477)  (138 477)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 477)  (140 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (143 477)  (143 477)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.input_2_6
 (36 13)  (144 477)  (144 477)  LC_6 Logic Functioning bit
 (39 13)  (147 477)  (147 477)  LC_6 Logic Functioning bit
 (41 13)  (149 477)  (149 477)  LC_6 Logic Functioning bit
 (42 13)  (150 477)  (150 477)  LC_6 Logic Functioning bit
 (48 13)  (156 477)  (156 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (108 478)  (108 478)  routing T_2_29.glb_netwk_6 <X> T_2_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 478)  (109 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (136 478)  (136 478)  routing T_2_29.lc_trk_g2_0 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 478)  (137 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 478)  (140 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (143 478)  (143 478)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.input_2_7
 (36 14)  (144 478)  (144 478)  LC_7 Logic Functioning bit
 (39 14)  (147 478)  (147 478)  LC_7 Logic Functioning bit
 (41 14)  (149 478)  (149 478)  LC_7 Logic Functioning bit
 (42 14)  (150 478)  (150 478)  LC_7 Logic Functioning bit
 (44 14)  (152 478)  (152 478)  LC_7 Logic Functioning bit
 (45 14)  (153 478)  (153 478)  LC_7 Logic Functioning bit
 (0 15)  (108 479)  (108 479)  routing T_2_29.glb_netwk_6 <X> T_2_29.wire_logic_cluster/lc_7/s_r
 (32 15)  (140 479)  (140 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (143 479)  (143 479)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.input_2_7
 (36 15)  (144 479)  (144 479)  LC_7 Logic Functioning bit
 (39 15)  (147 479)  (147 479)  LC_7 Logic Functioning bit
 (41 15)  (149 479)  (149 479)  LC_7 Logic Functioning bit
 (42 15)  (150 479)  (150 479)  LC_7 Logic Functioning bit
 (48 15)  (156 479)  (156 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_29

 (27 0)  (189 464)  (189 464)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 464)  (190 464)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 464)  (191 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 464)  (194 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (198 464)  (198 464)  LC_0 Logic Functioning bit
 (39 0)  (201 464)  (201 464)  LC_0 Logic Functioning bit
 (41 0)  (203 464)  (203 464)  LC_0 Logic Functioning bit
 (42 0)  (204 464)  (204 464)  LC_0 Logic Functioning bit
 (44 0)  (206 464)  (206 464)  LC_0 Logic Functioning bit
 (45 0)  (207 464)  (207 464)  LC_0 Logic Functioning bit
 (46 0)  (208 464)  (208 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (32 1)  (194 465)  (194 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (195 465)  (195 465)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_0
 (34 1)  (196 465)  (196 465)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_0
 (36 1)  (198 465)  (198 465)  LC_0 Logic Functioning bit
 (39 1)  (201 465)  (201 465)  LC_0 Logic Functioning bit
 (41 1)  (203 465)  (203 465)  LC_0 Logic Functioning bit
 (42 1)  (204 465)  (204 465)  LC_0 Logic Functioning bit
 (49 1)  (211 465)  (211 465)  Carry_In_Mux bit 

 (0 2)  (162 466)  (162 466)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (1 2)  (163 466)  (163 466)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (164 466)  (164 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (194 466)  (194 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 466)  (198 466)  LC_1 Logic Functioning bit
 (37 2)  (199 466)  (199 466)  LC_1 Logic Functioning bit
 (38 2)  (200 466)  (200 466)  LC_1 Logic Functioning bit
 (39 2)  (201 466)  (201 466)  LC_1 Logic Functioning bit
 (45 2)  (207 466)  (207 466)  LC_1 Logic Functioning bit
 (0 3)  (162 467)  (162 467)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (36 3)  (198 467)  (198 467)  LC_1 Logic Functioning bit
 (37 3)  (199 467)  (199 467)  LC_1 Logic Functioning bit
 (38 3)  (200 467)  (200 467)  LC_1 Logic Functioning bit
 (39 3)  (201 467)  (201 467)  LC_1 Logic Functioning bit
 (1 4)  (163 468)  (163 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (162 469)  (162 469)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/cen
 (8 11)  (170 475)  (170 475)  routing T_3_29.sp4_v_b_4 <X> T_3_29.sp4_v_t_42
 (10 11)  (172 475)  (172 475)  routing T_3_29.sp4_v_b_4 <X> T_3_29.sp4_v_t_42
 (14 12)  (176 476)  (176 476)  routing T_3_29.bnl_op_0 <X> T_3_29.lc_trk_g3_0
 (17 12)  (179 476)  (179 476)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 476)  (180 476)  routing T_3_29.bnl_op_1 <X> T_3_29.lc_trk_g3_1
 (14 13)  (176 477)  (176 477)  routing T_3_29.bnl_op_0 <X> T_3_29.lc_trk_g3_0
 (17 13)  (179 477)  (179 477)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (180 477)  (180 477)  routing T_3_29.bnl_op_1 <X> T_3_29.lc_trk_g3_1
 (0 14)  (162 478)  (162 478)  routing T_3_29.glb_netwk_6 <X> T_3_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 478)  (163 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (162 479)  (162 479)  routing T_3_29.glb_netwk_6 <X> T_3_29.wire_logic_cluster/lc_7/s_r


LogicTile_4_29

 (5 0)  (221 464)  (221 464)  routing T_4_29.sp4_v_b_0 <X> T_4_29.sp4_h_r_0
 (8 0)  (224 464)  (224 464)  routing T_4_29.sp4_v_b_1 <X> T_4_29.sp4_h_r_1
 (9 0)  (225 464)  (225 464)  routing T_4_29.sp4_v_b_1 <X> T_4_29.sp4_h_r_1
 (14 0)  (230 464)  (230 464)  routing T_4_29.lft_op_0 <X> T_4_29.lc_trk_g0_0
 (28 0)  (244 464)  (244 464)  routing T_4_29.lc_trk_g2_1 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 464)  (245 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (260 464)  (260 464)  LC_0 Logic Functioning bit
 (3 1)  (219 465)  (219 465)  routing T_4_29.sp12_h_l_23 <X> T_4_29.sp12_v_b_0
 (6 1)  (222 465)  (222 465)  routing T_4_29.sp4_v_b_0 <X> T_4_29.sp4_h_r_0
 (15 1)  (231 465)  (231 465)  routing T_4_29.lft_op_0 <X> T_4_29.lc_trk_g0_0
 (17 1)  (233 465)  (233 465)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (50 1)  (266 465)  (266 465)  Carry_In_Mux bit 

 (28 2)  (244 466)  (244 466)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 466)  (245 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 466)  (248 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 466)  (252 466)  LC_1 Logic Functioning bit
 (37 2)  (253 466)  (253 466)  LC_1 Logic Functioning bit
 (38 2)  (254 466)  (254 466)  LC_1 Logic Functioning bit
 (39 2)  (255 466)  (255 466)  LC_1 Logic Functioning bit
 (44 2)  (260 466)  (260 466)  LC_1 Logic Functioning bit
 (46 2)  (262 466)  (262 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (12 3)  (228 467)  (228 467)  routing T_4_29.sp4_h_l_39 <X> T_4_29.sp4_v_t_39
 (30 3)  (246 467)  (246 467)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (252 467)  (252 467)  LC_1 Logic Functioning bit
 (37 3)  (253 467)  (253 467)  LC_1 Logic Functioning bit
 (38 3)  (254 467)  (254 467)  LC_1 Logic Functioning bit
 (39 3)  (255 467)  (255 467)  LC_1 Logic Functioning bit
 (5 4)  (221 468)  (221 468)  routing T_4_29.sp4_v_b_3 <X> T_4_29.sp4_h_r_3
 (11 4)  (227 468)  (227 468)  routing T_4_29.sp4_v_t_39 <X> T_4_29.sp4_v_b_5
 (28 4)  (244 468)  (244 468)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 468)  (245 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 468)  (248 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 468)  (252 468)  LC_2 Logic Functioning bit
 (37 4)  (253 468)  (253 468)  LC_2 Logic Functioning bit
 (38 4)  (254 468)  (254 468)  LC_2 Logic Functioning bit
 (39 4)  (255 468)  (255 468)  LC_2 Logic Functioning bit
 (44 4)  (260 468)  (260 468)  LC_2 Logic Functioning bit
 (6 5)  (222 469)  (222 469)  routing T_4_29.sp4_v_b_3 <X> T_4_29.sp4_h_r_3
 (12 5)  (228 469)  (228 469)  routing T_4_29.sp4_v_t_39 <X> T_4_29.sp4_v_b_5
 (30 5)  (246 469)  (246 469)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (252 469)  (252 469)  LC_2 Logic Functioning bit
 (37 5)  (253 469)  (253 469)  LC_2 Logic Functioning bit
 (38 5)  (254 469)  (254 469)  LC_2 Logic Functioning bit
 (39 5)  (255 469)  (255 469)  LC_2 Logic Functioning bit
 (53 5)  (269 469)  (269 469)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (244 470)  (244 470)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 470)  (245 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 470)  (246 470)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 470)  (248 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 470)  (252 470)  LC_3 Logic Functioning bit
 (37 6)  (253 470)  (253 470)  LC_3 Logic Functioning bit
 (38 6)  (254 470)  (254 470)  LC_3 Logic Functioning bit
 (39 6)  (255 470)  (255 470)  LC_3 Logic Functioning bit
 (44 6)  (260 470)  (260 470)  LC_3 Logic Functioning bit
 (48 6)  (264 470)  (264 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (36 7)  (252 471)  (252 471)  LC_3 Logic Functioning bit
 (37 7)  (253 471)  (253 471)  LC_3 Logic Functioning bit
 (38 7)  (254 471)  (254 471)  LC_3 Logic Functioning bit
 (39 7)  (255 471)  (255 471)  LC_3 Logic Functioning bit
 (17 8)  (233 472)  (233 472)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (234 472)  (234 472)  routing T_4_29.bnl_op_1 <X> T_4_29.lc_trk_g2_1
 (21 8)  (237 472)  (237 472)  routing T_4_29.bnl_op_3 <X> T_4_29.lc_trk_g2_3
 (22 8)  (238 472)  (238 472)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (241 472)  (241 472)  routing T_4_29.bnl_op_2 <X> T_4_29.lc_trk_g2_2
 (28 8)  (244 472)  (244 472)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 472)  (245 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 472)  (246 472)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 472)  (248 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 472)  (252 472)  LC_4 Logic Functioning bit
 (37 8)  (253 472)  (253 472)  LC_4 Logic Functioning bit
 (38 8)  (254 472)  (254 472)  LC_4 Logic Functioning bit
 (39 8)  (255 472)  (255 472)  LC_4 Logic Functioning bit
 (44 8)  (260 472)  (260 472)  LC_4 Logic Functioning bit
 (18 9)  (234 473)  (234 473)  routing T_4_29.bnl_op_1 <X> T_4_29.lc_trk_g2_1
 (21 9)  (237 473)  (237 473)  routing T_4_29.bnl_op_3 <X> T_4_29.lc_trk_g2_3
 (22 9)  (238 473)  (238 473)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (241 473)  (241 473)  routing T_4_29.bnl_op_2 <X> T_4_29.lc_trk_g2_2
 (36 9)  (252 473)  (252 473)  LC_4 Logic Functioning bit
 (37 9)  (253 473)  (253 473)  LC_4 Logic Functioning bit
 (38 9)  (254 473)  (254 473)  LC_4 Logic Functioning bit
 (39 9)  (255 473)  (255 473)  LC_4 Logic Functioning bit
 (48 9)  (264 473)  (264 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (230 474)  (230 474)  routing T_4_29.bnl_op_4 <X> T_4_29.lc_trk_g2_4
 (17 10)  (233 474)  (233 474)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (234 474)  (234 474)  routing T_4_29.bnl_op_5 <X> T_4_29.lc_trk_g2_5
 (21 10)  (237 474)  (237 474)  routing T_4_29.bnl_op_7 <X> T_4_29.lc_trk_g2_7
 (22 10)  (238 474)  (238 474)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (241 474)  (241 474)  routing T_4_29.bnl_op_6 <X> T_4_29.lc_trk_g2_6
 (28 10)  (244 474)  (244 474)  routing T_4_29.lc_trk_g2_6 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 474)  (245 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 474)  (246 474)  routing T_4_29.lc_trk_g2_6 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 474)  (248 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 474)  (252 474)  LC_5 Logic Functioning bit
 (37 10)  (253 474)  (253 474)  LC_5 Logic Functioning bit
 (38 10)  (254 474)  (254 474)  LC_5 Logic Functioning bit
 (39 10)  (255 474)  (255 474)  LC_5 Logic Functioning bit
 (44 10)  (260 474)  (260 474)  LC_5 Logic Functioning bit
 (8 11)  (224 475)  (224 475)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_v_t_42
 (10 11)  (226 475)  (226 475)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_v_t_42
 (14 11)  (230 475)  (230 475)  routing T_4_29.bnl_op_4 <X> T_4_29.lc_trk_g2_4
 (17 11)  (233 475)  (233 475)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (234 475)  (234 475)  routing T_4_29.bnl_op_5 <X> T_4_29.lc_trk_g2_5
 (21 11)  (237 475)  (237 475)  routing T_4_29.bnl_op_7 <X> T_4_29.lc_trk_g2_7
 (22 11)  (238 475)  (238 475)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (241 475)  (241 475)  routing T_4_29.bnl_op_6 <X> T_4_29.lc_trk_g2_6
 (30 11)  (246 475)  (246 475)  routing T_4_29.lc_trk_g2_6 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (36 11)  (252 475)  (252 475)  LC_5 Logic Functioning bit
 (37 11)  (253 475)  (253 475)  LC_5 Logic Functioning bit
 (38 11)  (254 475)  (254 475)  LC_5 Logic Functioning bit
 (39 11)  (255 475)  (255 475)  LC_5 Logic Functioning bit
 (46 11)  (262 475)  (262 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (28 12)  (244 476)  (244 476)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 476)  (245 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 476)  (246 476)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 476)  (248 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 476)  (252 476)  LC_6 Logic Functioning bit
 (37 12)  (253 476)  (253 476)  LC_6 Logic Functioning bit
 (38 12)  (254 476)  (254 476)  LC_6 Logic Functioning bit
 (39 12)  (255 476)  (255 476)  LC_6 Logic Functioning bit
 (44 12)  (260 476)  (260 476)  LC_6 Logic Functioning bit
 (30 13)  (246 477)  (246 477)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (252 477)  (252 477)  LC_6 Logic Functioning bit
 (37 13)  (253 477)  (253 477)  LC_6 Logic Functioning bit
 (38 13)  (254 477)  (254 477)  LC_6 Logic Functioning bit
 (39 13)  (255 477)  (255 477)  LC_6 Logic Functioning bit
 (29 14)  (245 478)  (245 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 478)  (248 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (251 478)  (251 478)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.input_2_7
 (36 14)  (252 478)  (252 478)  LC_7 Logic Functioning bit
 (37 14)  (253 478)  (253 478)  LC_7 Logic Functioning bit
 (38 14)  (254 478)  (254 478)  LC_7 Logic Functioning bit
 (39 14)  (255 478)  (255 478)  LC_7 Logic Functioning bit
 (44 14)  (260 478)  (260 478)  LC_7 Logic Functioning bit
 (22 15)  (238 479)  (238 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (32 15)  (248 479)  (248 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (249 479)  (249 479)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.input_2_7
 (34 15)  (250 479)  (250 479)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.input_2_7
 (35 15)  (251 479)  (251 479)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.input_2_7
 (36 15)  (252 479)  (252 479)  LC_7 Logic Functioning bit
 (37 15)  (253 479)  (253 479)  LC_7 Logic Functioning bit
 (38 15)  (254 479)  (254 479)  LC_7 Logic Functioning bit
 (39 15)  (255 479)  (255 479)  LC_7 Logic Functioning bit


RAM_Tile_6_29

 (13 4)  (337 468)  (337 468)  routing T_6_29.sp4_h_l_40 <X> T_6_29.sp4_v_b_5
 (12 5)  (336 469)  (336 469)  routing T_6_29.sp4_h_l_40 <X> T_6_29.sp4_v_b_5
 (13 8)  (337 472)  (337 472)  routing T_6_29.sp4_h_l_45 <X> T_6_29.sp4_v_b_8
 (12 9)  (336 473)  (336 473)  routing T_6_29.sp4_h_l_45 <X> T_6_29.sp4_v_b_8


LogicTile_7_29

 (17 0)  (383 464)  (383 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (387 464)  (387 464)  routing T_7_29.sp4_v_b_3 <X> T_7_29.lc_trk_g0_3
 (22 0)  (388 464)  (388 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (389 464)  (389 464)  routing T_7_29.sp4_v_b_3 <X> T_7_29.lc_trk_g0_3
 (25 0)  (391 464)  (391 464)  routing T_7_29.wire_logic_cluster/lc_2/out <X> T_7_29.lc_trk_g0_2
 (29 0)  (395 464)  (395 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 464)  (396 464)  routing T_7_29.lc_trk_g0_7 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 464)  (398 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (407 464)  (407 464)  LC_0 Logic Functioning bit
 (51 0)  (417 464)  (417 464)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (374 465)  (374 465)  routing T_7_29.sp4_h_l_42 <X> T_7_29.sp4_v_b_1
 (9 1)  (375 465)  (375 465)  routing T_7_29.sp4_h_l_42 <X> T_7_29.sp4_v_b_1
 (10 1)  (376 465)  (376 465)  routing T_7_29.sp4_h_l_42 <X> T_7_29.sp4_v_b_1
 (18 1)  (384 465)  (384 465)  routing T_7_29.sp4_r_v_b_34 <X> T_7_29.lc_trk_g0_1
 (22 1)  (388 465)  (388 465)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (393 465)  (393 465)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 465)  (394 465)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 465)  (395 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 465)  (396 465)  routing T_7_29.lc_trk_g0_7 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 465)  (397 465)  routing T_7_29.lc_trk_g0_3 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 465)  (398 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (401 465)  (401 465)  routing T_7_29.lc_trk_g0_2 <X> T_7_29.input_2_0
 (36 1)  (402 465)  (402 465)  LC_0 Logic Functioning bit
 (38 1)  (404 465)  (404 465)  LC_0 Logic Functioning bit
 (41 1)  (407 465)  (407 465)  LC_0 Logic Functioning bit
 (0 2)  (366 466)  (366 466)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (1 2)  (367 466)  (367 466)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (368 466)  (368 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (387 466)  (387 466)  routing T_7_29.sp4_v_b_7 <X> T_7_29.lc_trk_g0_7
 (22 2)  (388 466)  (388 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (389 466)  (389 466)  routing T_7_29.sp4_v_b_7 <X> T_7_29.lc_trk_g0_7
 (26 2)  (392 466)  (392 466)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (393 466)  (393 466)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 466)  (394 466)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 466)  (395 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 466)  (397 466)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 466)  (398 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 466)  (399 466)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (37 2)  (403 466)  (403 466)  LC_1 Logic Functioning bit
 (38 2)  (404 466)  (404 466)  LC_1 Logic Functioning bit
 (41 2)  (407 466)  (407 466)  LC_1 Logic Functioning bit
 (43 2)  (409 466)  (409 466)  LC_1 Logic Functioning bit
 (45 2)  (411 466)  (411 466)  LC_1 Logic Functioning bit
 (48 2)  (414 466)  (414 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (366 467)  (366 467)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (27 3)  (393 467)  (393 467)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 467)  (394 467)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 467)  (395 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (397 467)  (397 467)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (398 467)  (398 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (402 467)  (402 467)  LC_1 Logic Functioning bit
 (39 3)  (405 467)  (405 467)  LC_1 Logic Functioning bit
 (41 3)  (407 467)  (407 467)  LC_1 Logic Functioning bit
 (43 3)  (409 467)  (409 467)  LC_1 Logic Functioning bit
 (44 3)  (410 467)  (410 467)  LC_1 Logic Functioning bit
 (12 4)  (378 468)  (378 468)  routing T_7_29.sp4_v_b_11 <X> T_7_29.sp4_h_r_5
 (28 4)  (394 468)  (394 468)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 468)  (395 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 468)  (396 468)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 468)  (397 468)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 468)  (398 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 468)  (399 468)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (401 468)  (401 468)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.input_2_2
 (37 4)  (403 468)  (403 468)  LC_2 Logic Functioning bit
 (38 4)  (404 468)  (404 468)  LC_2 Logic Functioning bit
 (41 4)  (407 468)  (407 468)  LC_2 Logic Functioning bit
 (43 4)  (409 468)  (409 468)  LC_2 Logic Functioning bit
 (45 4)  (411 468)  (411 468)  LC_2 Logic Functioning bit
 (11 5)  (377 469)  (377 469)  routing T_7_29.sp4_v_b_11 <X> T_7_29.sp4_h_r_5
 (13 5)  (379 469)  (379 469)  routing T_7_29.sp4_v_b_11 <X> T_7_29.sp4_h_r_5
 (26 5)  (392 469)  (392 469)  routing T_7_29.lc_trk_g0_2 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 469)  (395 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 469)  (397 469)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 469)  (398 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (399 469)  (399 469)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.input_2_2
 (35 5)  (401 469)  (401 469)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.input_2_2
 (37 5)  (403 469)  (403 469)  LC_2 Logic Functioning bit
 (39 5)  (405 469)  (405 469)  LC_2 Logic Functioning bit
 (40 5)  (406 469)  (406 469)  LC_2 Logic Functioning bit
 (43 5)  (409 469)  (409 469)  LC_2 Logic Functioning bit
 (48 5)  (414 469)  (414 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 10)  (381 474)  (381 474)  routing T_7_29.sp4_h_l_24 <X> T_7_29.lc_trk_g2_5
 (16 10)  (382 474)  (382 474)  routing T_7_29.sp4_h_l_24 <X> T_7_29.lc_trk_g2_5
 (17 10)  (383 474)  (383 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (384 474)  (384 474)  routing T_7_29.sp4_h_l_24 <X> T_7_29.lc_trk_g2_5
 (21 10)  (387 474)  (387 474)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (22 10)  (388 474)  (388 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (389 474)  (389 474)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (24 10)  (390 474)  (390 474)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (25 10)  (391 474)  (391 474)  routing T_7_29.sp4_h_r_38 <X> T_7_29.lc_trk_g2_6
 (21 11)  (387 475)  (387 475)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (22 11)  (388 475)  (388 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (389 475)  (389 475)  routing T_7_29.sp4_h_r_38 <X> T_7_29.lc_trk_g2_6
 (24 11)  (390 475)  (390 475)  routing T_7_29.sp4_h_r_38 <X> T_7_29.lc_trk_g2_6
 (17 12)  (383 476)  (383 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 476)  (384 476)  routing T_7_29.wire_logic_cluster/lc_1/out <X> T_7_29.lc_trk_g3_1
 (0 14)  (366 478)  (366 478)  routing T_7_29.glb_netwk_6 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 478)  (367 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (380 478)  (380 478)  routing T_7_29.sp4_h_r_36 <X> T_7_29.lc_trk_g3_4
 (0 15)  (366 479)  (366 479)  routing T_7_29.glb_netwk_6 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (15 15)  (381 479)  (381 479)  routing T_7_29.sp4_h_r_36 <X> T_7_29.lc_trk_g3_4
 (16 15)  (382 479)  (382 479)  routing T_7_29.sp4_h_r_36 <X> T_7_29.lc_trk_g3_4
 (17 15)  (383 479)  (383 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_8_29

 (5 5)  (425 469)  (425 469)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_b_3


LogicTile_9_29

 (0 2)  (474 466)  (474 466)  routing T_9_29.glb_netwk_7 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (1 2)  (475 466)  (475 466)  routing T_9_29.glb_netwk_7 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (476 466)  (476 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (496 466)  (496 466)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (474 467)  (474 467)  routing T_9_29.glb_netwk_7 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (26 4)  (500 468)  (500 468)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 468)  (501 468)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 468)  (502 468)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 468)  (503 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (505 468)  (505 468)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 468)  (506 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 468)  (507 468)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (509 468)  (509 468)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_2
 (39 4)  (513 468)  (513 468)  LC_2 Logic Functioning bit
 (41 4)  (515 468)  (515 468)  LC_2 Logic Functioning bit
 (43 4)  (517 468)  (517 468)  LC_2 Logic Functioning bit
 (48 4)  (522 468)  (522 468)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (500 469)  (500 469)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 469)  (502 469)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 469)  (503 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (506 469)  (506 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (507 469)  (507 469)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_2
 (34 5)  (508 469)  (508 469)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_2
 (35 5)  (509 469)  (509 469)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_2
 (38 5)  (512 469)  (512 469)  LC_2 Logic Functioning bit
 (39 5)  (513 469)  (513 469)  LC_2 Logic Functioning bit
 (48 5)  (522 469)  (522 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (496 470)  (496 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (497 470)  (497 470)  routing T_9_29.sp4_v_b_23 <X> T_9_29.lc_trk_g1_7
 (24 6)  (498 470)  (498 470)  routing T_9_29.sp4_v_b_23 <X> T_9_29.lc_trk_g1_7
 (15 10)  (489 474)  (489 474)  routing T_9_29.sp4_h_l_16 <X> T_9_29.lc_trk_g2_5
 (16 10)  (490 474)  (490 474)  routing T_9_29.sp4_h_l_16 <X> T_9_29.lc_trk_g2_5
 (17 10)  (491 474)  (491 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (492 475)  (492 475)  routing T_9_29.sp4_h_l_16 <X> T_9_29.lc_trk_g2_5
 (22 11)  (496 475)  (496 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (0 12)  (474 476)  (474 476)  routing T_9_29.glb_netwk_6 <X> T_9_29.glb2local_3
 (1 12)  (475 476)  (475 476)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (26 12)  (500 476)  (500 476)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 476)  (501 476)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 476)  (502 476)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 476)  (503 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 476)  (505 476)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 476)  (506 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 476)  (507 476)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 476)  (509 476)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_6
 (36 12)  (510 476)  (510 476)  LC_6 Logic Functioning bit
 (37 12)  (511 476)  (511 476)  LC_6 Logic Functioning bit
 (39 12)  (513 476)  (513 476)  LC_6 Logic Functioning bit
 (40 12)  (514 476)  (514 476)  LC_6 Logic Functioning bit
 (41 12)  (515 476)  (515 476)  LC_6 Logic Functioning bit
 (52 12)  (526 476)  (526 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (1 13)  (475 477)  (475 477)  routing T_9_29.glb_netwk_6 <X> T_9_29.glb2local_3
 (17 13)  (491 477)  (491 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (500 477)  (500 477)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 477)  (502 477)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 477)  (503 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (506 477)  (506 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (507 477)  (507 477)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_6
 (34 13)  (508 477)  (508 477)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_6
 (35 13)  (509 477)  (509 477)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.input_2_6
 (36 13)  (510 477)  (510 477)  LC_6 Logic Functioning bit
 (37 13)  (511 477)  (511 477)  LC_6 Logic Functioning bit
 (38 13)  (512 477)  (512 477)  LC_6 Logic Functioning bit
 (39 13)  (513 477)  (513 477)  LC_6 Logic Functioning bit
 (40 13)  (514 477)  (514 477)  LC_6 Logic Functioning bit
 (41 13)  (515 477)  (515 477)  LC_6 Logic Functioning bit
 (48 13)  (522 477)  (522 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (495 478)  (495 478)  routing T_9_29.wire_logic_cluster/lc_7/out <X> T_9_29.lc_trk_g3_7
 (22 14)  (496 478)  (496 478)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (500 478)  (500 478)  routing T_9_29.lc_trk_g0_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 478)  (501 478)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 478)  (502 478)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 478)  (503 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 478)  (504 478)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (505 478)  (505 478)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 478)  (506 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 478)  (508 478)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (40 14)  (514 478)  (514 478)  LC_7 Logic Functioning bit
 (45 14)  (519 478)  (519 478)  LC_7 Logic Functioning bit
 (50 14)  (524 478)  (524 478)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (527 478)  (527 478)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (500 479)  (500 479)  routing T_9_29.lc_trk_g0_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 479)  (503 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 479)  (504 479)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 479)  (505 479)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (36 15)  (510 479)  (510 479)  LC_7 Logic Functioning bit
 (38 15)  (512 479)  (512 479)  LC_7 Logic Functioning bit
 (41 15)  (515 479)  (515 479)  LC_7 Logic Functioning bit
 (46 15)  (520 479)  (520 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_29

 (4 4)  (640 468)  (640 468)  routing T_12_29.sp4_h_l_38 <X> T_12_29.sp4_v_b_3
 (5 5)  (641 469)  (641 469)  routing T_12_29.sp4_h_l_38 <X> T_12_29.sp4_v_b_3
 (4 12)  (640 476)  (640 476)  routing T_12_29.sp4_h_l_38 <X> T_12_29.sp4_v_b_9
 (6 12)  (642 476)  (642 476)  routing T_12_29.sp4_h_l_38 <X> T_12_29.sp4_v_b_9
 (5 13)  (641 477)  (641 477)  routing T_12_29.sp4_h_l_38 <X> T_12_29.sp4_v_b_9


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


LogicTile_1_28

 (12 0)  (66 448)  (66 448)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (25 0)  (79 448)  (79 448)  routing T_1_28.sp4_v_b_2 <X> T_1_28.lc_trk_g0_2
 (26 0)  (80 448)  (80 448)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (36 0)  (90 448)  (90 448)  LC_0 Logic Functioning bit
 (38 0)  (92 448)  (92 448)  LC_0 Logic Functioning bit
 (41 0)  (95 448)  (95 448)  LC_0 Logic Functioning bit
 (43 0)  (97 448)  (97 448)  LC_0 Logic Functioning bit
 (45 0)  (99 448)  (99 448)  LC_0 Logic Functioning bit
 (51 0)  (105 448)  (105 448)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (11 1)  (65 449)  (65 449)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (13 1)  (67 449)  (67 449)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (22 1)  (76 449)  (76 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (77 449)  (77 449)  routing T_1_28.sp4_v_b_2 <X> T_1_28.lc_trk_g0_2
 (26 1)  (80 449)  (80 449)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 449)  (81 449)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 449)  (83 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (91 449)  (91 449)  LC_0 Logic Functioning bit
 (39 1)  (93 449)  (93 449)  LC_0 Logic Functioning bit
 (40 1)  (94 449)  (94 449)  LC_0 Logic Functioning bit
 (42 1)  (96 449)  (96 449)  LC_0 Logic Functioning bit
 (48 1)  (102 449)  (102 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (54 450)  (54 450)  routing T_1_28.glb_netwk_7 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (1 2)  (55 450)  (55 450)  routing T_1_28.glb_netwk_7 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (2 2)  (56 450)  (56 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (86 450)  (86 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 450)  (90 450)  LC_1 Logic Functioning bit
 (37 2)  (91 450)  (91 450)  LC_1 Logic Functioning bit
 (38 2)  (92 450)  (92 450)  LC_1 Logic Functioning bit
 (39 2)  (93 450)  (93 450)  LC_1 Logic Functioning bit
 (45 2)  (99 450)  (99 450)  LC_1 Logic Functioning bit
 (0 3)  (54 451)  (54 451)  routing T_1_28.glb_netwk_7 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (8 3)  (62 451)  (62 451)  routing T_1_28.sp4_v_b_10 <X> T_1_28.sp4_v_t_36
 (10 3)  (64 451)  (64 451)  routing T_1_28.sp4_v_b_10 <X> T_1_28.sp4_v_t_36
 (31 3)  (85 451)  (85 451)  routing T_1_28.lc_trk_g0_2 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 451)  (90 451)  LC_1 Logic Functioning bit
 (37 3)  (91 451)  (91 451)  LC_1 Logic Functioning bit
 (38 3)  (92 451)  (92 451)  LC_1 Logic Functioning bit
 (39 3)  (93 451)  (93 451)  LC_1 Logic Functioning bit
 (0 4)  (54 452)  (54 452)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/cen
 (1 4)  (55 452)  (55 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (70 452)  (70 452)  routing T_1_28.sp4_v_b_9 <X> T_1_28.lc_trk_g1_1
 (17 4)  (71 452)  (71 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (72 452)  (72 452)  routing T_1_28.sp4_v_b_9 <X> T_1_28.lc_trk_g1_1
 (31 4)  (85 452)  (85 452)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 452)  (86 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 452)  (88 452)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 452)  (90 452)  LC_2 Logic Functioning bit
 (37 4)  (91 452)  (91 452)  LC_2 Logic Functioning bit
 (38 4)  (92 452)  (92 452)  LC_2 Logic Functioning bit
 (39 4)  (93 452)  (93 452)  LC_2 Logic Functioning bit
 (45 4)  (99 452)  (99 452)  LC_2 Logic Functioning bit
 (0 5)  (54 453)  (54 453)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/cen
 (1 5)  (55 453)  (55 453)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/cen
 (18 5)  (72 453)  (72 453)  routing T_1_28.sp4_v_b_9 <X> T_1_28.lc_trk_g1_1
 (36 5)  (90 453)  (90 453)  LC_2 Logic Functioning bit
 (37 5)  (91 453)  (91 453)  LC_2 Logic Functioning bit
 (38 5)  (92 453)  (92 453)  LC_2 Logic Functioning bit
 (39 5)  (93 453)  (93 453)  LC_2 Logic Functioning bit
 (17 6)  (71 454)  (71 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (76 454)  (76 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (32 6)  (86 454)  (86 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 454)  (87 454)  routing T_1_28.lc_trk_g2_2 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 454)  (90 454)  LC_3 Logic Functioning bit
 (37 6)  (91 454)  (91 454)  LC_3 Logic Functioning bit
 (38 6)  (92 454)  (92 454)  LC_3 Logic Functioning bit
 (39 6)  (93 454)  (93 454)  LC_3 Logic Functioning bit
 (45 6)  (99 454)  (99 454)  LC_3 Logic Functioning bit
 (17 7)  (71 455)  (71 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (31 7)  (85 455)  (85 455)  routing T_1_28.lc_trk_g2_2 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (90 455)  (90 455)  LC_3 Logic Functioning bit
 (37 7)  (91 455)  (91 455)  LC_3 Logic Functioning bit
 (38 7)  (92 455)  (92 455)  LC_3 Logic Functioning bit
 (39 7)  (93 455)  (93 455)  LC_3 Logic Functioning bit
 (26 8)  (80 456)  (80 456)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_4/in_0
 (36 8)  (90 456)  (90 456)  LC_4 Logic Functioning bit
 (38 8)  (92 456)  (92 456)  LC_4 Logic Functioning bit
 (41 8)  (95 456)  (95 456)  LC_4 Logic Functioning bit
 (43 8)  (97 456)  (97 456)  LC_4 Logic Functioning bit
 (45 8)  (99 456)  (99 456)  LC_4 Logic Functioning bit
 (22 9)  (76 457)  (76 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (81 457)  (81 457)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 457)  (83 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (91 457)  (91 457)  LC_4 Logic Functioning bit
 (39 9)  (93 457)  (93 457)  LC_4 Logic Functioning bit
 (40 9)  (94 457)  (94 457)  LC_4 Logic Functioning bit
 (42 9)  (96 457)  (96 457)  LC_4 Logic Functioning bit
 (32 10)  (86 458)  (86 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 458)  (88 458)  routing T_1_28.lc_trk_g1_1 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 458)  (90 458)  LC_5 Logic Functioning bit
 (37 10)  (91 458)  (91 458)  LC_5 Logic Functioning bit
 (38 10)  (92 458)  (92 458)  LC_5 Logic Functioning bit
 (39 10)  (93 458)  (93 458)  LC_5 Logic Functioning bit
 (45 10)  (99 458)  (99 458)  LC_5 Logic Functioning bit
 (36 11)  (90 459)  (90 459)  LC_5 Logic Functioning bit
 (37 11)  (91 459)  (91 459)  LC_5 Logic Functioning bit
 (38 11)  (92 459)  (92 459)  LC_5 Logic Functioning bit
 (39 11)  (93 459)  (93 459)  LC_5 Logic Functioning bit
 (22 12)  (76 460)  (76 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (77 460)  (77 460)  routing T_1_28.sp4_v_t_30 <X> T_1_28.lc_trk_g3_3
 (24 12)  (78 460)  (78 460)  routing T_1_28.sp4_v_t_30 <X> T_1_28.lc_trk_g3_3
 (32 12)  (86 460)  (86 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 460)  (87 460)  routing T_1_28.lc_trk_g3_0 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 460)  (88 460)  routing T_1_28.lc_trk_g3_0 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 460)  (90 460)  LC_6 Logic Functioning bit
 (37 12)  (91 460)  (91 460)  LC_6 Logic Functioning bit
 (38 12)  (92 460)  (92 460)  LC_6 Logic Functioning bit
 (39 12)  (93 460)  (93 460)  LC_6 Logic Functioning bit
 (45 12)  (99 460)  (99 460)  LC_6 Logic Functioning bit
 (16 13)  (70 461)  (70 461)  routing T_1_28.sp12_v_b_8 <X> T_1_28.lc_trk_g3_0
 (17 13)  (71 461)  (71 461)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (36 13)  (90 461)  (90 461)  LC_6 Logic Functioning bit
 (37 13)  (91 461)  (91 461)  LC_6 Logic Functioning bit
 (38 13)  (92 461)  (92 461)  LC_6 Logic Functioning bit
 (39 13)  (93 461)  (93 461)  LC_6 Logic Functioning bit
 (0 14)  (54 462)  (54 462)  routing T_1_28.glb_netwk_6 <X> T_1_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 462)  (55 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 463)  (54 463)  routing T_1_28.glb_netwk_6 <X> T_1_28.wire_logic_cluster/lc_7/s_r


LogicTile_2_28

 (14 0)  (122 448)  (122 448)  routing T_2_28.lft_op_0 <X> T_2_28.lc_trk_g0_0
 (28 0)  (136 448)  (136 448)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 448)  (137 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 448)  (140 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (143 448)  (143 448)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.input_2_0
 (36 0)  (144 448)  (144 448)  LC_0 Logic Functioning bit
 (39 0)  (147 448)  (147 448)  LC_0 Logic Functioning bit
 (41 0)  (149 448)  (149 448)  LC_0 Logic Functioning bit
 (42 0)  (150 448)  (150 448)  LC_0 Logic Functioning bit
 (44 0)  (152 448)  (152 448)  LC_0 Logic Functioning bit
 (15 1)  (123 449)  (123 449)  routing T_2_28.lft_op_0 <X> T_2_28.lc_trk_g0_0
 (17 1)  (125 449)  (125 449)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (138 449)  (138 449)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 449)  (140 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (141 449)  (141 449)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.input_2_0
 (34 1)  (142 449)  (142 449)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.input_2_0
 (35 1)  (143 449)  (143 449)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.input_2_0
 (36 1)  (144 449)  (144 449)  LC_0 Logic Functioning bit
 (39 1)  (147 449)  (147 449)  LC_0 Logic Functioning bit
 (41 1)  (149 449)  (149 449)  LC_0 Logic Functioning bit
 (42 1)  (150 449)  (150 449)  LC_0 Logic Functioning bit
 (49 1)  (157 449)  (157 449)  Carry_In_Mux bit 

 (32 2)  (140 450)  (140 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (148 450)  (148 450)  LC_1 Logic Functioning bit
 (41 2)  (149 450)  (149 450)  LC_1 Logic Functioning bit
 (42 2)  (150 450)  (150 450)  LC_1 Logic Functioning bit
 (43 2)  (151 450)  (151 450)  LC_1 Logic Functioning bit
 (22 3)  (130 451)  (130 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (131 451)  (131 451)  routing T_2_28.sp4_v_b_22 <X> T_2_28.lc_trk_g0_6
 (24 3)  (132 451)  (132 451)  routing T_2_28.sp4_v_b_22 <X> T_2_28.lc_trk_g0_6
 (40 3)  (148 451)  (148 451)  LC_1 Logic Functioning bit
 (41 3)  (149 451)  (149 451)  LC_1 Logic Functioning bit
 (42 3)  (150 451)  (150 451)  LC_1 Logic Functioning bit
 (43 3)  (151 451)  (151 451)  LC_1 Logic Functioning bit
 (14 4)  (122 452)  (122 452)  routing T_2_28.sp4_v_b_8 <X> T_2_28.lc_trk_g1_0
 (15 4)  (123 452)  (123 452)  routing T_2_28.bot_op_1 <X> T_2_28.lc_trk_g1_1
 (17 4)  (125 452)  (125 452)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (129 452)  (129 452)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (22 4)  (130 452)  (130 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (131 452)  (131 452)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (14 5)  (122 453)  (122 453)  routing T_2_28.sp4_v_b_8 <X> T_2_28.lc_trk_g1_0
 (16 5)  (124 453)  (124 453)  routing T_2_28.sp4_v_b_8 <X> T_2_28.lc_trk_g1_0
 (17 5)  (125 453)  (125 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (129 453)  (129 453)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (29 6)  (137 454)  (137 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 454)  (138 454)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 454)  (140 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 454)  (142 454)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 454)  (144 454)  LC_3 Logic Functioning bit
 (37 6)  (145 454)  (145 454)  LC_3 Logic Functioning bit
 (38 6)  (146 454)  (146 454)  LC_3 Logic Functioning bit
 (39 6)  (147 454)  (147 454)  LC_3 Logic Functioning bit
 (41 6)  (149 454)  (149 454)  LC_3 Logic Functioning bit
 (43 6)  (151 454)  (151 454)  LC_3 Logic Functioning bit
 (30 7)  (138 455)  (138 455)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 455)  (139 455)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 455)  (144 455)  LC_3 Logic Functioning bit
 (37 7)  (145 455)  (145 455)  LC_3 Logic Functioning bit
 (38 7)  (146 455)  (146 455)  LC_3 Logic Functioning bit
 (39 7)  (147 455)  (147 455)  LC_3 Logic Functioning bit
 (41 7)  (149 455)  (149 455)  LC_3 Logic Functioning bit
 (43 7)  (151 455)  (151 455)  LC_3 Logic Functioning bit
 (14 8)  (122 456)  (122 456)  routing T_2_28.bnl_op_0 <X> T_2_28.lc_trk_g2_0
 (15 8)  (123 456)  (123 456)  routing T_2_28.tnl_op_1 <X> T_2_28.lc_trk_g2_1
 (17 8)  (125 456)  (125 456)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (129 456)  (129 456)  routing T_2_28.wire_logic_cluster/lc_3/out <X> T_2_28.lc_trk_g2_3
 (22 8)  (130 456)  (130 456)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 9)  (122 457)  (122 457)  routing T_2_28.bnl_op_0 <X> T_2_28.lc_trk_g2_0
 (17 9)  (125 457)  (125 457)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (126 457)  (126 457)  routing T_2_28.tnl_op_1 <X> T_2_28.lc_trk_g2_1
 (27 10)  (135 458)  (135 458)  routing T_2_28.lc_trk_g1_1 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 458)  (137 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 458)  (139 458)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 458)  (140 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 458)  (141 458)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 458)  (145 458)  LC_5 Logic Functioning bit
 (39 10)  (147 458)  (147 458)  LC_5 Logic Functioning bit
 (41 10)  (149 458)  (149 458)  LC_5 Logic Functioning bit
 (43 10)  (151 458)  (151 458)  LC_5 Logic Functioning bit
 (22 11)  (130 459)  (130 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (131 459)  (131 459)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g2_6
 (24 11)  (132 459)  (132 459)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g2_6
 (27 11)  (135 459)  (135 459)  routing T_2_28.lc_trk_g1_0 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 459)  (137 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 459)  (139 459)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 459)  (144 459)  LC_5 Logic Functioning bit
 (38 11)  (146 459)  (146 459)  LC_5 Logic Functioning bit
 (40 11)  (148 459)  (148 459)  LC_5 Logic Functioning bit
 (42 11)  (150 459)  (150 459)  LC_5 Logic Functioning bit
 (21 14)  (129 462)  (129 462)  routing T_2_28.sp4_v_t_18 <X> T_2_28.lc_trk_g3_7
 (22 14)  (130 462)  (130 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (131 462)  (131 462)  routing T_2_28.sp4_v_t_18 <X> T_2_28.lc_trk_g3_7
 (29 14)  (137 462)  (137 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 462)  (140 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 462)  (141 462)  routing T_2_28.lc_trk_g2_0 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (37 14)  (145 462)  (145 462)  LC_7 Logic Functioning bit
 (39 14)  (147 462)  (147 462)  LC_7 Logic Functioning bit
 (41 14)  (149 462)  (149 462)  LC_7 Logic Functioning bit
 (43 14)  (151 462)  (151 462)  LC_7 Logic Functioning bit
 (28 15)  (136 463)  (136 463)  routing T_2_28.lc_trk_g2_1 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 463)  (137 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (145 463)  (145 463)  LC_7 Logic Functioning bit
 (39 15)  (147 463)  (147 463)  LC_7 Logic Functioning bit
 (41 15)  (149 463)  (149 463)  LC_7 Logic Functioning bit
 (43 15)  (151 463)  (151 463)  LC_7 Logic Functioning bit


LogicTile_3_28

 (14 0)  (176 448)  (176 448)  routing T_3_28.lft_op_0 <X> T_3_28.lc_trk_g0_0
 (28 0)  (190 448)  (190 448)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 448)  (191 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (197 448)  (197 448)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_0
 (44 0)  (206 448)  (206 448)  LC_0 Logic Functioning bit
 (15 1)  (177 449)  (177 449)  routing T_3_28.lft_op_0 <X> T_3_28.lc_trk_g0_0
 (17 1)  (179 449)  (179 449)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (194 449)  (194 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (196 449)  (196 449)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_0
 (0 2)  (162 450)  (162 450)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (1 2)  (163 450)  (163 450)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (164 450)  (164 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (190 450)  (190 450)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 450)  (191 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 450)  (194 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 450)  (198 450)  LC_1 Logic Functioning bit
 (39 2)  (201 450)  (201 450)  LC_1 Logic Functioning bit
 (41 2)  (203 450)  (203 450)  LC_1 Logic Functioning bit
 (42 2)  (204 450)  (204 450)  LC_1 Logic Functioning bit
 (44 2)  (206 450)  (206 450)  LC_1 Logic Functioning bit
 (45 2)  (207 450)  (207 450)  LC_1 Logic Functioning bit
 (0 3)  (162 451)  (162 451)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (30 3)  (192 451)  (192 451)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 451)  (194 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 451)  (195 451)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.input_2_1
 (36 3)  (198 451)  (198 451)  LC_1 Logic Functioning bit
 (39 3)  (201 451)  (201 451)  LC_1 Logic Functioning bit
 (41 3)  (203 451)  (203 451)  LC_1 Logic Functioning bit
 (42 3)  (204 451)  (204 451)  LC_1 Logic Functioning bit
 (53 3)  (215 451)  (215 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (163 452)  (163 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (28 4)  (190 452)  (190 452)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 452)  (191 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 452)  (194 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 452)  (198 452)  LC_2 Logic Functioning bit
 (39 4)  (201 452)  (201 452)  LC_2 Logic Functioning bit
 (41 4)  (203 452)  (203 452)  LC_2 Logic Functioning bit
 (42 4)  (204 452)  (204 452)  LC_2 Logic Functioning bit
 (44 4)  (206 452)  (206 452)  LC_2 Logic Functioning bit
 (45 4)  (207 452)  (207 452)  LC_2 Logic Functioning bit
 (47 4)  (209 452)  (209 452)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (162 453)  (162 453)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/cen
 (30 5)  (192 453)  (192 453)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 453)  (194 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 453)  (195 453)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.input_2_2
 (35 5)  (197 453)  (197 453)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.input_2_2
 (36 5)  (198 453)  (198 453)  LC_2 Logic Functioning bit
 (39 5)  (201 453)  (201 453)  LC_2 Logic Functioning bit
 (41 5)  (203 453)  (203 453)  LC_2 Logic Functioning bit
 (42 5)  (204 453)  (204 453)  LC_2 Logic Functioning bit
 (15 6)  (177 454)  (177 454)  routing T_3_28.lft_op_5 <X> T_3_28.lc_trk_g1_5
 (17 6)  (179 454)  (179 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (180 454)  (180 454)  routing T_3_28.lft_op_5 <X> T_3_28.lc_trk_g1_5
 (28 6)  (190 454)  (190 454)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 454)  (191 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 454)  (192 454)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 454)  (194 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 454)  (198 454)  LC_3 Logic Functioning bit
 (39 6)  (201 454)  (201 454)  LC_3 Logic Functioning bit
 (41 6)  (203 454)  (203 454)  LC_3 Logic Functioning bit
 (42 6)  (204 454)  (204 454)  LC_3 Logic Functioning bit
 (44 6)  (206 454)  (206 454)  LC_3 Logic Functioning bit
 (45 6)  (207 454)  (207 454)  LC_3 Logic Functioning bit
 (32 7)  (194 455)  (194 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (195 455)  (195 455)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.input_2_3
 (35 7)  (197 455)  (197 455)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.input_2_3
 (36 7)  (198 455)  (198 455)  LC_3 Logic Functioning bit
 (39 7)  (201 455)  (201 455)  LC_3 Logic Functioning bit
 (41 7)  (203 455)  (203 455)  LC_3 Logic Functioning bit
 (42 7)  (204 455)  (204 455)  LC_3 Logic Functioning bit
 (52 7)  (214 455)  (214 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (179 456)  (179 456)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (180 456)  (180 456)  routing T_3_28.bnl_op_1 <X> T_3_28.lc_trk_g2_1
 (21 8)  (183 456)  (183 456)  routing T_3_28.bnl_op_3 <X> T_3_28.lc_trk_g2_3
 (22 8)  (184 456)  (184 456)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (187 456)  (187 456)  routing T_3_28.bnl_op_2 <X> T_3_28.lc_trk_g2_2
 (28 8)  (190 456)  (190 456)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 456)  (191 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 456)  (192 456)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 456)  (194 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 456)  (197 456)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.input_2_4
 (36 8)  (198 456)  (198 456)  LC_4 Logic Functioning bit
 (39 8)  (201 456)  (201 456)  LC_4 Logic Functioning bit
 (41 8)  (203 456)  (203 456)  LC_4 Logic Functioning bit
 (42 8)  (204 456)  (204 456)  LC_4 Logic Functioning bit
 (44 8)  (206 456)  (206 456)  LC_4 Logic Functioning bit
 (45 8)  (207 456)  (207 456)  LC_4 Logic Functioning bit
 (18 9)  (180 457)  (180 457)  routing T_3_28.bnl_op_1 <X> T_3_28.lc_trk_g2_1
 (21 9)  (183 457)  (183 457)  routing T_3_28.bnl_op_3 <X> T_3_28.lc_trk_g2_3
 (22 9)  (184 457)  (184 457)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (187 457)  (187 457)  routing T_3_28.bnl_op_2 <X> T_3_28.lc_trk_g2_2
 (32 9)  (194 457)  (194 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 457)  (195 457)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.input_2_4
 (36 9)  (198 457)  (198 457)  LC_4 Logic Functioning bit
 (39 9)  (201 457)  (201 457)  LC_4 Logic Functioning bit
 (41 9)  (203 457)  (203 457)  LC_4 Logic Functioning bit
 (42 9)  (204 457)  (204 457)  LC_4 Logic Functioning bit
 (52 9)  (214 457)  (214 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (176 458)  (176 458)  routing T_3_28.bnl_op_4 <X> T_3_28.lc_trk_g2_4
 (17 10)  (179 458)  (179 458)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (180 458)  (180 458)  routing T_3_28.bnl_op_5 <X> T_3_28.lc_trk_g2_5
 (21 10)  (183 458)  (183 458)  routing T_3_28.bnl_op_7 <X> T_3_28.lc_trk_g2_7
 (22 10)  (184 458)  (184 458)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (187 458)  (187 458)  routing T_3_28.bnl_op_6 <X> T_3_28.lc_trk_g2_6
 (28 10)  (190 458)  (190 458)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 458)  (191 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 458)  (192 458)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 458)  (194 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (197 458)  (197 458)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.input_2_5
 (36 10)  (198 458)  (198 458)  LC_5 Logic Functioning bit
 (39 10)  (201 458)  (201 458)  LC_5 Logic Functioning bit
 (41 10)  (203 458)  (203 458)  LC_5 Logic Functioning bit
 (42 10)  (204 458)  (204 458)  LC_5 Logic Functioning bit
 (44 10)  (206 458)  (206 458)  LC_5 Logic Functioning bit
 (45 10)  (207 458)  (207 458)  LC_5 Logic Functioning bit
 (14 11)  (176 459)  (176 459)  routing T_3_28.bnl_op_4 <X> T_3_28.lc_trk_g2_4
 (17 11)  (179 459)  (179 459)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (180 459)  (180 459)  routing T_3_28.bnl_op_5 <X> T_3_28.lc_trk_g2_5
 (21 11)  (183 459)  (183 459)  routing T_3_28.bnl_op_7 <X> T_3_28.lc_trk_g2_7
 (22 11)  (184 459)  (184 459)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (187 459)  (187 459)  routing T_3_28.bnl_op_6 <X> T_3_28.lc_trk_g2_6
 (30 11)  (192 459)  (192 459)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 459)  (194 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 459)  (195 459)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.input_2_5
 (36 11)  (198 459)  (198 459)  LC_5 Logic Functioning bit
 (39 11)  (201 459)  (201 459)  LC_5 Logic Functioning bit
 (41 11)  (203 459)  (203 459)  LC_5 Logic Functioning bit
 (42 11)  (204 459)  (204 459)  LC_5 Logic Functioning bit
 (52 11)  (214 459)  (214 459)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (28 12)  (190 460)  (190 460)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 460)  (191 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 460)  (192 460)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 460)  (194 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (197 460)  (197 460)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (36 12)  (198 460)  (198 460)  LC_6 Logic Functioning bit
 (39 12)  (201 460)  (201 460)  LC_6 Logic Functioning bit
 (41 12)  (203 460)  (203 460)  LC_6 Logic Functioning bit
 (42 12)  (204 460)  (204 460)  LC_6 Logic Functioning bit
 (44 12)  (206 460)  (206 460)  LC_6 Logic Functioning bit
 (45 12)  (207 460)  (207 460)  LC_6 Logic Functioning bit
 (30 13)  (192 461)  (192 461)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 461)  (194 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (195 461)  (195 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (35 13)  (197 461)  (197 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (36 13)  (198 461)  (198 461)  LC_6 Logic Functioning bit
 (39 13)  (201 461)  (201 461)  LC_6 Logic Functioning bit
 (41 13)  (203 461)  (203 461)  LC_6 Logic Functioning bit
 (42 13)  (204 461)  (204 461)  LC_6 Logic Functioning bit
 (52 13)  (214 461)  (214 461)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (162 462)  (162 462)  routing T_3_28.glb_netwk_6 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 462)  (163 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (191 462)  (191 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 462)  (194 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (197 462)  (197 462)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.input_2_7
 (36 14)  (198 462)  (198 462)  LC_7 Logic Functioning bit
 (39 14)  (201 462)  (201 462)  LC_7 Logic Functioning bit
 (41 14)  (203 462)  (203 462)  LC_7 Logic Functioning bit
 (42 14)  (204 462)  (204 462)  LC_7 Logic Functioning bit
 (44 14)  (206 462)  (206 462)  LC_7 Logic Functioning bit
 (45 14)  (207 462)  (207 462)  LC_7 Logic Functioning bit
 (47 14)  (209 462)  (209 462)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (162 463)  (162 463)  routing T_3_28.glb_netwk_6 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (32 15)  (194 463)  (194 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 463)  (195 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.input_2_7
 (35 15)  (197 463)  (197 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.input_2_7
 (36 15)  (198 463)  (198 463)  LC_7 Logic Functioning bit
 (39 15)  (201 463)  (201 463)  LC_7 Logic Functioning bit
 (41 15)  (203 463)  (203 463)  LC_7 Logic Functioning bit
 (42 15)  (204 463)  (204 463)  LC_7 Logic Functioning bit


LogicTile_4_28

 (5 0)  (221 448)  (221 448)  routing T_4_28.sp4_v_b_0 <X> T_4_28.sp4_h_r_0
 (27 0)  (243 448)  (243 448)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 448)  (244 448)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 448)  (245 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 448)  (248 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (253 448)  (253 448)  LC_0 Logic Functioning bit
 (39 0)  (255 448)  (255 448)  LC_0 Logic Functioning bit
 (41 0)  (257 448)  (257 448)  LC_0 Logic Functioning bit
 (43 0)  (259 448)  (259 448)  LC_0 Logic Functioning bit
 (45 0)  (261 448)  (261 448)  LC_0 Logic Functioning bit
 (53 0)  (269 448)  (269 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (222 449)  (222 449)  routing T_4_28.sp4_v_b_0 <X> T_4_28.sp4_h_r_0
 (37 1)  (253 449)  (253 449)  LC_0 Logic Functioning bit
 (39 1)  (255 449)  (255 449)  LC_0 Logic Functioning bit
 (41 1)  (257 449)  (257 449)  LC_0 Logic Functioning bit
 (43 1)  (259 449)  (259 449)  LC_0 Logic Functioning bit
 (49 1)  (265 449)  (265 449)  Carry_In_Mux bit 

 (0 2)  (216 450)  (216 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (1 2)  (217 450)  (217 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (218 450)  (218 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 451)  (216 451)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (19 3)  (235 451)  (235 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (0 4)  (216 452)  (216 452)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (1 4)  (217 452)  (217 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (217 453)  (217 453)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (22 9)  (238 457)  (238 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (239 457)  (239 457)  routing T_4_28.sp4_v_b_42 <X> T_4_28.lc_trk_g2_2
 (24 9)  (240 457)  (240 457)  routing T_4_28.sp4_v_b_42 <X> T_4_28.lc_trk_g2_2
 (5 12)  (221 460)  (221 460)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_h_r_9
 (14 12)  (230 460)  (230 460)  routing T_4_28.sp4_v_b_24 <X> T_4_28.lc_trk_g3_0
 (4 13)  (220 461)  (220 461)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_h_r_9
 (6 13)  (222 461)  (222 461)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_h_r_9
 (16 13)  (232 461)  (232 461)  routing T_4_28.sp4_v_b_24 <X> T_4_28.lc_trk_g3_0
 (17 13)  (233 461)  (233 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (0 14)  (216 462)  (216 462)  routing T_4_28.glb_netwk_6 <X> T_4_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 462)  (217 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (216 463)  (216 463)  routing T_4_28.glb_netwk_6 <X> T_4_28.wire_logic_cluster/lc_7/s_r


LogicTile_5_28

 (0 2)  (270 450)  (270 450)  routing T_5_28.glb_netwk_7 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (1 2)  (271 450)  (271 450)  routing T_5_28.glb_netwk_7 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (272 450)  (272 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 451)  (270 451)  routing T_5_28.glb_netwk_7 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (6 4)  (276 452)  (276 452)  routing T_5_28.sp4_v_t_37 <X> T_5_28.sp4_v_b_3
 (5 5)  (275 453)  (275 453)  routing T_5_28.sp4_v_t_37 <X> T_5_28.sp4_v_b_3
 (22 5)  (292 453)  (292 453)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (293 453)  (293 453)  routing T_5_28.sp12_h_r_10 <X> T_5_28.lc_trk_g1_2
 (22 9)  (292 457)  (292 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (293 457)  (293 457)  routing T_5_28.sp4_v_b_42 <X> T_5_28.lc_trk_g2_2
 (24 9)  (294 457)  (294 457)  routing T_5_28.sp4_v_b_42 <X> T_5_28.lc_trk_g2_2
 (21 10)  (291 458)  (291 458)  routing T_5_28.wire_logic_cluster/lc_7/out <X> T_5_28.lc_trk_g2_7
 (22 10)  (292 458)  (292 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (292 459)  (292 459)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (294 459)  (294 459)  routing T_5_28.tnl_op_6 <X> T_5_28.lc_trk_g2_6
 (25 11)  (295 459)  (295 459)  routing T_5_28.tnl_op_6 <X> T_5_28.lc_trk_g2_6
 (8 12)  (278 460)  (278 460)  routing T_5_28.sp4_h_l_39 <X> T_5_28.sp4_h_r_10
 (10 12)  (280 460)  (280 460)  routing T_5_28.sp4_h_l_39 <X> T_5_28.sp4_h_r_10
 (26 12)  (296 460)  (296 460)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 460)  (297 460)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 460)  (299 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 460)  (301 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 460)  (302 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 460)  (303 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 460)  (304 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (38 12)  (308 460)  (308 460)  LC_6 Logic Functioning bit
 (39 12)  (309 460)  (309 460)  LC_6 Logic Functioning bit
 (45 12)  (315 460)  (315 460)  LC_6 Logic Functioning bit
 (53 12)  (323 460)  (323 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (287 461)  (287 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (296 461)  (296 461)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 461)  (298 461)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 461)  (299 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 461)  (300 461)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 461)  (301 461)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 461)  (302 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (303 461)  (303 461)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.input_2_6
 (35 13)  (305 461)  (305 461)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.input_2_6
 (36 13)  (306 461)  (306 461)  LC_6 Logic Functioning bit
 (37 13)  (307 461)  (307 461)  LC_6 Logic Functioning bit
 (38 13)  (308 461)  (308 461)  LC_6 Logic Functioning bit
 (39 13)  (309 461)  (309 461)  LC_6 Logic Functioning bit
 (42 13)  (312 461)  (312 461)  LC_6 Logic Functioning bit
 (43 13)  (313 461)  (313 461)  LC_6 Logic Functioning bit
 (48 13)  (318 461)  (318 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (270 462)  (270 462)  routing T_5_28.glb_netwk_6 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 462)  (271 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (292 462)  (292 462)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (294 462)  (294 462)  routing T_5_28.tnl_op_7 <X> T_5_28.lc_trk_g3_7
 (25 14)  (295 462)  (295 462)  routing T_5_28.wire_logic_cluster/lc_6/out <X> T_5_28.lc_trk_g3_6
 (27 14)  (297 462)  (297 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 462)  (298 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 462)  (299 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 462)  (300 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 462)  (302 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 462)  (303 462)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 462)  (305 462)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.input_2_7
 (36 14)  (306 462)  (306 462)  LC_7 Logic Functioning bit
 (37 14)  (307 462)  (307 462)  LC_7 Logic Functioning bit
 (38 14)  (308 462)  (308 462)  LC_7 Logic Functioning bit
 (39 14)  (309 462)  (309 462)  LC_7 Logic Functioning bit
 (42 14)  (312 462)  (312 462)  LC_7 Logic Functioning bit
 (43 14)  (313 462)  (313 462)  LC_7 Logic Functioning bit
 (45 14)  (315 462)  (315 462)  LC_7 Logic Functioning bit
 (0 15)  (270 463)  (270 463)  routing T_5_28.glb_netwk_6 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (21 15)  (291 463)  (291 463)  routing T_5_28.tnl_op_7 <X> T_5_28.lc_trk_g3_7
 (22 15)  (292 463)  (292 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (297 463)  (297 463)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 463)  (298 463)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 463)  (299 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 463)  (300 463)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 463)  (301 463)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 463)  (302 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (303 463)  (303 463)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.input_2_7
 (35 15)  (305 463)  (305 463)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.input_2_7
 (42 15)  (312 463)  (312 463)  LC_7 Logic Functioning bit
 (43 15)  (313 463)  (313 463)  LC_7 Logic Functioning bit
 (44 15)  (314 463)  (314 463)  LC_7 Logic Functioning bit
 (46 15)  (316 463)  (316 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_28

 (14 0)  (380 448)  (380 448)  routing T_7_28.sp4_v_b_8 <X> T_7_28.lc_trk_g0_0
 (25 0)  (391 448)  (391 448)  routing T_7_28.wire_logic_cluster/lc_2/out <X> T_7_28.lc_trk_g0_2
 (27 0)  (393 448)  (393 448)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 448)  (395 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 448)  (396 448)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 448)  (398 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 448)  (400 448)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 448)  (401 448)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.input_2_0
 (36 0)  (402 448)  (402 448)  LC_0 Logic Functioning bit
 (41 0)  (407 448)  (407 448)  LC_0 Logic Functioning bit
 (43 0)  (409 448)  (409 448)  LC_0 Logic Functioning bit
 (14 1)  (380 449)  (380 449)  routing T_7_28.sp4_v_b_8 <X> T_7_28.lc_trk_g0_0
 (16 1)  (382 449)  (382 449)  routing T_7_28.sp4_v_b_8 <X> T_7_28.lc_trk_g0_0
 (17 1)  (383 449)  (383 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (388 449)  (388 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (392 449)  (392 449)  routing T_7_28.lc_trk_g0_2 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 449)  (395 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 449)  (396 449)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 449)  (397 449)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 449)  (398 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (399 449)  (399 449)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.input_2_0
 (35 1)  (401 449)  (401 449)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.input_2_0
 (36 1)  (402 449)  (402 449)  LC_0 Logic Functioning bit
 (0 2)  (366 450)  (366 450)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (1 2)  (367 450)  (367 450)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (368 450)  (368 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (387 450)  (387 450)  routing T_7_28.sp4_v_b_7 <X> T_7_28.lc_trk_g0_7
 (22 2)  (388 450)  (388 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (389 450)  (389 450)  routing T_7_28.sp4_v_b_7 <X> T_7_28.lc_trk_g0_7
 (26 2)  (392 450)  (392 450)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (395 450)  (395 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 450)  (398 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 450)  (400 450)  routing T_7_28.lc_trk_g1_1 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 450)  (402 450)  LC_1 Logic Functioning bit
 (37 2)  (403 450)  (403 450)  LC_1 Logic Functioning bit
 (41 2)  (407 450)  (407 450)  LC_1 Logic Functioning bit
 (42 2)  (408 450)  (408 450)  LC_1 Logic Functioning bit
 (43 2)  (409 450)  (409 450)  LC_1 Logic Functioning bit
 (50 2)  (416 450)  (416 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (366 451)  (366 451)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (22 3)  (388 451)  (388 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (389 451)  (389 451)  routing T_7_28.sp4_v_b_22 <X> T_7_28.lc_trk_g0_6
 (24 3)  (390 451)  (390 451)  routing T_7_28.sp4_v_b_22 <X> T_7_28.lc_trk_g0_6
 (26 3)  (392 451)  (392 451)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 451)  (393 451)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 451)  (394 451)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 451)  (395 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (402 451)  (402 451)  LC_1 Logic Functioning bit
 (37 3)  (403 451)  (403 451)  LC_1 Logic Functioning bit
 (42 3)  (408 451)  (408 451)  LC_1 Logic Functioning bit
 (43 3)  (409 451)  (409 451)  LC_1 Logic Functioning bit
 (46 3)  (412 451)  (412 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (381 452)  (381 452)  routing T_7_28.sp4_h_l_4 <X> T_7_28.lc_trk_g1_1
 (16 4)  (382 452)  (382 452)  routing T_7_28.sp4_h_l_4 <X> T_7_28.lc_trk_g1_1
 (17 4)  (383 452)  (383 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (384 452)  (384 452)  routing T_7_28.sp4_h_l_4 <X> T_7_28.lc_trk_g1_1
 (29 4)  (395 452)  (395 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 452)  (396 452)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 452)  (398 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 452)  (399 452)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 452)  (400 452)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 452)  (402 452)  LC_2 Logic Functioning bit
 (38 4)  (404 452)  (404 452)  LC_2 Logic Functioning bit
 (41 4)  (407 452)  (407 452)  LC_2 Logic Functioning bit
 (42 4)  (408 452)  (408 452)  LC_2 Logic Functioning bit
 (45 4)  (411 452)  (411 452)  LC_2 Logic Functioning bit
 (18 5)  (384 453)  (384 453)  routing T_7_28.sp4_h_l_4 <X> T_7_28.lc_trk_g1_1
 (22 5)  (388 453)  (388 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (389 453)  (389 453)  routing T_7_28.sp4_v_b_18 <X> T_7_28.lc_trk_g1_2
 (24 5)  (390 453)  (390 453)  routing T_7_28.sp4_v_b_18 <X> T_7_28.lc_trk_g1_2
 (26 5)  (392 453)  (392 453)  routing T_7_28.lc_trk_g0_2 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 453)  (395 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 453)  (396 453)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 453)  (398 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (399 453)  (399 453)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_2
 (34 5)  (400 453)  (400 453)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_2
 (35 5)  (401 453)  (401 453)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_2
 (36 5)  (402 453)  (402 453)  LC_2 Logic Functioning bit
 (39 5)  (405 453)  (405 453)  LC_2 Logic Functioning bit
 (40 5)  (406 453)  (406 453)  LC_2 Logic Functioning bit
 (42 5)  (408 453)  (408 453)  LC_2 Logic Functioning bit
 (44 5)  (410 453)  (410 453)  LC_2 Logic Functioning bit
 (17 6)  (383 454)  (383 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (391 454)  (391 454)  routing T_7_28.sp4_v_t_3 <X> T_7_28.lc_trk_g1_6
 (26 6)  (392 454)  (392 454)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (395 454)  (395 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 454)  (396 454)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 454)  (397 454)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 454)  (398 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 454)  (400 454)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 454)  (402 454)  LC_3 Logic Functioning bit
 (37 6)  (403 454)  (403 454)  LC_3 Logic Functioning bit
 (38 6)  (404 454)  (404 454)  LC_3 Logic Functioning bit
 (39 6)  (405 454)  (405 454)  LC_3 Logic Functioning bit
 (41 6)  (407 454)  (407 454)  LC_3 Logic Functioning bit
 (43 6)  (409 454)  (409 454)  LC_3 Logic Functioning bit
 (18 7)  (384 455)  (384 455)  routing T_7_28.sp4_r_v_b_29 <X> T_7_28.lc_trk_g1_5
 (22 7)  (388 455)  (388 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (389 455)  (389 455)  routing T_7_28.sp4_v_t_3 <X> T_7_28.lc_trk_g1_6
 (25 7)  (391 455)  (391 455)  routing T_7_28.sp4_v_t_3 <X> T_7_28.lc_trk_g1_6
 (28 7)  (394 455)  (394 455)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 455)  (395 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 455)  (396 455)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (402 455)  (402 455)  LC_3 Logic Functioning bit
 (37 7)  (403 455)  (403 455)  LC_3 Logic Functioning bit
 (38 7)  (404 455)  (404 455)  LC_3 Logic Functioning bit
 (39 7)  (405 455)  (405 455)  LC_3 Logic Functioning bit
 (8 8)  (374 456)  (374 456)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_h_r_7
 (9 8)  (375 456)  (375 456)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_h_r_7
 (10 8)  (376 456)  (376 456)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_h_r_7
 (17 8)  (383 456)  (383 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 456)  (384 456)  routing T_7_28.wire_logic_cluster/lc_1/out <X> T_7_28.lc_trk_g2_1
 (22 8)  (388 456)  (388 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (394 456)  (394 456)  routing T_7_28.lc_trk_g2_1 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 456)  (395 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 456)  (398 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 456)  (399 456)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (37 8)  (403 456)  (403 456)  LC_4 Logic Functioning bit
 (40 8)  (406 456)  (406 456)  LC_4 Logic Functioning bit
 (41 8)  (407 456)  (407 456)  LC_4 Logic Functioning bit
 (43 8)  (409 456)  (409 456)  LC_4 Logic Functioning bit
 (50 8)  (416 456)  (416 456)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (383 457)  (383 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (394 457)  (394 457)  routing T_7_28.lc_trk_g2_0 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 457)  (395 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 457)  (397 457)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 457)  (402 457)  LC_4 Logic Functioning bit
 (38 9)  (404 457)  (404 457)  LC_4 Logic Functioning bit
 (39 9)  (405 457)  (405 457)  LC_4 Logic Functioning bit
 (42 9)  (408 457)  (408 457)  LC_4 Logic Functioning bit
 (15 10)  (381 458)  (381 458)  routing T_7_28.sp4_h_l_24 <X> T_7_28.lc_trk_g2_5
 (16 10)  (382 458)  (382 458)  routing T_7_28.sp4_h_l_24 <X> T_7_28.lc_trk_g2_5
 (17 10)  (383 458)  (383 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (384 458)  (384 458)  routing T_7_28.sp4_h_l_24 <X> T_7_28.lc_trk_g2_5
 (25 10)  (391 458)  (391 458)  routing T_7_28.wire_logic_cluster/lc_6/out <X> T_7_28.lc_trk_g2_6
 (31 10)  (397 458)  (397 458)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 458)  (398 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 458)  (399 458)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 458)  (400 458)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (38 10)  (404 458)  (404 458)  LC_5 Logic Functioning bit
 (39 10)  (405 458)  (405 458)  LC_5 Logic Functioning bit
 (42 10)  (408 458)  (408 458)  LC_5 Logic Functioning bit
 (43 10)  (409 458)  (409 458)  LC_5 Logic Functioning bit
 (50 10)  (416 458)  (416 458)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (418 458)  (418 458)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (388 459)  (388 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (38 11)  (404 459)  (404 459)  LC_5 Logic Functioning bit
 (39 11)  (405 459)  (405 459)  LC_5 Logic Functioning bit
 (42 11)  (408 459)  (408 459)  LC_5 Logic Functioning bit
 (43 11)  (409 459)  (409 459)  LC_5 Logic Functioning bit
 (5 12)  (371 460)  (371 460)  routing T_7_28.sp4_v_b_3 <X> T_7_28.sp4_h_r_9
 (22 12)  (388 460)  (388 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (391 460)  (391 460)  routing T_7_28.sp4_h_r_34 <X> T_7_28.lc_trk_g3_2
 (26 12)  (392 460)  (392 460)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 460)  (393 460)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 460)  (394 460)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 460)  (395 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 460)  (397 460)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 460)  (398 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 460)  (399 460)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 460)  (400 460)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 460)  (402 460)  LC_6 Logic Functioning bit
 (38 12)  (404 460)  (404 460)  LC_6 Logic Functioning bit
 (41 12)  (407 460)  (407 460)  LC_6 Logic Functioning bit
 (42 12)  (408 460)  (408 460)  LC_6 Logic Functioning bit
 (45 12)  (411 460)  (411 460)  LC_6 Logic Functioning bit
 (4 13)  (370 461)  (370 461)  routing T_7_28.sp4_v_b_3 <X> T_7_28.sp4_h_r_9
 (6 13)  (372 461)  (372 461)  routing T_7_28.sp4_v_b_3 <X> T_7_28.sp4_h_r_9
 (14 13)  (380 461)  (380 461)  routing T_7_28.sp4_r_v_b_40 <X> T_7_28.lc_trk_g3_0
 (17 13)  (383 461)  (383 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (387 461)  (387 461)  routing T_7_28.sp4_r_v_b_43 <X> T_7_28.lc_trk_g3_3
 (22 13)  (388 461)  (388 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 461)  (389 461)  routing T_7_28.sp4_h_r_34 <X> T_7_28.lc_trk_g3_2
 (24 13)  (390 461)  (390 461)  routing T_7_28.sp4_h_r_34 <X> T_7_28.lc_trk_g3_2
 (26 13)  (392 461)  (392 461)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 461)  (394 461)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 461)  (395 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 461)  (396 461)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 461)  (398 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (399 461)  (399 461)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_6
 (34 13)  (400 461)  (400 461)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_6
 (35 13)  (401 461)  (401 461)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_6
 (36 13)  (402 461)  (402 461)  LC_6 Logic Functioning bit
 (39 13)  (405 461)  (405 461)  LC_6 Logic Functioning bit
 (40 13)  (406 461)  (406 461)  LC_6 Logic Functioning bit
 (42 13)  (408 461)  (408 461)  LC_6 Logic Functioning bit
 (44 13)  (410 461)  (410 461)  LC_6 Logic Functioning bit
 (0 14)  (366 462)  (366 462)  routing T_7_28.glb_netwk_6 <X> T_7_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 462)  (367 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (380 462)  (380 462)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (17 14)  (383 462)  (383 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (391 462)  (391 462)  routing T_7_28.sp4_h_r_38 <X> T_7_28.lc_trk_g3_6
 (0 15)  (366 463)  (366 463)  routing T_7_28.glb_netwk_6 <X> T_7_28.wire_logic_cluster/lc_7/s_r
 (14 15)  (380 463)  (380 463)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (15 15)  (381 463)  (381 463)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (16 15)  (382 463)  (382 463)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (17 15)  (383 463)  (383 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (384 463)  (384 463)  routing T_7_28.sp4_r_v_b_45 <X> T_7_28.lc_trk_g3_5
 (22 15)  (388 463)  (388 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (389 463)  (389 463)  routing T_7_28.sp4_h_r_38 <X> T_7_28.lc_trk_g3_6
 (24 15)  (390 463)  (390 463)  routing T_7_28.sp4_h_r_38 <X> T_7_28.lc_trk_g3_6


LogicTile_8_28

 (16 0)  (436 448)  (436 448)  routing T_8_28.sp4_v_b_1 <X> T_8_28.lc_trk_g0_1
 (17 0)  (437 448)  (437 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (438 448)  (438 448)  routing T_8_28.sp4_v_b_1 <X> T_8_28.lc_trk_g0_1
 (25 0)  (445 448)  (445 448)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g0_2
 (26 0)  (446 448)  (446 448)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_logic_cluster/lc_0/in_0
 (28 0)  (448 448)  (448 448)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 448)  (449 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 448)  (452 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 448)  (453 448)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 448)  (454 448)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.wire_logic_cluster/lc_0/in_3
 (39 0)  (459 448)  (459 448)  LC_0 Logic Functioning bit
 (45 0)  (465 448)  (465 448)  LC_0 Logic Functioning bit
 (22 1)  (442 449)  (442 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (443 449)  (443 449)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g0_2
 (24 1)  (444 449)  (444 449)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g0_2
 (25 1)  (445 449)  (445 449)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g0_2
 (29 1)  (449 449)  (449 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 449)  (450 449)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 449)  (452 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (455 449)  (455 449)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.input_2_0
 (36 1)  (456 449)  (456 449)  LC_0 Logic Functioning bit
 (38 1)  (458 449)  (458 449)  LC_0 Logic Functioning bit
 (43 1)  (463 449)  (463 449)  LC_0 Logic Functioning bit
 (44 1)  (464 449)  (464 449)  LC_0 Logic Functioning bit
 (51 1)  (471 449)  (471 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (472 449)  (472 449)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (420 450)  (420 450)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (1 2)  (421 450)  (421 450)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (2 2)  (422 450)  (422 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (448 450)  (448 450)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 450)  (449 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 450)  (450 450)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 450)  (451 450)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 450)  (452 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (461 450)  (461 450)  LC_1 Logic Functioning bit
 (42 2)  (462 450)  (462 450)  LC_1 Logic Functioning bit
 (43 2)  (463 450)  (463 450)  LC_1 Logic Functioning bit
 (45 2)  (465 450)  (465 450)  LC_1 Logic Functioning bit
 (0 3)  (420 451)  (420 451)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (15 3)  (435 451)  (435 451)  routing T_8_28.sp4_v_t_9 <X> T_8_28.lc_trk_g0_4
 (16 3)  (436 451)  (436 451)  routing T_8_28.sp4_v_t_9 <X> T_8_28.lc_trk_g0_4
 (17 3)  (437 451)  (437 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (446 451)  (446 451)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 451)  (447 451)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 451)  (449 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 451)  (450 451)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (452 451)  (452 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (43 3)  (463 451)  (463 451)  LC_1 Logic Functioning bit
 (53 3)  (473 451)  (473 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (434 452)  (434 452)  routing T_8_28.bnr_op_0 <X> T_8_28.lc_trk_g1_0
 (25 4)  (445 452)  (445 452)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g1_2
 (26 4)  (446 452)  (446 452)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 452)  (447 452)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 452)  (448 452)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 452)  (449 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 452)  (451 452)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 452)  (452 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 452)  (453 452)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 452)  (454 452)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_logic_cluster/lc_2/in_3
 (39 4)  (459 452)  (459 452)  LC_2 Logic Functioning bit
 (45 4)  (465 452)  (465 452)  LC_2 Logic Functioning bit
 (51 4)  (471 452)  (471 452)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (434 453)  (434 453)  routing T_8_28.bnr_op_0 <X> T_8_28.lc_trk_g1_0
 (17 5)  (437 453)  (437 453)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (442 453)  (442 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (443 453)  (443 453)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g1_2
 (24 5)  (444 453)  (444 453)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g1_2
 (25 5)  (445 453)  (445 453)  routing T_8_28.sp4_h_l_7 <X> T_8_28.lc_trk_g1_2
 (29 5)  (449 453)  (449 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 453)  (450 453)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 453)  (451 453)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 453)  (452 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (455 453)  (455 453)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.input_2_2
 (36 5)  (456 453)  (456 453)  LC_2 Logic Functioning bit
 (38 5)  (458 453)  (458 453)  LC_2 Logic Functioning bit
 (43 5)  (463 453)  (463 453)  LC_2 Logic Functioning bit
 (44 5)  (464 453)  (464 453)  LC_2 Logic Functioning bit
 (52 5)  (472 453)  (472 453)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (26 6)  (446 454)  (446 454)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (449 454)  (449 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 454)  (450 454)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (451 454)  (451 454)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 454)  (452 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 454)  (453 454)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_logic_cluster/lc_3/in_3
 (39 6)  (459 454)  (459 454)  LC_3 Logic Functioning bit
 (45 6)  (465 454)  (465 454)  LC_3 Logic Functioning bit
 (48 6)  (468 454)  (468 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (437 455)  (437 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (442 455)  (442 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (447 455)  (447 455)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 455)  (449 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (452 455)  (452 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (454 455)  (454 455)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.input_2_3
 (35 7)  (455 455)  (455 455)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.input_2_3
 (37 7)  (457 455)  (457 455)  LC_3 Logic Functioning bit
 (39 7)  (459 455)  (459 455)  LC_3 Logic Functioning bit
 (42 7)  (462 455)  (462 455)  LC_3 Logic Functioning bit
 (51 7)  (471 455)  (471 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (472 455)  (472 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (16 8)  (436 456)  (436 456)  routing T_8_28.sp4_v_t_12 <X> T_8_28.lc_trk_g2_1
 (17 8)  (437 456)  (437 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (438 456)  (438 456)  routing T_8_28.sp4_v_t_12 <X> T_8_28.lc_trk_g2_1
 (21 8)  (441 456)  (441 456)  routing T_8_28.sp4_v_t_14 <X> T_8_28.lc_trk_g2_3
 (22 8)  (442 456)  (442 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (443 456)  (443 456)  routing T_8_28.sp4_v_t_14 <X> T_8_28.lc_trk_g2_3
 (26 8)  (446 456)  (446 456)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 456)  (447 456)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 456)  (449 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 456)  (450 456)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 456)  (452 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 456)  (453 456)  routing T_8_28.lc_trk_g2_1 <X> T_8_28.wire_logic_cluster/lc_4/in_3
 (39 8)  (459 456)  (459 456)  LC_4 Logic Functioning bit
 (45 8)  (465 456)  (465 456)  LC_4 Logic Functioning bit
 (46 8)  (466 456)  (466 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (437 457)  (437 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (29 9)  (449 457)  (449 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 457)  (450 457)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (452 457)  (452 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (455 457)  (455 457)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.input_2_4
 (36 9)  (456 457)  (456 457)  LC_4 Logic Functioning bit
 (38 9)  (458 457)  (458 457)  LC_4 Logic Functioning bit
 (43 9)  (463 457)  (463 457)  LC_4 Logic Functioning bit
 (52 9)  (472 457)  (472 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (434 458)  (434 458)  routing T_8_28.sp4_v_t_17 <X> T_8_28.lc_trk_g2_4
 (29 10)  (449 458)  (449 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 458)  (450 458)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 458)  (452 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 458)  (453 458)  routing T_8_28.lc_trk_g2_0 <X> T_8_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (457 458)  (457 458)  LC_5 Logic Functioning bit
 (39 10)  (459 458)  (459 458)  LC_5 Logic Functioning bit
 (45 10)  (465 458)  (465 458)  LC_5 Logic Functioning bit
 (53 10)  (473 458)  (473 458)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (16 11)  (436 459)  (436 459)  routing T_8_28.sp4_v_t_17 <X> T_8_28.lc_trk_g2_4
 (17 11)  (437 459)  (437 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (442 459)  (442 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (446 459)  (446 459)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (447 459)  (447 459)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 459)  (449 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (452 459)  (452 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (454 459)  (454 459)  routing T_8_28.lc_trk_g1_0 <X> T_8_28.input_2_5
 (37 11)  (457 459)  (457 459)  LC_5 Logic Functioning bit
 (42 11)  (462 459)  (462 459)  LC_5 Logic Functioning bit
 (44 11)  (464 459)  (464 459)  LC_5 Logic Functioning bit
 (53 11)  (473 459)  (473 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (428 460)  (428 460)  routing T_8_28.sp4_v_b_4 <X> T_8_28.sp4_h_r_10
 (9 12)  (429 460)  (429 460)  routing T_8_28.sp4_v_b_4 <X> T_8_28.sp4_h_r_10
 (10 12)  (430 460)  (430 460)  routing T_8_28.sp4_v_b_4 <X> T_8_28.sp4_h_r_10
 (14 12)  (434 460)  (434 460)  routing T_8_28.sp4_v_b_24 <X> T_8_28.lc_trk_g3_0
 (10 13)  (430 461)  (430 461)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_v_b_10
 (16 13)  (436 461)  (436 461)  routing T_8_28.sp4_v_b_24 <X> T_8_28.lc_trk_g3_0
 (17 13)  (437 461)  (437 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (442 461)  (442 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (420 462)  (420 462)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 462)  (421 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (445 462)  (445 462)  routing T_8_28.sp4_v_b_30 <X> T_8_28.lc_trk_g3_6
 (0 15)  (420 463)  (420 463)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_logic_cluster/lc_7/s_r
 (22 15)  (442 463)  (442 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (443 463)  (443 463)  routing T_8_28.sp4_v_b_30 <X> T_8_28.lc_trk_g3_6


LogicTile_9_28

 (29 0)  (503 448)  (503 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 448)  (504 448)  routing T_9_28.lc_trk_g0_5 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 448)  (506 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 448)  (510 448)  LC_0 Logic Functioning bit
 (37 0)  (511 448)  (511 448)  LC_0 Logic Functioning bit
 (38 0)  (512 448)  (512 448)  LC_0 Logic Functioning bit
 (39 0)  (513 448)  (513 448)  LC_0 Logic Functioning bit
 (44 0)  (518 448)  (518 448)  LC_0 Logic Functioning bit
 (46 0)  (520 448)  (520 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (477 449)  (477 449)  routing T_9_28.sp12_h_l_23 <X> T_9_28.sp12_v_b_0
 (40 1)  (514 449)  (514 449)  LC_0 Logic Functioning bit
 (41 1)  (515 449)  (515 449)  LC_0 Logic Functioning bit
 (42 1)  (516 449)  (516 449)  LC_0 Logic Functioning bit
 (43 1)  (517 449)  (517 449)  LC_0 Logic Functioning bit
 (49 1)  (523 449)  (523 449)  Carry_In_Mux bit 

 (0 2)  (474 450)  (474 450)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (1 2)  (475 450)  (475 450)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (476 450)  (476 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (491 450)  (491 450)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (492 450)  (492 450)  routing T_9_28.wire_logic_cluster/lc_5/out <X> T_9_28.lc_trk_g0_5
 (21 2)  (495 450)  (495 450)  routing T_9_28.sp4_v_b_15 <X> T_9_28.lc_trk_g0_7
 (22 2)  (496 450)  (496 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (497 450)  (497 450)  routing T_9_28.sp4_v_b_15 <X> T_9_28.lc_trk_g0_7
 (27 2)  (501 450)  (501 450)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 450)  (502 450)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 450)  (503 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 450)  (504 450)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 450)  (506 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 450)  (510 450)  LC_1 Logic Functioning bit
 (37 2)  (511 450)  (511 450)  LC_1 Logic Functioning bit
 (38 2)  (512 450)  (512 450)  LC_1 Logic Functioning bit
 (39 2)  (513 450)  (513 450)  LC_1 Logic Functioning bit
 (44 2)  (518 450)  (518 450)  LC_1 Logic Functioning bit
 (48 2)  (522 450)  (522 450)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (474 451)  (474 451)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (17 3)  (491 451)  (491 451)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (495 451)  (495 451)  routing T_9_28.sp4_v_b_15 <X> T_9_28.lc_trk_g0_7
 (30 3)  (504 451)  (504 451)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (40 3)  (514 451)  (514 451)  LC_1 Logic Functioning bit
 (41 3)  (515 451)  (515 451)  LC_1 Logic Functioning bit
 (42 3)  (516 451)  (516 451)  LC_1 Logic Functioning bit
 (43 3)  (517 451)  (517 451)  LC_1 Logic Functioning bit
 (14 4)  (488 452)  (488 452)  routing T_9_28.bnr_op_0 <X> T_9_28.lc_trk_g1_0
 (21 4)  (495 452)  (495 452)  routing T_9_28.wire_logic_cluster/lc_3/out <X> T_9_28.lc_trk_g1_3
 (22 4)  (496 452)  (496 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (501 452)  (501 452)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 452)  (503 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 452)  (506 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 452)  (511 452)  LC_2 Logic Functioning bit
 (39 4)  (513 452)  (513 452)  LC_2 Logic Functioning bit
 (41 4)  (515 452)  (515 452)  LC_2 Logic Functioning bit
 (43 4)  (517 452)  (517 452)  LC_2 Logic Functioning bit
 (14 5)  (488 453)  (488 453)  routing T_9_28.bnr_op_0 <X> T_9_28.lc_trk_g1_0
 (17 5)  (491 453)  (491 453)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (496 453)  (496 453)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (498 453)  (498 453)  routing T_9_28.top_op_2 <X> T_9_28.lc_trk_g1_2
 (25 5)  (499 453)  (499 453)  routing T_9_28.top_op_2 <X> T_9_28.lc_trk_g1_2
 (37 5)  (511 453)  (511 453)  LC_2 Logic Functioning bit
 (39 5)  (513 453)  (513 453)  LC_2 Logic Functioning bit
 (41 5)  (515 453)  (515 453)  LC_2 Logic Functioning bit
 (43 5)  (517 453)  (517 453)  LC_2 Logic Functioning bit
 (48 5)  (522 453)  (522 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (0 6)  (474 454)  (474 454)  routing T_9_28.glb_netwk_6 <X> T_9_28.glb2local_0
 (1 6)  (475 454)  (475 454)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (22 6)  (496 454)  (496 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (498 454)  (498 454)  routing T_9_28.top_op_7 <X> T_9_28.lc_trk_g1_7
 (29 6)  (503 454)  (503 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 454)  (504 454)  routing T_9_28.lc_trk_g0_4 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 454)  (506 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 454)  (508 454)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (37 6)  (511 454)  (511 454)  LC_3 Logic Functioning bit
 (42 6)  (516 454)  (516 454)  LC_3 Logic Functioning bit
 (45 6)  (519 454)  (519 454)  LC_3 Logic Functioning bit
 (46 6)  (520 454)  (520 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (525 454)  (525 454)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (527 454)  (527 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (475 455)  (475 455)  routing T_9_28.glb_netwk_6 <X> T_9_28.glb2local_0
 (21 7)  (495 455)  (495 455)  routing T_9_28.top_op_7 <X> T_9_28.lc_trk_g1_7
 (26 7)  (500 455)  (500 455)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 455)  (501 455)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 455)  (502 455)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 455)  (503 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (505 455)  (505 455)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 455)  (506 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (508 455)  (508 455)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.input_2_3
 (35 7)  (509 455)  (509 455)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.input_2_3
 (37 7)  (511 455)  (511 455)  LC_3 Logic Functioning bit
 (39 7)  (513 455)  (513 455)  LC_3 Logic Functioning bit
 (48 7)  (522 455)  (522 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (525 455)  (525 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (489 456)  (489 456)  routing T_9_28.sp4_h_r_33 <X> T_9_28.lc_trk_g2_1
 (16 8)  (490 456)  (490 456)  routing T_9_28.sp4_h_r_33 <X> T_9_28.lc_trk_g2_1
 (17 8)  (491 456)  (491 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (492 456)  (492 456)  routing T_9_28.sp4_h_r_33 <X> T_9_28.lc_trk_g2_1
 (27 10)  (501 458)  (501 458)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 458)  (503 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (505 458)  (505 458)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 458)  (506 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 458)  (508 458)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 458)  (510 458)  LC_5 Logic Functioning bit
 (37 10)  (511 458)  (511 458)  LC_5 Logic Functioning bit
 (42 10)  (516 458)  (516 458)  LC_5 Logic Functioning bit
 (43 10)  (517 458)  (517 458)  LC_5 Logic Functioning bit
 (26 11)  (500 459)  (500 459)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 459)  (501 459)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 459)  (502 459)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 459)  (503 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 459)  (504 459)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (505 459)  (505 459)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (506 459)  (506 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (507 459)  (507 459)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.input_2_5
 (37 11)  (511 459)  (511 459)  LC_5 Logic Functioning bit
 (38 11)  (512 459)  (512 459)  LC_5 Logic Functioning bit
 (42 11)  (516 459)  (516 459)  LC_5 Logic Functioning bit
 (43 11)  (517 459)  (517 459)  LC_5 Logic Functioning bit
 (25 12)  (499 460)  (499 460)  routing T_9_28.sp4_v_t_23 <X> T_9_28.lc_trk_g3_2
 (26 12)  (500 460)  (500 460)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 460)  (501 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 460)  (502 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 460)  (503 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 460)  (504 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 460)  (506 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 460)  (507 460)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 460)  (508 460)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 460)  (510 460)  LC_6 Logic Functioning bit
 (38 12)  (512 460)  (512 460)  LC_6 Logic Functioning bit
 (41 12)  (515 460)  (515 460)  LC_6 Logic Functioning bit
 (51 12)  (525 460)  (525 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (496 461)  (496 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (497 461)  (497 461)  routing T_9_28.sp4_v_t_23 <X> T_9_28.lc_trk_g3_2
 (25 13)  (499 461)  (499 461)  routing T_9_28.sp4_v_t_23 <X> T_9_28.lc_trk_g3_2
 (26 13)  (500 461)  (500 461)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 461)  (501 461)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 461)  (503 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 461)  (505 461)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 461)  (506 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (508 461)  (508 461)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.input_2_6
 (35 13)  (509 461)  (509 461)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.input_2_6
 (36 13)  (510 461)  (510 461)  LC_6 Logic Functioning bit
 (38 13)  (512 461)  (512 461)  LC_6 Logic Functioning bit
 (41 13)  (515 461)  (515 461)  LC_6 Logic Functioning bit
 (42 13)  (516 461)  (516 461)  LC_6 Logic Functioning bit
 (43 13)  (517 461)  (517 461)  LC_6 Logic Functioning bit
 (21 14)  (495 462)  (495 462)  routing T_9_28.wire_logic_cluster/lc_7/out <X> T_9_28.lc_trk_g3_7
 (22 14)  (496 462)  (496 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (501 462)  (501 462)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 462)  (503 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 462)  (505 462)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 462)  (506 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 462)  (508 462)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (509 462)  (509 462)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.input_2_7
 (36 14)  (510 462)  (510 462)  LC_7 Logic Functioning bit
 (37 14)  (511 462)  (511 462)  LC_7 Logic Functioning bit
 (42 14)  (516 462)  (516 462)  LC_7 Logic Functioning bit
 (43 14)  (517 462)  (517 462)  LC_7 Logic Functioning bit
 (14 15)  (488 463)  (488 463)  routing T_9_28.sp4_r_v_b_44 <X> T_9_28.lc_trk_g3_4
 (17 15)  (491 463)  (491 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (500 463)  (500 463)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (501 463)  (501 463)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 463)  (502 463)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 463)  (503 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 463)  (504 463)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 463)  (505 463)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (506 463)  (506 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (509 463)  (509 463)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.input_2_7
 (37 15)  (511 463)  (511 463)  LC_7 Logic Functioning bit
 (38 15)  (512 463)  (512 463)  LC_7 Logic Functioning bit
 (42 15)  (516 463)  (516 463)  LC_7 Logic Functioning bit
 (43 15)  (517 463)  (517 463)  LC_7 Logic Functioning bit


LogicTile_10_28

 (21 0)  (549 448)  (549 448)  routing T_10_28.lft_op_3 <X> T_10_28.lc_trk_g0_3
 (22 0)  (550 448)  (550 448)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (552 448)  (552 448)  routing T_10_28.lft_op_3 <X> T_10_28.lc_trk_g0_3
 (26 2)  (554 450)  (554 450)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (555 450)  (555 450)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 450)  (557 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (559 450)  (559 450)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 450)  (560 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 450)  (561 450)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (562 450)  (562 450)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 450)  (564 450)  LC_1 Logic Functioning bit
 (38 2)  (566 450)  (566 450)  LC_1 Logic Functioning bit
 (41 2)  (569 450)  (569 450)  LC_1 Logic Functioning bit
 (43 2)  (571 450)  (571 450)  LC_1 Logic Functioning bit
 (5 3)  (533 451)  (533 451)  routing T_10_28.sp4_h_l_37 <X> T_10_28.sp4_v_t_37
 (26 3)  (554 451)  (554 451)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (556 451)  (556 451)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 451)  (557 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 451)  (558 451)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (560 451)  (560 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 451)  (563 451)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.input_2_1
 (36 3)  (564 451)  (564 451)  LC_1 Logic Functioning bit
 (37 3)  (565 451)  (565 451)  LC_1 Logic Functioning bit
 (39 3)  (567 451)  (567 451)  LC_1 Logic Functioning bit
 (40 3)  (568 451)  (568 451)  LC_1 Logic Functioning bit
 (42 3)  (570 451)  (570 451)  LC_1 Logic Functioning bit
 (52 3)  (580 451)  (580 451)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (6 4)  (534 452)  (534 452)  routing T_10_28.sp4_v_t_37 <X> T_10_28.sp4_v_b_3
 (22 4)  (550 452)  (550 452)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (552 452)  (552 452)  routing T_10_28.bot_op_3 <X> T_10_28.lc_trk_g1_3
 (5 5)  (533 453)  (533 453)  routing T_10_28.sp4_v_t_37 <X> T_10_28.sp4_v_b_3
 (10 6)  (538 454)  (538 454)  routing T_10_28.sp4_v_b_11 <X> T_10_28.sp4_h_l_41
 (25 8)  (553 456)  (553 456)  routing T_10_28.sp4_h_r_34 <X> T_10_28.lc_trk_g2_2
 (26 8)  (554 456)  (554 456)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (557 456)  (557 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (560 456)  (560 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 456)  (561 456)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 456)  (562 456)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 456)  (564 456)  LC_4 Logic Functioning bit
 (37 8)  (565 456)  (565 456)  LC_4 Logic Functioning bit
 (41 8)  (569 456)  (569 456)  LC_4 Logic Functioning bit
 (42 8)  (570 456)  (570 456)  LC_4 Logic Functioning bit
 (22 9)  (550 457)  (550 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (551 457)  (551 457)  routing T_10_28.sp4_h_r_34 <X> T_10_28.lc_trk_g2_2
 (24 9)  (552 457)  (552 457)  routing T_10_28.sp4_h_r_34 <X> T_10_28.lc_trk_g2_2
 (26 9)  (554 457)  (554 457)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (555 457)  (555 457)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (556 457)  (556 457)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 457)  (557 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 457)  (558 457)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (559 457)  (559 457)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (560 457)  (560 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (561 457)  (561 457)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.input_2_4
 (35 9)  (563 457)  (563 457)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.input_2_4
 (36 9)  (564 457)  (564 457)  LC_4 Logic Functioning bit
 (37 9)  (565 457)  (565 457)  LC_4 Logic Functioning bit
 (42 9)  (570 457)  (570 457)  LC_4 Logic Functioning bit
 (43 9)  (571 457)  (571 457)  LC_4 Logic Functioning bit
 (22 10)  (550 458)  (550 458)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (552 458)  (552 458)  routing T_10_28.tnl_op_7 <X> T_10_28.lc_trk_g2_7
 (21 11)  (549 459)  (549 459)  routing T_10_28.tnl_op_7 <X> T_10_28.lc_trk_g2_7
 (25 12)  (553 460)  (553 460)  routing T_10_28.sp4_v_b_26 <X> T_10_28.lc_trk_g3_2
 (22 13)  (550 461)  (550 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (551 461)  (551 461)  routing T_10_28.sp4_v_b_26 <X> T_10_28.lc_trk_g3_2
 (16 14)  (544 462)  (544 462)  routing T_10_28.sp4_v_t_16 <X> T_10_28.lc_trk_g3_5
 (17 14)  (545 462)  (545 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (546 462)  (546 462)  routing T_10_28.sp4_v_t_16 <X> T_10_28.lc_trk_g3_5
 (22 14)  (550 462)  (550 462)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (552 462)  (552 462)  routing T_10_28.tnl_op_7 <X> T_10_28.lc_trk_g3_7
 (21 15)  (549 463)  (549 463)  routing T_10_28.tnl_op_7 <X> T_10_28.lc_trk_g3_7


LogicTile_11_28

 (0 2)  (582 450)  (582 450)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (1 2)  (583 450)  (583 450)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (584 450)  (584 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (597 450)  (597 450)  routing T_11_28.sp4_h_r_5 <X> T_11_28.lc_trk_g0_5
 (16 2)  (598 450)  (598 450)  routing T_11_28.sp4_h_r_5 <X> T_11_28.lc_trk_g0_5
 (17 2)  (599 450)  (599 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (582 451)  (582 451)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (18 3)  (600 451)  (600 451)  routing T_11_28.sp4_h_r_5 <X> T_11_28.lc_trk_g0_5
 (0 4)  (582 452)  (582 452)  routing T_11_28.glb_netwk_5 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 4)  (583 452)  (583 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (11 5)  (593 453)  (593 453)  routing T_11_28.sp4_h_l_44 <X> T_11_28.sp4_h_r_5
 (13 5)  (595 453)  (595 453)  routing T_11_28.sp4_h_l_44 <X> T_11_28.sp4_h_r_5
 (11 8)  (593 456)  (593 456)  routing T_11_28.sp4_h_l_39 <X> T_11_28.sp4_v_b_8
 (13 8)  (595 456)  (595 456)  routing T_11_28.sp4_h_l_39 <X> T_11_28.sp4_v_b_8
 (12 9)  (594 457)  (594 457)  routing T_11_28.sp4_h_l_39 <X> T_11_28.sp4_v_b_8
 (22 11)  (604 459)  (604 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (15 12)  (597 460)  (597 460)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g3_1
 (16 12)  (598 460)  (598 460)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g3_1
 (17 12)  (599 460)  (599 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (582 462)  (582 462)  routing T_11_28.glb_netwk_6 <X> T_11_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 462)  (583 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (607 462)  (607 462)  routing T_11_28.sp4_h_r_46 <X> T_11_28.lc_trk_g3_6
 (26 14)  (608 462)  (608 462)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (609 462)  (609 462)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 462)  (610 462)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 462)  (611 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (613 462)  (613 462)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (614 462)  (614 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 462)  (615 462)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (617 462)  (617 462)  routing T_11_28.lc_trk_g0_5 <X> T_11_28.input_2_7
 (42 14)  (624 462)  (624 462)  LC_7 Logic Functioning bit
 (45 14)  (627 462)  (627 462)  LC_7 Logic Functioning bit
 (0 15)  (582 463)  (582 463)  routing T_11_28.glb_netwk_6 <X> T_11_28.wire_logic_cluster/lc_7/s_r
 (22 15)  (604 463)  (604 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (605 463)  (605 463)  routing T_11_28.sp4_h_r_46 <X> T_11_28.lc_trk_g3_6
 (24 15)  (606 463)  (606 463)  routing T_11_28.sp4_h_r_46 <X> T_11_28.lc_trk_g3_6
 (25 15)  (607 463)  (607 463)  routing T_11_28.sp4_h_r_46 <X> T_11_28.lc_trk_g3_6
 (26 15)  (608 463)  (608 463)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (609 463)  (609 463)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (610 463)  (610 463)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 463)  (611 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (613 463)  (613 463)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (614 463)  (614 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27

 (32 0)  (86 432)  (86 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 432)  (87 432)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 432)  (88 432)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 432)  (90 432)  LC_0 Logic Functioning bit
 (37 0)  (91 432)  (91 432)  LC_0 Logic Functioning bit
 (38 0)  (92 432)  (92 432)  LC_0 Logic Functioning bit
 (39 0)  (93 432)  (93 432)  LC_0 Logic Functioning bit
 (45 0)  (99 432)  (99 432)  LC_0 Logic Functioning bit
 (51 0)  (105 432)  (105 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (31 1)  (85 433)  (85 433)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 433)  (90 433)  LC_0 Logic Functioning bit
 (37 1)  (91 433)  (91 433)  LC_0 Logic Functioning bit
 (38 1)  (92 433)  (92 433)  LC_0 Logic Functioning bit
 (39 1)  (93 433)  (93 433)  LC_0 Logic Functioning bit
 (51 1)  (105 433)  (105 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (54 434)  (54 434)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (1 2)  (55 434)  (55 434)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (56 434)  (56 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (75 434)  (75 434)  routing T_1_27.sp4_v_b_15 <X> T_1_27.lc_trk_g0_7
 (22 2)  (76 434)  (76 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (77 434)  (77 434)  routing T_1_27.sp4_v_b_15 <X> T_1_27.lc_trk_g0_7
 (36 2)  (90 434)  (90 434)  LC_1 Logic Functioning bit
 (38 2)  (92 434)  (92 434)  LC_1 Logic Functioning bit
 (41 2)  (95 434)  (95 434)  LC_1 Logic Functioning bit
 (43 2)  (97 434)  (97 434)  LC_1 Logic Functioning bit
 (45 2)  (99 434)  (99 434)  LC_1 Logic Functioning bit
 (0 3)  (54 435)  (54 435)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (9 3)  (63 435)  (63 435)  routing T_1_27.sp4_v_b_5 <X> T_1_27.sp4_v_t_36
 (10 3)  (64 435)  (64 435)  routing T_1_27.sp4_v_b_5 <X> T_1_27.sp4_v_t_36
 (21 3)  (75 435)  (75 435)  routing T_1_27.sp4_v_b_15 <X> T_1_27.lc_trk_g0_7
 (26 3)  (80 435)  (80 435)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 435)  (82 435)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 435)  (83 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (91 435)  (91 435)  LC_1 Logic Functioning bit
 (39 3)  (93 435)  (93 435)  LC_1 Logic Functioning bit
 (40 3)  (94 435)  (94 435)  LC_1 Logic Functioning bit
 (42 3)  (96 435)  (96 435)  LC_1 Logic Functioning bit
 (51 3)  (105 435)  (105 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (54 436)  (54 436)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (1 4)  (55 436)  (55 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (62 436)  (62 436)  routing T_1_27.sp4_v_b_4 <X> T_1_27.sp4_h_r_4
 (9 4)  (63 436)  (63 436)  routing T_1_27.sp4_v_b_4 <X> T_1_27.sp4_h_r_4
 (31 4)  (85 436)  (85 436)  routing T_1_27.lc_trk_g0_7 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 436)  (86 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 436)  (90 436)  LC_2 Logic Functioning bit
 (37 4)  (91 436)  (91 436)  LC_2 Logic Functioning bit
 (38 4)  (92 436)  (92 436)  LC_2 Logic Functioning bit
 (39 4)  (93 436)  (93 436)  LC_2 Logic Functioning bit
 (45 4)  (99 436)  (99 436)  LC_2 Logic Functioning bit
 (0 5)  (54 437)  (54 437)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (1 5)  (55 437)  (55 437)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (31 5)  (85 437)  (85 437)  routing T_1_27.lc_trk_g0_7 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 437)  (90 437)  LC_2 Logic Functioning bit
 (37 5)  (91 437)  (91 437)  LC_2 Logic Functioning bit
 (38 5)  (92 437)  (92 437)  LC_2 Logic Functioning bit
 (39 5)  (93 437)  (93 437)  LC_2 Logic Functioning bit
 (51 5)  (105 437)  (105 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (86 438)  (86 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 438)  (87 438)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 438)  (88 438)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 438)  (90 438)  LC_3 Logic Functioning bit
 (37 6)  (91 438)  (91 438)  LC_3 Logic Functioning bit
 (38 6)  (92 438)  (92 438)  LC_3 Logic Functioning bit
 (39 6)  (93 438)  (93 438)  LC_3 Logic Functioning bit
 (45 6)  (99 438)  (99 438)  LC_3 Logic Functioning bit
 (15 7)  (69 439)  (69 439)  routing T_1_27.sp4_v_t_9 <X> T_1_27.lc_trk_g1_4
 (16 7)  (70 439)  (70 439)  routing T_1_27.sp4_v_t_9 <X> T_1_27.lc_trk_g1_4
 (17 7)  (71 439)  (71 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (36 7)  (90 439)  (90 439)  LC_3 Logic Functioning bit
 (37 7)  (91 439)  (91 439)  LC_3 Logic Functioning bit
 (38 7)  (92 439)  (92 439)  LC_3 Logic Functioning bit
 (39 7)  (93 439)  (93 439)  LC_3 Logic Functioning bit
 (51 7)  (105 439)  (105 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (59 440)  (59 440)  routing T_1_27.sp4_v_b_0 <X> T_1_27.sp4_h_r_6
 (12 8)  (66 440)  (66 440)  routing T_1_27.sp4_v_b_2 <X> T_1_27.sp4_h_r_8
 (22 8)  (76 440)  (76 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (77 440)  (77 440)  routing T_1_27.sp12_v_b_11 <X> T_1_27.lc_trk_g2_3
 (25 8)  (79 440)  (79 440)  routing T_1_27.sp4_h_r_34 <X> T_1_27.lc_trk_g2_2
 (26 8)  (80 440)  (80 440)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (36 8)  (90 440)  (90 440)  LC_4 Logic Functioning bit
 (38 8)  (92 440)  (92 440)  LC_4 Logic Functioning bit
 (41 8)  (95 440)  (95 440)  LC_4 Logic Functioning bit
 (43 8)  (97 440)  (97 440)  LC_4 Logic Functioning bit
 (45 8)  (99 440)  (99 440)  LC_4 Logic Functioning bit
 (53 8)  (107 440)  (107 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (58 441)  (58 441)  routing T_1_27.sp4_v_b_0 <X> T_1_27.sp4_h_r_6
 (6 9)  (60 441)  (60 441)  routing T_1_27.sp4_v_b_0 <X> T_1_27.sp4_h_r_6
 (11 9)  (65 441)  (65 441)  routing T_1_27.sp4_v_b_2 <X> T_1_27.sp4_h_r_8
 (13 9)  (67 441)  (67 441)  routing T_1_27.sp4_v_b_2 <X> T_1_27.sp4_h_r_8
 (22 9)  (76 441)  (76 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (77 441)  (77 441)  routing T_1_27.sp4_h_r_34 <X> T_1_27.lc_trk_g2_2
 (24 9)  (78 441)  (78 441)  routing T_1_27.sp4_h_r_34 <X> T_1_27.lc_trk_g2_2
 (26 9)  (80 441)  (80 441)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (81 441)  (81 441)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 441)  (82 441)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 441)  (83 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (91 441)  (91 441)  LC_4 Logic Functioning bit
 (39 9)  (93 441)  (93 441)  LC_4 Logic Functioning bit
 (40 9)  (94 441)  (94 441)  LC_4 Logic Functioning bit
 (42 9)  (96 441)  (96 441)  LC_4 Logic Functioning bit
 (6 10)  (60 442)  (60 442)  routing T_1_27.sp4_v_b_3 <X> T_1_27.sp4_v_t_43
 (36 10)  (90 442)  (90 442)  LC_5 Logic Functioning bit
 (38 10)  (92 442)  (92 442)  LC_5 Logic Functioning bit
 (41 10)  (95 442)  (95 442)  LC_5 Logic Functioning bit
 (43 10)  (97 442)  (97 442)  LC_5 Logic Functioning bit
 (45 10)  (99 442)  (99 442)  LC_5 Logic Functioning bit
 (5 11)  (59 443)  (59 443)  routing T_1_27.sp4_v_b_3 <X> T_1_27.sp4_v_t_43
 (27 11)  (81 443)  (81 443)  routing T_1_27.lc_trk_g3_0 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 443)  (82 443)  routing T_1_27.lc_trk_g3_0 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 443)  (83 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (91 443)  (91 443)  LC_5 Logic Functioning bit
 (39 11)  (93 443)  (93 443)  LC_5 Logic Functioning bit
 (40 11)  (94 443)  (94 443)  LC_5 Logic Functioning bit
 (42 11)  (96 443)  (96 443)  LC_5 Logic Functioning bit
 (53 11)  (107 443)  (107 443)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (62 444)  (62 444)  routing T_1_27.sp4_v_b_10 <X> T_1_27.sp4_h_r_10
 (9 12)  (63 444)  (63 444)  routing T_1_27.sp4_v_b_10 <X> T_1_27.sp4_h_r_10
 (17 12)  (71 444)  (71 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (76 444)  (76 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (85 444)  (85 444)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 444)  (86 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 444)  (88 444)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 444)  (90 444)  LC_6 Logic Functioning bit
 (37 12)  (91 444)  (91 444)  LC_6 Logic Functioning bit
 (38 12)  (92 444)  (92 444)  LC_6 Logic Functioning bit
 (39 12)  (93 444)  (93 444)  LC_6 Logic Functioning bit
 (45 12)  (99 444)  (99 444)  LC_6 Logic Functioning bit
 (17 13)  (71 445)  (71 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (76 445)  (76 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (90 445)  (90 445)  LC_6 Logic Functioning bit
 (37 13)  (91 445)  (91 445)  LC_6 Logic Functioning bit
 (38 13)  (92 445)  (92 445)  LC_6 Logic Functioning bit
 (39 13)  (93 445)  (93 445)  LC_6 Logic Functioning bit
 (53 13)  (107 445)  (107 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (54 446)  (54 446)  routing T_1_27.glb_netwk_6 <X> T_1_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 446)  (55 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 446)  (61 446)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (76 446)  (76 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (86 446)  (86 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 446)  (87 446)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 446)  (90 446)  LC_7 Logic Functioning bit
 (37 14)  (91 446)  (91 446)  LC_7 Logic Functioning bit
 (38 14)  (92 446)  (92 446)  LC_7 Logic Functioning bit
 (39 14)  (93 446)  (93 446)  LC_7 Logic Functioning bit
 (45 14)  (99 446)  (99 446)  LC_7 Logic Functioning bit
 (52 14)  (106 446)  (106 446)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (54 447)  (54 447)  routing T_1_27.glb_netwk_6 <X> T_1_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (61 447)  (61 447)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (85 447)  (85 447)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 447)  (90 447)  LC_7 Logic Functioning bit
 (37 15)  (91 447)  (91 447)  LC_7 Logic Functioning bit
 (38 15)  (92 447)  (92 447)  LC_7 Logic Functioning bit
 (39 15)  (93 447)  (93 447)  LC_7 Logic Functioning bit


LogicTile_2_27

 (8 0)  (116 432)  (116 432)  routing T_2_27.sp4_v_b_7 <X> T_2_27.sp4_h_r_1
 (9 0)  (117 432)  (117 432)  routing T_2_27.sp4_v_b_7 <X> T_2_27.sp4_h_r_1
 (10 0)  (118 432)  (118 432)  routing T_2_27.sp4_v_b_7 <X> T_2_27.sp4_h_r_1
 (15 0)  (123 432)  (123 432)  routing T_2_27.bot_op_1 <X> T_2_27.lc_trk_g0_1
 (17 0)  (125 432)  (125 432)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (130 432)  (130 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (132 432)  (132 432)  routing T_2_27.bot_op_3 <X> T_2_27.lc_trk_g0_3
 (27 0)  (135 432)  (135 432)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 432)  (137 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (152 432)  (152 432)  LC_0 Logic Functioning bit
 (15 1)  (123 433)  (123 433)  routing T_2_27.bot_op_0 <X> T_2_27.lc_trk_g0_0
 (17 1)  (125 433)  (125 433)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (130 433)  (130 433)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (132 433)  (132 433)  routing T_2_27.bot_op_2 <X> T_2_27.lc_trk_g0_2
 (32 1)  (140 433)  (140 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (15 2)  (123 434)  (123 434)  routing T_2_27.bot_op_5 <X> T_2_27.lc_trk_g0_5
 (17 2)  (125 434)  (125 434)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (130 434)  (130 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (131 434)  (131 434)  routing T_2_27.sp4_h_r_7 <X> T_2_27.lc_trk_g0_7
 (24 2)  (132 434)  (132 434)  routing T_2_27.sp4_h_r_7 <X> T_2_27.lc_trk_g0_7
 (25 2)  (133 434)  (133 434)  routing T_2_27.sp4_v_t_3 <X> T_2_27.lc_trk_g0_6
 (27 2)  (135 434)  (135 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 434)  (136 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 434)  (137 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 434)  (140 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 434)  (144 434)  LC_1 Logic Functioning bit
 (39 2)  (147 434)  (147 434)  LC_1 Logic Functioning bit
 (41 2)  (149 434)  (149 434)  LC_1 Logic Functioning bit
 (42 2)  (150 434)  (150 434)  LC_1 Logic Functioning bit
 (44 2)  (152 434)  (152 434)  LC_1 Logic Functioning bit
 (53 2)  (161 434)  (161 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (123 435)  (123 435)  routing T_2_27.bot_op_4 <X> T_2_27.lc_trk_g0_4
 (17 3)  (125 435)  (125 435)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (129 435)  (129 435)  routing T_2_27.sp4_h_r_7 <X> T_2_27.lc_trk_g0_7
 (22 3)  (130 435)  (130 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (131 435)  (131 435)  routing T_2_27.sp4_v_t_3 <X> T_2_27.lc_trk_g0_6
 (25 3)  (133 435)  (133 435)  routing T_2_27.sp4_v_t_3 <X> T_2_27.lc_trk_g0_6
 (32 3)  (140 435)  (140 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 435)  (144 435)  LC_1 Logic Functioning bit
 (39 3)  (147 435)  (147 435)  LC_1 Logic Functioning bit
 (41 3)  (149 435)  (149 435)  LC_1 Logic Functioning bit
 (42 3)  (150 435)  (150 435)  LC_1 Logic Functioning bit
 (14 4)  (122 436)  (122 436)  routing T_2_27.sp4_v_b_8 <X> T_2_27.lc_trk_g1_0
 (22 4)  (130 436)  (130 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (135 436)  (135 436)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 436)  (137 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 436)  (138 436)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 436)  (140 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 436)  (144 436)  LC_2 Logic Functioning bit
 (39 4)  (147 436)  (147 436)  LC_2 Logic Functioning bit
 (41 4)  (149 436)  (149 436)  LC_2 Logic Functioning bit
 (42 4)  (150 436)  (150 436)  LC_2 Logic Functioning bit
 (44 4)  (152 436)  (152 436)  LC_2 Logic Functioning bit
 (14 5)  (122 437)  (122 437)  routing T_2_27.sp4_v_b_8 <X> T_2_27.lc_trk_g1_0
 (16 5)  (124 437)  (124 437)  routing T_2_27.sp4_v_b_8 <X> T_2_27.lc_trk_g1_0
 (17 5)  (125 437)  (125 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (32 5)  (140 437)  (140 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (143 437)  (143 437)  routing T_2_27.lc_trk_g0_2 <X> T_2_27.input_2_2
 (36 5)  (144 437)  (144 437)  LC_2 Logic Functioning bit
 (39 5)  (147 437)  (147 437)  LC_2 Logic Functioning bit
 (41 5)  (149 437)  (149 437)  LC_2 Logic Functioning bit
 (42 5)  (150 437)  (150 437)  LC_2 Logic Functioning bit
 (14 6)  (122 438)  (122 438)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (29 6)  (137 438)  (137 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 438)  (138 438)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 438)  (140 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 438)  (144 438)  LC_3 Logic Functioning bit
 (39 6)  (147 438)  (147 438)  LC_3 Logic Functioning bit
 (41 6)  (149 438)  (149 438)  LC_3 Logic Functioning bit
 (42 6)  (150 438)  (150 438)  LC_3 Logic Functioning bit
 (44 6)  (152 438)  (152 438)  LC_3 Logic Functioning bit
 (14 7)  (122 439)  (122 439)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (16 7)  (124 439)  (124 439)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (17 7)  (125 439)  (125 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (130 439)  (130 439)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (132 439)  (132 439)  routing T_2_27.bot_op_6 <X> T_2_27.lc_trk_g1_6
 (30 7)  (138 439)  (138 439)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 439)  (140 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 439)  (143 439)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.input_2_3
 (36 7)  (144 439)  (144 439)  LC_3 Logic Functioning bit
 (39 7)  (147 439)  (147 439)  LC_3 Logic Functioning bit
 (41 7)  (149 439)  (149 439)  LC_3 Logic Functioning bit
 (42 7)  (150 439)  (150 439)  LC_3 Logic Functioning bit
 (4 8)  (112 440)  (112 440)  routing T_2_27.sp4_v_t_47 <X> T_2_27.sp4_v_b_6
 (6 8)  (114 440)  (114 440)  routing T_2_27.sp4_v_t_47 <X> T_2_27.sp4_v_b_6
 (29 8)  (137 440)  (137 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 440)  (138 440)  routing T_2_27.lc_trk_g0_7 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 440)  (140 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 440)  (143 440)  routing T_2_27.lc_trk_g0_4 <X> T_2_27.input_2_4
 (36 8)  (144 440)  (144 440)  LC_4 Logic Functioning bit
 (39 8)  (147 440)  (147 440)  LC_4 Logic Functioning bit
 (41 8)  (149 440)  (149 440)  LC_4 Logic Functioning bit
 (42 8)  (150 440)  (150 440)  LC_4 Logic Functioning bit
 (44 8)  (152 440)  (152 440)  LC_4 Logic Functioning bit
 (30 9)  (138 441)  (138 441)  routing T_2_27.lc_trk_g0_7 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 441)  (140 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (144 441)  (144 441)  LC_4 Logic Functioning bit
 (39 9)  (147 441)  (147 441)  LC_4 Logic Functioning bit
 (41 9)  (149 441)  (149 441)  LC_4 Logic Functioning bit
 (42 9)  (150 441)  (150 441)  LC_4 Logic Functioning bit
 (7 10)  (115 442)  (115 442)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (135 442)  (135 442)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 442)  (137 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 442)  (140 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (143 442)  (143 442)  routing T_2_27.lc_trk_g0_5 <X> T_2_27.input_2_5
 (36 10)  (144 442)  (144 442)  LC_5 Logic Functioning bit
 (39 10)  (147 442)  (147 442)  LC_5 Logic Functioning bit
 (41 10)  (149 442)  (149 442)  LC_5 Logic Functioning bit
 (42 10)  (150 442)  (150 442)  LC_5 Logic Functioning bit
 (44 10)  (152 442)  (152 442)  LC_5 Logic Functioning bit
 (30 11)  (138 443)  (138 443)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 443)  (140 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 443)  (144 443)  LC_5 Logic Functioning bit
 (39 11)  (147 443)  (147 443)  LC_5 Logic Functioning bit
 (41 11)  (149 443)  (149 443)  LC_5 Logic Functioning bit
 (42 11)  (150 443)  (150 443)  LC_5 Logic Functioning bit
 (8 12)  (116 444)  (116 444)  routing T_2_27.sp4_v_b_4 <X> T_2_27.sp4_h_r_10
 (9 12)  (117 444)  (117 444)  routing T_2_27.sp4_v_b_4 <X> T_2_27.sp4_h_r_10
 (10 12)  (118 444)  (118 444)  routing T_2_27.sp4_v_b_4 <X> T_2_27.sp4_h_r_10
 (17 12)  (125 444)  (125 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (135 444)  (135 444)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 444)  (137 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 444)  (138 444)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 444)  (140 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (143 444)  (143 444)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.input_2_6
 (36 12)  (144 444)  (144 444)  LC_6 Logic Functioning bit
 (39 12)  (147 444)  (147 444)  LC_6 Logic Functioning bit
 (41 12)  (149 444)  (149 444)  LC_6 Logic Functioning bit
 (42 12)  (150 444)  (150 444)  LC_6 Logic Functioning bit
 (44 12)  (152 444)  (152 444)  LC_6 Logic Functioning bit
 (30 13)  (138 445)  (138 445)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 445)  (140 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (141 445)  (141 445)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.input_2_6
 (34 13)  (142 445)  (142 445)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.input_2_6
 (36 13)  (144 445)  (144 445)  LC_6 Logic Functioning bit
 (39 13)  (147 445)  (147 445)  LC_6 Logic Functioning bit
 (41 13)  (149 445)  (149 445)  LC_6 Logic Functioning bit
 (42 13)  (150 445)  (150 445)  LC_6 Logic Functioning bit
 (7 14)  (115 446)  (115 446)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (119 446)  (119 446)  routing T_2_27.sp4_v_b_8 <X> T_2_27.sp4_v_t_46
 (17 14)  (125 446)  (125 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (32 14)  (140 446)  (140 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (143 446)  (143 446)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.input_2_7
 (36 14)  (144 446)  (144 446)  LC_7 Logic Functioning bit
 (39 14)  (147 446)  (147 446)  LC_7 Logic Functioning bit
 (41 14)  (149 446)  (149 446)  LC_7 Logic Functioning bit
 (42 14)  (150 446)  (150 446)  LC_7 Logic Functioning bit
 (44 14)  (152 446)  (152 446)  LC_7 Logic Functioning bit
 (7 15)  (115 447)  (115 447)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (120 447)  (120 447)  routing T_2_27.sp4_v_b_8 <X> T_2_27.sp4_v_t_46
 (22 15)  (130 447)  (130 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (32 15)  (140 447)  (140 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (141 447)  (141 447)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.input_2_7
 (34 15)  (142 447)  (142 447)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.input_2_7
 (35 15)  (143 447)  (143 447)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.input_2_7
 (37 15)  (145 447)  (145 447)  LC_7 Logic Functioning bit
 (38 15)  (146 447)  (146 447)  LC_7 Logic Functioning bit
 (40 15)  (148 447)  (148 447)  LC_7 Logic Functioning bit
 (43 15)  (151 447)  (151 447)  LC_7 Logic Functioning bit


LogicTile_3_27

 (27 0)  (189 432)  (189 432)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 432)  (190 432)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 432)  (191 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 432)  (192 432)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 432)  (194 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (199 432)  (199 432)  LC_0 Logic Functioning bit
 (39 0)  (201 432)  (201 432)  LC_0 Logic Functioning bit
 (41 0)  (203 432)  (203 432)  LC_0 Logic Functioning bit
 (43 0)  (205 432)  (205 432)  LC_0 Logic Functioning bit
 (45 0)  (207 432)  (207 432)  LC_0 Logic Functioning bit
 (52 0)  (214 432)  (214 432)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (215 432)  (215 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (30 1)  (192 433)  (192 433)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (37 1)  (199 433)  (199 433)  LC_0 Logic Functioning bit
 (39 1)  (201 433)  (201 433)  LC_0 Logic Functioning bit
 (41 1)  (203 433)  (203 433)  LC_0 Logic Functioning bit
 (43 1)  (205 433)  (205 433)  LC_0 Logic Functioning bit
 (49 1)  (211 433)  (211 433)  Carry_In_Mux bit 

 (0 2)  (162 434)  (162 434)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (1 2)  (163 434)  (163 434)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (164 434)  (164 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (162 435)  (162 435)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (0 4)  (162 436)  (162 436)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_7/cen
 (1 4)  (163 436)  (163 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (163 437)  (163 437)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_7/cen
 (9 9)  (171 441)  (171 441)  routing T_3_27.sp4_v_t_42 <X> T_3_27.sp4_v_b_7
 (22 9)  (184 441)  (184 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (187 441)  (187 441)  routing T_3_27.sp4_r_v_b_34 <X> T_3_27.lc_trk_g2_2
 (7 10)  (169 442)  (169 442)  Column buffer control bit: LH_colbuf_cntl_3

 (0 14)  (162 446)  (162 446)  routing T_3_27.glb_netwk_6 <X> T_3_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 446)  (163 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (169 446)  (169 446)  Column buffer control bit: LH_colbuf_cntl_7

 (9 14)  (171 446)  (171 446)  routing T_3_27.sp4_v_b_10 <X> T_3_27.sp4_h_l_47
 (25 14)  (187 446)  (187 446)  routing T_3_27.sp4_v_b_38 <X> T_3_27.lc_trk_g3_6
 (0 15)  (162 447)  (162 447)  routing T_3_27.glb_netwk_6 <X> T_3_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (169 447)  (169 447)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (184 447)  (184 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (185 447)  (185 447)  routing T_3_27.sp4_v_b_38 <X> T_3_27.lc_trk_g3_6
 (25 15)  (187 447)  (187 447)  routing T_3_27.sp4_v_b_38 <X> T_3_27.lc_trk_g3_6


LogicTile_4_27

 (8 0)  (224 432)  (224 432)  routing T_4_27.sp4_v_b_1 <X> T_4_27.sp4_h_r_1
 (9 0)  (225 432)  (225 432)  routing T_4_27.sp4_v_b_1 <X> T_4_27.sp4_h_r_1
 (28 0)  (244 432)  (244 432)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 432)  (245 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 432)  (246 432)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (44 0)  (260 432)  (260 432)  LC_0 Logic Functioning bit
 (22 1)  (238 433)  (238 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (241 433)  (241 433)  routing T_4_27.sp4_r_v_b_33 <X> T_4_27.lc_trk_g0_2
 (30 1)  (246 433)  (246 433)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (50 1)  (266 433)  (266 433)  Carry_In_Mux bit 

 (29 2)  (245 434)  (245 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 434)  (248 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 434)  (252 434)  LC_1 Logic Functioning bit
 (37 2)  (253 434)  (253 434)  LC_1 Logic Functioning bit
 (38 2)  (254 434)  (254 434)  LC_1 Logic Functioning bit
 (39 2)  (255 434)  (255 434)  LC_1 Logic Functioning bit
 (44 2)  (260 434)  (260 434)  LC_1 Logic Functioning bit
 (51 2)  (267 434)  (267 434)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (30 3)  (246 435)  (246 435)  routing T_4_27.lc_trk_g0_2 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (252 435)  (252 435)  LC_1 Logic Functioning bit
 (37 3)  (253 435)  (253 435)  LC_1 Logic Functioning bit
 (38 3)  (254 435)  (254 435)  LC_1 Logic Functioning bit
 (39 3)  (255 435)  (255 435)  LC_1 Logic Functioning bit
 (12 4)  (228 436)  (228 436)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_h_r_5
 (28 4)  (244 436)  (244 436)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 436)  (245 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 436)  (248 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 436)  (252 436)  LC_2 Logic Functioning bit
 (37 4)  (253 436)  (253 436)  LC_2 Logic Functioning bit
 (38 4)  (254 436)  (254 436)  LC_2 Logic Functioning bit
 (39 4)  (255 436)  (255 436)  LC_2 Logic Functioning bit
 (44 4)  (260 436)  (260 436)  LC_2 Logic Functioning bit
 (53 4)  (269 436)  (269 436)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (11 5)  (227 437)  (227 437)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_h_r_5
 (13 5)  (229 437)  (229 437)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_h_r_5
 (30 5)  (246 437)  (246 437)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (252 437)  (252 437)  LC_2 Logic Functioning bit
 (37 5)  (253 437)  (253 437)  LC_2 Logic Functioning bit
 (38 5)  (254 437)  (254 437)  LC_2 Logic Functioning bit
 (39 5)  (255 437)  (255 437)  LC_2 Logic Functioning bit
 (27 6)  (243 438)  (243 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 438)  (244 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 438)  (245 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 438)  (248 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 438)  (252 438)  LC_3 Logic Functioning bit
 (37 6)  (253 438)  (253 438)  LC_3 Logic Functioning bit
 (38 6)  (254 438)  (254 438)  LC_3 Logic Functioning bit
 (39 6)  (255 438)  (255 438)  LC_3 Logic Functioning bit
 (44 6)  (260 438)  (260 438)  LC_3 Logic Functioning bit
 (30 7)  (246 439)  (246 439)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 439)  (252 439)  LC_3 Logic Functioning bit
 (37 7)  (253 439)  (253 439)  LC_3 Logic Functioning bit
 (38 7)  (254 439)  (254 439)  LC_3 Logic Functioning bit
 (39 7)  (255 439)  (255 439)  LC_3 Logic Functioning bit
 (15 8)  (231 440)  (231 440)  routing T_4_27.sp4_h_r_25 <X> T_4_27.lc_trk_g2_1
 (16 8)  (232 440)  (232 440)  routing T_4_27.sp4_h_r_25 <X> T_4_27.lc_trk_g2_1
 (17 8)  (233 440)  (233 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (237 440)  (237 440)  routing T_4_27.sp4_v_t_22 <X> T_4_27.lc_trk_g2_3
 (22 8)  (238 440)  (238 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (239 440)  (239 440)  routing T_4_27.sp4_v_t_22 <X> T_4_27.lc_trk_g2_3
 (25 8)  (241 440)  (241 440)  routing T_4_27.sp4_h_r_34 <X> T_4_27.lc_trk_g2_2
 (28 8)  (244 440)  (244 440)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 440)  (245 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 440)  (246 440)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 440)  (248 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 440)  (252 440)  LC_4 Logic Functioning bit
 (37 8)  (253 440)  (253 440)  LC_4 Logic Functioning bit
 (38 8)  (254 440)  (254 440)  LC_4 Logic Functioning bit
 (39 8)  (255 440)  (255 440)  LC_4 Logic Functioning bit
 (44 8)  (260 440)  (260 440)  LC_4 Logic Functioning bit
 (18 9)  (234 441)  (234 441)  routing T_4_27.sp4_h_r_25 <X> T_4_27.lc_trk_g2_1
 (21 9)  (237 441)  (237 441)  routing T_4_27.sp4_v_t_22 <X> T_4_27.lc_trk_g2_3
 (22 9)  (238 441)  (238 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (239 441)  (239 441)  routing T_4_27.sp4_h_r_34 <X> T_4_27.lc_trk_g2_2
 (24 9)  (240 441)  (240 441)  routing T_4_27.sp4_h_r_34 <X> T_4_27.lc_trk_g2_2
 (36 9)  (252 441)  (252 441)  LC_4 Logic Functioning bit
 (37 9)  (253 441)  (253 441)  LC_4 Logic Functioning bit
 (38 9)  (254 441)  (254 441)  LC_4 Logic Functioning bit
 (39 9)  (255 441)  (255 441)  LC_4 Logic Functioning bit
 (15 10)  (231 442)  (231 442)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (16 10)  (232 442)  (232 442)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (17 10)  (233 442)  (233 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (234 442)  (234 442)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (21 10)  (237 442)  (237 442)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g2_7
 (22 10)  (238 442)  (238 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (239 442)  (239 442)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g2_7
 (24 10)  (240 442)  (240 442)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g2_7
 (27 10)  (243 442)  (243 442)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 442)  (244 442)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 442)  (245 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 442)  (248 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 442)  (252 442)  LC_5 Logic Functioning bit
 (37 10)  (253 442)  (253 442)  LC_5 Logic Functioning bit
 (38 10)  (254 442)  (254 442)  LC_5 Logic Functioning bit
 (39 10)  (255 442)  (255 442)  LC_5 Logic Functioning bit
 (44 10)  (260 442)  (260 442)  LC_5 Logic Functioning bit
 (18 11)  (234 443)  (234 443)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (21 11)  (237 443)  (237 443)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g2_7
 (36 11)  (252 443)  (252 443)  LC_5 Logic Functioning bit
 (37 11)  (253 443)  (253 443)  LC_5 Logic Functioning bit
 (38 11)  (254 443)  (254 443)  LC_5 Logic Functioning bit
 (39 11)  (255 443)  (255 443)  LC_5 Logic Functioning bit
 (46 11)  (262 443)  (262 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (231 444)  (231 444)  routing T_4_27.sp4_h_r_41 <X> T_4_27.lc_trk_g3_1
 (16 12)  (232 444)  (232 444)  routing T_4_27.sp4_h_r_41 <X> T_4_27.lc_trk_g3_1
 (17 12)  (233 444)  (233 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (234 444)  (234 444)  routing T_4_27.sp4_h_r_41 <X> T_4_27.lc_trk_g3_1
 (21 12)  (237 444)  (237 444)  routing T_4_27.sp4_h_r_43 <X> T_4_27.lc_trk_g3_3
 (22 12)  (238 444)  (238 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (239 444)  (239 444)  routing T_4_27.sp4_h_r_43 <X> T_4_27.lc_trk_g3_3
 (24 12)  (240 444)  (240 444)  routing T_4_27.sp4_h_r_43 <X> T_4_27.lc_trk_g3_3
 (28 12)  (244 444)  (244 444)  routing T_4_27.lc_trk_g2_1 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 444)  (245 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 444)  (248 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 444)  (252 444)  LC_6 Logic Functioning bit
 (37 12)  (253 444)  (253 444)  LC_6 Logic Functioning bit
 (38 12)  (254 444)  (254 444)  LC_6 Logic Functioning bit
 (39 12)  (255 444)  (255 444)  LC_6 Logic Functioning bit
 (44 12)  (260 444)  (260 444)  LC_6 Logic Functioning bit
 (18 13)  (234 445)  (234 445)  routing T_4_27.sp4_h_r_41 <X> T_4_27.lc_trk_g3_1
 (21 13)  (237 445)  (237 445)  routing T_4_27.sp4_h_r_43 <X> T_4_27.lc_trk_g3_3
 (36 13)  (252 445)  (252 445)  LC_6 Logic Functioning bit
 (37 13)  (253 445)  (253 445)  LC_6 Logic Functioning bit
 (38 13)  (254 445)  (254 445)  LC_6 Logic Functioning bit
 (39 13)  (255 445)  (255 445)  LC_6 Logic Functioning bit
 (7 14)  (223 446)  (223 446)  Column buffer control bit: LH_colbuf_cntl_7

 (28 14)  (244 446)  (244 446)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 446)  (245 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 446)  (248 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (251 446)  (251 446)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_7
 (36 14)  (252 446)  (252 446)  LC_7 Logic Functioning bit
 (37 14)  (253 446)  (253 446)  LC_7 Logic Functioning bit
 (38 14)  (254 446)  (254 446)  LC_7 Logic Functioning bit
 (39 14)  (255 446)  (255 446)  LC_7 Logic Functioning bit
 (44 14)  (260 446)  (260 446)  LC_7 Logic Functioning bit
 (7 15)  (223 447)  (223 447)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (238 447)  (238 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (241 447)  (241 447)  routing T_4_27.sp4_r_v_b_46 <X> T_4_27.lc_trk_g3_6
 (30 15)  (246 447)  (246 447)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 447)  (248 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (249 447)  (249 447)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_7
 (34 15)  (250 447)  (250 447)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_7
 (35 15)  (251 447)  (251 447)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_7
 (36 15)  (252 447)  (252 447)  LC_7 Logic Functioning bit
 (37 15)  (253 447)  (253 447)  LC_7 Logic Functioning bit
 (38 15)  (254 447)  (254 447)  LC_7 Logic Functioning bit
 (39 15)  (255 447)  (255 447)  LC_7 Logic Functioning bit
 (48 15)  (264 447)  (264 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_27

 (4 0)  (274 432)  (274 432)  routing T_5_27.sp4_h_l_43 <X> T_5_27.sp4_v_b_0
 (6 0)  (276 432)  (276 432)  routing T_5_27.sp4_h_l_43 <X> T_5_27.sp4_v_b_0
 (5 1)  (275 433)  (275 433)  routing T_5_27.sp4_h_l_43 <X> T_5_27.sp4_v_b_0
 (0 2)  (270 434)  (270 434)  routing T_5_27.glb_netwk_7 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (1 2)  (271 434)  (271 434)  routing T_5_27.glb_netwk_7 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (272 434)  (272 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 435)  (270 435)  routing T_5_27.glb_netwk_7 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (0 4)  (270 436)  (270 436)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (1 4)  (271 436)  (271 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (278 436)  (278 436)  routing T_5_27.sp4_v_b_4 <X> T_5_27.sp4_h_r_4
 (9 4)  (279 436)  (279 436)  routing T_5_27.sp4_v_b_4 <X> T_5_27.sp4_h_r_4
 (16 4)  (286 436)  (286 436)  routing T_5_27.sp4_v_b_9 <X> T_5_27.lc_trk_g1_1
 (17 4)  (287 436)  (287 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (288 436)  (288 436)  routing T_5_27.sp4_v_b_9 <X> T_5_27.lc_trk_g1_1
 (1 5)  (271 437)  (271 437)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (18 5)  (288 437)  (288 437)  routing T_5_27.sp4_v_b_9 <X> T_5_27.lc_trk_g1_1
 (22 9)  (292 441)  (292 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (295 441)  (295 441)  routing T_5_27.sp4_r_v_b_34 <X> T_5_27.lc_trk_g2_2
 (32 10)  (302 442)  (302 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 442)  (304 442)  routing T_5_27.lc_trk_g1_1 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 442)  (306 442)  LC_5 Logic Functioning bit
 (37 10)  (307 442)  (307 442)  LC_5 Logic Functioning bit
 (38 10)  (308 442)  (308 442)  LC_5 Logic Functioning bit
 (39 10)  (309 442)  (309 442)  LC_5 Logic Functioning bit
 (45 10)  (315 442)  (315 442)  LC_5 Logic Functioning bit
 (9 11)  (279 443)  (279 443)  routing T_5_27.sp4_v_b_7 <X> T_5_27.sp4_v_t_42
 (36 11)  (306 443)  (306 443)  LC_5 Logic Functioning bit
 (37 11)  (307 443)  (307 443)  LC_5 Logic Functioning bit
 (38 11)  (308 443)  (308 443)  LC_5 Logic Functioning bit
 (39 11)  (309 443)  (309 443)  LC_5 Logic Functioning bit
 (47 11)  (317 443)  (317 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (273 444)  (273 444)  routing T_5_27.sp12_v_b_1 <X> T_5_27.sp12_h_r_1
 (3 13)  (273 445)  (273 445)  routing T_5_27.sp12_v_b_1 <X> T_5_27.sp12_h_r_1
 (0 14)  (270 446)  (270 446)  routing T_5_27.glb_netwk_6 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 446)  (271 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 446)  (277 446)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (270 447)  (270 447)  routing T_5_27.glb_netwk_6 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (277 447)  (277 447)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_6_27

 (6 4)  (330 436)  (330 436)  routing T_6_27.sp4_h_r_10 <X> T_6_27.sp4_v_b_3


LogicTile_7_27

 (8 0)  (374 432)  (374 432)  routing T_7_27.sp4_v_b_1 <X> T_7_27.sp4_h_r_1
 (9 0)  (375 432)  (375 432)  routing T_7_27.sp4_v_b_1 <X> T_7_27.sp4_h_r_1
 (14 0)  (380 432)  (380 432)  routing T_7_27.sp4_v_b_8 <X> T_7_27.lc_trk_g0_0
 (16 0)  (382 432)  (382 432)  routing T_7_27.sp4_v_b_9 <X> T_7_27.lc_trk_g0_1
 (17 0)  (383 432)  (383 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (384 432)  (384 432)  routing T_7_27.sp4_v_b_9 <X> T_7_27.lc_trk_g0_1
 (22 0)  (388 432)  (388 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (393 432)  (393 432)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 432)  (394 432)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 432)  (395 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 432)  (396 432)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 432)  (397 432)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 432)  (398 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (403 432)  (403 432)  LC_0 Logic Functioning bit
 (51 0)  (417 432)  (417 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (380 433)  (380 433)  routing T_7_27.sp4_v_b_8 <X> T_7_27.lc_trk_g0_0
 (16 1)  (382 433)  (382 433)  routing T_7_27.sp4_v_b_8 <X> T_7_27.lc_trk_g0_0
 (17 1)  (383 433)  (383 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (384 433)  (384 433)  routing T_7_27.sp4_v_b_9 <X> T_7_27.lc_trk_g0_1
 (22 1)  (388 433)  (388 433)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (390 433)  (390 433)  routing T_7_27.bot_op_2 <X> T_7_27.lc_trk_g0_2
 (26 1)  (392 433)  (392 433)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 433)  (394 433)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 433)  (395 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (397 433)  (397 433)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 433)  (398 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (401 433)  (401 433)  routing T_7_27.lc_trk_g0_2 <X> T_7_27.input_2_0
 (53 1)  (419 433)  (419 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (366 434)  (366 434)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (1 2)  (367 434)  (367 434)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (368 434)  (368 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (387 434)  (387 434)  routing T_7_27.sp4_h_l_2 <X> T_7_27.lc_trk_g0_7
 (22 2)  (388 434)  (388 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (389 434)  (389 434)  routing T_7_27.sp4_h_l_2 <X> T_7_27.lc_trk_g0_7
 (24 2)  (390 434)  (390 434)  routing T_7_27.sp4_h_l_2 <X> T_7_27.lc_trk_g0_7
 (26 2)  (392 434)  (392 434)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (393 434)  (393 434)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 434)  (394 434)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 434)  (395 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 434)  (397 434)  routing T_7_27.lc_trk_g0_4 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 434)  (398 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (402 434)  (402 434)  LC_1 Logic Functioning bit
 (37 2)  (403 434)  (403 434)  LC_1 Logic Functioning bit
 (38 2)  (404 434)  (404 434)  LC_1 Logic Functioning bit
 (42 2)  (408 434)  (408 434)  LC_1 Logic Functioning bit
 (43 2)  (409 434)  (409 434)  LC_1 Logic Functioning bit
 (50 2)  (416 434)  (416 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (366 435)  (366 435)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (14 3)  (380 435)  (380 435)  routing T_7_27.sp4_h_r_4 <X> T_7_27.lc_trk_g0_4
 (15 3)  (381 435)  (381 435)  routing T_7_27.sp4_h_r_4 <X> T_7_27.lc_trk_g0_4
 (16 3)  (382 435)  (382 435)  routing T_7_27.sp4_h_r_4 <X> T_7_27.lc_trk_g0_4
 (17 3)  (383 435)  (383 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (392 435)  (392 435)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 435)  (393 435)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 435)  (395 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 435)  (396 435)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (402 435)  (402 435)  LC_1 Logic Functioning bit
 (37 3)  (403 435)  (403 435)  LC_1 Logic Functioning bit
 (40 3)  (406 435)  (406 435)  LC_1 Logic Functioning bit
 (42 3)  (408 435)  (408 435)  LC_1 Logic Functioning bit
 (43 3)  (409 435)  (409 435)  LC_1 Logic Functioning bit
 (21 4)  (387 436)  (387 436)  routing T_7_27.wire_logic_cluster/lc_3/out <X> T_7_27.lc_trk_g1_3
 (22 4)  (388 436)  (388 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (395 436)  (395 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 436)  (397 436)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 436)  (398 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 436)  (399 436)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 436)  (400 436)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (38 4)  (404 436)  (404 436)  LC_2 Logic Functioning bit
 (39 4)  (405 436)  (405 436)  LC_2 Logic Functioning bit
 (41 4)  (407 436)  (407 436)  LC_2 Logic Functioning bit
 (45 4)  (411 436)  (411 436)  LC_2 Logic Functioning bit
 (46 4)  (412 436)  (412 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (416 436)  (416 436)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (371 437)  (371 437)  routing T_7_27.sp4_h_r_3 <X> T_7_27.sp4_v_b_3
 (26 5)  (392 437)  (392 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (393 437)  (393 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 437)  (395 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 437)  (397 437)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (38 5)  (404 437)  (404 437)  LC_2 Logic Functioning bit
 (41 5)  (407 437)  (407 437)  LC_2 Logic Functioning bit
 (44 5)  (410 437)  (410 437)  LC_2 Logic Functioning bit
 (48 5)  (414 437)  (414 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (382 438)  (382 438)  routing T_7_27.sp4_v_b_5 <X> T_7_27.lc_trk_g1_5
 (17 6)  (383 438)  (383 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (384 438)  (384 438)  routing T_7_27.sp4_v_b_5 <X> T_7_27.lc_trk_g1_5
 (22 6)  (388 438)  (388 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (390 438)  (390 438)  routing T_7_27.bot_op_7 <X> T_7_27.lc_trk_g1_7
 (25 6)  (391 438)  (391 438)  routing T_7_27.wire_logic_cluster/lc_6/out <X> T_7_27.lc_trk_g1_6
 (27 6)  (393 438)  (393 438)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 438)  (395 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 438)  (396 438)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 438)  (397 438)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 438)  (398 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 438)  (400 438)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (39 6)  (405 438)  (405 438)  LC_3 Logic Functioning bit
 (22 7)  (388 439)  (388 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (392 439)  (392 439)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (393 439)  (393 439)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 439)  (394 439)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 439)  (395 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 439)  (396 439)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 439)  (398 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (401 439)  (401 439)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.input_2_3
 (41 7)  (407 439)  (407 439)  LC_3 Logic Functioning bit
 (43 7)  (409 439)  (409 439)  LC_3 Logic Functioning bit
 (25 8)  (391 440)  (391 440)  routing T_7_27.sp4_h_r_34 <X> T_7_27.lc_trk_g2_2
 (22 9)  (388 441)  (388 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (389 441)  (389 441)  routing T_7_27.sp4_h_r_34 <X> T_7_27.lc_trk_g2_2
 (24 9)  (390 441)  (390 441)  routing T_7_27.sp4_h_r_34 <X> T_7_27.lc_trk_g2_2
 (15 10)  (381 442)  (381 442)  routing T_7_27.sp4_h_l_16 <X> T_7_27.lc_trk_g2_5
 (16 10)  (382 442)  (382 442)  routing T_7_27.sp4_h_l_16 <X> T_7_27.lc_trk_g2_5
 (17 10)  (383 442)  (383 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (384 443)  (384 443)  routing T_7_27.sp4_h_l_16 <X> T_7_27.lc_trk_g2_5
 (14 12)  (380 444)  (380 444)  routing T_7_27.wire_logic_cluster/lc_0/out <X> T_7_27.lc_trk_g3_0
 (22 12)  (388 444)  (388 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (389 444)  (389 444)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (24 12)  (390 444)  (390 444)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (26 12)  (392 444)  (392 444)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (394 444)  (394 444)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 444)  (395 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 444)  (396 444)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 444)  (398 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 444)  (399 444)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 444)  (400 444)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (401 444)  (401 444)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.input_2_6
 (36 12)  (402 444)  (402 444)  LC_6 Logic Functioning bit
 (37 12)  (403 444)  (403 444)  LC_6 Logic Functioning bit
 (38 12)  (404 444)  (404 444)  LC_6 Logic Functioning bit
 (39 12)  (405 444)  (405 444)  LC_6 Logic Functioning bit
 (40 12)  (406 444)  (406 444)  LC_6 Logic Functioning bit
 (17 13)  (383 445)  (383 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (387 445)  (387 445)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (22 13)  (388 445)  (388 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (392 445)  (392 445)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 445)  (393 445)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 445)  (395 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (397 445)  (397 445)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (398 445)  (398 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (400 445)  (400 445)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.input_2_6
 (36 13)  (402 445)  (402 445)  LC_6 Logic Functioning bit
 (37 13)  (403 445)  (403 445)  LC_6 Logic Functioning bit
 (38 13)  (404 445)  (404 445)  LC_6 Logic Functioning bit
 (39 13)  (405 445)  (405 445)  LC_6 Logic Functioning bit
 (41 13)  (407 445)  (407 445)  LC_6 Logic Functioning bit
 (42 13)  (408 445)  (408 445)  LC_6 Logic Functioning bit
 (43 13)  (409 445)  (409 445)  LC_6 Logic Functioning bit
 (48 13)  (414 445)  (414 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (366 446)  (366 446)  routing T_7_27.glb_netwk_6 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 446)  (367 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (373 446)  (373 446)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (388 446)  (388 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (395 446)  (395 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 446)  (397 446)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 446)  (398 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 446)  (399 446)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 446)  (400 446)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (403 446)  (403 446)  LC_7 Logic Functioning bit
 (45 14)  (411 446)  (411 446)  LC_7 Logic Functioning bit
 (50 14)  (416 446)  (416 446)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (366 447)  (366 447)  routing T_7_27.glb_netwk_6 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (373 447)  (373 447)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (380 447)  (380 447)  routing T_7_27.sp12_v_b_20 <X> T_7_27.lc_trk_g3_4
 (16 15)  (382 447)  (382 447)  routing T_7_27.sp12_v_b_20 <X> T_7_27.lc_trk_g3_4
 (17 15)  (383 447)  (383 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (388 447)  (388 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (393 447)  (393 447)  routing T_7_27.lc_trk_g3_0 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 447)  (394 447)  routing T_7_27.lc_trk_g3_0 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 447)  (395 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 447)  (397 447)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 447)  (402 447)  LC_7 Logic Functioning bit
 (38 15)  (404 447)  (404 447)  LC_7 Logic Functioning bit
 (41 15)  (407 447)  (407 447)  LC_7 Logic Functioning bit
 (48 15)  (414 447)  (414 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (417 447)  (417 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_27

 (10 0)  (430 432)  (430 432)  routing T_8_27.sp4_v_t_45 <X> T_8_27.sp4_h_r_1
 (14 0)  (434 432)  (434 432)  routing T_8_27.sp4_v_b_0 <X> T_8_27.lc_trk_g0_0
 (21 0)  (441 432)  (441 432)  routing T_8_27.wire_logic_cluster/lc_3/out <X> T_8_27.lc_trk_g0_3
 (22 0)  (442 432)  (442 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (445 432)  (445 432)  routing T_8_27.sp4_v_b_2 <X> T_8_27.lc_trk_g0_2
 (26 0)  (446 432)  (446 432)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (448 432)  (448 432)  routing T_8_27.lc_trk_g2_1 <X> T_8_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 432)  (449 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 432)  (451 432)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 432)  (452 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 432)  (453 432)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 432)  (455 432)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_0
 (36 0)  (456 432)  (456 432)  LC_0 Logic Functioning bit
 (37 0)  (457 432)  (457 432)  LC_0 Logic Functioning bit
 (38 0)  (458 432)  (458 432)  LC_0 Logic Functioning bit
 (41 0)  (461 432)  (461 432)  LC_0 Logic Functioning bit
 (43 0)  (463 432)  (463 432)  LC_0 Logic Functioning bit
 (8 1)  (428 433)  (428 433)  routing T_8_27.sp4_h_r_1 <X> T_8_27.sp4_v_b_1
 (16 1)  (436 433)  (436 433)  routing T_8_27.sp4_v_b_0 <X> T_8_27.lc_trk_g0_0
 (17 1)  (437 433)  (437 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (442 433)  (442 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (443 433)  (443 433)  routing T_8_27.sp4_v_b_2 <X> T_8_27.lc_trk_g0_2
 (26 1)  (446 433)  (446 433)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 433)  (447 433)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 433)  (448 433)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 433)  (449 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 433)  (451 433)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 433)  (452 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (454 433)  (454 433)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_0
 (38 1)  (458 433)  (458 433)  LC_0 Logic Functioning bit
 (41 1)  (461 433)  (461 433)  LC_0 Logic Functioning bit
 (43 1)  (463 433)  (463 433)  LC_0 Logic Functioning bit
 (0 2)  (420 434)  (420 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (1 2)  (421 434)  (421 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (2 2)  (422 434)  (422 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (434 434)  (434 434)  routing T_8_27.sp4_v_b_4 <X> T_8_27.lc_trk_g0_4
 (21 2)  (441 434)  (441 434)  routing T_8_27.wire_logic_cluster/lc_7/out <X> T_8_27.lc_trk_g0_7
 (22 2)  (442 434)  (442 434)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (445 434)  (445 434)  routing T_8_27.lft_op_6 <X> T_8_27.lc_trk_g0_6
 (27 2)  (447 434)  (447 434)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 434)  (448 434)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 434)  (449 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 434)  (451 434)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 434)  (452 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 434)  (453 434)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 434)  (455 434)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_1
 (39 2)  (459 434)  (459 434)  LC_1 Logic Functioning bit
 (45 2)  (465 434)  (465 434)  LC_1 Logic Functioning bit
 (0 3)  (420 435)  (420 435)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (16 3)  (436 435)  (436 435)  routing T_8_27.sp4_v_b_4 <X> T_8_27.lc_trk_g0_4
 (17 3)  (437 435)  (437 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (442 435)  (442 435)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (444 435)  (444 435)  routing T_8_27.lft_op_6 <X> T_8_27.lc_trk_g0_6
 (27 3)  (447 435)  (447 435)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 435)  (449 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (451 435)  (451 435)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 435)  (452 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (454 435)  (454 435)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_1
 (35 3)  (455 435)  (455 435)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_1
 (36 3)  (456 435)  (456 435)  LC_1 Logic Functioning bit
 (38 3)  (458 435)  (458 435)  LC_1 Logic Functioning bit
 (43 3)  (463 435)  (463 435)  LC_1 Logic Functioning bit
 (44 3)  (464 435)  (464 435)  LC_1 Logic Functioning bit
 (47 3)  (467 435)  (467 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (434 436)  (434 436)  routing T_8_27.lft_op_0 <X> T_8_27.lc_trk_g1_0
 (26 4)  (446 436)  (446 436)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (449 436)  (449 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 436)  (451 436)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 436)  (452 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 436)  (453 436)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 436)  (455 436)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_2
 (36 4)  (456 436)  (456 436)  LC_2 Logic Functioning bit
 (37 4)  (457 436)  (457 436)  LC_2 Logic Functioning bit
 (38 4)  (458 436)  (458 436)  LC_2 Logic Functioning bit
 (41 4)  (461 436)  (461 436)  LC_2 Logic Functioning bit
 (43 4)  (463 436)  (463 436)  LC_2 Logic Functioning bit
 (15 5)  (435 437)  (435 437)  routing T_8_27.lft_op_0 <X> T_8_27.lc_trk_g1_0
 (17 5)  (437 437)  (437 437)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (446 437)  (446 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 437)  (447 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 437)  (448 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 437)  (449 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 437)  (450 437)  routing T_8_27.lc_trk_g0_3 <X> T_8_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 437)  (451 437)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 437)  (452 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (454 437)  (454 437)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_2
 (38 5)  (458 437)  (458 437)  LC_2 Logic Functioning bit
 (41 5)  (461 437)  (461 437)  LC_2 Logic Functioning bit
 (43 5)  (463 437)  (463 437)  LC_2 Logic Functioning bit
 (17 6)  (437 438)  (437 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (445 438)  (445 438)  routing T_8_27.lft_op_6 <X> T_8_27.lc_trk_g1_6
 (29 6)  (449 438)  (449 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 438)  (452 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 438)  (453 438)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 438)  (455 438)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_3
 (37 6)  (457 438)  (457 438)  LC_3 Logic Functioning bit
 (45 6)  (465 438)  (465 438)  LC_3 Logic Functioning bit
 (53 6)  (473 438)  (473 438)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (432 439)  (432 439)  routing T_8_27.sp4_h_l_40 <X> T_8_27.sp4_v_t_40
 (22 7)  (442 439)  (442 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (444 439)  (444 439)  routing T_8_27.lft_op_6 <X> T_8_27.lc_trk_g1_6
 (27 7)  (447 439)  (447 439)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 439)  (449 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 439)  (451 439)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 439)  (452 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (454 439)  (454 439)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_3
 (35 7)  (455 439)  (455 439)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_3
 (36 7)  (456 439)  (456 439)  LC_3 Logic Functioning bit
 (38 7)  (458 439)  (458 439)  LC_3 Logic Functioning bit
 (41 7)  (461 439)  (461 439)  LC_3 Logic Functioning bit
 (46 7)  (466 439)  (466 439)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (437 440)  (437 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (438 440)  (438 440)  routing T_8_27.wire_logic_cluster/lc_1/out <X> T_8_27.lc_trk_g2_1
 (19 8)  (439 440)  (439 440)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (441 440)  (441 440)  routing T_8_27.rgt_op_3 <X> T_8_27.lc_trk_g2_3
 (22 8)  (442 440)  (442 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (444 440)  (444 440)  routing T_8_27.rgt_op_3 <X> T_8_27.lc_trk_g2_3
 (25 8)  (445 440)  (445 440)  routing T_8_27.rgt_op_2 <X> T_8_27.lc_trk_g2_2
 (26 8)  (446 440)  (446 440)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (448 440)  (448 440)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 440)  (449 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 440)  (450 440)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 440)  (451 440)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 440)  (452 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 440)  (453 440)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 440)  (455 440)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_4
 (36 8)  (456 440)  (456 440)  LC_4 Logic Functioning bit
 (37 8)  (457 440)  (457 440)  LC_4 Logic Functioning bit
 (38 8)  (458 440)  (458 440)  LC_4 Logic Functioning bit
 (41 8)  (461 440)  (461 440)  LC_4 Logic Functioning bit
 (43 8)  (463 440)  (463 440)  LC_4 Logic Functioning bit
 (22 9)  (442 441)  (442 441)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 441)  (444 441)  routing T_8_27.rgt_op_2 <X> T_8_27.lc_trk_g2_2
 (26 9)  (446 441)  (446 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 441)  (447 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 441)  (448 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 441)  (449 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 441)  (451 441)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 441)  (452 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (454 441)  (454 441)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_4
 (38 9)  (458 441)  (458 441)  LC_4 Logic Functioning bit
 (41 9)  (461 441)  (461 441)  LC_4 Logic Functioning bit
 (43 9)  (463 441)  (463 441)  LC_4 Logic Functioning bit
 (6 10)  (426 442)  (426 442)  routing T_8_27.sp4_h_l_36 <X> T_8_27.sp4_v_t_43
 (13 10)  (433 442)  (433 442)  routing T_8_27.sp4_v_b_8 <X> T_8_27.sp4_v_t_45
 (14 10)  (434 442)  (434 442)  routing T_8_27.rgt_op_4 <X> T_8_27.lc_trk_g2_4
 (17 10)  (437 442)  (437 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (438 442)  (438 442)  routing T_8_27.wire_logic_cluster/lc_5/out <X> T_8_27.lc_trk_g2_5
 (21 10)  (441 442)  (441 442)  routing T_8_27.bnl_op_7 <X> T_8_27.lc_trk_g2_7
 (22 10)  (442 442)  (442 442)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (29 10)  (449 442)  (449 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 442)  (450 442)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 442)  (452 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (458 442)  (458 442)  LC_5 Logic Functioning bit
 (39 10)  (459 442)  (459 442)  LC_5 Logic Functioning bit
 (41 10)  (461 442)  (461 442)  LC_5 Logic Functioning bit
 (45 10)  (465 442)  (465 442)  LC_5 Logic Functioning bit
 (51 10)  (471 442)  (471 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (435 443)  (435 443)  routing T_8_27.rgt_op_4 <X> T_8_27.lc_trk_g2_4
 (17 11)  (437 443)  (437 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (441 443)  (441 443)  routing T_8_27.bnl_op_7 <X> T_8_27.lc_trk_g2_7
 (22 11)  (442 443)  (442 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (446 443)  (446 443)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 443)  (448 443)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 443)  (449 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 443)  (450 443)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 443)  (451 443)  routing T_8_27.lc_trk_g0_2 <X> T_8_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 443)  (452 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (454 443)  (454 443)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.input_2_5
 (39 11)  (459 443)  (459 443)  LC_5 Logic Functioning bit
 (44 11)  (464 443)  (464 443)  LC_5 Logic Functioning bit
 (46 11)  (466 443)  (466 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (425 444)  (425 444)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_9
 (11 12)  (431 444)  (431 444)  routing T_8_27.sp4_v_t_38 <X> T_8_27.sp4_v_b_11
 (13 12)  (433 444)  (433 444)  routing T_8_27.sp4_v_t_38 <X> T_8_27.sp4_v_b_11
 (15 12)  (435 444)  (435 444)  routing T_8_27.rgt_op_1 <X> T_8_27.lc_trk_g3_1
 (17 12)  (437 444)  (437 444)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (438 444)  (438 444)  routing T_8_27.rgt_op_1 <X> T_8_27.lc_trk_g3_1
 (26 12)  (446 444)  (446 444)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (449 444)  (449 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 444)  (450 444)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 444)  (451 444)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 444)  (452 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 444)  (453 444)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (455 444)  (455 444)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_6
 (36 12)  (456 444)  (456 444)  LC_6 Logic Functioning bit
 (37 12)  (457 444)  (457 444)  LC_6 Logic Functioning bit
 (38 12)  (458 444)  (458 444)  LC_6 Logic Functioning bit
 (41 12)  (461 444)  (461 444)  LC_6 Logic Functioning bit
 (43 12)  (463 444)  (463 444)  LC_6 Logic Functioning bit
 (6 13)  (426 445)  (426 445)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_9
 (26 13)  (446 445)  (446 445)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (447 445)  (447 445)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 445)  (448 445)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 445)  (449 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 445)  (450 445)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (451 445)  (451 445)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 445)  (452 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (454 445)  (454 445)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input_2_6
 (38 13)  (458 445)  (458 445)  LC_6 Logic Functioning bit
 (41 13)  (461 445)  (461 445)  LC_6 Logic Functioning bit
 (43 13)  (463 445)  (463 445)  LC_6 Logic Functioning bit
 (0 14)  (420 446)  (420 446)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 446)  (421 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 446)  (427 446)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (442 446)  (442 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (448 446)  (448 446)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 446)  (449 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 446)  (450 446)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 446)  (451 446)  routing T_8_27.lc_trk_g0_4 <X> T_8_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 446)  (452 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (455 446)  (455 446)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_7
 (39 14)  (459 446)  (459 446)  LC_7 Logic Functioning bit
 (45 14)  (465 446)  (465 446)  LC_7 Logic Functioning bit
 (0 15)  (420 447)  (420 447)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (427 447)  (427 447)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (428 447)  (428 447)  routing T_8_27.sp4_h_l_47 <X> T_8_27.sp4_v_t_47
 (21 15)  (441 447)  (441 447)  routing T_8_27.sp4_r_v_b_47 <X> T_8_27.lc_trk_g3_7
 (27 15)  (447 447)  (447 447)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 447)  (449 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (452 447)  (452 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (454 447)  (454 447)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_7
 (35 15)  (455 447)  (455 447)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input_2_7
 (36 15)  (456 447)  (456 447)  LC_7 Logic Functioning bit
 (38 15)  (458 447)  (458 447)  LC_7 Logic Functioning bit
 (43 15)  (463 447)  (463 447)  LC_7 Logic Functioning bit
 (46 15)  (466 447)  (466 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (471 447)  (471 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_9_27

 (14 0)  (488 432)  (488 432)  routing T_9_27.lft_op_0 <X> T_9_27.lc_trk_g0_0
 (21 0)  (495 432)  (495 432)  routing T_9_27.sp4_v_b_11 <X> T_9_27.lc_trk_g0_3
 (22 0)  (496 432)  (496 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (497 432)  (497 432)  routing T_9_27.sp4_v_b_11 <X> T_9_27.lc_trk_g0_3
 (29 0)  (503 432)  (503 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 432)  (506 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 432)  (510 432)  LC_0 Logic Functioning bit
 (37 0)  (511 432)  (511 432)  LC_0 Logic Functioning bit
 (38 0)  (512 432)  (512 432)  LC_0 Logic Functioning bit
 (39 0)  (513 432)  (513 432)  LC_0 Logic Functioning bit
 (44 0)  (518 432)  (518 432)  LC_0 Logic Functioning bit
 (15 1)  (489 433)  (489 433)  routing T_9_27.lft_op_0 <X> T_9_27.lc_trk_g0_0
 (17 1)  (491 433)  (491 433)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (495 433)  (495 433)  routing T_9_27.sp4_v_b_11 <X> T_9_27.lc_trk_g0_3
 (30 1)  (504 433)  (504 433)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (40 1)  (514 433)  (514 433)  LC_0 Logic Functioning bit
 (41 1)  (515 433)  (515 433)  LC_0 Logic Functioning bit
 (42 1)  (516 433)  (516 433)  LC_0 Logic Functioning bit
 (43 1)  (517 433)  (517 433)  LC_0 Logic Functioning bit
 (49 1)  (523 433)  (523 433)  Carry_In_Mux bit 

 (14 2)  (488 434)  (488 434)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g0_4
 (29 2)  (503 434)  (503 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 434)  (506 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 434)  (510 434)  LC_1 Logic Functioning bit
 (37 2)  (511 434)  (511 434)  LC_1 Logic Functioning bit
 (38 2)  (512 434)  (512 434)  LC_1 Logic Functioning bit
 (39 2)  (513 434)  (513 434)  LC_1 Logic Functioning bit
 (44 2)  (518 434)  (518 434)  LC_1 Logic Functioning bit
 (15 3)  (489 435)  (489 435)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g0_4
 (16 3)  (490 435)  (490 435)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g0_4
 (17 3)  (491 435)  (491 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (496 435)  (496 435)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (498 435)  (498 435)  routing T_9_27.top_op_6 <X> T_9_27.lc_trk_g0_6
 (25 3)  (499 435)  (499 435)  routing T_9_27.top_op_6 <X> T_9_27.lc_trk_g0_6
 (40 3)  (514 435)  (514 435)  LC_1 Logic Functioning bit
 (41 3)  (515 435)  (515 435)  LC_1 Logic Functioning bit
 (42 3)  (516 435)  (516 435)  LC_1 Logic Functioning bit
 (43 3)  (517 435)  (517 435)  LC_1 Logic Functioning bit
 (4 4)  (478 436)  (478 436)  routing T_9_27.sp4_v_t_38 <X> T_9_27.sp4_v_b_3
 (8 4)  (482 436)  (482 436)  routing T_9_27.sp4_h_l_41 <X> T_9_27.sp4_h_r_4
 (25 4)  (499 436)  (499 436)  routing T_9_27.lft_op_2 <X> T_9_27.lc_trk_g1_2
 (27 4)  (501 436)  (501 436)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 436)  (503 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 436)  (506 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 436)  (510 436)  LC_2 Logic Functioning bit
 (37 4)  (511 436)  (511 436)  LC_2 Logic Functioning bit
 (38 4)  (512 436)  (512 436)  LC_2 Logic Functioning bit
 (39 4)  (513 436)  (513 436)  LC_2 Logic Functioning bit
 (44 4)  (518 436)  (518 436)  LC_2 Logic Functioning bit
 (22 5)  (496 437)  (496 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (498 437)  (498 437)  routing T_9_27.lft_op_2 <X> T_9_27.lc_trk_g1_2
 (30 5)  (504 437)  (504 437)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (40 5)  (514 437)  (514 437)  LC_2 Logic Functioning bit
 (41 5)  (515 437)  (515 437)  LC_2 Logic Functioning bit
 (42 5)  (516 437)  (516 437)  LC_2 Logic Functioning bit
 (43 5)  (517 437)  (517 437)  LC_2 Logic Functioning bit
 (5 6)  (479 438)  (479 438)  routing T_9_27.sp4_v_t_44 <X> T_9_27.sp4_h_l_38
 (12 6)  (486 438)  (486 438)  routing T_9_27.sp4_v_b_5 <X> T_9_27.sp4_h_l_40
 (14 6)  (488 438)  (488 438)  routing T_9_27.lft_op_4 <X> T_9_27.lc_trk_g1_4
 (25 6)  (499 438)  (499 438)  routing T_9_27.lft_op_6 <X> T_9_27.lc_trk_g1_6
 (32 6)  (506 438)  (506 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (509 438)  (509 438)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.input_2_3
 (36 6)  (510 438)  (510 438)  LC_3 Logic Functioning bit
 (39 6)  (513 438)  (513 438)  LC_3 Logic Functioning bit
 (41 6)  (515 438)  (515 438)  LC_3 Logic Functioning bit
 (42 6)  (516 438)  (516 438)  LC_3 Logic Functioning bit
 (44 6)  (518 438)  (518 438)  LC_3 Logic Functioning bit
 (4 7)  (478 439)  (478 439)  routing T_9_27.sp4_v_t_44 <X> T_9_27.sp4_h_l_38
 (6 7)  (480 439)  (480 439)  routing T_9_27.sp4_v_t_44 <X> T_9_27.sp4_h_l_38
 (15 7)  (489 439)  (489 439)  routing T_9_27.lft_op_4 <X> T_9_27.lc_trk_g1_4
 (17 7)  (491 439)  (491 439)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (496 439)  (496 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (498 439)  (498 439)  routing T_9_27.lft_op_6 <X> T_9_27.lc_trk_g1_6
 (32 7)  (506 439)  (506 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (508 439)  (508 439)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.input_2_3
 (37 7)  (511 439)  (511 439)  LC_3 Logic Functioning bit
 (38 7)  (512 439)  (512 439)  LC_3 Logic Functioning bit
 (40 7)  (514 439)  (514 439)  LC_3 Logic Functioning bit
 (43 7)  (517 439)  (517 439)  LC_3 Logic Functioning bit
 (17 8)  (491 440)  (491 440)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (492 440)  (492 440)  routing T_9_27.bnl_op_1 <X> T_9_27.lc_trk_g2_1
 (27 8)  (501 440)  (501 440)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 440)  (503 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 440)  (504 440)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 440)  (506 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 440)  (510 440)  LC_4 Logic Functioning bit
 (37 8)  (511 440)  (511 440)  LC_4 Logic Functioning bit
 (38 8)  (512 440)  (512 440)  LC_4 Logic Functioning bit
 (39 8)  (513 440)  (513 440)  LC_4 Logic Functioning bit
 (44 8)  (518 440)  (518 440)  LC_4 Logic Functioning bit
 (18 9)  (492 441)  (492 441)  routing T_9_27.bnl_op_1 <X> T_9_27.lc_trk_g2_1
 (30 9)  (504 441)  (504 441)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (40 9)  (514 441)  (514 441)  LC_4 Logic Functioning bit
 (41 9)  (515 441)  (515 441)  LC_4 Logic Functioning bit
 (42 9)  (516 441)  (516 441)  LC_4 Logic Functioning bit
 (43 9)  (517 441)  (517 441)  LC_4 Logic Functioning bit
 (29 10)  (503 442)  (503 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 442)  (504 442)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 442)  (506 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 442)  (510 442)  LC_5 Logic Functioning bit
 (39 10)  (513 442)  (513 442)  LC_5 Logic Functioning bit
 (41 10)  (515 442)  (515 442)  LC_5 Logic Functioning bit
 (42 10)  (516 442)  (516 442)  LC_5 Logic Functioning bit
 (44 10)  (518 442)  (518 442)  LC_5 Logic Functioning bit
 (15 11)  (489 443)  (489 443)  routing T_9_27.tnr_op_4 <X> T_9_27.lc_trk_g2_4
 (17 11)  (491 443)  (491 443)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (32 11)  (506 443)  (506 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (507 443)  (507 443)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.input_2_5
 (36 11)  (510 443)  (510 443)  LC_5 Logic Functioning bit
 (39 11)  (513 443)  (513 443)  LC_5 Logic Functioning bit
 (41 11)  (515 443)  (515 443)  LC_5 Logic Functioning bit
 (42 11)  (516 443)  (516 443)  LC_5 Logic Functioning bit
 (6 12)  (480 444)  (480 444)  routing T_9_27.sp4_v_t_43 <X> T_9_27.sp4_v_b_9
 (32 12)  (506 444)  (506 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (509 444)  (509 444)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.input_2_6
 (36 12)  (510 444)  (510 444)  LC_6 Logic Functioning bit
 (37 12)  (511 444)  (511 444)  LC_6 Logic Functioning bit
 (38 12)  (512 444)  (512 444)  LC_6 Logic Functioning bit
 (39 12)  (513 444)  (513 444)  LC_6 Logic Functioning bit
 (44 12)  (518 444)  (518 444)  LC_6 Logic Functioning bit
 (46 12)  (520 444)  (520 444)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (479 445)  (479 445)  routing T_9_27.sp4_v_t_43 <X> T_9_27.sp4_v_b_9
 (32 13)  (506 445)  (506 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (509 445)  (509 445)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.input_2_6
 (36 13)  (510 445)  (510 445)  LC_6 Logic Functioning bit
 (37 13)  (511 445)  (511 445)  LC_6 Logic Functioning bit
 (38 13)  (512 445)  (512 445)  LC_6 Logic Functioning bit
 (39 13)  (513 445)  (513 445)  LC_6 Logic Functioning bit
 (7 14)  (481 446)  (481 446)  Column buffer control bit: LH_colbuf_cntl_7

 (10 14)  (484 446)  (484 446)  routing T_9_27.sp4_v_b_5 <X> T_9_27.sp4_h_l_47
 (28 14)  (502 446)  (502 446)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 446)  (503 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 446)  (504 446)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 446)  (506 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (510 446)  (510 446)  LC_7 Logic Functioning bit
 (37 14)  (511 446)  (511 446)  LC_7 Logic Functioning bit
 (38 14)  (512 446)  (512 446)  LC_7 Logic Functioning bit
 (39 14)  (513 446)  (513 446)  LC_7 Logic Functioning bit
 (44 14)  (518 446)  (518 446)  LC_7 Logic Functioning bit
 (7 15)  (481 447)  (481 447)  Column buffer control bit: LH_colbuf_cntl_6

 (40 15)  (514 447)  (514 447)  LC_7 Logic Functioning bit
 (41 15)  (515 447)  (515 447)  LC_7 Logic Functioning bit
 (42 15)  (516 447)  (516 447)  LC_7 Logic Functioning bit
 (43 15)  (517 447)  (517 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (21 0)  (549 432)  (549 432)  routing T_10_27.wire_logic_cluster/lc_3/out <X> T_10_27.lc_trk_g0_3
 (22 0)  (550 432)  (550 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (554 432)  (554 432)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (556 432)  (556 432)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 432)  (557 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 432)  (558 432)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 432)  (559 432)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 432)  (560 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 432)  (561 432)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 432)  (564 432)  LC_0 Logic Functioning bit
 (38 0)  (566 432)  (566 432)  LC_0 Logic Functioning bit
 (41 0)  (569 432)  (569 432)  LC_0 Logic Functioning bit
 (22 1)  (550 433)  (550 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (551 433)  (551 433)  routing T_10_27.sp12_h_r_10 <X> T_10_27.lc_trk_g0_2
 (26 1)  (554 433)  (554 433)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (555 433)  (555 433)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 433)  (557 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (559 433)  (559 433)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 433)  (560 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (561 433)  (561 433)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.input_2_0
 (34 1)  (562 433)  (562 433)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.input_2_0
 (35 1)  (563 433)  (563 433)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.input_2_0
 (36 1)  (564 433)  (564 433)  LC_0 Logic Functioning bit
 (38 1)  (566 433)  (566 433)  LC_0 Logic Functioning bit
 (41 1)  (569 433)  (569 433)  LC_0 Logic Functioning bit
 (42 1)  (570 433)  (570 433)  LC_0 Logic Functioning bit
 (43 1)  (571 433)  (571 433)  LC_0 Logic Functioning bit
 (0 2)  (528 434)  (528 434)  routing T_10_27.glb_netwk_7 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (1 2)  (529 434)  (529 434)  routing T_10_27.glb_netwk_7 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (530 434)  (530 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (540 434)  (540 434)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_l_39
 (28 2)  (556 434)  (556 434)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 434)  (557 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 434)  (558 434)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (560 434)  (560 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (562 434)  (562 434)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (0 3)  (528 435)  (528 435)  routing T_10_27.glb_netwk_7 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (22 3)  (550 435)  (550 435)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (554 435)  (554 435)  routing T_10_27.lc_trk_g0_3 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 435)  (557 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (569 435)  (569 435)  LC_1 Logic Functioning bit
 (43 3)  (571 435)  (571 435)  LC_1 Logic Functioning bit
 (4 4)  (532 436)  (532 436)  routing T_10_27.sp4_v_t_42 <X> T_10_27.sp4_v_b_3
 (6 4)  (534 436)  (534 436)  routing T_10_27.sp4_v_t_42 <X> T_10_27.sp4_v_b_3
 (12 4)  (540 436)  (540 436)  routing T_10_27.sp4_v_b_11 <X> T_10_27.sp4_h_r_5
 (15 4)  (543 436)  (543 436)  routing T_10_27.sp4_h_l_4 <X> T_10_27.lc_trk_g1_1
 (16 4)  (544 436)  (544 436)  routing T_10_27.sp4_h_l_4 <X> T_10_27.lc_trk_g1_1
 (17 4)  (545 436)  (545 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (546 436)  (546 436)  routing T_10_27.sp4_h_l_4 <X> T_10_27.lc_trk_g1_1
 (26 4)  (554 436)  (554 436)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (555 436)  (555 436)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 436)  (556 436)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 436)  (557 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 436)  (558 436)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 436)  (560 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 436)  (561 436)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 436)  (564 436)  LC_2 Logic Functioning bit
 (37 4)  (565 436)  (565 436)  LC_2 Logic Functioning bit
 (38 4)  (566 436)  (566 436)  LC_2 Logic Functioning bit
 (39 4)  (567 436)  (567 436)  LC_2 Logic Functioning bit
 (41 4)  (569 436)  (569 436)  LC_2 Logic Functioning bit
 (42 4)  (570 436)  (570 436)  LC_2 Logic Functioning bit
 (43 4)  (571 436)  (571 436)  LC_2 Logic Functioning bit
 (50 4)  (578 436)  (578 436)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (539 437)  (539 437)  routing T_10_27.sp4_v_b_11 <X> T_10_27.sp4_h_r_5
 (13 5)  (541 437)  (541 437)  routing T_10_27.sp4_v_b_11 <X> T_10_27.sp4_h_r_5
 (18 5)  (546 437)  (546 437)  routing T_10_27.sp4_h_l_4 <X> T_10_27.lc_trk_g1_1
 (26 5)  (554 437)  (554 437)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (555 437)  (555 437)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 437)  (556 437)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 437)  (557 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 437)  (559 437)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (564 437)  (564 437)  LC_2 Logic Functioning bit
 (37 5)  (565 437)  (565 437)  LC_2 Logic Functioning bit
 (38 5)  (566 437)  (566 437)  LC_2 Logic Functioning bit
 (41 5)  (569 437)  (569 437)  LC_2 Logic Functioning bit
 (42 5)  (570 437)  (570 437)  LC_2 Logic Functioning bit
 (43 5)  (571 437)  (571 437)  LC_2 Logic Functioning bit
 (48 5)  (576 437)  (576 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (545 438)  (545 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (550 438)  (550 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (551 438)  (551 438)  routing T_10_27.sp4_h_r_7 <X> T_10_27.lc_trk_g1_7
 (24 6)  (552 438)  (552 438)  routing T_10_27.sp4_h_r_7 <X> T_10_27.lc_trk_g1_7
 (26 6)  (554 438)  (554 438)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (557 438)  (557 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 438)  (558 438)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 438)  (559 438)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 438)  (560 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 438)  (561 438)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (39 6)  (567 438)  (567 438)  LC_3 Logic Functioning bit
 (42 6)  (570 438)  (570 438)  LC_3 Logic Functioning bit
 (45 6)  (573 438)  (573 438)  LC_3 Logic Functioning bit
 (48 6)  (576 438)  (576 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (581 438)  (581 438)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (545 439)  (545 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (546 439)  (546 439)  routing T_10_27.sp4_r_v_b_29 <X> T_10_27.lc_trk_g1_5
 (21 7)  (549 439)  (549 439)  routing T_10_27.sp4_h_r_7 <X> T_10_27.lc_trk_g1_7
 (26 7)  (554 439)  (554 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 439)  (556 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 439)  (557 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 439)  (558 439)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (560 439)  (560 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (563 439)  (563 439)  routing T_10_27.lc_trk_g0_3 <X> T_10_27.input_2_3
 (37 7)  (565 439)  (565 439)  LC_3 Logic Functioning bit
 (42 7)  (570 439)  (570 439)  LC_3 Logic Functioning bit
 (48 7)  (576 439)  (576 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (579 439)  (579 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (537 440)  (537 440)  routing T_10_27.sp4_v_t_42 <X> T_10_27.sp4_h_r_7
 (22 8)  (550 440)  (550 440)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (552 440)  (552 440)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g2_3
 (21 9)  (549 441)  (549 441)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g2_3
 (0 10)  (528 442)  (528 442)  routing T_10_27.glb_netwk_6 <X> T_10_27.glb2local_2
 (1 10)  (529 442)  (529 442)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (16 10)  (544 442)  (544 442)  routing T_10_27.sp4_v_b_37 <X> T_10_27.lc_trk_g2_5
 (17 10)  (545 442)  (545 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (546 442)  (546 442)  routing T_10_27.sp4_v_b_37 <X> T_10_27.lc_trk_g2_5
 (21 10)  (549 442)  (549 442)  routing T_10_27.sp4_v_t_26 <X> T_10_27.lc_trk_g2_7
 (22 10)  (550 442)  (550 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (551 442)  (551 442)  routing T_10_27.sp4_v_t_26 <X> T_10_27.lc_trk_g2_7
 (28 10)  (556 442)  (556 442)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 442)  (557 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 442)  (558 442)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (559 442)  (559 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 442)  (560 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 442)  (562 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (1 11)  (529 443)  (529 443)  routing T_10_27.glb_netwk_6 <X> T_10_27.glb2local_2
 (17 11)  (545 443)  (545 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (546 443)  (546 443)  routing T_10_27.sp4_v_b_37 <X> T_10_27.lc_trk_g2_5
 (21 11)  (549 443)  (549 443)  routing T_10_27.sp4_v_t_26 <X> T_10_27.lc_trk_g2_7
 (26 11)  (554 443)  (554 443)  routing T_10_27.lc_trk_g0_3 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 443)  (557 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (569 443)  (569 443)  LC_5 Logic Functioning bit
 (43 11)  (571 443)  (571 443)  LC_5 Logic Functioning bit
 (4 12)  (532 444)  (532 444)  routing T_10_27.sp4_h_l_44 <X> T_10_27.sp4_v_b_9
 (22 12)  (550 444)  (550 444)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (552 444)  (552 444)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g3_3
 (28 12)  (556 444)  (556 444)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 444)  (557 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (559 444)  (559 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 444)  (560 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 444)  (561 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 444)  (562 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 444)  (564 444)  LC_6 Logic Functioning bit
 (37 12)  (565 444)  (565 444)  LC_6 Logic Functioning bit
 (38 12)  (566 444)  (566 444)  LC_6 Logic Functioning bit
 (41 12)  (569 444)  (569 444)  LC_6 Logic Functioning bit
 (42 12)  (570 444)  (570 444)  LC_6 Logic Functioning bit
 (43 12)  (571 444)  (571 444)  LC_6 Logic Functioning bit
 (50 12)  (578 444)  (578 444)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (533 445)  (533 445)  routing T_10_27.sp4_h_l_44 <X> T_10_27.sp4_v_b_9
 (8 13)  (536 445)  (536 445)  routing T_10_27.sp4_h_l_47 <X> T_10_27.sp4_v_b_10
 (9 13)  (537 445)  (537 445)  routing T_10_27.sp4_h_l_47 <X> T_10_27.sp4_v_b_10
 (21 13)  (549 445)  (549 445)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g3_3
 (26 13)  (554 445)  (554 445)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 445)  (557 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 445)  (558 445)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 445)  (559 445)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 445)  (564 445)  LC_6 Logic Functioning bit
 (37 13)  (565 445)  (565 445)  LC_6 Logic Functioning bit
 (39 13)  (567 445)  (567 445)  LC_6 Logic Functioning bit
 (40 13)  (568 445)  (568 445)  LC_6 Logic Functioning bit
 (41 13)  (569 445)  (569 445)  LC_6 Logic Functioning bit
 (42 13)  (570 445)  (570 445)  LC_6 Logic Functioning bit
 (43 13)  (571 445)  (571 445)  LC_6 Logic Functioning bit
 (48 13)  (576 445)  (576 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (535 446)  (535 446)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (542 446)  (542 446)  routing T_10_27.sp4_h_r_36 <X> T_10_27.lc_trk_g3_4
 (15 14)  (543 446)  (543 446)  routing T_10_27.sp4_v_t_32 <X> T_10_27.lc_trk_g3_5
 (16 14)  (544 446)  (544 446)  routing T_10_27.sp4_v_t_32 <X> T_10_27.lc_trk_g3_5
 (17 14)  (545 446)  (545 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (550 446)  (550 446)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (551 446)  (551 446)  routing T_10_27.sp12_v_b_23 <X> T_10_27.lc_trk_g3_7
 (25 14)  (553 446)  (553 446)  routing T_10_27.sp4_v_b_30 <X> T_10_27.lc_trk_g3_6
 (27 14)  (555 446)  (555 446)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 446)  (557 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 446)  (558 446)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (559 446)  (559 446)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 446)  (560 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 446)  (561 446)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (562 446)  (562 446)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 446)  (563 446)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.input_2_7
 (36 14)  (564 446)  (564 446)  LC_7 Logic Functioning bit
 (38 14)  (566 446)  (566 446)  LC_7 Logic Functioning bit
 (41 14)  (569 446)  (569 446)  LC_7 Logic Functioning bit
 (43 14)  (571 446)  (571 446)  LC_7 Logic Functioning bit
 (5 15)  (533 447)  (533 447)  routing T_10_27.sp4_h_l_44 <X> T_10_27.sp4_v_t_44
 (7 15)  (535 447)  (535 447)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (543 447)  (543 447)  routing T_10_27.sp4_h_r_36 <X> T_10_27.lc_trk_g3_4
 (16 15)  (544 447)  (544 447)  routing T_10_27.sp4_h_r_36 <X> T_10_27.lc_trk_g3_4
 (17 15)  (545 447)  (545 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (549 447)  (549 447)  routing T_10_27.sp12_v_b_23 <X> T_10_27.lc_trk_g3_7
 (22 15)  (550 447)  (550 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (551 447)  (551 447)  routing T_10_27.sp4_v_b_30 <X> T_10_27.lc_trk_g3_6
 (26 15)  (554 447)  (554 447)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 447)  (556 447)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 447)  (557 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (558 447)  (558 447)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (560 447)  (560 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (562 447)  (562 447)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.input_2_7
 (36 15)  (564 447)  (564 447)  LC_7 Logic Functioning bit
 (37 15)  (565 447)  (565 447)  LC_7 Logic Functioning bit
 (38 15)  (566 447)  (566 447)  LC_7 Logic Functioning bit
 (39 15)  (567 447)  (567 447)  LC_7 Logic Functioning bit
 (41 15)  (569 447)  (569 447)  LC_7 Logic Functioning bit
 (42 15)  (570 447)  (570 447)  LC_7 Logic Functioning bit
 (43 15)  (571 447)  (571 447)  LC_7 Logic Functioning bit


LogicTile_11_27

 (0 2)  (582 434)  (582 434)  routing T_11_27.glb_netwk_7 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (1 2)  (583 434)  (583 434)  routing T_11_27.glb_netwk_7 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (584 434)  (584 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (603 434)  (603 434)  routing T_11_27.lft_op_7 <X> T_11_27.lc_trk_g0_7
 (22 2)  (604 434)  (604 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (606 434)  (606 434)  routing T_11_27.lft_op_7 <X> T_11_27.lc_trk_g0_7
 (0 3)  (582 435)  (582 435)  routing T_11_27.glb_netwk_7 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (0 4)  (582 436)  (582 436)  routing T_11_27.glb_netwk_5 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (1 4)  (583 436)  (583 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (596 436)  (596 436)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (14 5)  (596 437)  (596 437)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (15 5)  (597 437)  (597 437)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (16 5)  (598 437)  (598 437)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (17 5)  (599 437)  (599 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 6)  (597 438)  (597 438)  routing T_11_27.sp4_v_b_21 <X> T_11_27.lc_trk_g1_5
 (16 6)  (598 438)  (598 438)  routing T_11_27.sp4_v_b_21 <X> T_11_27.lc_trk_g1_5
 (17 6)  (599 438)  (599 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (9 7)  (591 439)  (591 439)  routing T_11_27.sp4_v_b_4 <X> T_11_27.sp4_v_t_41
 (25 8)  (607 440)  (607 440)  routing T_11_27.bnl_op_2 <X> T_11_27.lc_trk_g2_2
 (27 8)  (609 440)  (609 440)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 440)  (610 440)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 440)  (611 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 440)  (612 440)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 440)  (614 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (616 440)  (616 440)  routing T_11_27.lc_trk_g1_0 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (618 440)  (618 440)  LC_4 Logic Functioning bit
 (37 8)  (619 440)  (619 440)  LC_4 Logic Functioning bit
 (38 8)  (620 440)  (620 440)  LC_4 Logic Functioning bit
 (39 8)  (621 440)  (621 440)  LC_4 Logic Functioning bit
 (41 8)  (623 440)  (623 440)  LC_4 Logic Functioning bit
 (42 8)  (624 440)  (624 440)  LC_4 Logic Functioning bit
 (43 8)  (625 440)  (625 440)  LC_4 Logic Functioning bit
 (45 8)  (627 440)  (627 440)  LC_4 Logic Functioning bit
 (22 9)  (604 441)  (604 441)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (607 441)  (607 441)  routing T_11_27.bnl_op_2 <X> T_11_27.lc_trk_g2_2
 (27 9)  (609 441)  (609 441)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (610 441)  (610 441)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 441)  (611 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (612 441)  (612 441)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (614 441)  (614 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (615 441)  (615 441)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.input_2_4
 (35 9)  (617 441)  (617 441)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.input_2_4
 (36 9)  (618 441)  (618 441)  LC_4 Logic Functioning bit
 (37 9)  (619 441)  (619 441)  LC_4 Logic Functioning bit
 (38 9)  (620 441)  (620 441)  LC_4 Logic Functioning bit
 (39 9)  (621 441)  (621 441)  LC_4 Logic Functioning bit
 (40 9)  (622 441)  (622 441)  LC_4 Logic Functioning bit
 (41 9)  (623 441)  (623 441)  LC_4 Logic Functioning bit
 (42 9)  (624 441)  (624 441)  LC_4 Logic Functioning bit
 (43 9)  (625 441)  (625 441)  LC_4 Logic Functioning bit
 (52 9)  (634 441)  (634 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (596 442)  (596 442)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g2_4
 (17 10)  (599 442)  (599 442)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (600 442)  (600 442)  routing T_11_27.bnl_op_5 <X> T_11_27.lc_trk_g2_5
 (26 10)  (608 442)  (608 442)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (28 10)  (610 442)  (610 442)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 442)  (611 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 442)  (612 442)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (613 442)  (613 442)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 442)  (614 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (616 442)  (616 442)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (617 442)  (617 442)  routing T_11_27.lc_trk_g0_7 <X> T_11_27.input_2_5
 (36 10)  (618 442)  (618 442)  LC_5 Logic Functioning bit
 (37 10)  (619 442)  (619 442)  LC_5 Logic Functioning bit
 (38 10)  (620 442)  (620 442)  LC_5 Logic Functioning bit
 (39 10)  (621 442)  (621 442)  LC_5 Logic Functioning bit
 (41 10)  (623 442)  (623 442)  LC_5 Logic Functioning bit
 (42 10)  (624 442)  (624 442)  LC_5 Logic Functioning bit
 (43 10)  (625 442)  (625 442)  LC_5 Logic Functioning bit
 (45 10)  (627 442)  (627 442)  LC_5 Logic Functioning bit
 (14 11)  (596 443)  (596 443)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g2_4
 (15 11)  (597 443)  (597 443)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g2_4
 (16 11)  (598 443)  (598 443)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g2_4
 (17 11)  (599 443)  (599 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (600 443)  (600 443)  routing T_11_27.bnl_op_5 <X> T_11_27.lc_trk_g2_5
 (28 11)  (610 443)  (610 443)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 443)  (611 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (614 443)  (614 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (617 443)  (617 443)  routing T_11_27.lc_trk_g0_7 <X> T_11_27.input_2_5
 (36 11)  (618 443)  (618 443)  LC_5 Logic Functioning bit
 (37 11)  (619 443)  (619 443)  LC_5 Logic Functioning bit
 (38 11)  (620 443)  (620 443)  LC_5 Logic Functioning bit
 (39 11)  (621 443)  (621 443)  LC_5 Logic Functioning bit
 (42 11)  (624 443)  (624 443)  LC_5 Logic Functioning bit
 (43 11)  (625 443)  (625 443)  LC_5 Logic Functioning bit
 (52 11)  (634 443)  (634 443)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (7 12)  (589 444)  (589 444)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (597 444)  (597 444)  routing T_11_27.tnl_op_1 <X> T_11_27.lc_trk_g3_1
 (17 12)  (599 444)  (599 444)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (600 445)  (600 445)  routing T_11_27.tnl_op_1 <X> T_11_27.lc_trk_g3_1
 (0 14)  (582 446)  (582 446)  routing T_11_27.glb_netwk_6 <X> T_11_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 446)  (583 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (589 446)  (589 446)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (607 446)  (607 446)  routing T_11_27.bnl_op_6 <X> T_11_27.lc_trk_g3_6
 (0 15)  (582 447)  (582 447)  routing T_11_27.glb_netwk_6 <X> T_11_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (589 447)  (589 447)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (604 447)  (604 447)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (607 447)  (607 447)  routing T_11_27.bnl_op_6 <X> T_11_27.lc_trk_g3_6


LogicTile_12_27

 (4 0)  (640 432)  (640 432)  routing T_12_27.sp4_h_l_43 <X> T_12_27.sp4_v_b_0
 (6 0)  (642 432)  (642 432)  routing T_12_27.sp4_h_l_43 <X> T_12_27.sp4_v_b_0
 (5 1)  (641 433)  (641 433)  routing T_12_27.sp4_h_l_43 <X> T_12_27.sp4_v_b_0
 (8 5)  (644 437)  (644 437)  routing T_12_27.sp4_h_l_47 <X> T_12_27.sp4_v_b_4
 (9 5)  (645 437)  (645 437)  routing T_12_27.sp4_h_l_47 <X> T_12_27.sp4_v_b_4
 (10 5)  (646 437)  (646 437)  routing T_12_27.sp4_h_l_47 <X> T_12_27.sp4_v_b_4
 (14 8)  (650 440)  (650 440)  routing T_12_27.bnl_op_0 <X> T_12_27.lc_trk_g2_0
 (22 8)  (658 440)  (658 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (659 440)  (659 440)  routing T_12_27.sp12_v_b_11 <X> T_12_27.lc_trk_g2_3
 (14 9)  (650 441)  (650 441)  routing T_12_27.bnl_op_0 <X> T_12_27.lc_trk_g2_0
 (17 9)  (653 441)  (653 441)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 10)  (658 442)  (658 442)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (660 442)  (660 442)  routing T_12_27.tnl_op_7 <X> T_12_27.lc_trk_g2_7
 (26 10)  (662 442)  (662 442)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (663 442)  (663 442)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (664 442)  (664 442)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 442)  (665 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (668 442)  (668 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (669 442)  (669 442)  routing T_12_27.lc_trk_g2_0 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (673 442)  (673 442)  LC_5 Logic Functioning bit
 (38 10)  (674 442)  (674 442)  LC_5 Logic Functioning bit
 (39 10)  (675 442)  (675 442)  LC_5 Logic Functioning bit
 (41 10)  (677 442)  (677 442)  LC_5 Logic Functioning bit
 (42 10)  (678 442)  (678 442)  LC_5 Logic Functioning bit
 (43 10)  (679 442)  (679 442)  LC_5 Logic Functioning bit
 (21 11)  (657 443)  (657 443)  routing T_12_27.tnl_op_7 <X> T_12_27.lc_trk_g2_7
 (26 11)  (662 443)  (662 443)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (664 443)  (664 443)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 443)  (665 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (668 443)  (668 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (669 443)  (669 443)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.input_2_5
 (35 11)  (671 443)  (671 443)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.input_2_5
 (36 11)  (672 443)  (672 443)  LC_5 Logic Functioning bit
 (37 11)  (673 443)  (673 443)  LC_5 Logic Functioning bit
 (38 11)  (674 443)  (674 443)  LC_5 Logic Functioning bit
 (40 11)  (676 443)  (676 443)  LC_5 Logic Functioning bit
 (41 11)  (677 443)  (677 443)  LC_5 Logic Functioning bit
 (42 11)  (678 443)  (678 443)  LC_5 Logic Functioning bit
 (52 11)  (688 443)  (688 443)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (653 444)  (653 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (654 444)  (654 444)  routing T_12_27.bnl_op_1 <X> T_12_27.lc_trk_g3_1
 (18 13)  (654 445)  (654 445)  routing T_12_27.bnl_op_1 <X> T_12_27.lc_trk_g3_1


LogicTile_13_27



LogicTile_14_27



LogicTile_15_27



LogicTile_16_27



LogicTile_17_27



LogicTile_18_27



RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26



LogicTile_1_26

 (25 0)  (79 416)  (79 416)  routing T_1_26.sp4_v_b_10 <X> T_1_26.lc_trk_g0_2
 (27 0)  (81 416)  (81 416)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 416)  (83 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 416)  (86 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 416)  (90 416)  LC_0 Logic Functioning bit
 (39 0)  (93 416)  (93 416)  LC_0 Logic Functioning bit
 (41 0)  (95 416)  (95 416)  LC_0 Logic Functioning bit
 (42 0)  (96 416)  (96 416)  LC_0 Logic Functioning bit
 (44 0)  (98 416)  (98 416)  LC_0 Logic Functioning bit
 (45 0)  (99 416)  (99 416)  LC_0 Logic Functioning bit
 (53 0)  (107 416)  (107 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (68 417)  (68 417)  routing T_1_26.top_op_0 <X> T_1_26.lc_trk_g0_0
 (15 1)  (69 417)  (69 417)  routing T_1_26.top_op_0 <X> T_1_26.lc_trk_g0_0
 (17 1)  (71 417)  (71 417)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (76 417)  (76 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (77 417)  (77 417)  routing T_1_26.sp4_v_b_10 <X> T_1_26.lc_trk_g0_2
 (25 1)  (79 417)  (79 417)  routing T_1_26.sp4_v_b_10 <X> T_1_26.lc_trk_g0_2
 (32 1)  (86 417)  (86 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (89 417)  (89 417)  routing T_1_26.lc_trk_g0_2 <X> T_1_26.input_2_0
 (36 1)  (90 417)  (90 417)  LC_0 Logic Functioning bit
 (39 1)  (93 417)  (93 417)  LC_0 Logic Functioning bit
 (41 1)  (95 417)  (95 417)  LC_0 Logic Functioning bit
 (42 1)  (96 417)  (96 417)  LC_0 Logic Functioning bit
 (49 1)  (103 417)  (103 417)  Carry_In_Mux bit 

 (51 1)  (105 417)  (105 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (54 418)  (54 418)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (1 2)  (55 418)  (55 418)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (56 418)  (56 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (86 418)  (86 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 418)  (90 418)  LC_1 Logic Functioning bit
 (37 2)  (91 418)  (91 418)  LC_1 Logic Functioning bit
 (38 2)  (92 418)  (92 418)  LC_1 Logic Functioning bit
 (39 2)  (93 418)  (93 418)  LC_1 Logic Functioning bit
 (45 2)  (99 418)  (99 418)  LC_1 Logic Functioning bit
 (46 2)  (100 418)  (100 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (54 419)  (54 419)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (36 3)  (90 419)  (90 419)  LC_1 Logic Functioning bit
 (37 3)  (91 419)  (91 419)  LC_1 Logic Functioning bit
 (38 3)  (92 419)  (92 419)  LC_1 Logic Functioning bit
 (39 3)  (93 419)  (93 419)  LC_1 Logic Functioning bit
 (1 4)  (55 420)  (55 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (68 420)  (68 420)  routing T_1_26.sp4_v_b_8 <X> T_1_26.lc_trk_g1_0
 (0 5)  (54 421)  (54 421)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (14 5)  (68 421)  (68 421)  routing T_1_26.sp4_v_b_8 <X> T_1_26.lc_trk_g1_0
 (16 5)  (70 421)  (70 421)  routing T_1_26.sp4_v_b_8 <X> T_1_26.lc_trk_g1_0
 (17 5)  (71 421)  (71 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (15 9)  (69 425)  (69 425)  routing T_1_26.sp4_v_t_29 <X> T_1_26.lc_trk_g2_0
 (16 9)  (70 425)  (70 425)  routing T_1_26.sp4_v_t_29 <X> T_1_26.lc_trk_g2_0
 (17 9)  (71 425)  (71 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (7 10)  (61 426)  (61 426)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (75 426)  (75 426)  routing T_1_26.sp4_v_t_26 <X> T_1_26.lc_trk_g2_7
 (22 10)  (76 426)  (76 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (77 426)  (77 426)  routing T_1_26.sp4_v_t_26 <X> T_1_26.lc_trk_g2_7
 (26 10)  (80 426)  (80 426)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (83 426)  (83 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 426)  (86 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 426)  (87 426)  routing T_1_26.lc_trk_g2_0 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 426)  (90 426)  LC_5 Logic Functioning bit
 (37 10)  (91 426)  (91 426)  LC_5 Logic Functioning bit
 (38 10)  (92 426)  (92 426)  LC_5 Logic Functioning bit
 (39 10)  (93 426)  (93 426)  LC_5 Logic Functioning bit
 (45 10)  (99 426)  (99 426)  LC_5 Logic Functioning bit
 (21 11)  (75 427)  (75 427)  routing T_1_26.sp4_v_t_26 <X> T_1_26.lc_trk_g2_7
 (26 11)  (80 427)  (80 427)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 427)  (82 427)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 427)  (83 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (40 11)  (94 427)  (94 427)  LC_5 Logic Functioning bit
 (41 11)  (95 427)  (95 427)  LC_5 Logic Functioning bit
 (42 11)  (96 427)  (96 427)  LC_5 Logic Functioning bit
 (43 11)  (97 427)  (97 427)  LC_5 Logic Functioning bit
 (52 11)  (106 427)  (106 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (59 428)  (59 428)  routing T_1_26.sp4_v_b_3 <X> T_1_26.sp4_h_r_9
 (4 13)  (58 429)  (58 429)  routing T_1_26.sp4_v_b_3 <X> T_1_26.sp4_h_r_9
 (6 13)  (60 429)  (60 429)  routing T_1_26.sp4_v_b_3 <X> T_1_26.sp4_h_r_9
 (0 14)  (54 430)  (54 430)  routing T_1_26.glb_netwk_6 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 430)  (55 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 430)  (61 430)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (54 431)  (54 431)  routing T_1_26.glb_netwk_6 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (61 431)  (61 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_26

 (36 0)  (144 416)  (144 416)  LC_0 Logic Functioning bit
 (38 0)  (146 416)  (146 416)  LC_0 Logic Functioning bit
 (41 0)  (149 416)  (149 416)  LC_0 Logic Functioning bit
 (43 0)  (151 416)  (151 416)  LC_0 Logic Functioning bit
 (45 0)  (153 416)  (153 416)  LC_0 Logic Functioning bit
 (11 1)  (119 417)  (119 417)  routing T_2_26.sp4_h_l_43 <X> T_2_26.sp4_h_r_2
 (13 1)  (121 417)  (121 417)  routing T_2_26.sp4_h_l_43 <X> T_2_26.sp4_h_r_2
 (28 1)  (136 417)  (136 417)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 417)  (137 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (145 417)  (145 417)  LC_0 Logic Functioning bit
 (39 1)  (147 417)  (147 417)  LC_0 Logic Functioning bit
 (40 1)  (148 417)  (148 417)  LC_0 Logic Functioning bit
 (42 1)  (150 417)  (150 417)  LC_0 Logic Functioning bit
 (48 1)  (156 417)  (156 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (159 417)  (159 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 418)  (108 418)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (1 2)  (109 418)  (109 418)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (110 418)  (110 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (140 418)  (140 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 418)  (141 418)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 418)  (142 418)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 418)  (144 418)  LC_1 Logic Functioning bit
 (37 2)  (145 418)  (145 418)  LC_1 Logic Functioning bit
 (38 2)  (146 418)  (146 418)  LC_1 Logic Functioning bit
 (39 2)  (147 418)  (147 418)  LC_1 Logic Functioning bit
 (45 2)  (153 418)  (153 418)  LC_1 Logic Functioning bit
 (0 3)  (108 419)  (108 419)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (36 3)  (144 419)  (144 419)  LC_1 Logic Functioning bit
 (37 3)  (145 419)  (145 419)  LC_1 Logic Functioning bit
 (38 3)  (146 419)  (146 419)  LC_1 Logic Functioning bit
 (39 3)  (147 419)  (147 419)  LC_1 Logic Functioning bit
 (1 4)  (109 420)  (109 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (129 420)  (129 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (22 4)  (130 420)  (130 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (131 420)  (131 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (24 4)  (132 420)  (132 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (32 4)  (140 420)  (140 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 420)  (141 420)  routing T_2_26.lc_trk_g3_0 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 420)  (142 420)  routing T_2_26.lc_trk_g3_0 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 420)  (144 420)  LC_2 Logic Functioning bit
 (37 4)  (145 420)  (145 420)  LC_2 Logic Functioning bit
 (38 4)  (146 420)  (146 420)  LC_2 Logic Functioning bit
 (39 4)  (147 420)  (147 420)  LC_2 Logic Functioning bit
 (45 4)  (153 420)  (153 420)  LC_2 Logic Functioning bit
 (0 5)  (108 421)  (108 421)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_7/cen
 (1 5)  (109 421)  (109 421)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_7/cen
 (13 5)  (121 421)  (121 421)  routing T_2_26.sp4_v_t_37 <X> T_2_26.sp4_h_r_5
 (14 5)  (122 421)  (122 421)  routing T_2_26.sp4_r_v_b_24 <X> T_2_26.lc_trk_g1_0
 (17 5)  (125 421)  (125 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (129 421)  (129 421)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (36 5)  (144 421)  (144 421)  LC_2 Logic Functioning bit
 (37 5)  (145 421)  (145 421)  LC_2 Logic Functioning bit
 (38 5)  (146 421)  (146 421)  LC_2 Logic Functioning bit
 (39 5)  (147 421)  (147 421)  LC_2 Logic Functioning bit
 (31 6)  (139 422)  (139 422)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 422)  (140 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 422)  (141 422)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 422)  (144 422)  LC_3 Logic Functioning bit
 (37 6)  (145 422)  (145 422)  LC_3 Logic Functioning bit
 (38 6)  (146 422)  (146 422)  LC_3 Logic Functioning bit
 (39 6)  (147 422)  (147 422)  LC_3 Logic Functioning bit
 (45 6)  (153 422)  (153 422)  LC_3 Logic Functioning bit
 (36 7)  (144 423)  (144 423)  LC_3 Logic Functioning bit
 (37 7)  (145 423)  (145 423)  LC_3 Logic Functioning bit
 (38 7)  (146 423)  (146 423)  LC_3 Logic Functioning bit
 (39 7)  (147 423)  (147 423)  LC_3 Logic Functioning bit
 (32 8)  (140 424)  (140 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 424)  (141 424)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 424)  (142 424)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 424)  (144 424)  LC_4 Logic Functioning bit
 (37 8)  (145 424)  (145 424)  LC_4 Logic Functioning bit
 (38 8)  (146 424)  (146 424)  LC_4 Logic Functioning bit
 (39 8)  (147 424)  (147 424)  LC_4 Logic Functioning bit
 (45 8)  (153 424)  (153 424)  LC_4 Logic Functioning bit
 (4 9)  (112 425)  (112 425)  routing T_2_26.sp4_v_t_36 <X> T_2_26.sp4_h_r_6
 (13 9)  (121 425)  (121 425)  routing T_2_26.sp4_v_t_38 <X> T_2_26.sp4_h_r_8
 (17 9)  (125 425)  (125 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (31 9)  (139 425)  (139 425)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 425)  (144 425)  LC_4 Logic Functioning bit
 (37 9)  (145 425)  (145 425)  LC_4 Logic Functioning bit
 (38 9)  (146 425)  (146 425)  LC_4 Logic Functioning bit
 (39 9)  (147 425)  (147 425)  LC_4 Logic Functioning bit
 (5 10)  (113 426)  (113 426)  routing T_2_26.sp4_v_t_37 <X> T_2_26.sp4_h_l_43
 (14 10)  (122 426)  (122 426)  routing T_2_26.sp4_v_t_17 <X> T_2_26.lc_trk_g2_4
 (32 10)  (140 426)  (140 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 426)  (141 426)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 426)  (142 426)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 426)  (144 426)  LC_5 Logic Functioning bit
 (37 10)  (145 426)  (145 426)  LC_5 Logic Functioning bit
 (38 10)  (146 426)  (146 426)  LC_5 Logic Functioning bit
 (39 10)  (147 426)  (147 426)  LC_5 Logic Functioning bit
 (45 10)  (153 426)  (153 426)  LC_5 Logic Functioning bit
 (4 11)  (112 427)  (112 427)  routing T_2_26.sp4_v_t_37 <X> T_2_26.sp4_h_l_43
 (6 11)  (114 427)  (114 427)  routing T_2_26.sp4_v_t_37 <X> T_2_26.sp4_h_l_43
 (9 11)  (117 427)  (117 427)  routing T_2_26.sp4_v_b_7 <X> T_2_26.sp4_v_t_42
 (16 11)  (124 427)  (124 427)  routing T_2_26.sp4_v_t_17 <X> T_2_26.lc_trk_g2_4
 (17 11)  (125 427)  (125 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (31 11)  (139 427)  (139 427)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 427)  (144 427)  LC_5 Logic Functioning bit
 (37 11)  (145 427)  (145 427)  LC_5 Logic Functioning bit
 (38 11)  (146 427)  (146 427)  LC_5 Logic Functioning bit
 (39 11)  (147 427)  (147 427)  LC_5 Logic Functioning bit
 (17 12)  (125 428)  (125 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (130 428)  (130 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (133 428)  (133 428)  routing T_2_26.sp4_v_t_23 <X> T_2_26.lc_trk_g3_2
 (32 12)  (140 428)  (140 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 428)  (142 428)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 428)  (144 428)  LC_6 Logic Functioning bit
 (37 12)  (145 428)  (145 428)  LC_6 Logic Functioning bit
 (38 12)  (146 428)  (146 428)  LC_6 Logic Functioning bit
 (39 12)  (147 428)  (147 428)  LC_6 Logic Functioning bit
 (45 12)  (153 428)  (153 428)  LC_6 Logic Functioning bit
 (17 13)  (125 429)  (125 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (126 429)  (126 429)  routing T_2_26.sp4_r_v_b_41 <X> T_2_26.lc_trk_g3_1
 (22 13)  (130 429)  (130 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (131 429)  (131 429)  routing T_2_26.sp4_v_t_23 <X> T_2_26.lc_trk_g3_2
 (25 13)  (133 429)  (133 429)  routing T_2_26.sp4_v_t_23 <X> T_2_26.lc_trk_g3_2
 (36 13)  (144 429)  (144 429)  LC_6 Logic Functioning bit
 (37 13)  (145 429)  (145 429)  LC_6 Logic Functioning bit
 (38 13)  (146 429)  (146 429)  LC_6 Logic Functioning bit
 (39 13)  (147 429)  (147 429)  LC_6 Logic Functioning bit
 (0 14)  (108 430)  (108 430)  routing T_2_26.glb_netwk_6 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 430)  (109 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 430)  (115 430)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (130 430)  (130 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (31 14)  (139 430)  (139 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 430)  (140 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 430)  (141 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 430)  (142 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 430)  (144 430)  LC_7 Logic Functioning bit
 (37 14)  (145 430)  (145 430)  LC_7 Logic Functioning bit
 (38 14)  (146 430)  (146 430)  LC_7 Logic Functioning bit
 (39 14)  (147 430)  (147 430)  LC_7 Logic Functioning bit
 (45 14)  (153 430)  (153 430)  LC_7 Logic Functioning bit
 (51 14)  (159 430)  (159 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 431)  (108 431)  routing T_2_26.glb_netwk_6 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (115 431)  (115 431)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (139 431)  (139 431)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 431)  (144 431)  LC_7 Logic Functioning bit
 (37 15)  (145 431)  (145 431)  LC_7 Logic Functioning bit
 (38 15)  (146 431)  (146 431)  LC_7 Logic Functioning bit
 (39 15)  (147 431)  (147 431)  LC_7 Logic Functioning bit


LogicTile_3_26

 (14 0)  (176 416)  (176 416)  routing T_3_26.sp4_h_l_5 <X> T_3_26.lc_trk_g0_0
 (27 0)  (189 416)  (189 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 416)  (190 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 416)  (191 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 416)  (192 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (44 0)  (206 416)  (206 416)  LC_0 Logic Functioning bit
 (14 1)  (176 417)  (176 417)  routing T_3_26.sp4_h_l_5 <X> T_3_26.lc_trk_g0_0
 (15 1)  (177 417)  (177 417)  routing T_3_26.sp4_h_l_5 <X> T_3_26.lc_trk_g0_0
 (16 1)  (178 417)  (178 417)  routing T_3_26.sp4_h_l_5 <X> T_3_26.lc_trk_g0_0
 (17 1)  (179 417)  (179 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (30 1)  (192 417)  (192 417)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (50 1)  (212 417)  (212 417)  Carry_In_Mux bit 

 (15 2)  (177 418)  (177 418)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (16 2)  (178 418)  (178 418)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (17 2)  (179 418)  (179 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (180 418)  (180 418)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (28 2)  (190 418)  (190 418)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 418)  (191 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 418)  (194 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 418)  (198 418)  LC_1 Logic Functioning bit
 (37 2)  (199 418)  (199 418)  LC_1 Logic Functioning bit
 (38 2)  (200 418)  (200 418)  LC_1 Logic Functioning bit
 (39 2)  (201 418)  (201 418)  LC_1 Logic Functioning bit
 (44 2)  (206 418)  (206 418)  LC_1 Logic Functioning bit
 (47 2)  (209 418)  (209 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (180 419)  (180 419)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (36 3)  (198 419)  (198 419)  LC_1 Logic Functioning bit
 (37 3)  (199 419)  (199 419)  LC_1 Logic Functioning bit
 (38 3)  (200 419)  (200 419)  LC_1 Logic Functioning bit
 (39 3)  (201 419)  (201 419)  LC_1 Logic Functioning bit
 (21 4)  (183 420)  (183 420)  routing T_3_26.sp4_h_r_19 <X> T_3_26.lc_trk_g1_3
 (22 4)  (184 420)  (184 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (185 420)  (185 420)  routing T_3_26.sp4_h_r_19 <X> T_3_26.lc_trk_g1_3
 (24 4)  (186 420)  (186 420)  routing T_3_26.sp4_h_r_19 <X> T_3_26.lc_trk_g1_3
 (27 4)  (189 420)  (189 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 420)  (190 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 420)  (191 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 420)  (194 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 420)  (198 420)  LC_2 Logic Functioning bit
 (37 4)  (199 420)  (199 420)  LC_2 Logic Functioning bit
 (38 4)  (200 420)  (200 420)  LC_2 Logic Functioning bit
 (39 4)  (201 420)  (201 420)  LC_2 Logic Functioning bit
 (44 4)  (206 420)  (206 420)  LC_2 Logic Functioning bit
 (47 4)  (209 420)  (209 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (183 421)  (183 421)  routing T_3_26.sp4_h_r_19 <X> T_3_26.lc_trk_g1_3
 (30 5)  (192 421)  (192 421)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (198 421)  (198 421)  LC_2 Logic Functioning bit
 (37 5)  (199 421)  (199 421)  LC_2 Logic Functioning bit
 (38 5)  (200 421)  (200 421)  LC_2 Logic Functioning bit
 (39 5)  (201 421)  (201 421)  LC_2 Logic Functioning bit
 (28 6)  (190 422)  (190 422)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 422)  (191 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 422)  (192 422)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 422)  (194 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 422)  (198 422)  LC_3 Logic Functioning bit
 (37 6)  (199 422)  (199 422)  LC_3 Logic Functioning bit
 (38 6)  (200 422)  (200 422)  LC_3 Logic Functioning bit
 (39 6)  (201 422)  (201 422)  LC_3 Logic Functioning bit
 (44 6)  (206 422)  (206 422)  LC_3 Logic Functioning bit
 (46 6)  (208 422)  (208 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (36 7)  (198 423)  (198 423)  LC_3 Logic Functioning bit
 (37 7)  (199 423)  (199 423)  LC_3 Logic Functioning bit
 (38 7)  (200 423)  (200 423)  LC_3 Logic Functioning bit
 (39 7)  (201 423)  (201 423)  LC_3 Logic Functioning bit
 (22 8)  (184 424)  (184 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (185 424)  (185 424)  routing T_3_26.sp4_h_r_27 <X> T_3_26.lc_trk_g2_3
 (24 8)  (186 424)  (186 424)  routing T_3_26.sp4_h_r_27 <X> T_3_26.lc_trk_g2_3
 (32 8)  (194 424)  (194 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 424)  (197 424)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.input_2_4
 (36 8)  (198 424)  (198 424)  LC_4 Logic Functioning bit
 (37 8)  (199 424)  (199 424)  LC_4 Logic Functioning bit
 (38 8)  (200 424)  (200 424)  LC_4 Logic Functioning bit
 (39 8)  (201 424)  (201 424)  LC_4 Logic Functioning bit
 (44 8)  (206 424)  (206 424)  LC_4 Logic Functioning bit
 (15 9)  (177 425)  (177 425)  routing T_3_26.sp4_v_t_29 <X> T_3_26.lc_trk_g2_0
 (16 9)  (178 425)  (178 425)  routing T_3_26.sp4_v_t_29 <X> T_3_26.lc_trk_g2_0
 (17 9)  (179 425)  (179 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (183 425)  (183 425)  routing T_3_26.sp4_h_r_27 <X> T_3_26.lc_trk_g2_3
 (32 9)  (194 425)  (194 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (195 425)  (195 425)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.input_2_4
 (35 9)  (197 425)  (197 425)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.input_2_4
 (36 9)  (198 425)  (198 425)  LC_4 Logic Functioning bit
 (37 9)  (199 425)  (199 425)  LC_4 Logic Functioning bit
 (38 9)  (200 425)  (200 425)  LC_4 Logic Functioning bit
 (39 9)  (201 425)  (201 425)  LC_4 Logic Functioning bit
 (7 10)  (169 426)  (169 426)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (189 426)  (189 426)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 426)  (191 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 426)  (194 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (198 426)  (198 426)  LC_5 Logic Functioning bit
 (37 10)  (199 426)  (199 426)  LC_5 Logic Functioning bit
 (38 10)  (200 426)  (200 426)  LC_5 Logic Functioning bit
 (39 10)  (201 426)  (201 426)  LC_5 Logic Functioning bit
 (44 10)  (206 426)  (206 426)  LC_5 Logic Functioning bit
 (15 11)  (177 427)  (177 427)  routing T_3_26.sp4_v_t_33 <X> T_3_26.lc_trk_g2_4
 (16 11)  (178 427)  (178 427)  routing T_3_26.sp4_v_t_33 <X> T_3_26.lc_trk_g2_4
 (17 11)  (179 427)  (179 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (184 427)  (184 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (185 427)  (185 427)  routing T_3_26.sp4_v_b_46 <X> T_3_26.lc_trk_g2_6
 (24 11)  (186 427)  (186 427)  routing T_3_26.sp4_v_b_46 <X> T_3_26.lc_trk_g2_6
 (30 11)  (192 427)  (192 427)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (198 427)  (198 427)  LC_5 Logic Functioning bit
 (37 11)  (199 427)  (199 427)  LC_5 Logic Functioning bit
 (38 11)  (200 427)  (200 427)  LC_5 Logic Functioning bit
 (39 11)  (201 427)  (201 427)  LC_5 Logic Functioning bit
 (52 11)  (214 427)  (214 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (29 12)  (191 428)  (191 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 428)  (192 428)  routing T_3_26.lc_trk_g0_5 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 428)  (194 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 428)  (198 428)  LC_6 Logic Functioning bit
 (37 12)  (199 428)  (199 428)  LC_6 Logic Functioning bit
 (38 12)  (200 428)  (200 428)  LC_6 Logic Functioning bit
 (39 12)  (201 428)  (201 428)  LC_6 Logic Functioning bit
 (44 12)  (206 428)  (206 428)  LC_6 Logic Functioning bit
 (22 13)  (184 429)  (184 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (185 429)  (185 429)  routing T_3_26.sp4_v_b_42 <X> T_3_26.lc_trk_g3_2
 (24 13)  (186 429)  (186 429)  routing T_3_26.sp4_v_b_42 <X> T_3_26.lc_trk_g3_2
 (36 13)  (198 429)  (198 429)  LC_6 Logic Functioning bit
 (37 13)  (199 429)  (199 429)  LC_6 Logic Functioning bit
 (38 13)  (200 429)  (200 429)  LC_6 Logic Functioning bit
 (39 13)  (201 429)  (201 429)  LC_6 Logic Functioning bit
 (46 13)  (208 429)  (208 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (7 14)  (169 430)  (169 430)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (187 430)  (187 430)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g3_6
 (29 14)  (191 430)  (191 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 430)  (194 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (198 430)  (198 430)  LC_7 Logic Functioning bit
 (37 14)  (199 430)  (199 430)  LC_7 Logic Functioning bit
 (38 14)  (200 430)  (200 430)  LC_7 Logic Functioning bit
 (39 14)  (201 430)  (201 430)  LC_7 Logic Functioning bit
 (44 14)  (206 430)  (206 430)  LC_7 Logic Functioning bit
 (7 15)  (169 431)  (169 431)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (171 431)  (171 431)  routing T_3_26.sp4_v_b_10 <X> T_3_26.sp4_v_t_47
 (22 15)  (184 431)  (184 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (185 431)  (185 431)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g3_6
 (25 15)  (187 431)  (187 431)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g3_6
 (32 15)  (194 431)  (194 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (195 431)  (195 431)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.input_2_7
 (35 15)  (197 431)  (197 431)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.input_2_7
 (36 15)  (198 431)  (198 431)  LC_7 Logic Functioning bit
 (37 15)  (199 431)  (199 431)  LC_7 Logic Functioning bit
 (38 15)  (200 431)  (200 431)  LC_7 Logic Functioning bit
 (39 15)  (201 431)  (201 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (22 0)  (238 416)  (238 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (239 416)  (239 416)  routing T_4_26.sp4_v_b_19 <X> T_4_26.lc_trk_g0_3
 (24 0)  (240 416)  (240 416)  routing T_4_26.sp4_v_b_19 <X> T_4_26.lc_trk_g0_3
 (25 0)  (241 416)  (241 416)  routing T_4_26.wire_logic_cluster/lc_2/out <X> T_4_26.lc_trk_g0_2
 (26 0)  (242 416)  (242 416)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (244 416)  (244 416)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 416)  (245 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 416)  (247 416)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 416)  (248 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 416)  (250 416)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (42 0)  (258 416)  (258 416)  LC_0 Logic Functioning bit
 (43 0)  (259 416)  (259 416)  LC_0 Logic Functioning bit
 (45 0)  (261 416)  (261 416)  LC_0 Logic Functioning bit
 (53 0)  (269 416)  (269 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (231 417)  (231 417)  routing T_4_26.sp4_v_t_5 <X> T_4_26.lc_trk_g0_0
 (16 1)  (232 417)  (232 417)  routing T_4_26.sp4_v_t_5 <X> T_4_26.lc_trk_g0_0
 (17 1)  (233 417)  (233 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (238 417)  (238 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (243 417)  (243 417)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 417)  (244 417)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 417)  (245 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 417)  (246 417)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 417)  (248 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (249 417)  (249 417)  routing T_4_26.lc_trk_g2_0 <X> T_4_26.input_2_0
 (36 1)  (252 417)  (252 417)  LC_0 Logic Functioning bit
 (37 1)  (253 417)  (253 417)  LC_0 Logic Functioning bit
 (38 1)  (254 417)  (254 417)  LC_0 Logic Functioning bit
 (39 1)  (255 417)  (255 417)  LC_0 Logic Functioning bit
 (42 1)  (258 417)  (258 417)  LC_0 Logic Functioning bit
 (43 1)  (259 417)  (259 417)  LC_0 Logic Functioning bit
 (0 2)  (216 418)  (216 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (1 2)  (217 418)  (217 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (218 418)  (218 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (222 418)  (222 418)  routing T_4_26.sp4_h_l_42 <X> T_4_26.sp4_v_t_37
 (14 2)  (230 418)  (230 418)  routing T_4_26.lft_op_4 <X> T_4_26.lc_trk_g0_4
 (21 2)  (237 418)  (237 418)  routing T_4_26.lft_op_7 <X> T_4_26.lc_trk_g0_7
 (22 2)  (238 418)  (238 418)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (240 418)  (240 418)  routing T_4_26.lft_op_7 <X> T_4_26.lc_trk_g0_7
 (0 3)  (216 419)  (216 419)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (15 3)  (231 419)  (231 419)  routing T_4_26.lft_op_4 <X> T_4_26.lc_trk_g0_4
 (17 3)  (233 419)  (233 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (238 419)  (238 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (239 419)  (239 419)  routing T_4_26.sp4_h_r_6 <X> T_4_26.lc_trk_g0_6
 (24 3)  (240 419)  (240 419)  routing T_4_26.sp4_h_r_6 <X> T_4_26.lc_trk_g0_6
 (25 3)  (241 419)  (241 419)  routing T_4_26.sp4_h_r_6 <X> T_4_26.lc_trk_g0_6
 (17 4)  (233 420)  (233 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (238 420)  (238 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (240 420)  (240 420)  routing T_4_26.top_op_3 <X> T_4_26.lc_trk_g1_3
 (26 4)  (242 420)  (242 420)  routing T_4_26.lc_trk_g0_4 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (243 420)  (243 420)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 420)  (244 420)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 420)  (245 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 420)  (247 420)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 420)  (248 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 420)  (250 420)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (42 4)  (258 420)  (258 420)  LC_2 Logic Functioning bit
 (43 4)  (259 420)  (259 420)  LC_2 Logic Functioning bit
 (45 4)  (261 420)  (261 420)  LC_2 Logic Functioning bit
 (47 4)  (263 420)  (263 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (269 420)  (269 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (234 421)  (234 421)  routing T_4_26.sp4_r_v_b_25 <X> T_4_26.lc_trk_g1_1
 (21 5)  (237 421)  (237 421)  routing T_4_26.top_op_3 <X> T_4_26.lc_trk_g1_3
 (29 5)  (245 421)  (245 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (248 421)  (248 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (251 421)  (251 421)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.input_2_2
 (36 5)  (252 421)  (252 421)  LC_2 Logic Functioning bit
 (37 5)  (253 421)  (253 421)  LC_2 Logic Functioning bit
 (38 5)  (254 421)  (254 421)  LC_2 Logic Functioning bit
 (39 5)  (255 421)  (255 421)  LC_2 Logic Functioning bit
 (42 5)  (258 421)  (258 421)  LC_2 Logic Functioning bit
 (43 5)  (259 421)  (259 421)  LC_2 Logic Functioning bit
 (14 6)  (230 422)  (230 422)  routing T_4_26.sp4_v_t_1 <X> T_4_26.lc_trk_g1_4
 (17 6)  (233 422)  (233 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 422)  (234 422)  routing T_4_26.wire_logic_cluster/lc_5/out <X> T_4_26.lc_trk_g1_5
 (29 6)  (245 422)  (245 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 422)  (247 422)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 422)  (248 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (251 422)  (251 422)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.input_2_3
 (38 6)  (254 422)  (254 422)  LC_3 Logic Functioning bit
 (39 6)  (255 422)  (255 422)  LC_3 Logic Functioning bit
 (45 6)  (261 422)  (261 422)  LC_3 Logic Functioning bit
 (53 6)  (269 422)  (269 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (230 423)  (230 423)  routing T_4_26.sp4_v_t_1 <X> T_4_26.lc_trk_g1_4
 (16 7)  (232 423)  (232 423)  routing T_4_26.sp4_v_t_1 <X> T_4_26.lc_trk_g1_4
 (17 7)  (233 423)  (233 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (238 423)  (238 423)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (240 423)  (240 423)  routing T_4_26.top_op_6 <X> T_4_26.lc_trk_g1_6
 (25 7)  (241 423)  (241 423)  routing T_4_26.top_op_6 <X> T_4_26.lc_trk_g1_6
 (26 7)  (242 423)  (242 423)  routing T_4_26.lc_trk_g0_3 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 423)  (245 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 423)  (247 423)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 423)  (248 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (250 423)  (250 423)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.input_2_3
 (36 7)  (252 423)  (252 423)  LC_3 Logic Functioning bit
 (37 7)  (253 423)  (253 423)  LC_3 Logic Functioning bit
 (38 7)  (254 423)  (254 423)  LC_3 Logic Functioning bit
 (39 7)  (255 423)  (255 423)  LC_3 Logic Functioning bit
 (42 7)  (258 423)  (258 423)  LC_3 Logic Functioning bit
 (43 7)  (259 423)  (259 423)  LC_3 Logic Functioning bit
 (46 7)  (262 423)  (262 423)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (230 424)  (230 424)  routing T_4_26.wire_logic_cluster/lc_0/out <X> T_4_26.lc_trk_g2_0
 (21 8)  (237 424)  (237 424)  routing T_4_26.sp4_v_t_22 <X> T_4_26.lc_trk_g2_3
 (22 8)  (238 424)  (238 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (239 424)  (239 424)  routing T_4_26.sp4_v_t_22 <X> T_4_26.lc_trk_g2_3
 (29 8)  (245 424)  (245 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 424)  (246 424)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 424)  (247 424)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 424)  (248 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 424)  (250 424)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 424)  (252 424)  LC_4 Logic Functioning bit
 (37 8)  (253 424)  (253 424)  LC_4 Logic Functioning bit
 (38 8)  (254 424)  (254 424)  LC_4 Logic Functioning bit
 (39 8)  (255 424)  (255 424)  LC_4 Logic Functioning bit
 (42 8)  (258 424)  (258 424)  LC_4 Logic Functioning bit
 (43 8)  (259 424)  (259 424)  LC_4 Logic Functioning bit
 (45 8)  (261 424)  (261 424)  LC_4 Logic Functioning bit
 (46 8)  (262 424)  (262 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (269 424)  (269 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (9 9)  (225 425)  (225 425)  routing T_4_26.sp4_v_t_46 <X> T_4_26.sp4_v_b_7
 (10 9)  (226 425)  (226 425)  routing T_4_26.sp4_v_t_46 <X> T_4_26.sp4_v_b_7
 (17 9)  (233 425)  (233 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (237 425)  (237 425)  routing T_4_26.sp4_v_t_22 <X> T_4_26.lc_trk_g2_3
 (22 9)  (238 425)  (238 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (239 425)  (239 425)  routing T_4_26.sp4_h_l_15 <X> T_4_26.lc_trk_g2_2
 (24 9)  (240 425)  (240 425)  routing T_4_26.sp4_h_l_15 <X> T_4_26.lc_trk_g2_2
 (25 9)  (241 425)  (241 425)  routing T_4_26.sp4_h_l_15 <X> T_4_26.lc_trk_g2_2
 (26 9)  (242 425)  (242 425)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 425)  (244 425)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 425)  (245 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 425)  (246 425)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 425)  (248 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (250 425)  (250 425)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.input_2_4
 (42 9)  (258 425)  (258 425)  LC_4 Logic Functioning bit
 (43 9)  (259 425)  (259 425)  LC_4 Logic Functioning bit
 (44 9)  (260 425)  (260 425)  LC_4 Logic Functioning bit
 (51 9)  (267 425)  (267 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (230 426)  (230 426)  routing T_4_26.sp4_h_r_44 <X> T_4_26.lc_trk_g2_4
 (17 10)  (233 426)  (233 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (237 426)  (237 426)  routing T_4_26.wire_logic_cluster/lc_7/out <X> T_4_26.lc_trk_g2_7
 (22 10)  (238 426)  (238 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (241 426)  (241 426)  routing T_4_26.wire_logic_cluster/lc_6/out <X> T_4_26.lc_trk_g2_6
 (26 10)  (242 426)  (242 426)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 426)  (244 426)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 426)  (245 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 426)  (246 426)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (247 426)  (247 426)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 426)  (248 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 426)  (250 426)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 426)  (251 426)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.input_2_5
 (38 10)  (254 426)  (254 426)  LC_5 Logic Functioning bit
 (39 10)  (255 426)  (255 426)  LC_5 Logic Functioning bit
 (45 10)  (261 426)  (261 426)  LC_5 Logic Functioning bit
 (51 10)  (267 426)  (267 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (230 427)  (230 427)  routing T_4_26.sp4_h_r_44 <X> T_4_26.lc_trk_g2_4
 (15 11)  (231 427)  (231 427)  routing T_4_26.sp4_h_r_44 <X> T_4_26.lc_trk_g2_4
 (16 11)  (232 427)  (232 427)  routing T_4_26.sp4_h_r_44 <X> T_4_26.lc_trk_g2_4
 (17 11)  (233 427)  (233 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (238 427)  (238 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (242 427)  (242 427)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 427)  (243 427)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 427)  (245 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 427)  (248 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (250 427)  (250 427)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.input_2_5
 (36 11)  (252 427)  (252 427)  LC_5 Logic Functioning bit
 (37 11)  (253 427)  (253 427)  LC_5 Logic Functioning bit
 (38 11)  (254 427)  (254 427)  LC_5 Logic Functioning bit
 (39 11)  (255 427)  (255 427)  LC_5 Logic Functioning bit
 (42 11)  (258 427)  (258 427)  LC_5 Logic Functioning bit
 (43 11)  (259 427)  (259 427)  LC_5 Logic Functioning bit
 (44 11)  (260 427)  (260 427)  LC_5 Logic Functioning bit
 (48 11)  (264 427)  (264 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (232 428)  (232 428)  routing T_4_26.sp4_v_b_33 <X> T_4_26.lc_trk_g3_1
 (17 12)  (233 428)  (233 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (234 428)  (234 428)  routing T_4_26.sp4_v_b_33 <X> T_4_26.lc_trk_g3_1
 (22 12)  (238 428)  (238 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (239 428)  (239 428)  routing T_4_26.sp4_v_t_30 <X> T_4_26.lc_trk_g3_3
 (24 12)  (240 428)  (240 428)  routing T_4_26.sp4_v_t_30 <X> T_4_26.lc_trk_g3_3
 (28 12)  (244 428)  (244 428)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 428)  (245 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 428)  (246 428)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 428)  (247 428)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 428)  (248 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 428)  (250 428)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (251 428)  (251 428)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.input_2_6
 (42 12)  (258 428)  (258 428)  LC_6 Logic Functioning bit
 (43 12)  (259 428)  (259 428)  LC_6 Logic Functioning bit
 (45 12)  (261 428)  (261 428)  LC_6 Logic Functioning bit
 (52 12)  (268 428)  (268 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (231 429)  (231 429)  routing T_4_26.sp4_v_t_29 <X> T_4_26.lc_trk_g3_0
 (16 13)  (232 429)  (232 429)  routing T_4_26.sp4_v_t_29 <X> T_4_26.lc_trk_g3_0
 (17 13)  (233 429)  (233 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (234 429)  (234 429)  routing T_4_26.sp4_v_b_33 <X> T_4_26.lc_trk_g3_1
 (26 13)  (242 429)  (242 429)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 429)  (243 429)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 429)  (245 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (248 429)  (248 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (249 429)  (249 429)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.input_2_6
 (35 13)  (251 429)  (251 429)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.input_2_6
 (36 13)  (252 429)  (252 429)  LC_6 Logic Functioning bit
 (37 13)  (253 429)  (253 429)  LC_6 Logic Functioning bit
 (38 13)  (254 429)  (254 429)  LC_6 Logic Functioning bit
 (39 13)  (255 429)  (255 429)  LC_6 Logic Functioning bit
 (42 13)  (258 429)  (258 429)  LC_6 Logic Functioning bit
 (43 13)  (259 429)  (259 429)  LC_6 Logic Functioning bit
 (0 14)  (216 430)  (216 430)  routing T_4_26.glb_netwk_6 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 430)  (217 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 430)  (223 430)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (231 430)  (231 430)  routing T_4_26.sp4_v_t_32 <X> T_4_26.lc_trk_g3_5
 (16 14)  (232 430)  (232 430)  routing T_4_26.sp4_v_t_32 <X> T_4_26.lc_trk_g3_5
 (17 14)  (233 430)  (233 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (242 430)  (242 430)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (243 430)  (243 430)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 430)  (244 430)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 430)  (245 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 430)  (248 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 430)  (249 430)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 430)  (250 430)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (251 430)  (251 430)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.input_2_7
 (37 14)  (253 430)  (253 430)  LC_7 Logic Functioning bit
 (41 14)  (257 430)  (257 430)  LC_7 Logic Functioning bit
 (42 14)  (258 430)  (258 430)  LC_7 Logic Functioning bit
 (43 14)  (259 430)  (259 430)  LC_7 Logic Functioning bit
 (45 14)  (261 430)  (261 430)  LC_7 Logic Functioning bit
 (0 15)  (216 431)  (216 431)  routing T_4_26.glb_netwk_6 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (223 431)  (223 431)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (243 431)  (243 431)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 431)  (245 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 431)  (247 431)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 431)  (248 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (249 431)  (249 431)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.input_2_7
 (35 15)  (251 431)  (251 431)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.input_2_7
 (36 15)  (252 431)  (252 431)  LC_7 Logic Functioning bit
 (37 15)  (253 431)  (253 431)  LC_7 Logic Functioning bit
 (39 15)  (255 431)  (255 431)  LC_7 Logic Functioning bit
 (43 15)  (259 431)  (259 431)  LC_7 Logic Functioning bit
 (46 15)  (262 431)  (262 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_26

 (17 0)  (287 416)  (287 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (288 416)  (288 416)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g0_1
 (22 1)  (292 417)  (292 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (293 417)  (293 417)  routing T_5_26.sp4_v_b_18 <X> T_5_26.lc_trk_g0_2
 (24 1)  (294 417)  (294 417)  routing T_5_26.sp4_v_b_18 <X> T_5_26.lc_trk_g0_2
 (0 2)  (270 418)  (270 418)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (1 2)  (271 418)  (271 418)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (272 418)  (272 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (291 418)  (291 418)  routing T_5_26.sp4_v_b_15 <X> T_5_26.lc_trk_g0_7
 (22 2)  (292 418)  (292 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (293 418)  (293 418)  routing T_5_26.sp4_v_b_15 <X> T_5_26.lc_trk_g0_7
 (25 2)  (295 418)  (295 418)  routing T_5_26.wire_logic_cluster/lc_6/out <X> T_5_26.lc_trk_g0_6
 (26 2)  (296 418)  (296 418)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 418)  (297 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 418)  (298 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 418)  (299 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 418)  (300 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (302 418)  (302 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (42 2)  (312 418)  (312 418)  LC_1 Logic Functioning bit
 (43 2)  (313 418)  (313 418)  LC_1 Logic Functioning bit
 (45 2)  (315 418)  (315 418)  LC_1 Logic Functioning bit
 (48 2)  (318 418)  (318 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (270 419)  (270 419)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (21 3)  (291 419)  (291 419)  routing T_5_26.sp4_v_b_15 <X> T_5_26.lc_trk_g0_7
 (22 3)  (292 419)  (292 419)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (296 419)  (296 419)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 419)  (297 419)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 419)  (298 419)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 419)  (299 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 419)  (301 419)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 419)  (302 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (306 419)  (306 419)  LC_1 Logic Functioning bit
 (37 3)  (307 419)  (307 419)  LC_1 Logic Functioning bit
 (38 3)  (308 419)  (308 419)  LC_1 Logic Functioning bit
 (39 3)  (309 419)  (309 419)  LC_1 Logic Functioning bit
 (42 3)  (312 419)  (312 419)  LC_1 Logic Functioning bit
 (43 3)  (313 419)  (313 419)  LC_1 Logic Functioning bit
 (16 4)  (286 420)  (286 420)  routing T_5_26.sp4_v_b_9 <X> T_5_26.lc_trk_g1_1
 (17 4)  (287 420)  (287 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (288 420)  (288 420)  routing T_5_26.sp4_v_b_9 <X> T_5_26.lc_trk_g1_1
 (18 5)  (288 421)  (288 421)  routing T_5_26.sp4_v_b_9 <X> T_5_26.lc_trk_g1_1
 (5 6)  (275 422)  (275 422)  routing T_5_26.sp4_v_b_3 <X> T_5_26.sp4_h_l_38
 (14 6)  (284 422)  (284 422)  routing T_5_26.wire_logic_cluster/lc_4/out <X> T_5_26.lc_trk_g1_4
 (17 7)  (287 423)  (287 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (296 424)  (296 424)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 424)  (297 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 424)  (298 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 424)  (299 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 424)  (300 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 424)  (301 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 424)  (302 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 424)  (304 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (38 8)  (308 424)  (308 424)  LC_4 Logic Functioning bit
 (39 8)  (309 424)  (309 424)  LC_4 Logic Functioning bit
 (45 8)  (315 424)  (315 424)  LC_4 Logic Functioning bit
 (4 9)  (274 425)  (274 425)  routing T_5_26.sp4_v_t_36 <X> T_5_26.sp4_h_r_6
 (26 9)  (296 425)  (296 425)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 425)  (298 425)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 425)  (299 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (302 425)  (302 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (305 425)  (305 425)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.input_2_4
 (36 9)  (306 425)  (306 425)  LC_4 Logic Functioning bit
 (37 9)  (307 425)  (307 425)  LC_4 Logic Functioning bit
 (38 9)  (308 425)  (308 425)  LC_4 Logic Functioning bit
 (39 9)  (309 425)  (309 425)  LC_4 Logic Functioning bit
 (42 9)  (312 425)  (312 425)  LC_4 Logic Functioning bit
 (43 9)  (313 425)  (313 425)  LC_4 Logic Functioning bit
 (46 9)  (316 425)  (316 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (318 425)  (318 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (284 426)  (284 426)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g2_4
 (15 10)  (285 426)  (285 426)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g2_5
 (16 10)  (286 426)  (286 426)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g2_5
 (17 10)  (287 426)  (287 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (288 426)  (288 426)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g2_5
 (21 10)  (291 426)  (291 426)  routing T_5_26.wire_logic_cluster/lc_7/out <X> T_5_26.lc_trk_g2_7
 (22 10)  (292 426)  (292 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (295 426)  (295 426)  routing T_5_26.sp4_v_b_38 <X> T_5_26.lc_trk_g2_6
 (4 11)  (274 427)  (274 427)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_h_l_43
 (15 11)  (285 427)  (285 427)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g2_4
 (16 11)  (286 427)  (286 427)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g2_4
 (17 11)  (287 427)  (287 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (288 427)  (288 427)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g2_5
 (22 11)  (292 427)  (292 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (293 427)  (293 427)  routing T_5_26.sp4_v_b_38 <X> T_5_26.lc_trk_g2_6
 (25 11)  (295 427)  (295 427)  routing T_5_26.sp4_v_b_38 <X> T_5_26.lc_trk_g2_6
 (27 12)  (297 428)  (297 428)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 428)  (298 428)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 428)  (299 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 428)  (301 428)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 428)  (302 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (305 428)  (305 428)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.input_2_6
 (37 12)  (307 428)  (307 428)  LC_6 Logic Functioning bit
 (41 12)  (311 428)  (311 428)  LC_6 Logic Functioning bit
 (42 12)  (312 428)  (312 428)  LC_6 Logic Functioning bit
 (43 12)  (313 428)  (313 428)  LC_6 Logic Functioning bit
 (45 12)  (315 428)  (315 428)  LC_6 Logic Functioning bit
 (52 12)  (322 428)  (322 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (292 429)  (292 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (295 429)  (295 429)  routing T_5_26.sp4_r_v_b_42 <X> T_5_26.lc_trk_g3_2
 (27 13)  (297 429)  (297 429)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 429)  (299 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 429)  (300 429)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 429)  (301 429)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 429)  (302 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (305 429)  (305 429)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.input_2_6
 (36 13)  (306 429)  (306 429)  LC_6 Logic Functioning bit
 (37 13)  (307 429)  (307 429)  LC_6 Logic Functioning bit
 (39 13)  (309 429)  (309 429)  LC_6 Logic Functioning bit
 (43 13)  (313 429)  (313 429)  LC_6 Logic Functioning bit
 (0 14)  (270 430)  (270 430)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 430)  (271 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 430)  (277 430)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (281 430)  (281 430)  routing T_5_26.sp4_v_b_3 <X> T_5_26.sp4_v_t_46
 (13 14)  (283 430)  (283 430)  routing T_5_26.sp4_v_b_3 <X> T_5_26.sp4_v_t_46
 (17 14)  (287 430)  (287 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (295 430)  (295 430)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6
 (26 14)  (296 430)  (296 430)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (298 430)  (298 430)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 430)  (299 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 430)  (300 430)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 430)  (302 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (305 430)  (305 430)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.input_2_7
 (42 14)  (312 430)  (312 430)  LC_7 Logic Functioning bit
 (43 14)  (313 430)  (313 430)  LC_7 Logic Functioning bit
 (45 14)  (315 430)  (315 430)  LC_7 Logic Functioning bit
 (0 15)  (270 431)  (270 431)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (277 431)  (277 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (284 431)  (284 431)  routing T_5_26.tnl_op_4 <X> T_5_26.lc_trk_g3_4
 (15 15)  (285 431)  (285 431)  routing T_5_26.tnl_op_4 <X> T_5_26.lc_trk_g3_4
 (17 15)  (287 431)  (287 431)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (288 431)  (288 431)  routing T_5_26.sp4_r_v_b_45 <X> T_5_26.lc_trk_g3_5
 (22 15)  (292 431)  (292 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (293 431)  (293 431)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6
 (24 15)  (294 431)  (294 431)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6
 (25 15)  (295 431)  (295 431)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6
 (28 15)  (298 431)  (298 431)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 431)  (299 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 431)  (301 431)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 431)  (302 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (303 431)  (303 431)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.input_2_7
 (35 15)  (305 431)  (305 431)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.input_2_7
 (36 15)  (306 431)  (306 431)  LC_7 Logic Functioning bit
 (37 15)  (307 431)  (307 431)  LC_7 Logic Functioning bit
 (38 15)  (308 431)  (308 431)  LC_7 Logic Functioning bit
 (39 15)  (309 431)  (309 431)  LC_7 Logic Functioning bit
 (42 15)  (312 431)  (312 431)  LC_7 Logic Functioning bit
 (43 15)  (313 431)  (313 431)  LC_7 Logic Functioning bit
 (44 15)  (314 431)  (314 431)  LC_7 Logic Functioning bit
 (51 15)  (321 431)  (321 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_6_26

 (11 9)  (335 425)  (335 425)  routing T_6_26.sp4_h_l_37 <X> T_6_26.sp4_h_r_8
 (13 9)  (337 425)  (337 425)  routing T_6_26.sp4_h_l_37 <X> T_6_26.sp4_h_r_8
 (10 12)  (334 428)  (334 428)  routing T_6_26.sp4_v_t_40 <X> T_6_26.sp4_h_r_10


LogicTile_7_26

 (14 0)  (380 416)  (380 416)  routing T_7_26.wire_logic_cluster/lc_0/out <X> T_7_26.lc_trk_g0_0
 (26 0)  (392 416)  (392 416)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (395 416)  (395 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 416)  (396 416)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 416)  (398 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 416)  (400 416)  routing T_7_26.lc_trk_g1_0 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 416)  (401 416)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.input_2_0
 (36 0)  (402 416)  (402 416)  LC_0 Logic Functioning bit
 (38 0)  (404 416)  (404 416)  LC_0 Logic Functioning bit
 (39 0)  (405 416)  (405 416)  LC_0 Logic Functioning bit
 (40 0)  (406 416)  (406 416)  LC_0 Logic Functioning bit
 (41 0)  (407 416)  (407 416)  LC_0 Logic Functioning bit
 (43 0)  (409 416)  (409 416)  LC_0 Logic Functioning bit
 (45 0)  (411 416)  (411 416)  LC_0 Logic Functioning bit
 (46 0)  (412 416)  (412 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (414 416)  (414 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (383 417)  (383 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (392 417)  (392 417)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (393 417)  (393 417)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 417)  (395 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (398 417)  (398 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (402 417)  (402 417)  LC_0 Logic Functioning bit
 (37 1)  (403 417)  (403 417)  LC_0 Logic Functioning bit
 (38 1)  (404 417)  (404 417)  LC_0 Logic Functioning bit
 (39 1)  (405 417)  (405 417)  LC_0 Logic Functioning bit
 (41 1)  (407 417)  (407 417)  LC_0 Logic Functioning bit
 (43 1)  (409 417)  (409 417)  LC_0 Logic Functioning bit
 (46 1)  (412 417)  (412 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (417 417)  (417 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (419 417)  (419 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (366 418)  (366 418)  routing T_7_26.glb_netwk_7 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (1 2)  (367 418)  (367 418)  routing T_7_26.glb_netwk_7 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (368 418)  (368 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 418)  (380 418)  routing T_7_26.wire_logic_cluster/lc_4/out <X> T_7_26.lc_trk_g0_4
 (17 2)  (383 418)  (383 418)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (392 418)  (392 418)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (29 2)  (395 418)  (395 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 418)  (398 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 418)  (400 418)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (401 418)  (401 418)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_1
 (36 2)  (402 418)  (402 418)  LC_1 Logic Functioning bit
 (37 2)  (403 418)  (403 418)  LC_1 Logic Functioning bit
 (38 2)  (404 418)  (404 418)  LC_1 Logic Functioning bit
 (39 2)  (405 418)  (405 418)  LC_1 Logic Functioning bit
 (52 2)  (418 418)  (418 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (366 419)  (366 419)  routing T_7_26.glb_netwk_7 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (17 3)  (383 419)  (383 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (388 419)  (388 419)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (392 419)  (392 419)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 419)  (393 419)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 419)  (395 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (398 419)  (398 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (399 419)  (399 419)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_1
 (34 3)  (400 419)  (400 419)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_1
 (35 3)  (401 419)  (401 419)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_1
 (36 3)  (402 419)  (402 419)  LC_1 Logic Functioning bit
 (37 3)  (403 419)  (403 419)  LC_1 Logic Functioning bit
 (38 3)  (404 419)  (404 419)  LC_1 Logic Functioning bit
 (39 3)  (405 419)  (405 419)  LC_1 Logic Functioning bit
 (41 3)  (407 419)  (407 419)  LC_1 Logic Functioning bit
 (14 4)  (380 420)  (380 420)  routing T_7_26.sp4_h_l_5 <X> T_7_26.lc_trk_g1_0
 (17 4)  (383 420)  (383 420)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (384 420)  (384 420)  routing T_7_26.bnr_op_1 <X> T_7_26.lc_trk_g1_1
 (21 4)  (387 420)  (387 420)  routing T_7_26.wire_logic_cluster/lc_3/out <X> T_7_26.lc_trk_g1_3
 (22 4)  (388 420)  (388 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (394 420)  (394 420)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 420)  (395 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 420)  (396 420)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 420)  (398 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 420)  (399 420)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 420)  (400 420)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (12 5)  (378 421)  (378 421)  routing T_7_26.sp4_h_r_5 <X> T_7_26.sp4_v_b_5
 (14 5)  (380 421)  (380 421)  routing T_7_26.sp4_h_l_5 <X> T_7_26.lc_trk_g1_0
 (15 5)  (381 421)  (381 421)  routing T_7_26.sp4_h_l_5 <X> T_7_26.lc_trk_g1_0
 (16 5)  (382 421)  (382 421)  routing T_7_26.sp4_h_l_5 <X> T_7_26.lc_trk_g1_0
 (17 5)  (383 421)  (383 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (384 421)  (384 421)  routing T_7_26.bnr_op_1 <X> T_7_26.lc_trk_g1_1
 (26 5)  (392 421)  (392 421)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (393 421)  (393 421)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 421)  (395 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 421)  (397 421)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (41 5)  (407 421)  (407 421)  LC_2 Logic Functioning bit
 (43 5)  (409 421)  (409 421)  LC_2 Logic Functioning bit
 (46 5)  (412 421)  (412 421)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (388 422)  (388 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (391 422)  (391 422)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g1_6
 (27 6)  (393 422)  (393 422)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 422)  (395 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 422)  (397 422)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 422)  (398 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 422)  (400 422)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 422)  (401 422)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.input_2_3
 (38 6)  (404 422)  (404 422)  LC_3 Logic Functioning bit
 (45 6)  (411 422)  (411 422)  LC_3 Logic Functioning bit
 (51 6)  (417 422)  (417 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (387 423)  (387 423)  routing T_7_26.sp4_r_v_b_31 <X> T_7_26.lc_trk_g1_7
 (22 7)  (388 423)  (388 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (389 423)  (389 423)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g1_6
 (24 7)  (390 423)  (390 423)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g1_6
 (27 7)  (393 423)  (393 423)  routing T_7_26.lc_trk_g1_0 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 423)  (395 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 423)  (396 423)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (397 423)  (397 423)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 423)  (398 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (404 423)  (404 423)  LC_3 Logic Functioning bit
 (40 7)  (406 423)  (406 423)  LC_3 Logic Functioning bit
 (41 7)  (407 423)  (407 423)  LC_3 Logic Functioning bit
 (46 7)  (412 423)  (412 423)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (414 423)  (414 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (417 423)  (417 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (418 423)  (418 423)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (0 8)  (366 424)  (366 424)  routing T_7_26.glb_netwk_6 <X> T_7_26.glb2local_1
 (1 8)  (367 424)  (367 424)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (15 8)  (381 424)  (381 424)  routing T_7_26.sp4_v_t_28 <X> T_7_26.lc_trk_g2_1
 (16 8)  (382 424)  (382 424)  routing T_7_26.sp4_v_t_28 <X> T_7_26.lc_trk_g2_1
 (17 8)  (383 424)  (383 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (394 424)  (394 424)  routing T_7_26.lc_trk_g2_1 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 424)  (395 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 424)  (397 424)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 424)  (398 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 424)  (399 424)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 424)  (402 424)  LC_4 Logic Functioning bit
 (38 8)  (404 424)  (404 424)  LC_4 Logic Functioning bit
 (41 8)  (407 424)  (407 424)  LC_4 Logic Functioning bit
 (43 8)  (409 424)  (409 424)  LC_4 Logic Functioning bit
 (1 9)  (367 425)  (367 425)  routing T_7_26.glb_netwk_6 <X> T_7_26.glb2local_1
 (29 9)  (395 425)  (395 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 425)  (397 425)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 425)  (402 425)  LC_4 Logic Functioning bit
 (37 9)  (403 425)  (403 425)  LC_4 Logic Functioning bit
 (38 9)  (404 425)  (404 425)  LC_4 Logic Functioning bit
 (39 9)  (405 425)  (405 425)  LC_4 Logic Functioning bit
 (40 9)  (406 425)  (406 425)  LC_4 Logic Functioning bit
 (42 9)  (408 425)  (408 425)  LC_4 Logic Functioning bit
 (48 9)  (414 425)  (414 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (419 425)  (419 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (0 10)  (366 426)  (366 426)  routing T_7_26.glb_netwk_6 <X> T_7_26.glb2local_2
 (1 10)  (367 426)  (367 426)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (17 10)  (383 426)  (383 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (384 426)  (384 426)  routing T_7_26.wire_logic_cluster/lc_5/out <X> T_7_26.lc_trk_g2_5
 (21 10)  (387 426)  (387 426)  routing T_7_26.wire_logic_cluster/lc_7/out <X> T_7_26.lc_trk_g2_7
 (22 10)  (388 426)  (388 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (392 426)  (392 426)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (395 426)  (395 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 426)  (396 426)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 426)  (397 426)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 426)  (398 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 426)  (400 426)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 426)  (402 426)  LC_5 Logic Functioning bit
 (38 10)  (404 426)  (404 426)  LC_5 Logic Functioning bit
 (40 10)  (406 426)  (406 426)  LC_5 Logic Functioning bit
 (41 10)  (407 426)  (407 426)  LC_5 Logic Functioning bit
 (43 10)  (409 426)  (409 426)  LC_5 Logic Functioning bit
 (45 10)  (411 426)  (411 426)  LC_5 Logic Functioning bit
 (50 10)  (416 426)  (416 426)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (417 426)  (417 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (1 11)  (367 427)  (367 427)  routing T_7_26.glb_netwk_6 <X> T_7_26.glb2local_2
 (28 11)  (394 427)  (394 427)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 427)  (395 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 427)  (396 427)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (397 427)  (397 427)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 427)  (402 427)  LC_5 Logic Functioning bit
 (37 11)  (403 427)  (403 427)  LC_5 Logic Functioning bit
 (38 11)  (404 427)  (404 427)  LC_5 Logic Functioning bit
 (39 11)  (405 427)  (405 427)  LC_5 Logic Functioning bit
 (40 11)  (406 427)  (406 427)  LC_5 Logic Functioning bit
 (41 11)  (407 427)  (407 427)  LC_5 Logic Functioning bit
 (43 11)  (409 427)  (409 427)  LC_5 Logic Functioning bit
 (46 11)  (412 427)  (412 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (414 427)  (414 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (417 427)  (417 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (418 427)  (418 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (370 428)  (370 428)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_v_b_9
 (5 12)  (371 428)  (371 428)  routing T_7_26.sp4_v_t_44 <X> T_7_26.sp4_h_r_9
 (6 12)  (372 428)  (372 428)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_v_b_9
 (14 12)  (380 428)  (380 428)  routing T_7_26.sp4_h_l_21 <X> T_7_26.lc_trk_g3_0
 (15 12)  (381 428)  (381 428)  routing T_7_26.sp4_h_r_33 <X> T_7_26.lc_trk_g3_1
 (16 12)  (382 428)  (382 428)  routing T_7_26.sp4_h_r_33 <X> T_7_26.lc_trk_g3_1
 (17 12)  (383 428)  (383 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (384 428)  (384 428)  routing T_7_26.sp4_h_r_33 <X> T_7_26.lc_trk_g3_1
 (21 12)  (387 428)  (387 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (22 12)  (388 428)  (388 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (389 428)  (389 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (24 12)  (390 428)  (390 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (27 12)  (393 428)  (393 428)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 428)  (394 428)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 428)  (395 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 428)  (397 428)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 428)  (398 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 428)  (400 428)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (39 12)  (405 428)  (405 428)  LC_6 Logic Functioning bit
 (5 13)  (371 429)  (371 429)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_v_b_9
 (12 13)  (378 429)  (378 429)  routing T_7_26.sp4_h_r_11 <X> T_7_26.sp4_v_b_11
 (15 13)  (381 429)  (381 429)  routing T_7_26.sp4_h_l_21 <X> T_7_26.lc_trk_g3_0
 (16 13)  (382 429)  (382 429)  routing T_7_26.sp4_h_l_21 <X> T_7_26.lc_trk_g3_0
 (17 13)  (383 429)  (383 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (387 429)  (387 429)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (22 13)  (388 429)  (388 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (389 429)  (389 429)  routing T_7_26.sp4_h_l_15 <X> T_7_26.lc_trk_g3_2
 (24 13)  (390 429)  (390 429)  routing T_7_26.sp4_h_l_15 <X> T_7_26.lc_trk_g3_2
 (25 13)  (391 429)  (391 429)  routing T_7_26.sp4_h_l_15 <X> T_7_26.lc_trk_g3_2
 (29 13)  (395 429)  (395 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (397 429)  (397 429)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (398 429)  (398 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (399 429)  (399 429)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.input_2_6
 (34 13)  (400 429)  (400 429)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.input_2_6
 (35 13)  (401 429)  (401 429)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.input_2_6
 (37 13)  (403 429)  (403 429)  LC_6 Logic Functioning bit
 (38 13)  (404 429)  (404 429)  LC_6 Logic Functioning bit
 (39 13)  (405 429)  (405 429)  LC_6 Logic Functioning bit
 (48 13)  (414 429)  (414 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (373 430)  (373 430)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (392 430)  (392 430)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 430)  (393 430)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 430)  (394 430)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 430)  (395 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 430)  (397 430)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 430)  (398 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (400 430)  (400 430)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 430)  (401 430)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.input_2_7
 (38 14)  (404 430)  (404 430)  LC_7 Logic Functioning bit
 (41 14)  (407 430)  (407 430)  LC_7 Logic Functioning bit
 (45 14)  (411 430)  (411 430)  LC_7 Logic Functioning bit
 (51 14)  (417 430)  (417 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (373 431)  (373 431)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (388 431)  (388 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (389 431)  (389 431)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g3_6
 (24 15)  (390 431)  (390 431)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g3_6
 (25 15)  (391 431)  (391 431)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g3_6
 (26 15)  (392 431)  (392 431)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 431)  (394 431)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 431)  (395 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 431)  (397 431)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 431)  (398 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (405 431)  (405 431)  LC_7 Logic Functioning bit
 (41 15)  (407 431)  (407 431)  LC_7 Logic Functioning bit
 (51 15)  (417 431)  (417 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_26

 (10 0)  (430 416)  (430 416)  routing T_8_26.sp4_v_t_45 <X> T_8_26.sp4_h_r_1
 (21 0)  (441 416)  (441 416)  routing T_8_26.sp4_v_b_3 <X> T_8_26.lc_trk_g0_3
 (22 0)  (442 416)  (442 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (443 416)  (443 416)  routing T_8_26.sp4_v_b_3 <X> T_8_26.lc_trk_g0_3
 (15 1)  (435 417)  (435 417)  routing T_8_26.bot_op_0 <X> T_8_26.lc_trk_g0_0
 (17 1)  (437 417)  (437 417)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (420 418)  (420 418)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (1 2)  (421 418)  (421 418)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (2 2)  (422 418)  (422 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (424 418)  (424 418)  routing T_8_26.sp4_v_b_0 <X> T_8_26.sp4_v_t_37
 (22 2)  (442 418)  (442 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (443 418)  (443 418)  routing T_8_26.sp4_v_b_23 <X> T_8_26.lc_trk_g0_7
 (24 2)  (444 418)  (444 418)  routing T_8_26.sp4_v_b_23 <X> T_8_26.lc_trk_g0_7
 (29 2)  (449 418)  (449 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 418)  (451 418)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 418)  (452 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 418)  (453 418)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (457 418)  (457 418)  LC_1 Logic Functioning bit
 (39 2)  (459 418)  (459 418)  LC_1 Logic Functioning bit
 (41 2)  (461 418)  (461 418)  LC_1 Logic Functioning bit
 (43 2)  (463 418)  (463 418)  LC_1 Logic Functioning bit
 (0 3)  (420 419)  (420 419)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (8 3)  (428 419)  (428 419)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_36
 (10 3)  (430 419)  (430 419)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_36
 (37 3)  (457 419)  (457 419)  LC_1 Logic Functioning bit
 (39 3)  (459 419)  (459 419)  LC_1 Logic Functioning bit
 (41 3)  (461 419)  (461 419)  LC_1 Logic Functioning bit
 (43 3)  (463 419)  (463 419)  LC_1 Logic Functioning bit
 (28 4)  (448 420)  (448 420)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 420)  (449 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 420)  (450 420)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 420)  (452 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (455 420)  (455 420)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_2
 (39 4)  (459 420)  (459 420)  LC_2 Logic Functioning bit
 (45 4)  (465 420)  (465 420)  LC_2 Logic Functioning bit
 (52 4)  (472 420)  (472 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (442 421)  (442 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (445 421)  (445 421)  routing T_8_26.sp4_r_v_b_26 <X> T_8_26.lc_trk_g1_2
 (28 5)  (448 421)  (448 421)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 421)  (449 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 421)  (451 421)  routing T_8_26.lc_trk_g0_3 <X> T_8_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 421)  (452 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (453 421)  (453 421)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_2
 (35 5)  (455 421)  (455 421)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_2
 (36 5)  (456 421)  (456 421)  LC_2 Logic Functioning bit
 (38 5)  (458 421)  (458 421)  LC_2 Logic Functioning bit
 (43 5)  (463 421)  (463 421)  LC_2 Logic Functioning bit
 (44 5)  (464 421)  (464 421)  LC_2 Logic Functioning bit
 (48 5)  (468 421)  (468 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (472 421)  (472 421)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (424 422)  (424 422)  routing T_8_26.sp4_h_r_9 <X> T_8_26.sp4_v_t_38
 (6 6)  (426 422)  (426 422)  routing T_8_26.sp4_h_r_9 <X> T_8_26.sp4_v_t_38
 (13 6)  (433 422)  (433 422)  routing T_8_26.sp4_v_b_5 <X> T_8_26.sp4_v_t_40
 (21 6)  (441 422)  (441 422)  routing T_8_26.lft_op_7 <X> T_8_26.lc_trk_g1_7
 (22 6)  (442 422)  (442 422)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (444 422)  (444 422)  routing T_8_26.lft_op_7 <X> T_8_26.lc_trk_g1_7
 (25 6)  (445 422)  (445 422)  routing T_8_26.wire_logic_cluster/lc_6/out <X> T_8_26.lc_trk_g1_6
 (26 6)  (446 422)  (446 422)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 422)  (448 422)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 422)  (449 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 422)  (452 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 422)  (453 422)  routing T_8_26.lc_trk_g3_1 <X> T_8_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (454 422)  (454 422)  routing T_8_26.lc_trk_g3_1 <X> T_8_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (457 422)  (457 422)  LC_3 Logic Functioning bit
 (39 6)  (459 422)  (459 422)  LC_3 Logic Functioning bit
 (45 6)  (465 422)  (465 422)  LC_3 Logic Functioning bit
 (46 6)  (466 422)  (466 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (425 423)  (425 423)  routing T_8_26.sp4_h_r_9 <X> T_8_26.sp4_v_t_38
 (9 7)  (429 423)  (429 423)  routing T_8_26.sp4_v_b_8 <X> T_8_26.sp4_v_t_41
 (10 7)  (430 423)  (430 423)  routing T_8_26.sp4_v_b_8 <X> T_8_26.sp4_v_t_41
 (22 7)  (442 423)  (442 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (446 423)  (446 423)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 423)  (447 423)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 423)  (448 423)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 423)  (449 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (452 423)  (452 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (454 423)  (454 423)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input_2_3
 (35 7)  (455 423)  (455 423)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input_2_3
 (37 7)  (457 423)  (457 423)  LC_3 Logic Functioning bit
 (42 7)  (462 423)  (462 423)  LC_3 Logic Functioning bit
 (44 7)  (464 423)  (464 423)  LC_3 Logic Functioning bit
 (53 7)  (473 423)  (473 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (429 424)  (429 424)  routing T_8_26.sp4_v_t_42 <X> T_8_26.sp4_h_r_7
 (15 8)  (435 424)  (435 424)  routing T_8_26.rgt_op_1 <X> T_8_26.lc_trk_g2_1
 (17 8)  (437 424)  (437 424)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (438 424)  (438 424)  routing T_8_26.rgt_op_1 <X> T_8_26.lc_trk_g2_1
 (27 8)  (447 424)  (447 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 424)  (448 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 424)  (449 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 424)  (450 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 424)  (452 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 424)  (453 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 424)  (454 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 424)  (455 424)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_4
 (39 8)  (459 424)  (459 424)  LC_4 Logic Functioning bit
 (45 8)  (465 424)  (465 424)  LC_4 Logic Functioning bit
 (46 8)  (466 424)  (466 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (434 425)  (434 425)  routing T_8_26.tnl_op_0 <X> T_8_26.lc_trk_g2_0
 (15 9)  (435 425)  (435 425)  routing T_8_26.tnl_op_0 <X> T_8_26.lc_trk_g2_0
 (17 9)  (437 425)  (437 425)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (442 425)  (442 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (448 425)  (448 425)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 425)  (449 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 425)  (451 425)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 425)  (452 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (453 425)  (453 425)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_4
 (35 9)  (455 425)  (455 425)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_4
 (36 9)  (456 425)  (456 425)  LC_4 Logic Functioning bit
 (38 9)  (458 425)  (458 425)  LC_4 Logic Functioning bit
 (43 9)  (463 425)  (463 425)  LC_4 Logic Functioning bit
 (52 9)  (472 425)  (472 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (424 426)  (424 426)  routing T_8_26.sp4_v_b_6 <X> T_8_26.sp4_v_t_43
 (14 10)  (434 426)  (434 426)  routing T_8_26.sp4_v_b_36 <X> T_8_26.lc_trk_g2_4
 (15 10)  (435 426)  (435 426)  routing T_8_26.tnr_op_5 <X> T_8_26.lc_trk_g2_5
 (17 10)  (437 426)  (437 426)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (442 426)  (442 426)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (444 426)  (444 426)  routing T_8_26.tnr_op_7 <X> T_8_26.lc_trk_g2_7
 (28 10)  (448 426)  (448 426)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 426)  (449 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (451 426)  (451 426)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 426)  (452 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 426)  (453 426)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 426)  (454 426)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (455 426)  (455 426)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.input_2_5
 (39 10)  (459 426)  (459 426)  LC_5 Logic Functioning bit
 (45 10)  (465 426)  (465 426)  LC_5 Logic Functioning bit
 (14 11)  (434 427)  (434 427)  routing T_8_26.sp4_v_b_36 <X> T_8_26.lc_trk_g2_4
 (16 11)  (436 427)  (436 427)  routing T_8_26.sp4_v_b_36 <X> T_8_26.lc_trk_g2_4
 (17 11)  (437 427)  (437 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (442 427)  (442 427)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (444 427)  (444 427)  routing T_8_26.tnl_op_6 <X> T_8_26.lc_trk_g2_6
 (25 11)  (445 427)  (445 427)  routing T_8_26.tnl_op_6 <X> T_8_26.lc_trk_g2_6
 (28 11)  (448 427)  (448 427)  routing T_8_26.lc_trk_g2_1 <X> T_8_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 427)  (449 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 427)  (451 427)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 427)  (452 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (453 427)  (453 427)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.input_2_5
 (34 11)  (454 427)  (454 427)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.input_2_5
 (35 11)  (455 427)  (455 427)  routing T_8_26.lc_trk_g3_6 <X> T_8_26.input_2_5
 (37 11)  (457 427)  (457 427)  LC_5 Logic Functioning bit
 (39 11)  (459 427)  (459 427)  LC_5 Logic Functioning bit
 (42 11)  (462 427)  (462 427)  LC_5 Logic Functioning bit
 (44 11)  (464 427)  (464 427)  LC_5 Logic Functioning bit
 (52 11)  (472 427)  (472 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (437 428)  (437 428)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (438 428)  (438 428)  routing T_8_26.bnl_op_1 <X> T_8_26.lc_trk_g3_1
 (25 12)  (445 428)  (445 428)  routing T_8_26.bnl_op_2 <X> T_8_26.lc_trk_g3_2
 (28 12)  (448 428)  (448 428)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 428)  (449 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 428)  (450 428)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 428)  (451 428)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 428)  (452 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (455 428)  (455 428)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_6
 (39 12)  (459 428)  (459 428)  LC_6 Logic Functioning bit
 (45 12)  (465 428)  (465 428)  LC_6 Logic Functioning bit
 (17 13)  (437 429)  (437 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (438 429)  (438 429)  routing T_8_26.bnl_op_1 <X> T_8_26.lc_trk_g3_1
 (22 13)  (442 429)  (442 429)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (445 429)  (445 429)  routing T_8_26.bnl_op_2 <X> T_8_26.lc_trk_g3_2
 (28 13)  (448 429)  (448 429)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 429)  (449 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 429)  (450 429)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (451 429)  (451 429)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 429)  (452 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (453 429)  (453 429)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_6
 (35 13)  (455 429)  (455 429)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_6
 (36 13)  (456 429)  (456 429)  LC_6 Logic Functioning bit
 (38 13)  (458 429)  (458 429)  LC_6 Logic Functioning bit
 (43 13)  (463 429)  (463 429)  LC_6 Logic Functioning bit
 (51 13)  (471 429)  (471 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (472 429)  (472 429)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (420 430)  (420 430)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 430)  (421 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 430)  (427 430)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (441 430)  (441 430)  routing T_8_26.sp4_v_t_26 <X> T_8_26.lc_trk_g3_7
 (22 14)  (442 430)  (442 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (443 430)  (443 430)  routing T_8_26.sp4_v_t_26 <X> T_8_26.lc_trk_g3_7
 (27 14)  (447 430)  (447 430)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 430)  (449 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 430)  (450 430)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 430)  (452 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 430)  (453 430)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 430)  (455 430)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input_2_7
 (36 14)  (456 430)  (456 430)  LC_7 Logic Functioning bit
 (37 14)  (457 430)  (457 430)  LC_7 Logic Functioning bit
 (41 14)  (461 430)  (461 430)  LC_7 Logic Functioning bit
 (42 14)  (462 430)  (462 430)  LC_7 Logic Functioning bit
 (0 15)  (420 431)  (420 431)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (427 431)  (427 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (434 431)  (434 431)  routing T_8_26.sp4_r_v_b_44 <X> T_8_26.lc_trk_g3_4
 (17 15)  (437 431)  (437 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (441 431)  (441 431)  routing T_8_26.sp4_v_t_26 <X> T_8_26.lc_trk_g3_7
 (22 15)  (442 431)  (442 431)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (444 431)  (444 431)  routing T_8_26.tnl_op_6 <X> T_8_26.lc_trk_g3_6
 (25 15)  (445 431)  (445 431)  routing T_8_26.tnl_op_6 <X> T_8_26.lc_trk_g3_6
 (27 15)  (447 431)  (447 431)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 431)  (448 431)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 431)  (449 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 431)  (450 431)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (451 431)  (451 431)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 431)  (452 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (454 431)  (454 431)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input_2_7
 (35 15)  (455 431)  (455 431)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input_2_7
 (36 15)  (456 431)  (456 431)  LC_7 Logic Functioning bit
 (37 15)  (457 431)  (457 431)  LC_7 Logic Functioning bit
 (42 15)  (462 431)  (462 431)  LC_7 Logic Functioning bit
 (43 15)  (463 431)  (463 431)  LC_7 Logic Functioning bit
 (48 15)  (468 431)  (468 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_26

 (16 0)  (490 416)  (490 416)  routing T_9_26.sp4_v_b_1 <X> T_9_26.lc_trk_g0_1
 (17 0)  (491 416)  (491 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (492 416)  (492 416)  routing T_9_26.sp4_v_b_1 <X> T_9_26.lc_trk_g0_1
 (22 0)  (496 416)  (496 416)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (498 416)  (498 416)  routing T_9_26.bot_op_3 <X> T_9_26.lc_trk_g0_3
 (27 0)  (501 416)  (501 416)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 416)  (503 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 416)  (504 416)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (35 0)  (509 416)  (509 416)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.input_2_0
 (44 0)  (518 416)  (518 416)  LC_0 Logic Functioning bit
 (3 1)  (477 417)  (477 417)  routing T_9_26.sp12_h_l_23 <X> T_9_26.sp12_v_b_0
 (15 1)  (489 417)  (489 417)  routing T_9_26.bot_op_0 <X> T_9_26.lc_trk_g0_0
 (17 1)  (491 417)  (491 417)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (30 1)  (504 417)  (504 417)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (506 417)  (506 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (507 417)  (507 417)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.input_2_0
 (12 2)  (486 418)  (486 418)  routing T_9_26.sp4_v_b_2 <X> T_9_26.sp4_h_l_39
 (27 2)  (501 418)  (501 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 418)  (502 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 418)  (503 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 418)  (504 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 418)  (506 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 418)  (510 418)  LC_1 Logic Functioning bit
 (37 2)  (511 418)  (511 418)  LC_1 Logic Functioning bit
 (38 2)  (512 418)  (512 418)  LC_1 Logic Functioning bit
 (39 2)  (513 418)  (513 418)  LC_1 Logic Functioning bit
 (44 2)  (518 418)  (518 418)  LC_1 Logic Functioning bit
 (30 3)  (504 419)  (504 419)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (40 3)  (514 419)  (514 419)  LC_1 Logic Functioning bit
 (41 3)  (515 419)  (515 419)  LC_1 Logic Functioning bit
 (42 3)  (516 419)  (516 419)  LC_1 Logic Functioning bit
 (43 3)  (517 419)  (517 419)  LC_1 Logic Functioning bit
 (4 4)  (478 420)  (478 420)  routing T_9_26.sp4_v_t_38 <X> T_9_26.sp4_v_b_3
 (17 4)  (491 420)  (491 420)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (492 420)  (492 420)  routing T_9_26.bnr_op_1 <X> T_9_26.lc_trk_g1_1
 (29 4)  (503 420)  (503 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 420)  (506 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (509 420)  (509 420)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.input_2_2
 (36 4)  (510 420)  (510 420)  LC_2 Logic Functioning bit
 (39 4)  (513 420)  (513 420)  LC_2 Logic Functioning bit
 (41 4)  (515 420)  (515 420)  LC_2 Logic Functioning bit
 (42 4)  (516 420)  (516 420)  LC_2 Logic Functioning bit
 (44 4)  (518 420)  (518 420)  LC_2 Logic Functioning bit
 (46 4)  (520 420)  (520 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (8 5)  (482 421)  (482 421)  routing T_9_26.sp4_v_t_36 <X> T_9_26.sp4_v_b_4
 (10 5)  (484 421)  (484 421)  routing T_9_26.sp4_v_t_36 <X> T_9_26.sp4_v_b_4
 (18 5)  (492 421)  (492 421)  routing T_9_26.bnr_op_1 <X> T_9_26.lc_trk_g1_1
 (30 5)  (504 421)  (504 421)  routing T_9_26.lc_trk_g0_3 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 421)  (506 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (508 421)  (508 421)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.input_2_2
 (35 5)  (509 421)  (509 421)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.input_2_2
 (36 5)  (510 421)  (510 421)  LC_2 Logic Functioning bit
 (39 5)  (513 421)  (513 421)  LC_2 Logic Functioning bit
 (41 5)  (515 421)  (515 421)  LC_2 Logic Functioning bit
 (42 5)  (516 421)  (516 421)  LC_2 Logic Functioning bit
 (15 6)  (489 422)  (489 422)  routing T_9_26.bot_op_5 <X> T_9_26.lc_trk_g1_5
 (17 6)  (491 422)  (491 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (496 422)  (496 422)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (498 422)  (498 422)  routing T_9_26.bot_op_7 <X> T_9_26.lc_trk_g1_7
 (29 6)  (503 422)  (503 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 422)  (506 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 422)  (510 422)  LC_3 Logic Functioning bit
 (37 6)  (511 422)  (511 422)  LC_3 Logic Functioning bit
 (38 6)  (512 422)  (512 422)  LC_3 Logic Functioning bit
 (39 6)  (513 422)  (513 422)  LC_3 Logic Functioning bit
 (44 6)  (518 422)  (518 422)  LC_3 Logic Functioning bit
 (22 7)  (496 423)  (496 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (40 7)  (514 423)  (514 423)  LC_3 Logic Functioning bit
 (41 7)  (515 423)  (515 423)  LC_3 Logic Functioning bit
 (42 7)  (516 423)  (516 423)  LC_3 Logic Functioning bit
 (43 7)  (517 423)  (517 423)  LC_3 Logic Functioning bit
 (51 7)  (525 423)  (525 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (503 424)  (503 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (506 424)  (506 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 424)  (510 424)  LC_4 Logic Functioning bit
 (37 8)  (511 424)  (511 424)  LC_4 Logic Functioning bit
 (38 8)  (512 424)  (512 424)  LC_4 Logic Functioning bit
 (39 8)  (513 424)  (513 424)  LC_4 Logic Functioning bit
 (44 8)  (518 424)  (518 424)  LC_4 Logic Functioning bit
 (9 9)  (483 425)  (483 425)  routing T_9_26.sp4_v_t_46 <X> T_9_26.sp4_v_b_7
 (10 9)  (484 425)  (484 425)  routing T_9_26.sp4_v_t_46 <X> T_9_26.sp4_v_b_7
 (40 9)  (514 425)  (514 425)  LC_4 Logic Functioning bit
 (41 9)  (515 425)  (515 425)  LC_4 Logic Functioning bit
 (42 9)  (516 425)  (516 425)  LC_4 Logic Functioning bit
 (43 9)  (517 425)  (517 425)  LC_4 Logic Functioning bit
 (52 9)  (526 425)  (526 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (488 426)  (488 426)  routing T_9_26.rgt_op_4 <X> T_9_26.lc_trk_g2_4
 (17 10)  (491 426)  (491 426)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (492 426)  (492 426)  routing T_9_26.bnl_op_5 <X> T_9_26.lc_trk_g2_5
 (25 10)  (499 426)  (499 426)  routing T_9_26.bnl_op_6 <X> T_9_26.lc_trk_g2_6
 (27 10)  (501 426)  (501 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 426)  (503 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 426)  (504 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 426)  (506 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 426)  (510 426)  LC_5 Logic Functioning bit
 (37 10)  (511 426)  (511 426)  LC_5 Logic Functioning bit
 (38 10)  (512 426)  (512 426)  LC_5 Logic Functioning bit
 (39 10)  (513 426)  (513 426)  LC_5 Logic Functioning bit
 (44 10)  (518 426)  (518 426)  LC_5 Logic Functioning bit
 (51 10)  (525 426)  (525 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (489 427)  (489 427)  routing T_9_26.rgt_op_4 <X> T_9_26.lc_trk_g2_4
 (17 11)  (491 427)  (491 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (492 427)  (492 427)  routing T_9_26.bnl_op_5 <X> T_9_26.lc_trk_g2_5
 (22 11)  (496 427)  (496 427)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (499 427)  (499 427)  routing T_9_26.bnl_op_6 <X> T_9_26.lc_trk_g2_6
 (40 11)  (514 427)  (514 427)  LC_5 Logic Functioning bit
 (41 11)  (515 427)  (515 427)  LC_5 Logic Functioning bit
 (42 11)  (516 427)  (516 427)  LC_5 Logic Functioning bit
 (43 11)  (517 427)  (517 427)  LC_5 Logic Functioning bit
 (28 12)  (502 428)  (502 428)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 428)  (503 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 428)  (504 428)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 428)  (506 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (509 428)  (509 428)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.input_2_6
 (36 12)  (510 428)  (510 428)  LC_6 Logic Functioning bit
 (39 12)  (513 428)  (513 428)  LC_6 Logic Functioning bit
 (41 12)  (515 428)  (515 428)  LC_6 Logic Functioning bit
 (42 12)  (516 428)  (516 428)  LC_6 Logic Functioning bit
 (44 12)  (518 428)  (518 428)  LC_6 Logic Functioning bit
 (32 13)  (506 429)  (506 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (507 429)  (507 429)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.input_2_6
 (35 13)  (509 429)  (509 429)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.input_2_6
 (36 13)  (510 429)  (510 429)  LC_6 Logic Functioning bit
 (39 13)  (513 429)  (513 429)  LC_6 Logic Functioning bit
 (41 13)  (515 429)  (515 429)  LC_6 Logic Functioning bit
 (42 13)  (516 429)  (516 429)  LC_6 Logic Functioning bit
 (51 13)  (525 429)  (525 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (479 430)  (479 430)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_h_l_44
 (7 14)  (481 430)  (481 430)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (495 430)  (495 430)  routing T_9_26.bnl_op_7 <X> T_9_26.lc_trk_g3_7
 (22 14)  (496 430)  (496 430)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (501 430)  (501 430)  routing T_9_26.lc_trk_g1_1 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 430)  (503 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 430)  (506 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (510 430)  (510 430)  LC_7 Logic Functioning bit
 (37 14)  (511 430)  (511 430)  LC_7 Logic Functioning bit
 (38 14)  (512 430)  (512 430)  LC_7 Logic Functioning bit
 (39 14)  (513 430)  (513 430)  LC_7 Logic Functioning bit
 (44 14)  (518 430)  (518 430)  LC_7 Logic Functioning bit
 (6 15)  (480 431)  (480 431)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_h_l_44
 (7 15)  (481 431)  (481 431)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (483 431)  (483 431)  routing T_9_26.sp4_v_b_10 <X> T_9_26.sp4_v_t_47
 (21 15)  (495 431)  (495 431)  routing T_9_26.bnl_op_7 <X> T_9_26.lc_trk_g3_7
 (40 15)  (514 431)  (514 431)  LC_7 Logic Functioning bit
 (41 15)  (515 431)  (515 431)  LC_7 Logic Functioning bit
 (42 15)  (516 431)  (516 431)  LC_7 Logic Functioning bit
 (43 15)  (517 431)  (517 431)  LC_7 Logic Functioning bit
 (51 15)  (525 431)  (525 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_26

 (8 0)  (536 416)  (536 416)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_h_r_1
 (9 0)  (537 416)  (537 416)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_h_r_1
 (17 0)  (545 416)  (545 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (546 416)  (546 416)  routing T_10_26.bnr_op_1 <X> T_10_26.lc_trk_g0_1
 (21 0)  (549 416)  (549 416)  routing T_10_26.bnr_op_3 <X> T_10_26.lc_trk_g0_3
 (22 0)  (550 416)  (550 416)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (553 416)  (553 416)  routing T_10_26.sp4_v_b_2 <X> T_10_26.lc_trk_g0_2
 (18 1)  (546 417)  (546 417)  routing T_10_26.bnr_op_1 <X> T_10_26.lc_trk_g0_1
 (21 1)  (549 417)  (549 417)  routing T_10_26.bnr_op_3 <X> T_10_26.lc_trk_g0_3
 (22 1)  (550 417)  (550 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (551 417)  (551 417)  routing T_10_26.sp4_v_b_2 <X> T_10_26.lc_trk_g0_2
 (11 2)  (539 418)  (539 418)  routing T_10_26.sp4_v_b_11 <X> T_10_26.sp4_v_t_39
 (15 2)  (543 418)  (543 418)  routing T_10_26.sp4_v_b_21 <X> T_10_26.lc_trk_g0_5
 (16 2)  (544 418)  (544 418)  routing T_10_26.sp4_v_b_21 <X> T_10_26.lc_trk_g0_5
 (17 2)  (545 418)  (545 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (556 418)  (556 418)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 418)  (557 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 418)  (558 418)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (559 418)  (559 418)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 418)  (560 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (562 418)  (562 418)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (43 2)  (571 418)  (571 418)  LC_1 Logic Functioning bit
 (46 2)  (574 418)  (574 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (533 419)  (533 419)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_v_t_37
 (12 3)  (540 419)  (540 419)  routing T_10_26.sp4_v_b_11 <X> T_10_26.sp4_v_t_39
 (29 3)  (557 419)  (557 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 419)  (558 419)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (560 419)  (560 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 419)  (563 419)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.input_2_1
 (22 4)  (550 420)  (550 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (552 420)  (552 420)  routing T_10_26.top_op_3 <X> T_10_26.lc_trk_g1_3
 (25 4)  (553 420)  (553 420)  routing T_10_26.bnr_op_2 <X> T_10_26.lc_trk_g1_2
 (28 4)  (556 420)  (556 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 420)  (557 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 420)  (558 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (559 420)  (559 420)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 420)  (560 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (563 420)  (563 420)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.input_2_2
 (8 5)  (536 421)  (536 421)  routing T_10_26.sp4_h_l_47 <X> T_10_26.sp4_v_b_4
 (9 5)  (537 421)  (537 421)  routing T_10_26.sp4_h_l_47 <X> T_10_26.sp4_v_b_4
 (10 5)  (538 421)  (538 421)  routing T_10_26.sp4_h_l_47 <X> T_10_26.sp4_v_b_4
 (15 5)  (543 421)  (543 421)  routing T_10_26.bot_op_0 <X> T_10_26.lc_trk_g1_0
 (17 5)  (545 421)  (545 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (549 421)  (549 421)  routing T_10_26.top_op_3 <X> T_10_26.lc_trk_g1_3
 (22 5)  (550 421)  (550 421)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (553 421)  (553 421)  routing T_10_26.bnr_op_2 <X> T_10_26.lc_trk_g1_2
 (26 5)  (554 421)  (554 421)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (555 421)  (555 421)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 421)  (557 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (560 421)  (560 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (561 421)  (561 421)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.input_2_2
 (39 5)  (567 421)  (567 421)  LC_2 Logic Functioning bit
 (5 6)  (533 422)  (533 422)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_h_l_38
 (15 6)  (543 422)  (543 422)  routing T_10_26.bot_op_5 <X> T_10_26.lc_trk_g1_5
 (17 6)  (545 422)  (545 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (3 7)  (531 423)  (531 423)  routing T_10_26.sp12_h_l_23 <X> T_10_26.sp12_v_t_23
 (6 7)  (534 423)  (534 423)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_h_l_38
 (12 7)  (540 423)  (540 423)  routing T_10_26.sp4_h_l_40 <X> T_10_26.sp4_v_t_40
 (22 7)  (550 423)  (550 423)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (552 423)  (552 423)  routing T_10_26.bot_op_6 <X> T_10_26.lc_trk_g1_6
 (25 8)  (553 424)  (553 424)  routing T_10_26.rgt_op_2 <X> T_10_26.lc_trk_g2_2
 (27 8)  (555 424)  (555 424)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 424)  (557 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (559 424)  (559 424)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 424)  (560 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (562 424)  (562 424)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 424)  (564 424)  LC_4 Logic Functioning bit
 (38 8)  (566 424)  (566 424)  LC_4 Logic Functioning bit
 (41 8)  (569 424)  (569 424)  LC_4 Logic Functioning bit
 (43 8)  (571 424)  (571 424)  LC_4 Logic Functioning bit
 (3 9)  (531 425)  (531 425)  routing T_10_26.sp12_h_l_22 <X> T_10_26.sp12_v_b_1
 (17 9)  (545 425)  (545 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (550 425)  (550 425)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (552 425)  (552 425)  routing T_10_26.rgt_op_2 <X> T_10_26.lc_trk_g2_2
 (26 9)  (554 425)  (554 425)  routing T_10_26.lc_trk_g0_2 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 425)  (557 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (559 425)  (559 425)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (565 425)  (565 425)  LC_4 Logic Functioning bit
 (39 9)  (567 425)  (567 425)  LC_4 Logic Functioning bit
 (41 9)  (569 425)  (569 425)  LC_4 Logic Functioning bit
 (43 9)  (571 425)  (571 425)  LC_4 Logic Functioning bit
 (47 9)  (575 425)  (575 425)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (543 426)  (543 426)  routing T_10_26.sp4_h_l_24 <X> T_10_26.lc_trk_g2_5
 (16 10)  (544 426)  (544 426)  routing T_10_26.sp4_h_l_24 <X> T_10_26.lc_trk_g2_5
 (17 10)  (545 426)  (545 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (546 426)  (546 426)  routing T_10_26.sp4_h_l_24 <X> T_10_26.lc_trk_g2_5
 (22 10)  (550 426)  (550 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (551 426)  (551 426)  routing T_10_26.sp4_h_r_31 <X> T_10_26.lc_trk_g2_7
 (24 10)  (552 426)  (552 426)  routing T_10_26.sp4_h_r_31 <X> T_10_26.lc_trk_g2_7
 (25 10)  (553 426)  (553 426)  routing T_10_26.sp4_h_r_38 <X> T_10_26.lc_trk_g2_6
 (26 10)  (554 426)  (554 426)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (555 426)  (555 426)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (556 426)  (556 426)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 426)  (557 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (559 426)  (559 426)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 426)  (560 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 426)  (561 426)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (562 426)  (562 426)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (40 10)  (568 426)  (568 426)  LC_5 Logic Functioning bit
 (42 10)  (570 426)  (570 426)  LC_5 Logic Functioning bit
 (46 10)  (574 426)  (574 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (576 426)  (576 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (540 427)  (540 427)  routing T_10_26.sp4_h_l_45 <X> T_10_26.sp4_v_t_45
 (15 11)  (543 427)  (543 427)  routing T_10_26.sp4_v_t_33 <X> T_10_26.lc_trk_g2_4
 (16 11)  (544 427)  (544 427)  routing T_10_26.sp4_v_t_33 <X> T_10_26.lc_trk_g2_4
 (17 11)  (545 427)  (545 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (549 427)  (549 427)  routing T_10_26.sp4_h_r_31 <X> T_10_26.lc_trk_g2_7
 (22 11)  (550 427)  (550 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (551 427)  (551 427)  routing T_10_26.sp4_h_r_38 <X> T_10_26.lc_trk_g2_6
 (24 11)  (552 427)  (552 427)  routing T_10_26.sp4_h_r_38 <X> T_10_26.lc_trk_g2_6
 (26 11)  (554 427)  (554 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (555 427)  (555 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 427)  (556 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 427)  (557 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 427)  (558 427)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (559 427)  (559 427)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (47 11)  (575 427)  (575 427)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (576 427)  (576 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (579 427)  (579 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (7 12)  (535 428)  (535 428)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (543 428)  (543 428)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (16 12)  (544 428)  (544 428)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (17 12)  (545 428)  (545 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (546 428)  (546 428)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (21 12)  (549 428)  (549 428)  routing T_10_26.sp4_h_r_43 <X> T_10_26.lc_trk_g3_3
 (22 12)  (550 428)  (550 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (551 428)  (551 428)  routing T_10_26.sp4_h_r_43 <X> T_10_26.lc_trk_g3_3
 (24 12)  (552 428)  (552 428)  routing T_10_26.sp4_h_r_43 <X> T_10_26.lc_trk_g3_3
 (28 12)  (556 428)  (556 428)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 428)  (557 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 428)  (558 428)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 428)  (559 428)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 428)  (560 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 428)  (561 428)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 428)  (562 428)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 428)  (564 428)  LC_6 Logic Functioning bit
 (38 12)  (566 428)  (566 428)  LC_6 Logic Functioning bit
 (43 12)  (571 428)  (571 428)  LC_6 Logic Functioning bit
 (50 12)  (578 428)  (578 428)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (545 429)  (545 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (546 429)  (546 429)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (21 13)  (549 429)  (549 429)  routing T_10_26.sp4_h_r_43 <X> T_10_26.lc_trk_g3_3
 (27 13)  (555 429)  (555 429)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (556 429)  (556 429)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 429)  (557 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 429)  (558 429)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (564 429)  (564 429)  LC_6 Logic Functioning bit
 (37 13)  (565 429)  (565 429)  LC_6 Logic Functioning bit
 (39 13)  (567 429)  (567 429)  LC_6 Logic Functioning bit
 (43 13)  (571 429)  (571 429)  LC_6 Logic Functioning bit
 (7 14)  (535 430)  (535 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (542 430)  (542 430)  routing T_10_26.sp4_h_r_44 <X> T_10_26.lc_trk_g3_4
 (21 14)  (549 430)  (549 430)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (22 14)  (550 430)  (550 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (551 430)  (551 430)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (24 14)  (552 430)  (552 430)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (28 14)  (556 430)  (556 430)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 430)  (557 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 430)  (560 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 430)  (561 430)  routing T_10_26.lc_trk_g2_0 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (42 14)  (570 430)  (570 430)  LC_7 Logic Functioning bit
 (7 15)  (535 431)  (535 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (542 431)  (542 431)  routing T_10_26.sp4_h_r_44 <X> T_10_26.lc_trk_g3_4
 (15 15)  (543 431)  (543 431)  routing T_10_26.sp4_h_r_44 <X> T_10_26.lc_trk_g3_4
 (16 15)  (544 431)  (544 431)  routing T_10_26.sp4_h_r_44 <X> T_10_26.lc_trk_g3_4
 (17 15)  (545 431)  (545 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (549 431)  (549 431)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (22 15)  (550 431)  (550 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (553 431)  (553 431)  routing T_10_26.sp4_r_v_b_46 <X> T_10_26.lc_trk_g3_6
 (27 15)  (555 431)  (555 431)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 431)  (556 431)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 431)  (557 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (558 431)  (558 431)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (560 431)  (560 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (562 431)  (562 431)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.input_2_7
 (35 15)  (563 431)  (563 431)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.input_2_7
 (46 15)  (574 431)  (574 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_26

 (27 0)  (609 416)  (609 416)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (610 416)  (610 416)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 416)  (611 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 416)  (614 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (618 416)  (618 416)  LC_0 Logic Functioning bit
 (37 0)  (619 416)  (619 416)  LC_0 Logic Functioning bit
 (38 0)  (620 416)  (620 416)  LC_0 Logic Functioning bit
 (39 0)  (621 416)  (621 416)  LC_0 Logic Functioning bit
 (44 0)  (626 416)  (626 416)  LC_0 Logic Functioning bit
 (45 0)  (627 416)  (627 416)  LC_0 Logic Functioning bit
 (4 1)  (586 417)  (586 417)  routing T_11_26.sp4_h_l_41 <X> T_11_26.sp4_h_r_0
 (5 1)  (587 417)  (587 417)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_b_0
 (6 1)  (588 417)  (588 417)  routing T_11_26.sp4_h_l_41 <X> T_11_26.sp4_h_r_0
 (8 1)  (590 417)  (590 417)  routing T_11_26.sp4_h_l_42 <X> T_11_26.sp4_v_b_1
 (9 1)  (591 417)  (591 417)  routing T_11_26.sp4_h_l_42 <X> T_11_26.sp4_v_b_1
 (10 1)  (592 417)  (592 417)  routing T_11_26.sp4_h_l_42 <X> T_11_26.sp4_v_b_1
 (40 1)  (622 417)  (622 417)  LC_0 Logic Functioning bit
 (41 1)  (623 417)  (623 417)  LC_0 Logic Functioning bit
 (42 1)  (624 417)  (624 417)  LC_0 Logic Functioning bit
 (43 1)  (625 417)  (625 417)  LC_0 Logic Functioning bit
 (49 1)  (631 417)  (631 417)  Carry_In_Mux bit 

 (0 2)  (582 418)  (582 418)  routing T_11_26.glb_netwk_7 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (1 2)  (583 418)  (583 418)  routing T_11_26.glb_netwk_7 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (584 418)  (584 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 418)  (609 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 418)  (610 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 418)  (611 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 418)  (614 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 418)  (618 418)  LC_1 Logic Functioning bit
 (37 2)  (619 418)  (619 418)  LC_1 Logic Functioning bit
 (38 2)  (620 418)  (620 418)  LC_1 Logic Functioning bit
 (39 2)  (621 418)  (621 418)  LC_1 Logic Functioning bit
 (44 2)  (626 418)  (626 418)  LC_1 Logic Functioning bit
 (45 2)  (627 418)  (627 418)  LC_1 Logic Functioning bit
 (0 3)  (582 419)  (582 419)  routing T_11_26.glb_netwk_7 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (40 3)  (622 419)  (622 419)  LC_1 Logic Functioning bit
 (41 3)  (623 419)  (623 419)  LC_1 Logic Functioning bit
 (42 3)  (624 419)  (624 419)  LC_1 Logic Functioning bit
 (43 3)  (625 419)  (625 419)  LC_1 Logic Functioning bit
 (48 3)  (630 419)  (630 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (609 420)  (609 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (610 420)  (610 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 420)  (611 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 420)  (614 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (619 420)  (619 420)  LC_2 Logic Functioning bit
 (39 4)  (621 420)  (621 420)  LC_2 Logic Functioning bit
 (41 4)  (623 420)  (623 420)  LC_2 Logic Functioning bit
 (43 4)  (625 420)  (625 420)  LC_2 Logic Functioning bit
 (45 4)  (627 420)  (627 420)  LC_2 Logic Functioning bit
 (53 4)  (635 420)  (635 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (30 5)  (612 421)  (612 421)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (619 421)  (619 421)  LC_2 Logic Functioning bit
 (39 5)  (621 421)  (621 421)  LC_2 Logic Functioning bit
 (41 5)  (623 421)  (623 421)  LC_2 Logic Functioning bit
 (43 5)  (625 421)  (625 421)  LC_2 Logic Functioning bit
 (4 7)  (586 423)  (586 423)  routing T_11_26.sp4_v_b_10 <X> T_11_26.sp4_h_l_38
 (7 12)  (589 428)  (589 428)  Column buffer control bit: LH_colbuf_cntl_5

 (13 12)  (595 428)  (595 428)  routing T_11_26.sp4_h_l_46 <X> T_11_26.sp4_v_b_11
 (14 12)  (596 428)  (596 428)  routing T_11_26.wire_logic_cluster/lc_0/out <X> T_11_26.lc_trk_g3_0
 (17 12)  (599 428)  (599 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 428)  (600 428)  routing T_11_26.wire_logic_cluster/lc_1/out <X> T_11_26.lc_trk_g3_1
 (25 12)  (607 428)  (607 428)  routing T_11_26.wire_logic_cluster/lc_2/out <X> T_11_26.lc_trk_g3_2
 (7 13)  (589 429)  (589 429)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (594 429)  (594 429)  routing T_11_26.sp4_h_l_46 <X> T_11_26.sp4_v_b_11
 (17 13)  (599 429)  (599 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (604 429)  (604 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (582 430)  (582 430)  routing T_11_26.glb_netwk_4 <X> T_11_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 430)  (583 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (589 430)  (589 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (589 431)  (589 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_26

 (22 1)  (658 417)  (658 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (660 417)  (660 417)  routing T_12_26.bot_op_2 <X> T_12_26.lc_trk_g0_2
 (0 2)  (636 418)  (636 418)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (1 2)  (637 418)  (637 418)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (638 418)  (638 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (650 418)  (650 418)  routing T_12_26.wire_logic_cluster/lc_4/out <X> T_12_26.lc_trk_g0_4
 (0 3)  (636 419)  (636 419)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (17 3)  (653 419)  (653 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 4)  (658 420)  (658 420)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (660 420)  (660 420)  routing T_12_26.bot_op_3 <X> T_12_26.lc_trk_g1_3
 (28 4)  (664 420)  (664 420)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 420)  (665 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 420)  (666 420)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (667 420)  (667 420)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 420)  (668 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 420)  (669 420)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (671 420)  (671 420)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.input_2_2
 (15 5)  (651 421)  (651 421)  routing T_12_26.bot_op_0 <X> T_12_26.lc_trk_g1_0
 (17 5)  (653 421)  (653 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (662 421)  (662 421)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 421)  (665 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (666 421)  (666 421)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (668 421)  (668 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (669 421)  (669 421)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.input_2_2
 (35 5)  (671 421)  (671 421)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.input_2_2
 (42 5)  (678 421)  (678 421)  LC_2 Logic Functioning bit
 (27 6)  (663 422)  (663 422)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 422)  (665 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 422)  (668 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 422)  (669 422)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (672 422)  (672 422)  LC_3 Logic Functioning bit
 (50 6)  (686 422)  (686 422)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (662 423)  (662 423)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (663 423)  (663 423)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (664 423)  (664 423)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 423)  (665 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (666 423)  (666 423)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (11 8)  (647 424)  (647 424)  routing T_12_26.sp4_h_l_39 <X> T_12_26.sp4_v_b_8
 (13 8)  (649 424)  (649 424)  routing T_12_26.sp4_h_l_39 <X> T_12_26.sp4_v_b_8
 (15 8)  (651 424)  (651 424)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g2_1
 (16 8)  (652 424)  (652 424)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g2_1
 (17 8)  (653 424)  (653 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (662 424)  (662 424)  routing T_12_26.lc_trk_g0_4 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (663 424)  (663 424)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 424)  (665 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (668 424)  (668 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 424)  (669 424)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (672 424)  (672 424)  LC_4 Logic Functioning bit
 (39 8)  (675 424)  (675 424)  LC_4 Logic Functioning bit
 (40 8)  (676 424)  (676 424)  LC_4 Logic Functioning bit
 (41 8)  (677 424)  (677 424)  LC_4 Logic Functioning bit
 (43 8)  (679 424)  (679 424)  LC_4 Logic Functioning bit
 (45 8)  (681 424)  (681 424)  LC_4 Logic Functioning bit
 (50 8)  (686 424)  (686 424)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (688 424)  (688 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (644 425)  (644 425)  routing T_12_26.sp4_h_l_36 <X> T_12_26.sp4_v_b_7
 (9 9)  (645 425)  (645 425)  routing T_12_26.sp4_h_l_36 <X> T_12_26.sp4_v_b_7
 (10 9)  (646 425)  (646 425)  routing T_12_26.sp4_h_l_36 <X> T_12_26.sp4_v_b_7
 (12 9)  (648 425)  (648 425)  routing T_12_26.sp4_h_l_39 <X> T_12_26.sp4_v_b_8
 (15 9)  (651 425)  (651 425)  routing T_12_26.sp4_v_t_29 <X> T_12_26.lc_trk_g2_0
 (16 9)  (652 425)  (652 425)  routing T_12_26.sp4_v_t_29 <X> T_12_26.lc_trk_g2_0
 (17 9)  (653 425)  (653 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (654 425)  (654 425)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g2_1
 (29 9)  (665 425)  (665 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (673 425)  (673 425)  LC_4 Logic Functioning bit
 (39 9)  (675 425)  (675 425)  LC_4 Logic Functioning bit
 (40 9)  (676 425)  (676 425)  LC_4 Logic Functioning bit
 (42 9)  (678 425)  (678 425)  LC_4 Logic Functioning bit
 (44 9)  (680 425)  (680 425)  LC_4 Logic Functioning bit
 (17 10)  (653 426)  (653 426)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (654 426)  (654 426)  routing T_12_26.bnl_op_5 <X> T_12_26.lc_trk_g2_5
 (21 10)  (657 426)  (657 426)  routing T_12_26.bnl_op_7 <X> T_12_26.lc_trk_g2_7
 (22 10)  (658 426)  (658 426)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (661 426)  (661 426)  routing T_12_26.sp4_h_r_38 <X> T_12_26.lc_trk_g2_6
 (18 11)  (654 427)  (654 427)  routing T_12_26.bnl_op_5 <X> T_12_26.lc_trk_g2_5
 (21 11)  (657 427)  (657 427)  routing T_12_26.bnl_op_7 <X> T_12_26.lc_trk_g2_7
 (22 11)  (658 427)  (658 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (659 427)  (659 427)  routing T_12_26.sp4_h_r_38 <X> T_12_26.lc_trk_g2_6
 (24 11)  (660 427)  (660 427)  routing T_12_26.sp4_h_r_38 <X> T_12_26.lc_trk_g2_6
 (7 12)  (643 428)  (643 428)  Column buffer control bit: LH_colbuf_cntl_5

 (25 12)  (661 428)  (661 428)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (22 13)  (658 429)  (658 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (659 429)  (659 429)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (24 13)  (660 429)  (660 429)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (25 13)  (661 429)  (661 429)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (0 14)  (636 430)  (636 430)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 430)  (637 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (643 430)  (643 430)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (636 431)  (636 431)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (643 431)  (643 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_26

 (3 9)  (697 425)  (697 425)  routing T_13_26.sp12_h_l_22 <X> T_13_26.sp12_v_b_1
 (7 12)  (701 428)  (701 428)  Column buffer control bit: LH_colbuf_cntl_5

 (7 14)  (701 430)  (701 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (701 431)  (701 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_26



LogicTile_15_26



LogicTile_16_26



LogicTile_17_26



LogicTile_18_26



RAM_Tile_19_26



LogicTile_20_26



LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26



LogicTile_1_25

 (28 0)  (82 400)  (82 400)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 400)  (83 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (89 400)  (89 400)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.input_2_0
 (44 0)  (98 400)  (98 400)  LC_0 Logic Functioning bit
 (15 1)  (69 401)  (69 401)  routing T_1_25.bot_op_0 <X> T_1_25.lc_trk_g0_0
 (17 1)  (71 401)  (71 401)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (30 1)  (84 401)  (84 401)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 401)  (86 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (88 401)  (88 401)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.input_2_0
 (0 2)  (54 402)  (54 402)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (1 2)  (55 402)  (55 402)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (56 402)  (56 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (82 402)  (82 402)  routing T_1_25.lc_trk_g2_0 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 402)  (83 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 402)  (86 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 402)  (90 402)  LC_1 Logic Functioning bit
 (39 2)  (93 402)  (93 402)  LC_1 Logic Functioning bit
 (41 2)  (95 402)  (95 402)  LC_1 Logic Functioning bit
 (42 2)  (96 402)  (96 402)  LC_1 Logic Functioning bit
 (44 2)  (98 402)  (98 402)  LC_1 Logic Functioning bit
 (45 2)  (99 402)  (99 402)  LC_1 Logic Functioning bit
 (0 3)  (54 403)  (54 403)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (15 3)  (69 403)  (69 403)  routing T_1_25.sp4_v_t_9 <X> T_1_25.lc_trk_g0_4
 (16 3)  (70 403)  (70 403)  routing T_1_25.sp4_v_t_9 <X> T_1_25.lc_trk_g0_4
 (17 3)  (71 403)  (71 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (32 3)  (86 403)  (86 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (87 403)  (87 403)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.input_2_1
 (35 3)  (89 403)  (89 403)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.input_2_1
 (36 3)  (90 403)  (90 403)  LC_1 Logic Functioning bit
 (39 3)  (93 403)  (93 403)  LC_1 Logic Functioning bit
 (41 3)  (95 403)  (95 403)  LC_1 Logic Functioning bit
 (42 3)  (96 403)  (96 403)  LC_1 Logic Functioning bit
 (51 3)  (105 403)  (105 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (55 404)  (55 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (28 4)  (82 404)  (82 404)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 404)  (83 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 404)  (84 404)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 404)  (86 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 404)  (90 404)  LC_2 Logic Functioning bit
 (39 4)  (93 404)  (93 404)  LC_2 Logic Functioning bit
 (41 4)  (95 404)  (95 404)  LC_2 Logic Functioning bit
 (42 4)  (96 404)  (96 404)  LC_2 Logic Functioning bit
 (44 4)  (98 404)  (98 404)  LC_2 Logic Functioning bit
 (45 4)  (99 404)  (99 404)  LC_2 Logic Functioning bit
 (0 5)  (54 405)  (54 405)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/cen
 (22 5)  (76 405)  (76 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (77 405)  (77 405)  routing T_1_25.sp4_v_b_18 <X> T_1_25.lc_trk_g1_2
 (24 5)  (78 405)  (78 405)  routing T_1_25.sp4_v_b_18 <X> T_1_25.lc_trk_g1_2
 (30 5)  (84 405)  (84 405)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 405)  (86 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (87 405)  (87 405)  routing T_1_25.lc_trk_g2_0 <X> T_1_25.input_2_2
 (36 5)  (90 405)  (90 405)  LC_2 Logic Functioning bit
 (39 5)  (93 405)  (93 405)  LC_2 Logic Functioning bit
 (41 5)  (95 405)  (95 405)  LC_2 Logic Functioning bit
 (42 5)  (96 405)  (96 405)  LC_2 Logic Functioning bit
 (46 5)  (100 405)  (100 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (69 406)  (69 406)  routing T_1_25.bot_op_5 <X> T_1_25.lc_trk_g1_5
 (17 6)  (71 406)  (71 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (81 406)  (81 406)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 406)  (82 406)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 406)  (83 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 406)  (86 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (89 406)  (89 406)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.input_2_3
 (36 6)  (90 406)  (90 406)  LC_3 Logic Functioning bit
 (39 6)  (93 406)  (93 406)  LC_3 Logic Functioning bit
 (41 6)  (95 406)  (95 406)  LC_3 Logic Functioning bit
 (42 6)  (96 406)  (96 406)  LC_3 Logic Functioning bit
 (44 6)  (98 406)  (98 406)  LC_3 Logic Functioning bit
 (45 6)  (99 406)  (99 406)  LC_3 Logic Functioning bit
 (46 6)  (100 406)  (100 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (76 407)  (76 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (77 407)  (77 407)  routing T_1_25.sp4_v_b_22 <X> T_1_25.lc_trk_g1_6
 (24 7)  (78 407)  (78 407)  routing T_1_25.sp4_v_b_22 <X> T_1_25.lc_trk_g1_6
 (32 7)  (86 407)  (86 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (87 407)  (87 407)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.input_2_3
 (35 7)  (89 407)  (89 407)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.input_2_3
 (36 7)  (90 407)  (90 407)  LC_3 Logic Functioning bit
 (39 7)  (93 407)  (93 407)  LC_3 Logic Functioning bit
 (41 7)  (95 407)  (95 407)  LC_3 Logic Functioning bit
 (42 7)  (96 407)  (96 407)  LC_3 Logic Functioning bit
 (22 8)  (76 408)  (76 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (81 408)  (81 408)  routing T_1_25.lc_trk_g1_2 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 408)  (83 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 408)  (86 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 408)  (90 408)  LC_4 Logic Functioning bit
 (39 8)  (93 408)  (93 408)  LC_4 Logic Functioning bit
 (41 8)  (95 408)  (95 408)  LC_4 Logic Functioning bit
 (42 8)  (96 408)  (96 408)  LC_4 Logic Functioning bit
 (44 8)  (98 408)  (98 408)  LC_4 Logic Functioning bit
 (45 8)  (99 408)  (99 408)  LC_4 Logic Functioning bit
 (14 9)  (68 409)  (68 409)  routing T_1_25.sp12_v_b_16 <X> T_1_25.lc_trk_g2_0
 (16 9)  (70 409)  (70 409)  routing T_1_25.sp12_v_b_16 <X> T_1_25.lc_trk_g2_0
 (17 9)  (71 409)  (71 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (30 9)  (84 409)  (84 409)  routing T_1_25.lc_trk_g1_2 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (86 409)  (86 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (87 409)  (87 409)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.input_2_4
 (34 9)  (88 409)  (88 409)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.input_2_4
 (36 9)  (90 409)  (90 409)  LC_4 Logic Functioning bit
 (39 9)  (93 409)  (93 409)  LC_4 Logic Functioning bit
 (41 9)  (95 409)  (95 409)  LC_4 Logic Functioning bit
 (42 9)  (96 409)  (96 409)  LC_4 Logic Functioning bit
 (51 9)  (105 409)  (105 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (76 410)  (76 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (83 410)  (83 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 410)  (84 410)  routing T_1_25.lc_trk_g0_4 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 410)  (86 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 410)  (90 410)  LC_5 Logic Functioning bit
 (39 10)  (93 410)  (93 410)  LC_5 Logic Functioning bit
 (41 10)  (95 410)  (95 410)  LC_5 Logic Functioning bit
 (42 10)  (96 410)  (96 410)  LC_5 Logic Functioning bit
 (44 10)  (98 410)  (98 410)  LC_5 Logic Functioning bit
 (45 10)  (99 410)  (99 410)  LC_5 Logic Functioning bit
 (32 11)  (86 411)  (86 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (88 411)  (88 411)  routing T_1_25.lc_trk_g1_2 <X> T_1_25.input_2_5
 (35 11)  (89 411)  (89 411)  routing T_1_25.lc_trk_g1_2 <X> T_1_25.input_2_5
 (36 11)  (90 411)  (90 411)  LC_5 Logic Functioning bit
 (39 11)  (93 411)  (93 411)  LC_5 Logic Functioning bit
 (41 11)  (95 411)  (95 411)  LC_5 Logic Functioning bit
 (42 11)  (96 411)  (96 411)  LC_5 Logic Functioning bit
 (46 11)  (100 411)  (100 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (105 411)  (105 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (71 412)  (71 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (81 412)  (81 412)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 412)  (83 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 412)  (84 412)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 412)  (86 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (89 412)  (89 412)  routing T_1_25.lc_trk_g0_4 <X> T_1_25.input_2_6
 (36 12)  (90 412)  (90 412)  LC_6 Logic Functioning bit
 (39 12)  (93 412)  (93 412)  LC_6 Logic Functioning bit
 (41 12)  (95 412)  (95 412)  LC_6 Logic Functioning bit
 (42 12)  (96 412)  (96 412)  LC_6 Logic Functioning bit
 (44 12)  (98 412)  (98 412)  LC_6 Logic Functioning bit
 (45 12)  (99 412)  (99 412)  LC_6 Logic Functioning bit
 (30 13)  (84 413)  (84 413)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (86 413)  (86 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (90 413)  (90 413)  LC_6 Logic Functioning bit
 (39 13)  (93 413)  (93 413)  LC_6 Logic Functioning bit
 (41 13)  (95 413)  (95 413)  LC_6 Logic Functioning bit
 (42 13)  (96 413)  (96 413)  LC_6 Logic Functioning bit
 (46 13)  (100 413)  (100 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (105 413)  (105 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (54 414)  (54 414)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 414)  (55 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (83 414)  (83 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 414)  (86 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (89 414)  (89 414)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.input_2_7
 (36 14)  (90 414)  (90 414)  LC_7 Logic Functioning bit
 (39 14)  (93 414)  (93 414)  LC_7 Logic Functioning bit
 (41 14)  (95 414)  (95 414)  LC_7 Logic Functioning bit
 (42 14)  (96 414)  (96 414)  LC_7 Logic Functioning bit
 (44 14)  (98 414)  (98 414)  LC_7 Logic Functioning bit
 (45 14)  (99 414)  (99 414)  LC_7 Logic Functioning bit
 (53 14)  (107 414)  (107 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (54 415)  (54 415)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (32 15)  (86 415)  (86 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (88 415)  (88 415)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.input_2_7
 (35 15)  (89 415)  (89 415)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.input_2_7
 (36 15)  (90 415)  (90 415)  LC_7 Logic Functioning bit
 (39 15)  (93 415)  (93 415)  LC_7 Logic Functioning bit
 (41 15)  (95 415)  (95 415)  LC_7 Logic Functioning bit
 (42 15)  (96 415)  (96 415)  LC_7 Logic Functioning bit
 (48 15)  (102 415)  (102 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_2_25

 (26 0)  (134 400)  (134 400)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (36 0)  (144 400)  (144 400)  LC_0 Logic Functioning bit
 (38 0)  (146 400)  (146 400)  LC_0 Logic Functioning bit
 (41 0)  (149 400)  (149 400)  LC_0 Logic Functioning bit
 (43 0)  (151 400)  (151 400)  LC_0 Logic Functioning bit
 (45 0)  (153 400)  (153 400)  LC_0 Logic Functioning bit
 (27 1)  (135 401)  (135 401)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 401)  (136 401)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 401)  (137 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (145 401)  (145 401)  LC_0 Logic Functioning bit
 (39 1)  (147 401)  (147 401)  LC_0 Logic Functioning bit
 (40 1)  (148 401)  (148 401)  LC_0 Logic Functioning bit
 (42 1)  (150 401)  (150 401)  LC_0 Logic Functioning bit
 (51 1)  (159 401)  (159 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 402)  (108 402)  routing T_2_25.glb_netwk_7 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (1 2)  (109 402)  (109 402)  routing T_2_25.glb_netwk_7 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (2 2)  (110 402)  (110 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (125 402)  (125 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (108 403)  (108 403)  routing T_2_25.glb_netwk_7 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (18 3)  (126 403)  (126 403)  routing T_2_25.sp4_r_v_b_29 <X> T_2_25.lc_trk_g0_5
 (22 3)  (130 403)  (130 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (133 403)  (133 403)  routing T_2_25.sp4_r_v_b_30 <X> T_2_25.lc_trk_g0_6
 (0 4)  (108 404)  (108 404)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/cen
 (1 4)  (109 404)  (109 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (120 404)  (120 404)  routing T_2_25.sp4_v_b_5 <X> T_2_25.sp4_h_r_5
 (17 4)  (125 404)  (125 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (31 4)  (139 404)  (139 404)  routing T_2_25.lc_trk_g0_5 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 404)  (140 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (144 404)  (144 404)  LC_2 Logic Functioning bit
 (37 4)  (145 404)  (145 404)  LC_2 Logic Functioning bit
 (38 4)  (146 404)  (146 404)  LC_2 Logic Functioning bit
 (39 4)  (147 404)  (147 404)  LC_2 Logic Functioning bit
 (45 4)  (153 404)  (153 404)  LC_2 Logic Functioning bit
 (0 5)  (108 405)  (108 405)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/cen
 (1 5)  (109 405)  (109 405)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/cen
 (11 5)  (119 405)  (119 405)  routing T_2_25.sp4_v_b_5 <X> T_2_25.sp4_h_r_5
 (36 5)  (144 405)  (144 405)  LC_2 Logic Functioning bit
 (37 5)  (145 405)  (145 405)  LC_2 Logic Functioning bit
 (38 5)  (146 405)  (146 405)  LC_2 Logic Functioning bit
 (39 5)  (147 405)  (147 405)  LC_2 Logic Functioning bit
 (51 5)  (159 405)  (159 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (140 406)  (140 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 406)  (141 406)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 406)  (142 406)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 406)  (144 406)  LC_3 Logic Functioning bit
 (37 6)  (145 406)  (145 406)  LC_3 Logic Functioning bit
 (38 6)  (146 406)  (146 406)  LC_3 Logic Functioning bit
 (39 6)  (147 406)  (147 406)  LC_3 Logic Functioning bit
 (45 6)  (153 406)  (153 406)  LC_3 Logic Functioning bit
 (19 7)  (127 407)  (127 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (36 7)  (144 407)  (144 407)  LC_3 Logic Functioning bit
 (37 7)  (145 407)  (145 407)  LC_3 Logic Functioning bit
 (38 7)  (146 407)  (146 407)  LC_3 Logic Functioning bit
 (39 7)  (147 407)  (147 407)  LC_3 Logic Functioning bit
 (51 7)  (159 407)  (159 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (123 408)  (123 408)  routing T_2_25.sp4_h_r_33 <X> T_2_25.lc_trk_g2_1
 (16 8)  (124 408)  (124 408)  routing T_2_25.sp4_h_r_33 <X> T_2_25.lc_trk_g2_1
 (17 8)  (125 408)  (125 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (126 408)  (126 408)  routing T_2_25.sp4_h_r_33 <X> T_2_25.lc_trk_g2_1
 (36 8)  (144 408)  (144 408)  LC_4 Logic Functioning bit
 (38 8)  (146 408)  (146 408)  LC_4 Logic Functioning bit
 (41 8)  (149 408)  (149 408)  LC_4 Logic Functioning bit
 (43 8)  (151 408)  (151 408)  LC_4 Logic Functioning bit
 (45 8)  (153 408)  (153 408)  LC_4 Logic Functioning bit
 (22 9)  (130 409)  (130 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (133 409)  (133 409)  routing T_2_25.sp4_r_v_b_34 <X> T_2_25.lc_trk_g2_2
 (27 9)  (135 409)  (135 409)  routing T_2_25.lc_trk_g1_1 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 409)  (137 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (145 409)  (145 409)  LC_4 Logic Functioning bit
 (39 9)  (147 409)  (147 409)  LC_4 Logic Functioning bit
 (40 9)  (148 409)  (148 409)  LC_4 Logic Functioning bit
 (42 9)  (150 409)  (150 409)  LC_4 Logic Functioning bit
 (53 9)  (161 409)  (161 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (31 10)  (139 410)  (139 410)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 410)  (140 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (144 410)  (144 410)  LC_5 Logic Functioning bit
 (37 10)  (145 410)  (145 410)  LC_5 Logic Functioning bit
 (38 10)  (146 410)  (146 410)  LC_5 Logic Functioning bit
 (39 10)  (147 410)  (147 410)  LC_5 Logic Functioning bit
 (45 10)  (153 410)  (153 410)  LC_5 Logic Functioning bit
 (53 10)  (161 410)  (161 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (31 11)  (139 411)  (139 411)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 411)  (144 411)  LC_5 Logic Functioning bit
 (37 11)  (145 411)  (145 411)  LC_5 Logic Functioning bit
 (38 11)  (146 411)  (146 411)  LC_5 Logic Functioning bit
 (39 11)  (147 411)  (147 411)  LC_5 Logic Functioning bit
 (15 12)  (123 412)  (123 412)  routing T_2_25.sp4_v_t_28 <X> T_2_25.lc_trk_g3_1
 (16 12)  (124 412)  (124 412)  routing T_2_25.sp4_v_t_28 <X> T_2_25.lc_trk_g3_1
 (17 12)  (125 412)  (125 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (129 412)  (129 412)  routing T_2_25.sp12_v_t_0 <X> T_2_25.lc_trk_g3_3
 (22 12)  (130 412)  (130 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (132 412)  (132 412)  routing T_2_25.sp12_v_t_0 <X> T_2_25.lc_trk_g3_3
 (32 12)  (140 412)  (140 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 412)  (141 412)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 412)  (144 412)  LC_6 Logic Functioning bit
 (37 12)  (145 412)  (145 412)  LC_6 Logic Functioning bit
 (38 12)  (146 412)  (146 412)  LC_6 Logic Functioning bit
 (39 12)  (147 412)  (147 412)  LC_6 Logic Functioning bit
 (45 12)  (153 412)  (153 412)  LC_6 Logic Functioning bit
 (21 13)  (129 413)  (129 413)  routing T_2_25.sp12_v_t_0 <X> T_2_25.lc_trk_g3_3
 (36 13)  (144 413)  (144 413)  LC_6 Logic Functioning bit
 (37 13)  (145 413)  (145 413)  LC_6 Logic Functioning bit
 (38 13)  (146 413)  (146 413)  LC_6 Logic Functioning bit
 (39 13)  (147 413)  (147 413)  LC_6 Logic Functioning bit
 (53 13)  (161 413)  (161 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (108 414)  (108 414)  routing T_2_25.glb_netwk_6 <X> T_2_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 414)  (109 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (125 414)  (125 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (32 14)  (140 414)  (140 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 414)  (141 414)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 414)  (144 414)  LC_7 Logic Functioning bit
 (37 14)  (145 414)  (145 414)  LC_7 Logic Functioning bit
 (38 14)  (146 414)  (146 414)  LC_7 Logic Functioning bit
 (39 14)  (147 414)  (147 414)  LC_7 Logic Functioning bit
 (45 14)  (153 414)  (153 414)  LC_7 Logic Functioning bit
 (51 14)  (159 414)  (159 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 415)  (108 415)  routing T_2_25.glb_netwk_6 <X> T_2_25.wire_logic_cluster/lc_7/s_r
 (31 15)  (139 415)  (139 415)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 415)  (144 415)  LC_7 Logic Functioning bit
 (37 15)  (145 415)  (145 415)  LC_7 Logic Functioning bit
 (38 15)  (146 415)  (146 415)  LC_7 Logic Functioning bit
 (39 15)  (147 415)  (147 415)  LC_7 Logic Functioning bit


LogicTile_3_25

 (27 0)  (189 400)  (189 400)  routing T_3_25.lc_trk_g3_0 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 400)  (190 400)  routing T_3_25.lc_trk_g3_0 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 400)  (191 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 400)  (194 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 400)  (196 400)  routing T_3_25.lc_trk_g1_0 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 400)  (198 400)  LC_0 Logic Functioning bit
 (37 0)  (199 400)  (199 400)  LC_0 Logic Functioning bit
 (38 0)  (200 400)  (200 400)  LC_0 Logic Functioning bit
 (39 0)  (201 400)  (201 400)  LC_0 Logic Functioning bit
 (45 0)  (207 400)  (207 400)  LC_0 Logic Functioning bit
 (52 0)  (214 400)  (214 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (188 401)  (188 401)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 401)  (189 401)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 401)  (190 401)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 401)  (191 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (40 1)  (202 401)  (202 401)  LC_0 Logic Functioning bit
 (41 1)  (203 401)  (203 401)  LC_0 Logic Functioning bit
 (42 1)  (204 401)  (204 401)  LC_0 Logic Functioning bit
 (43 1)  (205 401)  (205 401)  LC_0 Logic Functioning bit
 (0 2)  (162 402)  (162 402)  routing T_3_25.glb_netwk_7 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (1 2)  (163 402)  (163 402)  routing T_3_25.glb_netwk_7 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (2 2)  (164 402)  (164 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (162 403)  (162 403)  routing T_3_25.glb_netwk_7 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (1 4)  (163 404)  (163 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (176 404)  (176 404)  routing T_3_25.lft_op_0 <X> T_3_25.lc_trk_g1_0
 (0 5)  (162 405)  (162 405)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/cen
 (15 5)  (177 405)  (177 405)  routing T_3_25.lft_op_0 <X> T_3_25.lc_trk_g1_0
 (17 5)  (179 405)  (179 405)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 6)  (183 406)  (183 406)  routing T_3_25.lft_op_7 <X> T_3_25.lc_trk_g1_7
 (22 6)  (184 406)  (184 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (186 406)  (186 406)  routing T_3_25.lft_op_7 <X> T_3_25.lc_trk_g1_7
 (8 7)  (170 407)  (170 407)  routing T_3_25.sp4_v_b_1 <X> T_3_25.sp4_v_t_41
 (10 7)  (172 407)  (172 407)  routing T_3_25.sp4_v_b_1 <X> T_3_25.sp4_v_t_41
 (9 8)  (171 408)  (171 408)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_h_r_7
 (10 12)  (172 412)  (172 412)  routing T_3_25.sp4_v_t_40 <X> T_3_25.sp4_h_r_10
 (22 12)  (184 412)  (184 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (185 412)  (185 412)  routing T_3_25.sp4_v_t_30 <X> T_3_25.lc_trk_g3_3
 (24 12)  (186 412)  (186 412)  routing T_3_25.sp4_v_t_30 <X> T_3_25.lc_trk_g3_3
 (14 13)  (176 413)  (176 413)  routing T_3_25.tnl_op_0 <X> T_3_25.lc_trk_g3_0
 (15 13)  (177 413)  (177 413)  routing T_3_25.tnl_op_0 <X> T_3_25.lc_trk_g3_0
 (17 13)  (179 413)  (179 413)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (0 14)  (162 414)  (162 414)  routing T_3_25.glb_netwk_6 <X> T_3_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 414)  (163 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (184 414)  (184 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (186 414)  (186 414)  routing T_3_25.tnl_op_7 <X> T_3_25.lc_trk_g3_7
 (27 14)  (189 414)  (189 414)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 414)  (190 414)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 414)  (191 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 414)  (192 414)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 414)  (193 414)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 414)  (194 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 414)  (196 414)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 414)  (198 414)  LC_7 Logic Functioning bit
 (38 14)  (200 414)  (200 414)  LC_7 Logic Functioning bit
 (40 14)  (202 414)  (202 414)  LC_7 Logic Functioning bit
 (42 14)  (204 414)  (204 414)  LC_7 Logic Functioning bit
 (51 14)  (213 414)  (213 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (162 415)  (162 415)  routing T_3_25.glb_netwk_6 <X> T_3_25.wire_logic_cluster/lc_7/s_r
 (21 15)  (183 415)  (183 415)  routing T_3_25.tnl_op_7 <X> T_3_25.lc_trk_g3_7
 (30 15)  (192 415)  (192 415)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 415)  (193 415)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 415)  (198 415)  LC_7 Logic Functioning bit
 (38 15)  (200 415)  (200 415)  LC_7 Logic Functioning bit
 (40 15)  (202 415)  (202 415)  LC_7 Logic Functioning bit
 (42 15)  (204 415)  (204 415)  LC_7 Logic Functioning bit


LogicTile_4_25

 (12 0)  (228 400)  (228 400)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (25 0)  (241 400)  (241 400)  routing T_4_25.sp4_h_r_10 <X> T_4_25.lc_trk_g0_2
 (28 0)  (244 400)  (244 400)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 400)  (245 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 400)  (248 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (253 400)  (253 400)  LC_0 Logic Functioning bit
 (39 0)  (255 400)  (255 400)  LC_0 Logic Functioning bit
 (41 0)  (257 400)  (257 400)  LC_0 Logic Functioning bit
 (43 0)  (259 400)  (259 400)  LC_0 Logic Functioning bit
 (45 0)  (261 400)  (261 400)  LC_0 Logic Functioning bit
 (47 0)  (263 400)  (263 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (220 401)  (220 401)  routing T_4_25.sp4_v_t_42 <X> T_4_25.sp4_h_r_0
 (11 1)  (227 401)  (227 401)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (13 1)  (229 401)  (229 401)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (22 1)  (238 401)  (238 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (239 401)  (239 401)  routing T_4_25.sp4_h_r_10 <X> T_4_25.lc_trk_g0_2
 (24 1)  (240 401)  (240 401)  routing T_4_25.sp4_h_r_10 <X> T_4_25.lc_trk_g0_2
 (37 1)  (253 401)  (253 401)  LC_0 Logic Functioning bit
 (39 1)  (255 401)  (255 401)  LC_0 Logic Functioning bit
 (41 1)  (257 401)  (257 401)  LC_0 Logic Functioning bit
 (43 1)  (259 401)  (259 401)  LC_0 Logic Functioning bit
 (49 1)  (265 401)  (265 401)  Carry_In_Mux bit 

 (0 2)  (216 402)  (216 402)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (1 2)  (217 402)  (217 402)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (218 402)  (218 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 403)  (216 403)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (8 3)  (224 403)  (224 403)  routing T_4_25.sp4_h_l_36 <X> T_4_25.sp4_v_t_36
 (1 4)  (217 404)  (217 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (217 405)  (217 405)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (8 7)  (224 407)  (224 407)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_41
 (9 7)  (225 407)  (225 407)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_41
 (10 7)  (226 407)  (226 407)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_41
 (8 8)  (224 408)  (224 408)  routing T_4_25.sp4_h_l_46 <X> T_4_25.sp4_h_r_7
 (10 8)  (226 408)  (226 408)  routing T_4_25.sp4_h_l_46 <X> T_4_25.sp4_h_r_7
 (16 8)  (232 408)  (232 408)  routing T_4_25.sp4_v_b_33 <X> T_4_25.lc_trk_g2_1
 (17 8)  (233 408)  (233 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (234 408)  (234 408)  routing T_4_25.sp4_v_b_33 <X> T_4_25.lc_trk_g2_1
 (18 9)  (234 409)  (234 409)  routing T_4_25.sp4_v_b_33 <X> T_4_25.lc_trk_g2_1
 (0 14)  (216 414)  (216 414)  routing T_4_25.glb_netwk_6 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 414)  (217 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (221 414)  (221 414)  routing T_4_25.sp4_v_b_9 <X> T_4_25.sp4_h_l_44
 (0 15)  (216 415)  (216 415)  routing T_4_25.glb_netwk_6 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (8 15)  (224 415)  (224 415)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_47
 (9 15)  (225 415)  (225 415)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_v_t_47
 (12 15)  (228 415)  (228 415)  routing T_4_25.sp4_h_l_46 <X> T_4_25.sp4_v_t_46


LogicTile_5_25

 (5 0)  (275 400)  (275 400)  routing T_5_25.sp4_v_b_6 <X> T_5_25.sp4_h_r_0
 (9 0)  (279 400)  (279 400)  routing T_5_25.sp4_v_t_36 <X> T_5_25.sp4_h_r_1
 (14 0)  (284 400)  (284 400)  routing T_5_25.sp4_v_b_0 <X> T_5_25.lc_trk_g0_0
 (22 0)  (292 400)  (292 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (296 400)  (296 400)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (299 400)  (299 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 400)  (300 400)  routing T_5_25.lc_trk_g0_5 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (301 400)  (301 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 400)  (302 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 400)  (303 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 400)  (304 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (4 1)  (274 401)  (274 401)  routing T_5_25.sp4_v_b_6 <X> T_5_25.sp4_h_r_0
 (6 1)  (276 401)  (276 401)  routing T_5_25.sp4_v_b_6 <X> T_5_25.sp4_h_r_0
 (16 1)  (286 401)  (286 401)  routing T_5_25.sp4_v_b_0 <X> T_5_25.lc_trk_g0_0
 (17 1)  (287 401)  (287 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (296 401)  (296 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 401)  (297 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 401)  (298 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 401)  (299 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 401)  (301 401)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (307 401)  (307 401)  LC_0 Logic Functioning bit
 (39 1)  (309 401)  (309 401)  LC_0 Logic Functioning bit
 (0 2)  (270 402)  (270 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (1 2)  (271 402)  (271 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (272 402)  (272 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 402)  (285 402)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (16 2)  (286 402)  (286 402)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (17 2)  (287 402)  (287 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (288 402)  (288 402)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (26 2)  (296 402)  (296 402)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (298 402)  (298 402)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 402)  (299 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 402)  (300 402)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 402)  (301 402)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 402)  (302 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 402)  (304 402)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (305 402)  (305 402)  routing T_5_25.lc_trk_g0_5 <X> T_5_25.input_2_1
 (36 2)  (306 402)  (306 402)  LC_1 Logic Functioning bit
 (37 2)  (307 402)  (307 402)  LC_1 Logic Functioning bit
 (43 2)  (313 402)  (313 402)  LC_1 Logic Functioning bit
 (0 3)  (270 403)  (270 403)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (14 3)  (284 403)  (284 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.lc_trk_g0_4
 (15 3)  (285 403)  (285 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.lc_trk_g0_4
 (16 3)  (286 403)  (286 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.lc_trk_g0_4
 (17 3)  (287 403)  (287 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (288 403)  (288 403)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (22 3)  (292 403)  (292 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (293 403)  (293 403)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g0_6
 (24 3)  (294 403)  (294 403)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g0_6
 (25 3)  (295 403)  (295 403)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g0_6
 (26 3)  (296 403)  (296 403)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 403)  (297 403)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 403)  (298 403)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 403)  (299 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 403)  (300 403)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (302 403)  (302 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (306 403)  (306 403)  LC_1 Logic Functioning bit
 (6 4)  (276 404)  (276 404)  routing T_5_25.sp4_h_r_10 <X> T_5_25.sp4_v_b_3
 (14 4)  (284 404)  (284 404)  routing T_5_25.wire_logic_cluster/lc_0/out <X> T_5_25.lc_trk_g1_0
 (15 4)  (285 404)  (285 404)  routing T_5_25.top_op_1 <X> T_5_25.lc_trk_g1_1
 (17 4)  (287 404)  (287 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (297 404)  (297 404)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 404)  (299 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 404)  (302 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 404)  (303 404)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 404)  (306 404)  LC_2 Logic Functioning bit
 (37 4)  (307 404)  (307 404)  LC_2 Logic Functioning bit
 (38 4)  (308 404)  (308 404)  LC_2 Logic Functioning bit
 (41 4)  (311 404)  (311 404)  LC_2 Logic Functioning bit
 (42 4)  (312 404)  (312 404)  LC_2 Logic Functioning bit
 (43 4)  (313 404)  (313 404)  LC_2 Logic Functioning bit
 (50 4)  (320 404)  (320 404)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (278 405)  (278 405)  routing T_5_25.sp4_h_l_41 <X> T_5_25.sp4_v_b_4
 (9 5)  (279 405)  (279 405)  routing T_5_25.sp4_h_l_41 <X> T_5_25.sp4_v_b_4
 (17 5)  (287 405)  (287 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (288 405)  (288 405)  routing T_5_25.top_op_1 <X> T_5_25.lc_trk_g1_1
 (27 5)  (297 405)  (297 405)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 405)  (299 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (306 405)  (306 405)  LC_2 Logic Functioning bit
 (37 5)  (307 405)  (307 405)  LC_2 Logic Functioning bit
 (38 5)  (308 405)  (308 405)  LC_2 Logic Functioning bit
 (39 5)  (309 405)  (309 405)  LC_2 Logic Functioning bit
 (41 5)  (311 405)  (311 405)  LC_2 Logic Functioning bit
 (42 5)  (312 405)  (312 405)  LC_2 Logic Functioning bit
 (43 5)  (313 405)  (313 405)  LC_2 Logic Functioning bit
 (6 6)  (276 406)  (276 406)  routing T_5_25.sp4_h_l_47 <X> T_5_25.sp4_v_t_38
 (17 6)  (287 406)  (287 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 406)  (288 406)  routing T_5_25.wire_logic_cluster/lc_5/out <X> T_5_25.lc_trk_g1_5
 (29 6)  (299 406)  (299 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 406)  (300 406)  routing T_5_25.lc_trk_g0_4 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 406)  (301 406)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 406)  (302 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (310 406)  (310 406)  LC_3 Logic Functioning bit
 (41 6)  (311 406)  (311 406)  LC_3 Logic Functioning bit
 (50 6)  (320 406)  (320 406)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (296 407)  (296 407)  routing T_5_25.lc_trk_g0_3 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 407)  (299 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 407)  (301 407)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 407)  (306 407)  LC_3 Logic Functioning bit
 (37 7)  (307 407)  (307 407)  LC_3 Logic Functioning bit
 (38 7)  (308 407)  (308 407)  LC_3 Logic Functioning bit
 (39 7)  (309 407)  (309 407)  LC_3 Logic Functioning bit
 (42 7)  (312 407)  (312 407)  LC_3 Logic Functioning bit
 (43 7)  (313 407)  (313 407)  LC_3 Logic Functioning bit
 (16 8)  (286 408)  (286 408)  routing T_5_25.sp4_v_t_12 <X> T_5_25.lc_trk_g2_1
 (17 8)  (287 408)  (287 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (288 408)  (288 408)  routing T_5_25.sp4_v_t_12 <X> T_5_25.lc_trk_g2_1
 (21 8)  (291 408)  (291 408)  routing T_5_25.bnl_op_3 <X> T_5_25.lc_trk_g2_3
 (22 8)  (292 408)  (292 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (19 9)  (289 409)  (289 409)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (291 409)  (291 409)  routing T_5_25.bnl_op_3 <X> T_5_25.lc_trk_g2_3
 (21 10)  (291 410)  (291 410)  routing T_5_25.sp4_v_t_18 <X> T_5_25.lc_trk_g2_7
 (22 10)  (292 410)  (292 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (293 410)  (293 410)  routing T_5_25.sp4_v_t_18 <X> T_5_25.lc_trk_g2_7
 (29 10)  (299 410)  (299 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 410)  (301 410)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 410)  (302 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 410)  (304 410)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 410)  (305 410)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.input_2_5
 (38 10)  (308 410)  (308 410)  LC_5 Logic Functioning bit
 (39 10)  (309 410)  (309 410)  LC_5 Logic Functioning bit
 (45 10)  (315 410)  (315 410)  LC_5 Logic Functioning bit
 (22 11)  (292 411)  (292 411)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (294 411)  (294 411)  routing T_5_25.tnl_op_6 <X> T_5_25.lc_trk_g2_6
 (25 11)  (295 411)  (295 411)  routing T_5_25.tnl_op_6 <X> T_5_25.lc_trk_g2_6
 (26 11)  (296 411)  (296 411)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 411)  (298 411)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 411)  (299 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (302 411)  (302 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (303 411)  (303 411)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.input_2_5
 (35 11)  (305 411)  (305 411)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.input_2_5
 (36 11)  (306 411)  (306 411)  LC_5 Logic Functioning bit
 (37 11)  (307 411)  (307 411)  LC_5 Logic Functioning bit
 (38 11)  (308 411)  (308 411)  LC_5 Logic Functioning bit
 (39 11)  (309 411)  (309 411)  LC_5 Logic Functioning bit
 (42 11)  (312 411)  (312 411)  LC_5 Logic Functioning bit
 (43 11)  (313 411)  (313 411)  LC_5 Logic Functioning bit
 (48 11)  (318 411)  (318 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 13)  (274 413)  (274 413)  routing T_5_25.sp4_v_t_41 <X> T_5_25.sp4_h_r_9
 (0 14)  (270 414)  (270 414)  routing T_5_25.glb_netwk_6 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 414)  (271 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (276 414)  (276 414)  routing T_5_25.sp4_h_l_41 <X> T_5_25.sp4_v_t_44
 (22 14)  (292 414)  (292 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (294 414)  (294 414)  routing T_5_25.tnl_op_7 <X> T_5_25.lc_trk_g3_7
 (0 15)  (270 415)  (270 415)  routing T_5_25.glb_netwk_6 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (21 15)  (291 415)  (291 415)  routing T_5_25.tnl_op_7 <X> T_5_25.lc_trk_g3_7
 (22 15)  (292 415)  (292 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (293 415)  (293 415)  routing T_5_25.sp4_v_b_46 <X> T_5_25.lc_trk_g3_6
 (24 15)  (294 415)  (294 415)  routing T_5_25.sp4_v_b_46 <X> T_5_25.lc_trk_g3_6


RAM_Tile_6_25

 (8 11)  (332 411)  (332 411)  routing T_6_25.sp4_v_b_4 <X> T_6_25.sp4_v_t_42
 (10 11)  (334 411)  (334 411)  routing T_6_25.sp4_v_b_4 <X> T_6_25.sp4_v_t_42
 (6 12)  (330 412)  (330 412)  routing T_6_25.sp4_h_r_4 <X> T_6_25.sp4_v_b_9
 (10 15)  (334 415)  (334 415)  routing T_6_25.sp4_h_l_40 <X> T_6_25.sp4_v_t_47


LogicTile_7_25

 (13 0)  (379 400)  (379 400)  routing T_7_25.sp4_v_t_39 <X> T_7_25.sp4_v_b_2
 (27 0)  (393 400)  (393 400)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 400)  (395 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 400)  (398 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 400)  (402 400)  LC_0 Logic Functioning bit
 (37 0)  (403 400)  (403 400)  LC_0 Logic Functioning bit
 (38 0)  (404 400)  (404 400)  LC_0 Logic Functioning bit
 (39 0)  (405 400)  (405 400)  LC_0 Logic Functioning bit
 (44 0)  (410 400)  (410 400)  LC_0 Logic Functioning bit
 (5 1)  (371 401)  (371 401)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_v_b_0
 (30 1)  (396 401)  (396 401)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (40 1)  (406 401)  (406 401)  LC_0 Logic Functioning bit
 (41 1)  (407 401)  (407 401)  LC_0 Logic Functioning bit
 (42 1)  (408 401)  (408 401)  LC_0 Logic Functioning bit
 (43 1)  (409 401)  (409 401)  LC_0 Logic Functioning bit
 (49 1)  (415 401)  (415 401)  Carry_In_Mux bit 

 (51 1)  (417 401)  (417 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (381 402)  (381 402)  routing T_7_25.top_op_5 <X> T_7_25.lc_trk_g0_5
 (17 2)  (383 402)  (383 402)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (394 402)  (394 402)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 402)  (395 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 402)  (398 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 402)  (402 402)  LC_1 Logic Functioning bit
 (37 2)  (403 402)  (403 402)  LC_1 Logic Functioning bit
 (38 2)  (404 402)  (404 402)  LC_1 Logic Functioning bit
 (39 2)  (405 402)  (405 402)  LC_1 Logic Functioning bit
 (44 2)  (410 402)  (410 402)  LC_1 Logic Functioning bit
 (18 3)  (384 403)  (384 403)  routing T_7_25.top_op_5 <X> T_7_25.lc_trk_g0_5
 (40 3)  (406 403)  (406 403)  LC_1 Logic Functioning bit
 (41 3)  (407 403)  (407 403)  LC_1 Logic Functioning bit
 (42 3)  (408 403)  (408 403)  LC_1 Logic Functioning bit
 (43 3)  (409 403)  (409 403)  LC_1 Logic Functioning bit
 (4 4)  (370 404)  (370 404)  routing T_7_25.sp4_v_t_42 <X> T_7_25.sp4_v_b_3
 (6 4)  (372 404)  (372 404)  routing T_7_25.sp4_v_t_42 <X> T_7_25.sp4_v_b_3
 (15 4)  (381 404)  (381 404)  routing T_7_25.top_op_1 <X> T_7_25.lc_trk_g1_1
 (17 4)  (383 404)  (383 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (388 404)  (388 404)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (390 404)  (390 404)  routing T_7_25.top_op_3 <X> T_7_25.lc_trk_g1_3
 (25 4)  (391 404)  (391 404)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g1_2
 (26 4)  (392 404)  (392 404)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (32 4)  (398 404)  (398 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (403 404)  (403 404)  LC_2 Logic Functioning bit
 (39 4)  (405 404)  (405 404)  LC_2 Logic Functioning bit
 (41 4)  (407 404)  (407 404)  LC_2 Logic Functioning bit
 (43 4)  (409 404)  (409 404)  LC_2 Logic Functioning bit
 (8 5)  (374 405)  (374 405)  routing T_7_25.sp4_v_t_36 <X> T_7_25.sp4_v_b_4
 (10 5)  (376 405)  (376 405)  routing T_7_25.sp4_v_t_36 <X> T_7_25.sp4_v_b_4
 (14 5)  (380 405)  (380 405)  routing T_7_25.sp4_h_r_0 <X> T_7_25.lc_trk_g1_0
 (15 5)  (381 405)  (381 405)  routing T_7_25.sp4_h_r_0 <X> T_7_25.lc_trk_g1_0
 (16 5)  (382 405)  (382 405)  routing T_7_25.sp4_h_r_0 <X> T_7_25.lc_trk_g1_0
 (17 5)  (383 405)  (383 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (384 405)  (384 405)  routing T_7_25.top_op_1 <X> T_7_25.lc_trk_g1_1
 (21 5)  (387 405)  (387 405)  routing T_7_25.top_op_3 <X> T_7_25.lc_trk_g1_3
 (22 5)  (388 405)  (388 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (389 405)  (389 405)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g1_2
 (24 5)  (390 405)  (390 405)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g1_2
 (28 5)  (394 405)  (394 405)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 405)  (395 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (402 405)  (402 405)  LC_2 Logic Functioning bit
 (38 5)  (404 405)  (404 405)  LC_2 Logic Functioning bit
 (40 5)  (406 405)  (406 405)  LC_2 Logic Functioning bit
 (42 5)  (408 405)  (408 405)  LC_2 Logic Functioning bit
 (3 6)  (369 406)  (369 406)  routing T_7_25.sp12_h_r_0 <X> T_7_25.sp12_v_t_23
 (17 6)  (383 406)  (383 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (384 406)  (384 406)  routing T_7_25.bnr_op_5 <X> T_7_25.lc_trk_g1_5
 (26 6)  (392 406)  (392 406)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 406)  (393 406)  routing T_7_25.lc_trk_g1_1 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 406)  (395 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 406)  (397 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 406)  (398 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 406)  (400 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 406)  (401 406)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.input_2_3
 (36 6)  (402 406)  (402 406)  LC_3 Logic Functioning bit
 (39 6)  (405 406)  (405 406)  LC_3 Logic Functioning bit
 (42 6)  (408 406)  (408 406)  LC_3 Logic Functioning bit
 (43 6)  (409 406)  (409 406)  LC_3 Logic Functioning bit
 (3 7)  (369 407)  (369 407)  routing T_7_25.sp12_h_r_0 <X> T_7_25.sp12_v_t_23
 (8 7)  (374 407)  (374 407)  routing T_7_25.sp4_h_r_4 <X> T_7_25.sp4_v_t_41
 (9 7)  (375 407)  (375 407)  routing T_7_25.sp4_h_r_4 <X> T_7_25.sp4_v_t_41
 (18 7)  (384 407)  (384 407)  routing T_7_25.bnr_op_5 <X> T_7_25.lc_trk_g1_5
 (26 7)  (392 407)  (392 407)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (393 407)  (393 407)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 407)  (394 407)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 407)  (395 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (398 407)  (398 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (399 407)  (399 407)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.input_2_3
 (34 7)  (400 407)  (400 407)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.input_2_3
 (37 7)  (403 407)  (403 407)  LC_3 Logic Functioning bit
 (38 7)  (404 407)  (404 407)  LC_3 Logic Functioning bit
 (40 7)  (406 407)  (406 407)  LC_3 Logic Functioning bit
 (41 7)  (407 407)  (407 407)  LC_3 Logic Functioning bit
 (5 8)  (371 408)  (371 408)  routing T_7_25.sp4_v_t_43 <X> T_7_25.sp4_h_r_6
 (8 8)  (374 408)  (374 408)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_h_r_7
 (9 8)  (375 408)  (375 408)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_h_r_7
 (10 8)  (376 408)  (376 408)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_h_r_7
 (14 8)  (380 408)  (380 408)  routing T_7_25.sp12_v_b_0 <X> T_7_25.lc_trk_g2_0
 (15 8)  (381 408)  (381 408)  routing T_7_25.sp4_h_r_25 <X> T_7_25.lc_trk_g2_1
 (16 8)  (382 408)  (382 408)  routing T_7_25.sp4_h_r_25 <X> T_7_25.lc_trk_g2_1
 (17 8)  (383 408)  (383 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (398 408)  (398 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 408)  (400 408)  routing T_7_25.lc_trk_g1_0 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (404 408)  (404 408)  LC_4 Logic Functioning bit
 (39 8)  (405 408)  (405 408)  LC_4 Logic Functioning bit
 (42 8)  (408 408)  (408 408)  LC_4 Logic Functioning bit
 (43 8)  (409 408)  (409 408)  LC_4 Logic Functioning bit
 (50 8)  (416 408)  (416 408)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (374 409)  (374 409)  routing T_7_25.sp4_h_l_42 <X> T_7_25.sp4_v_b_7
 (9 9)  (375 409)  (375 409)  routing T_7_25.sp4_h_l_42 <X> T_7_25.sp4_v_b_7
 (14 9)  (380 409)  (380 409)  routing T_7_25.sp12_v_b_0 <X> T_7_25.lc_trk_g2_0
 (15 9)  (381 409)  (381 409)  routing T_7_25.sp12_v_b_0 <X> T_7_25.lc_trk_g2_0
 (17 9)  (383 409)  (383 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (384 409)  (384 409)  routing T_7_25.sp4_h_r_25 <X> T_7_25.lc_trk_g2_1
 (38 9)  (404 409)  (404 409)  LC_4 Logic Functioning bit
 (39 9)  (405 409)  (405 409)  LC_4 Logic Functioning bit
 (42 9)  (408 409)  (408 409)  LC_4 Logic Functioning bit
 (43 9)  (409 409)  (409 409)  LC_4 Logic Functioning bit
 (22 10)  (388 410)  (388 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (390 410)  (390 410)  routing T_7_25.tnr_op_7 <X> T_7_25.lc_trk_g2_7
 (26 10)  (392 410)  (392 410)  routing T_7_25.lc_trk_g0_5 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (393 410)  (393 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 410)  (394 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 410)  (395 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 410)  (396 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 410)  (398 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 410)  (400 410)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (41 10)  (407 410)  (407 410)  LC_5 Logic Functioning bit
 (15 11)  (381 411)  (381 411)  routing T_7_25.tnr_op_4 <X> T_7_25.lc_trk_g2_4
 (17 11)  (383 411)  (383 411)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (388 411)  (388 411)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (390 411)  (390 411)  routing T_7_25.tnr_op_6 <X> T_7_25.lc_trk_g2_6
 (29 11)  (395 411)  (395 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (397 411)  (397 411)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 411)  (398 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (399 411)  (399 411)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.input_2_5
 (37 11)  (403 411)  (403 411)  LC_5 Logic Functioning bit
 (39 11)  (405 411)  (405 411)  LC_5 Logic Functioning bit
 (40 11)  (406 411)  (406 411)  LC_5 Logic Functioning bit
 (12 12)  (378 412)  (378 412)  routing T_7_25.sp4_v_t_46 <X> T_7_25.sp4_h_r_11
 (26 12)  (392 412)  (392 412)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (31 12)  (397 412)  (397 412)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 412)  (398 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 412)  (399 412)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (403 412)  (403 412)  LC_6 Logic Functioning bit
 (39 12)  (405 412)  (405 412)  LC_6 Logic Functioning bit
 (41 12)  (407 412)  (407 412)  LC_6 Logic Functioning bit
 (43 12)  (409 412)  (409 412)  LC_6 Logic Functioning bit
 (8 13)  (374 413)  (374 413)  routing T_7_25.sp4_h_l_47 <X> T_7_25.sp4_v_b_10
 (9 13)  (375 413)  (375 413)  routing T_7_25.sp4_h_l_47 <X> T_7_25.sp4_v_b_10
 (26 13)  (392 413)  (392 413)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 413)  (394 413)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 413)  (395 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (397 413)  (397 413)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (402 413)  (402 413)  LC_6 Logic Functioning bit
 (38 13)  (404 413)  (404 413)  LC_6 Logic Functioning bit
 (40 13)  (406 413)  (406 413)  LC_6 Logic Functioning bit
 (42 13)  (408 413)  (408 413)  LC_6 Logic Functioning bit
 (51 13)  (417 413)  (417 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (381 414)  (381 414)  routing T_7_25.sp4_h_l_24 <X> T_7_25.lc_trk_g3_5
 (16 14)  (382 414)  (382 414)  routing T_7_25.sp4_h_l_24 <X> T_7_25.lc_trk_g3_5
 (17 14)  (383 414)  (383 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (384 414)  (384 414)  routing T_7_25.sp4_h_l_24 <X> T_7_25.lc_trk_g3_5
 (21 14)  (387 414)  (387 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (22 14)  (388 414)  (388 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (389 414)  (389 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (24 14)  (390 414)  (390 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (26 14)  (392 414)  (392 414)  routing T_7_25.lc_trk_g0_5 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 414)  (393 414)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 414)  (395 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 414)  (397 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 414)  (398 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 414)  (399 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 414)  (400 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (53 14)  (419 414)  (419 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (381 415)  (381 415)  routing T_7_25.sp4_v_t_33 <X> T_7_25.lc_trk_g3_4
 (16 15)  (382 415)  (382 415)  routing T_7_25.sp4_v_t_33 <X> T_7_25.lc_trk_g3_4
 (17 15)  (383 415)  (383 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (388 415)  (388 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (391 415)  (391 415)  routing T_7_25.sp4_r_v_b_46 <X> T_7_25.lc_trk_g3_6
 (29 15)  (395 415)  (395 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 415)  (396 415)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 415)  (397 415)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (41 15)  (407 415)  (407 415)  LC_7 Logic Functioning bit
 (43 15)  (409 415)  (409 415)  LC_7 Logic Functioning bit


LogicTile_8_25

 (4 0)  (424 400)  (424 400)  routing T_8_25.sp4_v_t_41 <X> T_8_25.sp4_v_b_0
 (6 0)  (426 400)  (426 400)  routing T_8_25.sp4_v_t_41 <X> T_8_25.sp4_v_b_0
 (17 0)  (437 400)  (437 400)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (438 400)  (438 400)  routing T_8_25.bnr_op_1 <X> T_8_25.lc_trk_g0_1
 (21 0)  (441 400)  (441 400)  routing T_8_25.bnr_op_3 <X> T_8_25.lc_trk_g0_3
 (22 0)  (442 400)  (442 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (449 400)  (449 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 400)  (451 400)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 400)  (452 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (456 400)  (456 400)  LC_0 Logic Functioning bit
 (37 0)  (457 400)  (457 400)  LC_0 Logic Functioning bit
 (42 0)  (462 400)  (462 400)  LC_0 Logic Functioning bit
 (43 0)  (463 400)  (463 400)  LC_0 Logic Functioning bit
 (8 1)  (428 401)  (428 401)  routing T_8_25.sp4_h_l_42 <X> T_8_25.sp4_v_b_1
 (9 1)  (429 401)  (429 401)  routing T_8_25.sp4_h_l_42 <X> T_8_25.sp4_v_b_1
 (10 1)  (430 401)  (430 401)  routing T_8_25.sp4_h_l_42 <X> T_8_25.sp4_v_b_1
 (14 1)  (434 401)  (434 401)  routing T_8_25.sp12_h_r_16 <X> T_8_25.lc_trk_g0_0
 (16 1)  (436 401)  (436 401)  routing T_8_25.sp12_h_r_16 <X> T_8_25.lc_trk_g0_0
 (17 1)  (437 401)  (437 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (438 401)  (438 401)  routing T_8_25.bnr_op_1 <X> T_8_25.lc_trk_g0_1
 (21 1)  (441 401)  (441 401)  routing T_8_25.bnr_op_3 <X> T_8_25.lc_trk_g0_3
 (22 1)  (442 401)  (442 401)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (444 401)  (444 401)  routing T_8_25.top_op_2 <X> T_8_25.lc_trk_g0_2
 (25 1)  (445 401)  (445 401)  routing T_8_25.top_op_2 <X> T_8_25.lc_trk_g0_2
 (26 1)  (446 401)  (446 401)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 401)  (448 401)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 401)  (449 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 401)  (451 401)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 401)  (452 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (455 401)  (455 401)  routing T_8_25.lc_trk_g0_2 <X> T_8_25.input_2_0
 (36 1)  (456 401)  (456 401)  LC_0 Logic Functioning bit
 (39 1)  (459 401)  (459 401)  LC_0 Logic Functioning bit
 (42 1)  (462 401)  (462 401)  LC_0 Logic Functioning bit
 (43 1)  (463 401)  (463 401)  LC_0 Logic Functioning bit
 (51 1)  (471 401)  (471 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (11 2)  (431 402)  (431 402)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_v_t_39
 (14 2)  (434 402)  (434 402)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (17 2)  (437 402)  (437 402)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (438 402)  (438 402)  routing T_8_25.bnr_op_5 <X> T_8_25.lc_trk_g0_5
 (22 2)  (442 402)  (442 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (449 402)  (449 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 402)  (451 402)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 402)  (452 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 402)  (453 402)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 402)  (454 402)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 402)  (455 402)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input_2_1
 (38 2)  (458 402)  (458 402)  LC_1 Logic Functioning bit
 (8 3)  (428 403)  (428 403)  routing T_8_25.sp4_v_b_10 <X> T_8_25.sp4_v_t_36
 (10 3)  (430 403)  (430 403)  routing T_8_25.sp4_v_b_10 <X> T_8_25.sp4_v_t_36
 (12 3)  (432 403)  (432 403)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_v_t_39
 (14 3)  (434 403)  (434 403)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (15 3)  (435 403)  (435 403)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (16 3)  (436 403)  (436 403)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (17 3)  (437 403)  (437 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (438 403)  (438 403)  routing T_8_25.bnr_op_5 <X> T_8_25.lc_trk_g0_5
 (21 3)  (441 403)  (441 403)  routing T_8_25.sp4_r_v_b_31 <X> T_8_25.lc_trk_g0_7
 (22 3)  (442 403)  (442 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (443 403)  (443 403)  routing T_8_25.sp4_h_r_6 <X> T_8_25.lc_trk_g0_6
 (24 3)  (444 403)  (444 403)  routing T_8_25.sp4_h_r_6 <X> T_8_25.lc_trk_g0_6
 (25 3)  (445 403)  (445 403)  routing T_8_25.sp4_h_r_6 <X> T_8_25.lc_trk_g0_6
 (26 3)  (446 403)  (446 403)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 403)  (448 403)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 403)  (449 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 403)  (452 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (453 403)  (453 403)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input_2_1
 (34 3)  (454 403)  (454 403)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input_2_1
 (39 3)  (459 403)  (459 403)  LC_1 Logic Functioning bit
 (40 3)  (460 403)  (460 403)  LC_1 Logic Functioning bit
 (42 3)  (462 403)  (462 403)  LC_1 Logic Functioning bit
 (5 4)  (425 404)  (425 404)  routing T_8_25.sp4_v_t_38 <X> T_8_25.sp4_h_r_3
 (15 4)  (435 404)  (435 404)  routing T_8_25.bot_op_1 <X> T_8_25.lc_trk_g1_1
 (17 4)  (437 404)  (437 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (441 404)  (441 404)  routing T_8_25.bnr_op_3 <X> T_8_25.lc_trk_g1_3
 (22 4)  (442 404)  (442 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (449 404)  (449 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 404)  (452 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (454 404)  (454 404)  routing T_8_25.lc_trk_g1_0 <X> T_8_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 404)  (455 404)  routing T_8_25.lc_trk_g0_6 <X> T_8_25.input_2_2
 (36 4)  (456 404)  (456 404)  LC_2 Logic Functioning bit
 (39 4)  (459 404)  (459 404)  LC_2 Logic Functioning bit
 (42 4)  (462 404)  (462 404)  LC_2 Logic Functioning bit
 (43 4)  (463 404)  (463 404)  LC_2 Logic Functioning bit
 (15 5)  (435 405)  (435 405)  routing T_8_25.sp4_v_t_5 <X> T_8_25.lc_trk_g1_0
 (16 5)  (436 405)  (436 405)  routing T_8_25.sp4_v_t_5 <X> T_8_25.lc_trk_g1_0
 (17 5)  (437 405)  (437 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (441 405)  (441 405)  routing T_8_25.bnr_op_3 <X> T_8_25.lc_trk_g1_3
 (27 5)  (447 405)  (447 405)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 405)  (449 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 405)  (450 405)  routing T_8_25.lc_trk_g0_3 <X> T_8_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (452 405)  (452 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (455 405)  (455 405)  routing T_8_25.lc_trk_g0_6 <X> T_8_25.input_2_2
 (36 5)  (456 405)  (456 405)  LC_2 Logic Functioning bit
 (39 5)  (459 405)  (459 405)  LC_2 Logic Functioning bit
 (40 5)  (460 405)  (460 405)  LC_2 Logic Functioning bit
 (41 5)  (461 405)  (461 405)  LC_2 Logic Functioning bit
 (15 6)  (435 406)  (435 406)  routing T_8_25.top_op_5 <X> T_8_25.lc_trk_g1_5
 (17 6)  (437 406)  (437 406)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (442 406)  (442 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (444 406)  (444 406)  routing T_8_25.bot_op_7 <X> T_8_25.lc_trk_g1_7
 (31 6)  (451 406)  (451 406)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 406)  (452 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (458 406)  (458 406)  LC_3 Logic Functioning bit
 (39 6)  (459 406)  (459 406)  LC_3 Logic Functioning bit
 (42 6)  (462 406)  (462 406)  LC_3 Logic Functioning bit
 (43 6)  (463 406)  (463 406)  LC_3 Logic Functioning bit
 (50 6)  (470 406)  (470 406)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (438 407)  (438 407)  routing T_8_25.top_op_5 <X> T_8_25.lc_trk_g1_5
 (38 7)  (458 407)  (458 407)  LC_3 Logic Functioning bit
 (39 7)  (459 407)  (459 407)  LC_3 Logic Functioning bit
 (42 7)  (462 407)  (462 407)  LC_3 Logic Functioning bit
 (43 7)  (463 407)  (463 407)  LC_3 Logic Functioning bit
 (5 8)  (425 408)  (425 408)  routing T_8_25.sp4_v_t_43 <X> T_8_25.sp4_h_r_6
 (6 8)  (426 408)  (426 408)  routing T_8_25.sp4_v_t_38 <X> T_8_25.sp4_v_b_6
 (22 8)  (442 408)  (442 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (444 408)  (444 408)  routing T_8_25.tnl_op_3 <X> T_8_25.lc_trk_g2_3
 (25 8)  (445 408)  (445 408)  routing T_8_25.sp4_h_r_34 <X> T_8_25.lc_trk_g2_2
 (29 8)  (449 408)  (449 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (452 408)  (452 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 408)  (453 408)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 408)  (454 408)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 408)  (456 408)  LC_4 Logic Functioning bit
 (39 8)  (459 408)  (459 408)  LC_4 Logic Functioning bit
 (42 8)  (462 408)  (462 408)  LC_4 Logic Functioning bit
 (43 8)  (463 408)  (463 408)  LC_4 Logic Functioning bit
 (5 9)  (425 409)  (425 409)  routing T_8_25.sp4_v_t_38 <X> T_8_25.sp4_v_b_6
 (21 9)  (441 409)  (441 409)  routing T_8_25.tnl_op_3 <X> T_8_25.lc_trk_g2_3
 (22 9)  (442 409)  (442 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (443 409)  (443 409)  routing T_8_25.sp4_h_r_34 <X> T_8_25.lc_trk_g2_2
 (24 9)  (444 409)  (444 409)  routing T_8_25.sp4_h_r_34 <X> T_8_25.lc_trk_g2_2
 (26 9)  (446 409)  (446 409)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 409)  (447 409)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 409)  (449 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 409)  (451 409)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 409)  (452 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (453 409)  (453 409)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input_2_4
 (34 9)  (454 409)  (454 409)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input_2_4
 (35 9)  (455 409)  (455 409)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input_2_4
 (37 9)  (457 409)  (457 409)  LC_4 Logic Functioning bit
 (38 9)  (458 409)  (458 409)  LC_4 Logic Functioning bit
 (40 9)  (460 409)  (460 409)  LC_4 Logic Functioning bit
 (41 9)  (461 409)  (461 409)  LC_4 Logic Functioning bit
 (12 10)  (432 410)  (432 410)  routing T_8_25.sp4_v_b_8 <X> T_8_25.sp4_h_l_45
 (25 10)  (445 410)  (445 410)  routing T_8_25.wire_logic_cluster/lc_6/out <X> T_8_25.lc_trk_g2_6
 (31 10)  (451 410)  (451 410)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 410)  (452 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 410)  (453 410)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (458 410)  (458 410)  LC_5 Logic Functioning bit
 (39 10)  (459 410)  (459 410)  LC_5 Logic Functioning bit
 (42 10)  (462 410)  (462 410)  LC_5 Logic Functioning bit
 (43 10)  (463 410)  (463 410)  LC_5 Logic Functioning bit
 (50 10)  (470 410)  (470 410)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (442 411)  (442 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (451 411)  (451 411)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_3
 (38 11)  (458 411)  (458 411)  LC_5 Logic Functioning bit
 (39 11)  (459 411)  (459 411)  LC_5 Logic Functioning bit
 (42 11)  (462 411)  (462 411)  LC_5 Logic Functioning bit
 (43 11)  (463 411)  (463 411)  LC_5 Logic Functioning bit
 (22 12)  (442 412)  (442 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (443 412)  (443 412)  routing T_8_25.sp4_v_t_30 <X> T_8_25.lc_trk_g3_3
 (24 12)  (444 412)  (444 412)  routing T_8_25.sp4_v_t_30 <X> T_8_25.lc_trk_g3_3
 (25 12)  (445 412)  (445 412)  routing T_8_25.sp4_h_r_42 <X> T_8_25.lc_trk_g3_2
 (29 12)  (449 412)  (449 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (451 412)  (451 412)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 412)  (452 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (455 412)  (455 412)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.input_2_6
 (36 12)  (456 412)  (456 412)  LC_6 Logic Functioning bit
 (37 12)  (457 412)  (457 412)  LC_6 Logic Functioning bit
 (38 12)  (458 412)  (458 412)  LC_6 Logic Functioning bit
 (41 12)  (461 412)  (461 412)  LC_6 Logic Functioning bit
 (43 12)  (463 412)  (463 412)  LC_6 Logic Functioning bit
 (46 12)  (466 412)  (466 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (442 413)  (442 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (443 413)  (443 413)  routing T_8_25.sp4_h_r_42 <X> T_8_25.lc_trk_g3_2
 (24 13)  (444 413)  (444 413)  routing T_8_25.sp4_h_r_42 <X> T_8_25.lc_trk_g3_2
 (25 13)  (445 413)  (445 413)  routing T_8_25.sp4_h_r_42 <X> T_8_25.lc_trk_g3_2
 (26 13)  (446 413)  (446 413)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (447 413)  (447 413)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 413)  (448 413)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 413)  (449 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (452 413)  (452 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (454 413)  (454 413)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.input_2_6
 (35 13)  (455 413)  (455 413)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.input_2_6
 (39 13)  (459 413)  (459 413)  LC_6 Logic Functioning bit
 (40 13)  (460 413)  (460 413)  LC_6 Logic Functioning bit
 (42 13)  (462 413)  (462 413)  LC_6 Logic Functioning bit
 (48 13)  (468 413)  (468 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (10 14)  (430 414)  (430 414)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_h_l_47
 (14 14)  (434 414)  (434 414)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g3_4
 (15 14)  (435 414)  (435 414)  routing T_8_25.tnl_op_5 <X> T_8_25.lc_trk_g3_5
 (17 14)  (437 414)  (437 414)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (447 414)  (447 414)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 414)  (449 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 414)  (450 414)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 414)  (451 414)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 414)  (452 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (454 414)  (454 414)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 414)  (455 414)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.input_2_7
 (36 14)  (456 414)  (456 414)  LC_7 Logic Functioning bit
 (37 14)  (457 414)  (457 414)  LC_7 Logic Functioning bit
 (38 14)  (458 414)  (458 414)  LC_7 Logic Functioning bit
 (39 14)  (459 414)  (459 414)  LC_7 Logic Functioning bit
 (14 15)  (434 415)  (434 415)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g3_4
 (15 15)  (435 415)  (435 415)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g3_4
 (16 15)  (436 415)  (436 415)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g3_4
 (17 15)  (437 415)  (437 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (438 415)  (438 415)  routing T_8_25.tnl_op_5 <X> T_8_25.lc_trk_g3_5
 (29 15)  (449 415)  (449 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 415)  (450 415)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (452 415)  (452 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (455 415)  (455 415)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.input_2_7
 (37 15)  (457 415)  (457 415)  LC_7 Logic Functioning bit
 (38 15)  (458 415)  (458 415)  LC_7 Logic Functioning bit
 (39 15)  (459 415)  (459 415)  LC_7 Logic Functioning bit
 (43 15)  (463 415)  (463 415)  LC_7 Logic Functioning bit


LogicTile_9_25

 (4 0)  (478 400)  (478 400)  routing T_9_25.sp4_v_t_41 <X> T_9_25.sp4_v_b_0
 (6 0)  (480 400)  (480 400)  routing T_9_25.sp4_v_t_41 <X> T_9_25.sp4_v_b_0
 (22 0)  (496 400)  (496 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (498 400)  (498 400)  routing T_9_25.bot_op_3 <X> T_9_25.lc_trk_g0_3
 (26 0)  (500 400)  (500 400)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 400)  (501 400)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 400)  (503 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (505 400)  (505 400)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 400)  (506 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 400)  (507 400)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 400)  (510 400)  LC_0 Logic Functioning bit
 (41 0)  (515 400)  (515 400)  LC_0 Logic Functioning bit
 (43 0)  (517 400)  (517 400)  LC_0 Logic Functioning bit
 (26 1)  (500 401)  (500 401)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (501 401)  (501 401)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 401)  (502 401)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 401)  (503 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (504 401)  (504 401)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (505 401)  (505 401)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (506 401)  (506 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (508 401)  (508 401)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.input_2_0
 (36 1)  (510 401)  (510 401)  LC_0 Logic Functioning bit
 (38 1)  (512 401)  (512 401)  LC_0 Logic Functioning bit
 (39 1)  (513 401)  (513 401)  LC_0 Logic Functioning bit
 (41 1)  (515 401)  (515 401)  LC_0 Logic Functioning bit
 (43 1)  (517 401)  (517 401)  LC_0 Logic Functioning bit
 (15 2)  (489 402)  (489 402)  routing T_9_25.bot_op_5 <X> T_9_25.lc_trk_g0_5
 (17 2)  (491 402)  (491 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (495 402)  (495 402)  routing T_9_25.sp4_v_b_7 <X> T_9_25.lc_trk_g0_7
 (22 2)  (496 402)  (496 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (497 402)  (497 402)  routing T_9_25.sp4_v_b_7 <X> T_9_25.lc_trk_g0_7
 (26 2)  (500 402)  (500 402)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 402)  (501 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 402)  (502 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 402)  (503 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 402)  (504 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 402)  (506 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 402)  (508 402)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (509 402)  (509 402)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (36 2)  (510 402)  (510 402)  LC_1 Logic Functioning bit
 (37 2)  (511 402)  (511 402)  LC_1 Logic Functioning bit
 (41 2)  (515 402)  (515 402)  LC_1 Logic Functioning bit
 (42 2)  (516 402)  (516 402)  LC_1 Logic Functioning bit
 (15 3)  (489 403)  (489 403)  routing T_9_25.bot_op_4 <X> T_9_25.lc_trk_g0_4
 (17 3)  (491 403)  (491 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (500 403)  (500 403)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (501 403)  (501 403)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 403)  (503 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (506 403)  (506 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (507 403)  (507 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (34 3)  (508 403)  (508 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (35 3)  (509 403)  (509 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (36 3)  (510 403)  (510 403)  LC_1 Logic Functioning bit
 (37 3)  (511 403)  (511 403)  LC_1 Logic Functioning bit
 (42 3)  (516 403)  (516 403)  LC_1 Logic Functioning bit
 (43 3)  (517 403)  (517 403)  LC_1 Logic Functioning bit
 (47 3)  (521 403)  (521 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (479 404)  (479 404)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_3
 (10 4)  (484 404)  (484 404)  routing T_9_25.sp4_v_t_46 <X> T_9_25.sp4_h_r_4
 (15 4)  (489 404)  (489 404)  routing T_9_25.bot_op_1 <X> T_9_25.lc_trk_g1_1
 (17 4)  (491 404)  (491 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (500 404)  (500 404)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (503 404)  (503 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 404)  (504 404)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 404)  (506 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (510 404)  (510 404)  LC_2 Logic Functioning bit
 (38 4)  (512 404)  (512 404)  LC_2 Logic Functioning bit
 (39 4)  (513 404)  (513 404)  LC_2 Logic Functioning bit
 (42 4)  (516 404)  (516 404)  LC_2 Logic Functioning bit
 (4 5)  (478 405)  (478 405)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_3
 (22 5)  (496 405)  (496 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (497 405)  (497 405)  routing T_9_25.sp4_v_b_18 <X> T_9_25.lc_trk_g1_2
 (24 5)  (498 405)  (498 405)  routing T_9_25.sp4_v_b_18 <X> T_9_25.lc_trk_g1_2
 (28 5)  (502 405)  (502 405)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 405)  (503 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 405)  (504 405)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (505 405)  (505 405)  routing T_9_25.lc_trk_g0_3 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (506 405)  (506 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (508 405)  (508 405)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.input_2_2
 (37 5)  (511 405)  (511 405)  LC_2 Logic Functioning bit
 (40 5)  (514 405)  (514 405)  LC_2 Logic Functioning bit
 (41 5)  (515 405)  (515 405)  LC_2 Logic Functioning bit
 (43 5)  (517 405)  (517 405)  LC_2 Logic Functioning bit
 (10 6)  (484 406)  (484 406)  routing T_9_25.sp4_v_b_11 <X> T_9_25.sp4_h_l_41
 (21 6)  (495 406)  (495 406)  routing T_9_25.wire_logic_cluster/lc_7/out <X> T_9_25.lc_trk_g1_7
 (22 6)  (496 406)  (496 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (499 406)  (499 406)  routing T_9_25.sp4_h_r_14 <X> T_9_25.lc_trk_g1_6
 (31 6)  (505 406)  (505 406)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 406)  (506 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 406)  (508 406)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (512 406)  (512 406)  LC_3 Logic Functioning bit
 (39 6)  (513 406)  (513 406)  LC_3 Logic Functioning bit
 (42 6)  (516 406)  (516 406)  LC_3 Logic Functioning bit
 (43 6)  (517 406)  (517 406)  LC_3 Logic Functioning bit
 (50 6)  (524 406)  (524 406)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (496 407)  (496 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (497 407)  (497 407)  routing T_9_25.sp4_h_r_14 <X> T_9_25.lc_trk_g1_6
 (24 7)  (498 407)  (498 407)  routing T_9_25.sp4_h_r_14 <X> T_9_25.lc_trk_g1_6
 (31 7)  (505 407)  (505 407)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (38 7)  (512 407)  (512 407)  LC_3 Logic Functioning bit
 (39 7)  (513 407)  (513 407)  LC_3 Logic Functioning bit
 (42 7)  (516 407)  (516 407)  LC_3 Logic Functioning bit
 (43 7)  (517 407)  (517 407)  LC_3 Logic Functioning bit
 (17 8)  (491 408)  (491 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (495 408)  (495 408)  routing T_9_25.sp4_h_r_35 <X> T_9_25.lc_trk_g2_3
 (22 8)  (496 408)  (496 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (497 408)  (497 408)  routing T_9_25.sp4_h_r_35 <X> T_9_25.lc_trk_g2_3
 (24 8)  (498 408)  (498 408)  routing T_9_25.sp4_h_r_35 <X> T_9_25.lc_trk_g2_3
 (28 8)  (502 408)  (502 408)  routing T_9_25.lc_trk_g2_1 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 408)  (503 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (506 408)  (506 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 408)  (507 408)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 408)  (510 408)  LC_4 Logic Functioning bit
 (37 8)  (511 408)  (511 408)  LC_4 Logic Functioning bit
 (38 8)  (512 408)  (512 408)  LC_4 Logic Functioning bit
 (41 8)  (515 408)  (515 408)  LC_4 Logic Functioning bit
 (43 8)  (517 408)  (517 408)  LC_4 Logic Functioning bit
 (46 8)  (520 408)  (520 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (492 409)  (492 409)  routing T_9_25.sp4_r_v_b_33 <X> T_9_25.lc_trk_g2_1
 (22 9)  (496 409)  (496 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (501 409)  (501 409)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 409)  (503 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (505 409)  (505 409)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (506 409)  (506 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (507 409)  (507 409)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.input_2_4
 (35 9)  (509 409)  (509 409)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.input_2_4
 (38 9)  (512 409)  (512 409)  LC_4 Logic Functioning bit
 (41 9)  (515 409)  (515 409)  LC_4 Logic Functioning bit
 (43 9)  (517 409)  (517 409)  LC_4 Logic Functioning bit
 (9 10)  (483 410)  (483 410)  routing T_9_25.sp4_v_b_7 <X> T_9_25.sp4_h_l_42
 (14 10)  (488 410)  (488 410)  routing T_9_25.sp4_v_b_36 <X> T_9_25.lc_trk_g2_4
 (21 10)  (495 410)  (495 410)  routing T_9_25.sp4_v_t_18 <X> T_9_25.lc_trk_g2_7
 (22 10)  (496 410)  (496 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (497 410)  (497 410)  routing T_9_25.sp4_v_t_18 <X> T_9_25.lc_trk_g2_7
 (25 10)  (499 410)  (499 410)  routing T_9_25.rgt_op_6 <X> T_9_25.lc_trk_g2_6
 (26 10)  (500 410)  (500 410)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (502 410)  (502 410)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 410)  (503 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (506 410)  (506 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 410)  (508 410)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 410)  (510 410)  LC_5 Logic Functioning bit
 (37 10)  (511 410)  (511 410)  LC_5 Logic Functioning bit
 (41 10)  (515 410)  (515 410)  LC_5 Logic Functioning bit
 (42 10)  (516 410)  (516 410)  LC_5 Logic Functioning bit
 (4 11)  (478 411)  (478 411)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_h_l_43
 (14 11)  (488 411)  (488 411)  routing T_9_25.sp4_v_b_36 <X> T_9_25.lc_trk_g2_4
 (16 11)  (490 411)  (490 411)  routing T_9_25.sp4_v_b_36 <X> T_9_25.lc_trk_g2_4
 (17 11)  (491 411)  (491 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (496 411)  (496 411)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (498 411)  (498 411)  routing T_9_25.rgt_op_6 <X> T_9_25.lc_trk_g2_6
 (26 11)  (500 411)  (500 411)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 411)  (502 411)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 411)  (503 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 411)  (504 411)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 411)  (506 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (507 411)  (507 411)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.input_2_5
 (34 11)  (508 411)  (508 411)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.input_2_5
 (36 11)  (510 411)  (510 411)  LC_5 Logic Functioning bit
 (37 11)  (511 411)  (511 411)  LC_5 Logic Functioning bit
 (42 11)  (516 411)  (516 411)  LC_5 Logic Functioning bit
 (43 11)  (517 411)  (517 411)  LC_5 Logic Functioning bit
 (25 12)  (499 412)  (499 412)  routing T_9_25.rgt_op_2 <X> T_9_25.lc_trk_g3_2
 (26 12)  (500 412)  (500 412)  routing T_9_25.lc_trk_g0_4 <X> T_9_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (503 412)  (503 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 412)  (504 412)  routing T_9_25.lc_trk_g0_5 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 412)  (506 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 412)  (507 412)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 412)  (508 412)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 412)  (509 412)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.input_2_6
 (36 12)  (510 412)  (510 412)  LC_6 Logic Functioning bit
 (37 12)  (511 412)  (511 412)  LC_6 Logic Functioning bit
 (41 12)  (515 412)  (515 412)  LC_6 Logic Functioning bit
 (42 12)  (516 412)  (516 412)  LC_6 Logic Functioning bit
 (15 13)  (489 413)  (489 413)  routing T_9_25.sp4_v_t_29 <X> T_9_25.lc_trk_g3_0
 (16 13)  (490 413)  (490 413)  routing T_9_25.sp4_v_t_29 <X> T_9_25.lc_trk_g3_0
 (17 13)  (491 413)  (491 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (496 413)  (496 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (498 413)  (498 413)  routing T_9_25.rgt_op_2 <X> T_9_25.lc_trk_g3_2
 (29 13)  (503 413)  (503 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 413)  (505 413)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 413)  (506 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (507 413)  (507 413)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.input_2_6
 (36 13)  (510 413)  (510 413)  LC_6 Logic Functioning bit
 (37 13)  (511 413)  (511 413)  LC_6 Logic Functioning bit
 (42 13)  (516 413)  (516 413)  LC_6 Logic Functioning bit
 (43 13)  (517 413)  (517 413)  LC_6 Logic Functioning bit
 (8 14)  (482 414)  (482 414)  routing T_9_25.sp4_v_t_41 <X> T_9_25.sp4_h_l_47
 (9 14)  (483 414)  (483 414)  routing T_9_25.sp4_v_t_41 <X> T_9_25.sp4_h_l_47
 (10 14)  (484 414)  (484 414)  routing T_9_25.sp4_v_t_41 <X> T_9_25.sp4_h_l_47
 (16 14)  (490 414)  (490 414)  routing T_9_25.sp12_v_t_10 <X> T_9_25.lc_trk_g3_5
 (17 14)  (491 414)  (491 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (495 414)  (495 414)  routing T_9_25.bnl_op_7 <X> T_9_25.lc_trk_g3_7
 (22 14)  (496 414)  (496 414)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (502 414)  (502 414)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 414)  (503 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 414)  (504 414)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (505 414)  (505 414)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 414)  (506 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 414)  (507 414)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 414)  (510 414)  LC_7 Logic Functioning bit
 (38 14)  (512 414)  (512 414)  LC_7 Logic Functioning bit
 (42 14)  (516 414)  (516 414)  LC_7 Logic Functioning bit
 (43 14)  (517 414)  (517 414)  LC_7 Logic Functioning bit
 (50 14)  (524 414)  (524 414)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (495 415)  (495 415)  routing T_9_25.bnl_op_7 <X> T_9_25.lc_trk_g3_7
 (22 15)  (496 415)  (496 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (497 415)  (497 415)  routing T_9_25.sp4_h_r_30 <X> T_9_25.lc_trk_g3_6
 (24 15)  (498 415)  (498 415)  routing T_9_25.sp4_h_r_30 <X> T_9_25.lc_trk_g3_6
 (25 15)  (499 415)  (499 415)  routing T_9_25.sp4_h_r_30 <X> T_9_25.lc_trk_g3_6
 (31 15)  (505 415)  (505 415)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (510 415)  (510 415)  LC_7 Logic Functioning bit
 (38 15)  (512 415)  (512 415)  LC_7 Logic Functioning bit
 (42 15)  (516 415)  (516 415)  LC_7 Logic Functioning bit
 (43 15)  (517 415)  (517 415)  LC_7 Logic Functioning bit
 (51 15)  (525 415)  (525 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_25

 (21 0)  (549 400)  (549 400)  routing T_10_25.bnr_op_3 <X> T_10_25.lc_trk_g0_3
 (22 0)  (550 400)  (550 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (553 400)  (553 400)  routing T_10_25.bnr_op_2 <X> T_10_25.lc_trk_g0_2
 (26 0)  (554 400)  (554 400)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (555 400)  (555 400)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (556 400)  (556 400)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 400)  (557 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 400)  (558 400)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 400)  (559 400)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 400)  (560 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 400)  (561 400)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 400)  (564 400)  LC_0 Logic Functioning bit
 (37 0)  (565 400)  (565 400)  LC_0 Logic Functioning bit
 (42 0)  (570 400)  (570 400)  LC_0 Logic Functioning bit
 (43 0)  (571 400)  (571 400)  LC_0 Logic Functioning bit
 (21 1)  (549 401)  (549 401)  routing T_10_25.bnr_op_3 <X> T_10_25.lc_trk_g0_3
 (22 1)  (550 401)  (550 401)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (553 401)  (553 401)  routing T_10_25.bnr_op_2 <X> T_10_25.lc_trk_g0_2
 (27 1)  (555 401)  (555 401)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 401)  (557 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (560 401)  (560 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (561 401)  (561 401)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.input_2_0
 (35 1)  (563 401)  (563 401)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.input_2_0
 (37 1)  (565 401)  (565 401)  LC_0 Logic Functioning bit
 (38 1)  (566 401)  (566 401)  LC_0 Logic Functioning bit
 (42 1)  (570 401)  (570 401)  LC_0 Logic Functioning bit
 (43 1)  (571 401)  (571 401)  LC_0 Logic Functioning bit
 (0 2)  (528 402)  (528 402)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (1 2)  (529 402)  (529 402)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (530 402)  (530 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (542 402)  (542 402)  routing T_10_25.sp12_h_l_3 <X> T_10_25.lc_trk_g0_4
 (27 2)  (555 402)  (555 402)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (556 402)  (556 402)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 402)  (557 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 402)  (558 402)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (560 402)  (560 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 402)  (561 402)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (562 402)  (562 402)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (563 402)  (563 402)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.input_2_1
 (36 2)  (564 402)  (564 402)  LC_1 Logic Functioning bit
 (37 2)  (565 402)  (565 402)  LC_1 Logic Functioning bit
 (41 2)  (569 402)  (569 402)  LC_1 Logic Functioning bit
 (42 2)  (570 402)  (570 402)  LC_1 Logic Functioning bit
 (0 3)  (528 403)  (528 403)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (14 3)  (542 403)  (542 403)  routing T_10_25.sp12_h_l_3 <X> T_10_25.lc_trk_g0_4
 (15 3)  (543 403)  (543 403)  routing T_10_25.sp12_h_l_3 <X> T_10_25.lc_trk_g0_4
 (17 3)  (545 403)  (545 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (554 403)  (554 403)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (555 403)  (555 403)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 403)  (557 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 403)  (558 403)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (560 403)  (560 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (561 403)  (561 403)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.input_2_1
 (34 3)  (562 403)  (562 403)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.input_2_1
 (35 3)  (563 403)  (563 403)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.input_2_1
 (36 3)  (564 403)  (564 403)  LC_1 Logic Functioning bit
 (37 3)  (565 403)  (565 403)  LC_1 Logic Functioning bit
 (42 3)  (570 403)  (570 403)  LC_1 Logic Functioning bit
 (43 3)  (571 403)  (571 403)  LC_1 Logic Functioning bit
 (17 4)  (545 404)  (545 404)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (546 404)  (546 404)  routing T_10_25.bnr_op_1 <X> T_10_25.lc_trk_g1_1
 (25 4)  (553 404)  (553 404)  routing T_10_25.sp4_v_b_10 <X> T_10_25.lc_trk_g1_2
 (26 4)  (554 404)  (554 404)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (555 404)  (555 404)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 404)  (557 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 404)  (558 404)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 404)  (560 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 404)  (562 404)  routing T_10_25.lc_trk_g1_0 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 404)  (563 404)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.input_2_2
 (37 4)  (565 404)  (565 404)  LC_2 Logic Functioning bit
 (39 4)  (567 404)  (567 404)  LC_2 Logic Functioning bit
 (40 4)  (568 404)  (568 404)  LC_2 Logic Functioning bit
 (45 4)  (573 404)  (573 404)  LC_2 Logic Functioning bit
 (14 5)  (542 405)  (542 405)  routing T_10_25.sp4_h_r_0 <X> T_10_25.lc_trk_g1_0
 (15 5)  (543 405)  (543 405)  routing T_10_25.sp4_h_r_0 <X> T_10_25.lc_trk_g1_0
 (16 5)  (544 405)  (544 405)  routing T_10_25.sp4_h_r_0 <X> T_10_25.lc_trk_g1_0
 (17 5)  (545 405)  (545 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (546 405)  (546 405)  routing T_10_25.bnr_op_1 <X> T_10_25.lc_trk_g1_1
 (22 5)  (550 405)  (550 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (551 405)  (551 405)  routing T_10_25.sp4_v_b_10 <X> T_10_25.lc_trk_g1_2
 (25 5)  (553 405)  (553 405)  routing T_10_25.sp4_v_b_10 <X> T_10_25.lc_trk_g1_2
 (26 5)  (554 405)  (554 405)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 405)  (556 405)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 405)  (557 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 405)  (558 405)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (560 405)  (560 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (565 405)  (565 405)  LC_2 Logic Functioning bit
 (39 5)  (567 405)  (567 405)  LC_2 Logic Functioning bit
 (17 6)  (545 406)  (545 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (546 406)  (546 406)  routing T_10_25.wire_logic_cluster/lc_5/out <X> T_10_25.lc_trk_g1_5
 (22 6)  (550 406)  (550 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (553 406)  (553 406)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (27 6)  (555 406)  (555 406)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 406)  (557 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (559 406)  (559 406)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 406)  (560 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 406)  (561 406)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 406)  (564 406)  LC_3 Logic Functioning bit
 (46 6)  (574 406)  (574 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (549 407)  (549 407)  routing T_10_25.sp4_r_v_b_31 <X> T_10_25.lc_trk_g1_7
 (22 7)  (550 407)  (550 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (551 407)  (551 407)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (24 7)  (552 407)  (552 407)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (28 7)  (556 407)  (556 407)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 407)  (557 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (559 407)  (559 407)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (560 407)  (560 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (561 407)  (561 407)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.input_2_3
 (35 7)  (563 407)  (563 407)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.input_2_3
 (4 8)  (532 408)  (532 408)  routing T_10_25.sp4_v_t_47 <X> T_10_25.sp4_v_b_6
 (6 8)  (534 408)  (534 408)  routing T_10_25.sp4_v_t_47 <X> T_10_25.sp4_v_b_6
 (15 8)  (543 408)  (543 408)  routing T_10_25.rgt_op_1 <X> T_10_25.lc_trk_g2_1
 (17 8)  (545 408)  (545 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (546 408)  (546 408)  routing T_10_25.rgt_op_1 <X> T_10_25.lc_trk_g2_1
 (21 8)  (549 408)  (549 408)  routing T_10_25.rgt_op_3 <X> T_10_25.lc_trk_g2_3
 (22 8)  (550 408)  (550 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (552 408)  (552 408)  routing T_10_25.rgt_op_3 <X> T_10_25.lc_trk_g2_3
 (25 8)  (553 408)  (553 408)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (29 8)  (557 408)  (557 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (560 408)  (560 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 408)  (561 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 408)  (562 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 408)  (563 408)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.input_2_4
 (41 8)  (569 408)  (569 408)  LC_4 Logic Functioning bit
 (46 8)  (574 408)  (574 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (550 409)  (550 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (551 409)  (551 409)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (24 9)  (552 409)  (552 409)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (25 9)  (553 409)  (553 409)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (26 9)  (554 409)  (554 409)  routing T_10_25.lc_trk_g0_2 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 409)  (557 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 409)  (558 409)  routing T_10_25.lc_trk_g0_3 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (560 409)  (560 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (562 409)  (562 409)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.input_2_4
 (35 9)  (563 409)  (563 409)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.input_2_4
 (47 9)  (575 409)  (575 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (534 410)  (534 410)  routing T_10_25.sp4_v_b_3 <X> T_10_25.sp4_v_t_43
 (17 10)  (545 410)  (545 410)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (546 410)  (546 410)  routing T_10_25.bnl_op_5 <X> T_10_25.lc_trk_g2_5
 (25 10)  (553 410)  (553 410)  routing T_10_25.wire_logic_cluster/lc_6/out <X> T_10_25.lc_trk_g2_6
 (29 10)  (557 410)  (557 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 410)  (558 410)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (559 410)  (559 410)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 410)  (560 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 410)  (561 410)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 410)  (563 410)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.input_2_5
 (38 10)  (566 410)  (566 410)  LC_5 Logic Functioning bit
 (40 10)  (568 410)  (568 410)  LC_5 Logic Functioning bit
 (41 10)  (569 410)  (569 410)  LC_5 Logic Functioning bit
 (45 10)  (573 410)  (573 410)  LC_5 Logic Functioning bit
 (5 11)  (533 411)  (533 411)  routing T_10_25.sp4_v_b_3 <X> T_10_25.sp4_v_t_43
 (18 11)  (546 411)  (546 411)  routing T_10_25.bnl_op_5 <X> T_10_25.lc_trk_g2_5
 (22 11)  (550 411)  (550 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (555 411)  (555 411)  routing T_10_25.lc_trk_g1_0 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 411)  (557 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (559 411)  (559 411)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 411)  (560 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (562 411)  (562 411)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.input_2_5
 (35 11)  (563 411)  (563 411)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.input_2_5
 (39 11)  (567 411)  (567 411)  LC_5 Logic Functioning bit
 (40 11)  (568 411)  (568 411)  LC_5 Logic Functioning bit
 (46 11)  (574 411)  (574 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (579 411)  (579 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (545 412)  (545 412)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (546 412)  (546 412)  routing T_10_25.bnl_op_1 <X> T_10_25.lc_trk_g3_1
 (26 12)  (554 412)  (554 412)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 412)  (555 412)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 412)  (557 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 412)  (558 412)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 412)  (560 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (562 412)  (562 412)  routing T_10_25.lc_trk_g1_0 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (40 12)  (568 412)  (568 412)  LC_6 Logic Functioning bit
 (42 12)  (570 412)  (570 412)  LC_6 Logic Functioning bit
 (45 12)  (573 412)  (573 412)  LC_6 Logic Functioning bit
 (15 13)  (543 413)  (543 413)  routing T_10_25.tnr_op_0 <X> T_10_25.lc_trk_g3_0
 (17 13)  (545 413)  (545 413)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (546 413)  (546 413)  routing T_10_25.bnl_op_1 <X> T_10_25.lc_trk_g3_1
 (27 13)  (555 413)  (555 413)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 413)  (557 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 413)  (558 413)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (48 13)  (576 413)  (576 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (6 14)  (534 414)  (534 414)  routing T_10_25.sp4_v_b_6 <X> T_10_25.sp4_v_t_44
 (9 14)  (537 414)  (537 414)  routing T_10_25.sp4_v_b_10 <X> T_10_25.sp4_h_l_47
 (14 14)  (542 414)  (542 414)  routing T_10_25.bnl_op_4 <X> T_10_25.lc_trk_g3_4
 (22 14)  (550 414)  (550 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (551 414)  (551 414)  routing T_10_25.sp4_v_b_47 <X> T_10_25.lc_trk_g3_7
 (24 14)  (552 414)  (552 414)  routing T_10_25.sp4_v_b_47 <X> T_10_25.lc_trk_g3_7
 (25 14)  (553 414)  (553 414)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g3_6
 (5 15)  (533 415)  (533 415)  routing T_10_25.sp4_v_b_6 <X> T_10_25.sp4_v_t_44
 (14 15)  (542 415)  (542 415)  routing T_10_25.bnl_op_4 <X> T_10_25.lc_trk_g3_4
 (17 15)  (545 415)  (545 415)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (550 415)  (550 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (551 415)  (551 415)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g3_6
 (25 15)  (553 415)  (553 415)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g3_6


LogicTile_11_25

 (8 0)  (590 400)  (590 400)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_h_r_1
 (9 0)  (591 400)  (591 400)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_h_r_1
 (27 0)  (609 400)  (609 400)  routing T_11_25.lc_trk_g3_0 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (610 400)  (610 400)  routing T_11_25.lc_trk_g3_0 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 400)  (611 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 400)  (614 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (618 400)  (618 400)  LC_0 Logic Functioning bit
 (37 0)  (619 400)  (619 400)  LC_0 Logic Functioning bit
 (38 0)  (620 400)  (620 400)  LC_0 Logic Functioning bit
 (39 0)  (621 400)  (621 400)  LC_0 Logic Functioning bit
 (44 0)  (626 400)  (626 400)  LC_0 Logic Functioning bit
 (45 0)  (627 400)  (627 400)  LC_0 Logic Functioning bit
 (46 0)  (628 400)  (628 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (40 1)  (622 401)  (622 401)  LC_0 Logic Functioning bit
 (41 1)  (623 401)  (623 401)  LC_0 Logic Functioning bit
 (42 1)  (624 401)  (624 401)  LC_0 Logic Functioning bit
 (43 1)  (625 401)  (625 401)  LC_0 Logic Functioning bit
 (49 1)  (631 401)  (631 401)  Carry_In_Mux bit 

 (0 2)  (582 402)  (582 402)  routing T_11_25.glb_netwk_7 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (1 2)  (583 402)  (583 402)  routing T_11_25.glb_netwk_7 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (584 402)  (584 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 402)  (609 402)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 402)  (610 402)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 402)  (611 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 402)  (614 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 402)  (618 402)  LC_1 Logic Functioning bit
 (37 2)  (619 402)  (619 402)  LC_1 Logic Functioning bit
 (38 2)  (620 402)  (620 402)  LC_1 Logic Functioning bit
 (39 2)  (621 402)  (621 402)  LC_1 Logic Functioning bit
 (44 2)  (626 402)  (626 402)  LC_1 Logic Functioning bit
 (45 2)  (627 402)  (627 402)  LC_1 Logic Functioning bit
 (47 2)  (629 402)  (629 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (582 403)  (582 403)  routing T_11_25.glb_netwk_7 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (40 3)  (622 403)  (622 403)  LC_1 Logic Functioning bit
 (41 3)  (623 403)  (623 403)  LC_1 Logic Functioning bit
 (42 3)  (624 403)  (624 403)  LC_1 Logic Functioning bit
 (43 3)  (625 403)  (625 403)  LC_1 Logic Functioning bit
 (11 4)  (593 404)  (593 404)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_5
 (13 4)  (595 404)  (595 404)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_5
 (21 4)  (603 404)  (603 404)  routing T_11_25.wire_logic_cluster/lc_3/out <X> T_11_25.lc_trk_g1_3
 (22 4)  (604 404)  (604 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (607 404)  (607 404)  routing T_11_25.wire_logic_cluster/lc_2/out <X> T_11_25.lc_trk_g1_2
 (27 4)  (609 404)  (609 404)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 404)  (611 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 404)  (614 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (618 404)  (618 404)  LC_2 Logic Functioning bit
 (37 4)  (619 404)  (619 404)  LC_2 Logic Functioning bit
 (38 4)  (620 404)  (620 404)  LC_2 Logic Functioning bit
 (39 4)  (621 404)  (621 404)  LC_2 Logic Functioning bit
 (44 4)  (626 404)  (626 404)  LC_2 Logic Functioning bit
 (45 4)  (627 404)  (627 404)  LC_2 Logic Functioning bit
 (12 5)  (594 405)  (594 405)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_5
 (22 5)  (604 405)  (604 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (612 405)  (612 405)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (40 5)  (622 405)  (622 405)  LC_2 Logic Functioning bit
 (41 5)  (623 405)  (623 405)  LC_2 Logic Functioning bit
 (42 5)  (624 405)  (624 405)  LC_2 Logic Functioning bit
 (43 5)  (625 405)  (625 405)  LC_2 Logic Functioning bit
 (10 6)  (592 406)  (592 406)  routing T_11_25.sp4_v_b_11 <X> T_11_25.sp4_h_l_41
 (11 6)  (593 406)  (593 406)  routing T_11_25.sp4_v_b_9 <X> T_11_25.sp4_v_t_40
 (13 6)  (595 406)  (595 406)  routing T_11_25.sp4_v_b_9 <X> T_11_25.sp4_v_t_40
 (17 6)  (599 406)  (599 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 406)  (600 406)  routing T_11_25.wire_logic_cluster/lc_5/out <X> T_11_25.lc_trk_g1_5
 (25 6)  (607 406)  (607 406)  routing T_11_25.wire_logic_cluster/lc_6/out <X> T_11_25.lc_trk_g1_6
 (27 6)  (609 406)  (609 406)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 406)  (611 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (614 406)  (614 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (618 406)  (618 406)  LC_3 Logic Functioning bit
 (37 6)  (619 406)  (619 406)  LC_3 Logic Functioning bit
 (38 6)  (620 406)  (620 406)  LC_3 Logic Functioning bit
 (39 6)  (621 406)  (621 406)  LC_3 Logic Functioning bit
 (44 6)  (626 406)  (626 406)  LC_3 Logic Functioning bit
 (45 6)  (627 406)  (627 406)  LC_3 Logic Functioning bit
 (22 7)  (604 407)  (604 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (612 407)  (612 407)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (40 7)  (622 407)  (622 407)  LC_3 Logic Functioning bit
 (41 7)  (623 407)  (623 407)  LC_3 Logic Functioning bit
 (42 7)  (624 407)  (624 407)  LC_3 Logic Functioning bit
 (43 7)  (625 407)  (625 407)  LC_3 Logic Functioning bit
 (12 8)  (594 408)  (594 408)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_h_r_8
 (27 8)  (609 408)  (609 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 408)  (610 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 408)  (611 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 408)  (612 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 408)  (614 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (618 408)  (618 408)  LC_4 Logic Functioning bit
 (37 8)  (619 408)  (619 408)  LC_4 Logic Functioning bit
 (38 8)  (620 408)  (620 408)  LC_4 Logic Functioning bit
 (39 8)  (621 408)  (621 408)  LC_4 Logic Functioning bit
 (44 8)  (626 408)  (626 408)  LC_4 Logic Functioning bit
 (45 8)  (627 408)  (627 408)  LC_4 Logic Functioning bit
 (13 9)  (595 409)  (595 409)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_h_r_8
 (40 9)  (622 409)  (622 409)  LC_4 Logic Functioning bit
 (41 9)  (623 409)  (623 409)  LC_4 Logic Functioning bit
 (42 9)  (624 409)  (624 409)  LC_4 Logic Functioning bit
 (43 9)  (625 409)  (625 409)  LC_4 Logic Functioning bit
 (27 10)  (609 410)  (609 410)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 410)  (611 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 410)  (612 410)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 410)  (614 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (618 410)  (618 410)  LC_5 Logic Functioning bit
 (37 10)  (619 410)  (619 410)  LC_5 Logic Functioning bit
 (38 10)  (620 410)  (620 410)  LC_5 Logic Functioning bit
 (39 10)  (621 410)  (621 410)  LC_5 Logic Functioning bit
 (44 10)  (626 410)  (626 410)  LC_5 Logic Functioning bit
 (45 10)  (627 410)  (627 410)  LC_5 Logic Functioning bit
 (40 11)  (622 411)  (622 411)  LC_5 Logic Functioning bit
 (41 11)  (623 411)  (623 411)  LC_5 Logic Functioning bit
 (42 11)  (624 411)  (624 411)  LC_5 Logic Functioning bit
 (43 11)  (625 411)  (625 411)  LC_5 Logic Functioning bit
 (14 12)  (596 412)  (596 412)  routing T_11_25.wire_logic_cluster/lc_0/out <X> T_11_25.lc_trk_g3_0
 (17 12)  (599 412)  (599 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 412)  (600 412)  routing T_11_25.wire_logic_cluster/lc_1/out <X> T_11_25.lc_trk_g3_1
 (27 12)  (609 412)  (609 412)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 412)  (611 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 412)  (612 412)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (614 412)  (614 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (618 412)  (618 412)  LC_6 Logic Functioning bit
 (37 12)  (619 412)  (619 412)  LC_6 Logic Functioning bit
 (38 12)  (620 412)  (620 412)  LC_6 Logic Functioning bit
 (39 12)  (621 412)  (621 412)  LC_6 Logic Functioning bit
 (44 12)  (626 412)  (626 412)  LC_6 Logic Functioning bit
 (45 12)  (627 412)  (627 412)  LC_6 Logic Functioning bit
 (17 13)  (599 413)  (599 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (612 413)  (612 413)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (40 13)  (622 413)  (622 413)  LC_6 Logic Functioning bit
 (41 13)  (623 413)  (623 413)  LC_6 Logic Functioning bit
 (42 13)  (624 413)  (624 413)  LC_6 Logic Functioning bit
 (43 13)  (625 413)  (625 413)  LC_6 Logic Functioning bit
 (0 14)  (582 414)  (582 414)  routing T_11_25.glb_netwk_4 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 414)  (583 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (596 414)  (596 414)  routing T_11_25.wire_logic_cluster/lc_4/out <X> T_11_25.lc_trk_g3_4
 (21 14)  (603 414)  (603 414)  routing T_11_25.wire_logic_cluster/lc_7/out <X> T_11_25.lc_trk_g3_7
 (22 14)  (604 414)  (604 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (609 414)  (609 414)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 414)  (610 414)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 414)  (611 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 414)  (612 414)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 414)  (614 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (618 414)  (618 414)  LC_7 Logic Functioning bit
 (37 14)  (619 414)  (619 414)  LC_7 Logic Functioning bit
 (38 14)  (620 414)  (620 414)  LC_7 Logic Functioning bit
 (39 14)  (621 414)  (621 414)  LC_7 Logic Functioning bit
 (44 14)  (626 414)  (626 414)  LC_7 Logic Functioning bit
 (45 14)  (627 414)  (627 414)  LC_7 Logic Functioning bit
 (4 15)  (586 415)  (586 415)  routing T_11_25.sp4_h_r_1 <X> T_11_25.sp4_h_l_44
 (6 15)  (588 415)  (588 415)  routing T_11_25.sp4_h_r_1 <X> T_11_25.sp4_h_l_44
 (12 15)  (594 415)  (594 415)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_t_46
 (17 15)  (599 415)  (599 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (612 415)  (612 415)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (40 15)  (622 415)  (622 415)  LC_7 Logic Functioning bit
 (41 15)  (623 415)  (623 415)  LC_7 Logic Functioning bit
 (42 15)  (624 415)  (624 415)  LC_7 Logic Functioning bit
 (43 15)  (625 415)  (625 415)  LC_7 Logic Functioning bit


LogicTile_12_25

 (14 0)  (650 400)  (650 400)  routing T_12_25.lft_op_0 <X> T_12_25.lc_trk_g0_0
 (32 0)  (668 400)  (668 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (669 400)  (669 400)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (670 400)  (670 400)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (673 400)  (673 400)  LC_0 Logic Functioning bit
 (39 0)  (675 400)  (675 400)  LC_0 Logic Functioning bit
 (40 0)  (676 400)  (676 400)  LC_0 Logic Functioning bit
 (41 0)  (677 400)  (677 400)  LC_0 Logic Functioning bit
 (42 0)  (678 400)  (678 400)  LC_0 Logic Functioning bit
 (43 0)  (679 400)  (679 400)  LC_0 Logic Functioning bit
 (47 0)  (683 400)  (683 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (651 401)  (651 401)  routing T_12_25.lft_op_0 <X> T_12_25.lc_trk_g0_0
 (17 1)  (653 401)  (653 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (662 401)  (662 401)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (664 401)  (664 401)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 401)  (665 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (667 401)  (667 401)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (672 401)  (672 401)  LC_0 Logic Functioning bit
 (38 1)  (674 401)  (674 401)  LC_0 Logic Functioning bit
 (40 1)  (676 401)  (676 401)  LC_0 Logic Functioning bit
 (41 1)  (677 401)  (677 401)  LC_0 Logic Functioning bit
 (42 1)  (678 401)  (678 401)  LC_0 Logic Functioning bit
 (43 1)  (679 401)  (679 401)  LC_0 Logic Functioning bit
 (15 2)  (651 402)  (651 402)  routing T_12_25.lft_op_5 <X> T_12_25.lc_trk_g0_5
 (17 2)  (653 402)  (653 402)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (654 402)  (654 402)  routing T_12_25.lft_op_5 <X> T_12_25.lc_trk_g0_5
 (21 2)  (657 402)  (657 402)  routing T_12_25.lft_op_7 <X> T_12_25.lc_trk_g0_7
 (22 2)  (658 402)  (658 402)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (660 402)  (660 402)  routing T_12_25.lft_op_7 <X> T_12_25.lc_trk_g0_7
 (25 2)  (661 402)  (661 402)  routing T_12_25.lft_op_6 <X> T_12_25.lc_trk_g0_6
 (26 2)  (662 402)  (662 402)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (665 402)  (665 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 402)  (666 402)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (667 402)  (667 402)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 402)  (668 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (673 402)  (673 402)  LC_1 Logic Functioning bit
 (38 2)  (674 402)  (674 402)  LC_1 Logic Functioning bit
 (39 2)  (675 402)  (675 402)  LC_1 Logic Functioning bit
 (41 2)  (677 402)  (677 402)  LC_1 Logic Functioning bit
 (42 2)  (678 402)  (678 402)  LC_1 Logic Functioning bit
 (43 2)  (679 402)  (679 402)  LC_1 Logic Functioning bit
 (15 3)  (651 403)  (651 403)  routing T_12_25.sp4_v_t_9 <X> T_12_25.lc_trk_g0_4
 (16 3)  (652 403)  (652 403)  routing T_12_25.sp4_v_t_9 <X> T_12_25.lc_trk_g0_4
 (17 3)  (653 403)  (653 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (658 403)  (658 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (660 403)  (660 403)  routing T_12_25.lft_op_6 <X> T_12_25.lc_trk_g0_6
 (26 3)  (662 403)  (662 403)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 403)  (665 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 403)  (667 403)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 403)  (668 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (670 403)  (670 403)  routing T_12_25.lc_trk_g1_0 <X> T_12_25.input_2_1
 (36 3)  (672 403)  (672 403)  LC_1 Logic Functioning bit
 (37 3)  (673 403)  (673 403)  LC_1 Logic Functioning bit
 (39 3)  (675 403)  (675 403)  LC_1 Logic Functioning bit
 (40 3)  (676 403)  (676 403)  LC_1 Logic Functioning bit
 (41 3)  (677 403)  (677 403)  LC_1 Logic Functioning bit
 (43 3)  (679 403)  (679 403)  LC_1 Logic Functioning bit
 (11 4)  (647 404)  (647 404)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_v_b_5
 (13 4)  (649 404)  (649 404)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_v_b_5
 (21 4)  (657 404)  (657 404)  routing T_12_25.sp4_v_b_3 <X> T_12_25.lc_trk_g1_3
 (22 4)  (658 404)  (658 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (659 404)  (659 404)  routing T_12_25.sp4_v_b_3 <X> T_12_25.lc_trk_g1_3
 (28 4)  (664 404)  (664 404)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 404)  (665 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 404)  (666 404)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (667 404)  (667 404)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 404)  (668 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 404)  (669 404)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (676 404)  (676 404)  LC_2 Logic Functioning bit
 (42 4)  (678 404)  (678 404)  LC_2 Logic Functioning bit
 (15 5)  (651 405)  (651 405)  routing T_12_25.sp4_v_t_5 <X> T_12_25.lc_trk_g1_0
 (16 5)  (652 405)  (652 405)  routing T_12_25.sp4_v_t_5 <X> T_12_25.lc_trk_g1_0
 (17 5)  (653 405)  (653 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (658 405)  (658 405)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (660 405)  (660 405)  routing T_12_25.top_op_2 <X> T_12_25.lc_trk_g1_2
 (25 5)  (661 405)  (661 405)  routing T_12_25.top_op_2 <X> T_12_25.lc_trk_g1_2
 (30 5)  (666 405)  (666 405)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (40 5)  (676 405)  (676 405)  LC_2 Logic Functioning bit
 (42 5)  (678 405)  (678 405)  LC_2 Logic Functioning bit
 (11 6)  (647 406)  (647 406)  routing T_12_25.sp4_h_l_37 <X> T_12_25.sp4_v_t_40
 (14 6)  (650 406)  (650 406)  routing T_12_25.lft_op_4 <X> T_12_25.lc_trk_g1_4
 (15 6)  (651 406)  (651 406)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g1_5
 (16 6)  (652 406)  (652 406)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g1_5
 (17 6)  (653 406)  (653 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (654 406)  (654 406)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g1_5
 (25 6)  (661 406)  (661 406)  routing T_12_25.lft_op_6 <X> T_12_25.lc_trk_g1_6
 (26 6)  (662 406)  (662 406)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (665 406)  (665 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (667 406)  (667 406)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 406)  (668 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 406)  (669 406)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (671 406)  (671 406)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.input_2_3
 (40 6)  (676 406)  (676 406)  LC_3 Logic Functioning bit
 (15 7)  (651 407)  (651 407)  routing T_12_25.lft_op_4 <X> T_12_25.lc_trk_g1_4
 (17 7)  (653 407)  (653 407)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (654 407)  (654 407)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g1_5
 (22 7)  (658 407)  (658 407)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (660 407)  (660 407)  routing T_12_25.lft_op_6 <X> T_12_25.lc_trk_g1_6
 (27 7)  (663 407)  (663 407)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 407)  (665 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (667 407)  (667 407)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (668 407)  (668 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (670 407)  (670 407)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.input_2_3
 (35 7)  (671 407)  (671 407)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.input_2_3
 (6 8)  (642 408)  (642 408)  routing T_12_25.sp4_v_t_38 <X> T_12_25.sp4_v_b_6
 (14 8)  (650 408)  (650 408)  routing T_12_25.sp4_v_t_21 <X> T_12_25.lc_trk_g2_0
 (25 8)  (661 408)  (661 408)  routing T_12_25.rgt_op_2 <X> T_12_25.lc_trk_g2_2
 (26 8)  (662 408)  (662 408)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (663 408)  (663 408)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 408)  (664 408)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 408)  (665 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 408)  (666 408)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (668 408)  (668 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (670 408)  (670 408)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (672 408)  (672 408)  LC_4 Logic Functioning bit
 (46 8)  (682 408)  (682 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (686 408)  (686 408)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (641 409)  (641 409)  routing T_12_25.sp4_v_t_38 <X> T_12_25.sp4_v_b_6
 (14 9)  (650 409)  (650 409)  routing T_12_25.sp4_v_t_21 <X> T_12_25.lc_trk_g2_0
 (16 9)  (652 409)  (652 409)  routing T_12_25.sp4_v_t_21 <X> T_12_25.lc_trk_g2_0
 (17 9)  (653 409)  (653 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (658 409)  (658 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (660 409)  (660 409)  routing T_12_25.rgt_op_2 <X> T_12_25.lc_trk_g2_2
 (27 9)  (663 409)  (663 409)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 409)  (665 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (666 409)  (666 409)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (667 409)  (667 409)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (17 10)  (653 410)  (653 410)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (654 410)  (654 410)  routing T_12_25.bnl_op_5 <X> T_12_25.lc_trk_g2_5
 (21 10)  (657 410)  (657 410)  routing T_12_25.bnl_op_7 <X> T_12_25.lc_trk_g2_7
 (22 10)  (658 410)  (658 410)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (661 410)  (661 410)  routing T_12_25.bnl_op_6 <X> T_12_25.lc_trk_g2_6
 (18 11)  (654 411)  (654 411)  routing T_12_25.bnl_op_5 <X> T_12_25.lc_trk_g2_5
 (21 11)  (657 411)  (657 411)  routing T_12_25.bnl_op_7 <X> T_12_25.lc_trk_g2_7
 (22 11)  (658 411)  (658 411)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (661 411)  (661 411)  routing T_12_25.bnl_op_6 <X> T_12_25.lc_trk_g2_6
 (21 12)  (657 412)  (657 412)  routing T_12_25.sp4_v_t_22 <X> T_12_25.lc_trk_g3_3
 (22 12)  (658 412)  (658 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (659 412)  (659 412)  routing T_12_25.sp4_v_t_22 <X> T_12_25.lc_trk_g3_3
 (25 12)  (661 412)  (661 412)  routing T_12_25.sp4_h_r_34 <X> T_12_25.lc_trk_g3_2
 (26 12)  (662 412)  (662 412)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (665 412)  (665 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 412)  (666 412)  routing T_12_25.lc_trk_g0_5 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (667 412)  (667 412)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 412)  (668 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (670 412)  (670 412)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (673 412)  (673 412)  LC_6 Logic Functioning bit
 (38 12)  (674 412)  (674 412)  LC_6 Logic Functioning bit
 (39 12)  (675 412)  (675 412)  LC_6 Logic Functioning bit
 (41 12)  (677 412)  (677 412)  LC_6 Logic Functioning bit
 (42 12)  (678 412)  (678 412)  LC_6 Logic Functioning bit
 (43 12)  (679 412)  (679 412)  LC_6 Logic Functioning bit
 (21 13)  (657 413)  (657 413)  routing T_12_25.sp4_v_t_22 <X> T_12_25.lc_trk_g3_3
 (22 13)  (658 413)  (658 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (659 413)  (659 413)  routing T_12_25.sp4_h_r_34 <X> T_12_25.lc_trk_g3_2
 (24 13)  (660 413)  (660 413)  routing T_12_25.sp4_h_r_34 <X> T_12_25.lc_trk_g3_2
 (26 13)  (662 413)  (662 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (663 413)  (663 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (664 413)  (664 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 413)  (665 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (668 413)  (668 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (669 413)  (669 413)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.input_2_6
 (34 13)  (670 413)  (670 413)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.input_2_6
 (35 13)  (671 413)  (671 413)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.input_2_6
 (36 13)  (672 413)  (672 413)  LC_6 Logic Functioning bit
 (37 13)  (673 413)  (673 413)  LC_6 Logic Functioning bit
 (38 13)  (674 413)  (674 413)  LC_6 Logic Functioning bit
 (40 13)  (676 413)  (676 413)  LC_6 Logic Functioning bit
 (41 13)  (677 413)  (677 413)  LC_6 Logic Functioning bit
 (42 13)  (678 413)  (678 413)  LC_6 Logic Functioning bit
 (3 14)  (639 414)  (639 414)  routing T_12_25.sp12_h_r_1 <X> T_12_25.sp12_v_t_22
 (21 14)  (657 414)  (657 414)  routing T_12_25.sp4_v_t_26 <X> T_12_25.lc_trk_g3_7
 (22 14)  (658 414)  (658 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (659 414)  (659 414)  routing T_12_25.sp4_v_t_26 <X> T_12_25.lc_trk_g3_7
 (25 14)  (661 414)  (661 414)  routing T_12_25.sp4_h_r_46 <X> T_12_25.lc_trk_g3_6
 (27 14)  (663 414)  (663 414)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 414)  (665 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (668 414)  (668 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 414)  (669 414)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (673 414)  (673 414)  LC_7 Logic Functioning bit
 (39 14)  (675 414)  (675 414)  LC_7 Logic Functioning bit
 (41 14)  (677 414)  (677 414)  LC_7 Logic Functioning bit
 (43 14)  (679 414)  (679 414)  LC_7 Logic Functioning bit
 (3 15)  (639 415)  (639 415)  routing T_12_25.sp12_h_r_1 <X> T_12_25.sp12_v_t_22
 (21 15)  (657 415)  (657 415)  routing T_12_25.sp4_v_t_26 <X> T_12_25.lc_trk_g3_7
 (22 15)  (658 415)  (658 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (659 415)  (659 415)  routing T_12_25.sp4_h_r_46 <X> T_12_25.lc_trk_g3_6
 (24 15)  (660 415)  (660 415)  routing T_12_25.sp4_h_r_46 <X> T_12_25.lc_trk_g3_6
 (25 15)  (661 415)  (661 415)  routing T_12_25.sp4_h_r_46 <X> T_12_25.lc_trk_g3_6
 (30 15)  (666 415)  (666 415)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (37 15)  (673 415)  (673 415)  LC_7 Logic Functioning bit
 (39 15)  (675 415)  (675 415)  LC_7 Logic Functioning bit
 (41 15)  (677 415)  (677 415)  LC_7 Logic Functioning bit
 (43 15)  (679 415)  (679 415)  LC_7 Logic Functioning bit


LogicTile_13_25

 (27 0)  (721 400)  (721 400)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 400)  (722 400)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 400)  (723 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (738 400)  (738 400)  LC_0 Logic Functioning bit
 (30 1)  (724 401)  (724 401)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 401)  (726 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (727 401)  (727 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (34 1)  (728 401)  (728 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (35 1)  (729 401)  (729 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (49 1)  (743 401)  (743 401)  Carry_In_Mux bit 

 (14 2)  (708 402)  (708 402)  routing T_13_25.sp4_v_t_1 <X> T_13_25.lc_trk_g0_4
 (27 2)  (721 402)  (721 402)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 402)  (723 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 402)  (724 402)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (44 2)  (738 402)  (738 402)  LC_1 Logic Functioning bit
 (14 3)  (708 403)  (708 403)  routing T_13_25.sp4_v_t_1 <X> T_13_25.lc_trk_g0_4
 (16 3)  (710 403)  (710 403)  routing T_13_25.sp4_v_t_1 <X> T_13_25.lc_trk_g0_4
 (17 3)  (711 403)  (711 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (716 403)  (716 403)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (717 403)  (717 403)  routing T_13_25.sp12_h_r_14 <X> T_13_25.lc_trk_g0_6
 (30 3)  (724 403)  (724 403)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (726 403)  (726 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (727 403)  (727 403)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.input_2_1
 (34 3)  (728 403)  (728 403)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.input_2_1
 (35 3)  (729 403)  (729 403)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.input_2_1
 (32 4)  (726 404)  (726 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (730 404)  (730 404)  LC_2 Logic Functioning bit
 (37 4)  (731 404)  (731 404)  LC_2 Logic Functioning bit
 (38 4)  (732 404)  (732 404)  LC_2 Logic Functioning bit
 (39 4)  (733 404)  (733 404)  LC_2 Logic Functioning bit
 (47 4)  (741 404)  (741 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (8 5)  (702 405)  (702 405)  routing T_13_25.sp4_h_l_41 <X> T_13_25.sp4_v_b_4
 (9 5)  (703 405)  (703 405)  routing T_13_25.sp4_h_l_41 <X> T_13_25.sp4_v_b_4
 (36 5)  (730 405)  (730 405)  LC_2 Logic Functioning bit
 (37 5)  (731 405)  (731 405)  LC_2 Logic Functioning bit
 (38 5)  (732 405)  (732 405)  LC_2 Logic Functioning bit
 (39 5)  (733 405)  (733 405)  LC_2 Logic Functioning bit
 (14 6)  (708 406)  (708 406)  routing T_13_25.lft_op_4 <X> T_13_25.lc_trk_g1_4
 (21 6)  (715 406)  (715 406)  routing T_13_25.lft_op_7 <X> T_13_25.lc_trk_g1_7
 (22 6)  (716 406)  (716 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (718 406)  (718 406)  routing T_13_25.lft_op_7 <X> T_13_25.lc_trk_g1_7
 (15 7)  (709 407)  (709 407)  routing T_13_25.lft_op_4 <X> T_13_25.lc_trk_g1_4
 (17 7)  (711 407)  (711 407)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (16 8)  (710 408)  (710 408)  routing T_13_25.sp4_v_b_33 <X> T_13_25.lc_trk_g2_1
 (17 8)  (711 408)  (711 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (712 408)  (712 408)  routing T_13_25.sp4_v_b_33 <X> T_13_25.lc_trk_g2_1
 (22 8)  (716 408)  (716 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (717 408)  (717 408)  routing T_13_25.sp12_v_b_11 <X> T_13_25.lc_trk_g2_3
 (25 8)  (719 408)  (719 408)  routing T_13_25.wire_logic_cluster/lc_2/out <X> T_13_25.lc_trk_g2_2
 (18 9)  (712 409)  (712 409)  routing T_13_25.sp4_v_b_33 <X> T_13_25.lc_trk_g2_1
 (22 9)  (716 409)  (716 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 10)  (720 410)  (720 410)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (722 410)  (722 410)  routing T_13_25.lc_trk_g2_2 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 410)  (723 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 410)  (725 410)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 410)  (726 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 410)  (727 410)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (728 410)  (728 410)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 410)  (730 410)  LC_5 Logic Functioning bit
 (37 10)  (731 410)  (731 410)  LC_5 Logic Functioning bit
 (38 10)  (732 410)  (732 410)  LC_5 Logic Functioning bit
 (39 10)  (733 410)  (733 410)  LC_5 Logic Functioning bit
 (41 10)  (735 410)  (735 410)  LC_5 Logic Functioning bit
 (42 10)  (736 410)  (736 410)  LC_5 Logic Functioning bit
 (43 10)  (737 410)  (737 410)  LC_5 Logic Functioning bit
 (47 10)  (741 410)  (741 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (721 411)  (721 411)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 411)  (723 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 411)  (724 411)  routing T_13_25.lc_trk_g2_2 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (725 411)  (725 411)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 411)  (726 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (727 411)  (727 411)  routing T_13_25.lc_trk_g2_1 <X> T_13_25.input_2_5
 (36 11)  (730 411)  (730 411)  LC_5 Logic Functioning bit
 (37 11)  (731 411)  (731 411)  LC_5 Logic Functioning bit
 (39 11)  (733 411)  (733 411)  LC_5 Logic Functioning bit
 (40 11)  (734 411)  (734 411)  LC_5 Logic Functioning bit
 (42 11)  (736 411)  (736 411)  LC_5 Logic Functioning bit
 (43 11)  (737 411)  (737 411)  LC_5 Logic Functioning bit
 (14 12)  (708 412)  (708 412)  routing T_13_25.sp4_h_r_40 <X> T_13_25.lc_trk_g3_0
 (21 12)  (715 412)  (715 412)  routing T_13_25.sp4_v_t_22 <X> T_13_25.lc_trk_g3_3
 (22 12)  (716 412)  (716 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (717 412)  (717 412)  routing T_13_25.sp4_v_t_22 <X> T_13_25.lc_trk_g3_3
 (26 12)  (720 412)  (720 412)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (722 412)  (722 412)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 412)  (723 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 412)  (726 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 412)  (727 412)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 412)  (728 412)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (729 412)  (729 412)  routing T_13_25.lc_trk_g0_4 <X> T_13_25.input_2_6
 (37 12)  (731 412)  (731 412)  LC_6 Logic Functioning bit
 (38 12)  (732 412)  (732 412)  LC_6 Logic Functioning bit
 (39 12)  (733 412)  (733 412)  LC_6 Logic Functioning bit
 (41 12)  (735 412)  (735 412)  LC_6 Logic Functioning bit
 (42 12)  (736 412)  (736 412)  LC_6 Logic Functioning bit
 (43 12)  (737 412)  (737 412)  LC_6 Logic Functioning bit
 (8 13)  (702 413)  (702 413)  routing T_13_25.sp4_h_l_41 <X> T_13_25.sp4_v_b_10
 (9 13)  (703 413)  (703 413)  routing T_13_25.sp4_h_l_41 <X> T_13_25.sp4_v_b_10
 (10 13)  (704 413)  (704 413)  routing T_13_25.sp4_h_l_41 <X> T_13_25.sp4_v_b_10
 (14 13)  (708 413)  (708 413)  routing T_13_25.sp4_h_r_40 <X> T_13_25.lc_trk_g3_0
 (15 13)  (709 413)  (709 413)  routing T_13_25.sp4_h_r_40 <X> T_13_25.lc_trk_g3_0
 (16 13)  (710 413)  (710 413)  routing T_13_25.sp4_h_r_40 <X> T_13_25.lc_trk_g3_0
 (17 13)  (711 413)  (711 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (715 413)  (715 413)  routing T_13_25.sp4_v_t_22 <X> T_13_25.lc_trk_g3_3
 (22 13)  (716 413)  (716 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (720 413)  (720 413)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 413)  (723 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 413)  (724 413)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 413)  (726 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (730 413)  (730 413)  LC_6 Logic Functioning bit
 (37 13)  (731 413)  (731 413)  LC_6 Logic Functioning bit
 (39 13)  (733 413)  (733 413)  LC_6 Logic Functioning bit
 (40 13)  (734 413)  (734 413)  LC_6 Logic Functioning bit
 (41 13)  (735 413)  (735 413)  LC_6 Logic Functioning bit
 (43 13)  (737 413)  (737 413)  LC_6 Logic Functioning bit
 (21 14)  (715 414)  (715 414)  routing T_13_25.sp4_h_l_34 <X> T_13_25.lc_trk_g3_7
 (22 14)  (716 414)  (716 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (717 414)  (717 414)  routing T_13_25.sp4_h_l_34 <X> T_13_25.lc_trk_g3_7
 (24 14)  (718 414)  (718 414)  routing T_13_25.sp4_h_l_34 <X> T_13_25.lc_trk_g3_7
 (21 15)  (715 415)  (715 415)  routing T_13_25.sp4_h_l_34 <X> T_13_25.lc_trk_g3_7


LogicTile_14_25

 (19 7)  (767 407)  (767 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_1_24

 (14 0)  (68 384)  (68 384)  routing T_1_24.sp4_v_b_8 <X> T_1_24.lc_trk_g0_0
 (15 0)  (69 384)  (69 384)  routing T_1_24.bot_op_1 <X> T_1_24.lc_trk_g0_1
 (17 0)  (71 384)  (71 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (82 384)  (82 384)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 384)  (83 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 384)  (84 384)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 384)  (86 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (89 384)  (89 384)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.input_2_0
 (36 0)  (90 384)  (90 384)  LC_0 Logic Functioning bit
 (39 0)  (93 384)  (93 384)  LC_0 Logic Functioning bit
 (41 0)  (95 384)  (95 384)  LC_0 Logic Functioning bit
 (42 0)  (96 384)  (96 384)  LC_0 Logic Functioning bit
 (44 0)  (98 384)  (98 384)  LC_0 Logic Functioning bit
 (14 1)  (68 385)  (68 385)  routing T_1_24.sp4_v_b_8 <X> T_1_24.lc_trk_g0_0
 (16 1)  (70 385)  (70 385)  routing T_1_24.sp4_v_b_8 <X> T_1_24.lc_trk_g0_0
 (17 1)  (71 385)  (71 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (30 1)  (84 385)  (84 385)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 385)  (86 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (88 385)  (88 385)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.input_2_0
 (35 1)  (89 385)  (89 385)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.input_2_0
 (36 1)  (90 385)  (90 385)  LC_0 Logic Functioning bit
 (39 1)  (93 385)  (93 385)  LC_0 Logic Functioning bit
 (41 1)  (95 385)  (95 385)  LC_0 Logic Functioning bit
 (42 1)  (96 385)  (96 385)  LC_0 Logic Functioning bit
 (49 1)  (103 385)  (103 385)  Carry_In_Mux bit 

 (51 1)  (105 385)  (105 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (11 2)  (65 386)  (65 386)  routing T_1_24.sp4_v_b_6 <X> T_1_24.sp4_v_t_39
 (13 2)  (67 386)  (67 386)  routing T_1_24.sp4_v_b_6 <X> T_1_24.sp4_v_t_39
 (22 2)  (76 386)  (76 386)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (32 2)  (86 386)  (86 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (94 386)  (94 386)  LC_1 Logic Functioning bit
 (41 2)  (95 386)  (95 386)  LC_1 Logic Functioning bit
 (42 2)  (96 386)  (96 386)  LC_1 Logic Functioning bit
 (43 2)  (97 386)  (97 386)  LC_1 Logic Functioning bit
 (22 3)  (76 387)  (76 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (77 387)  (77 387)  routing T_1_24.sp4_v_b_22 <X> T_1_24.lc_trk_g0_6
 (24 3)  (78 387)  (78 387)  routing T_1_24.sp4_v_b_22 <X> T_1_24.lc_trk_g0_6
 (40 3)  (94 387)  (94 387)  LC_1 Logic Functioning bit
 (41 3)  (95 387)  (95 387)  LC_1 Logic Functioning bit
 (42 3)  (96 387)  (96 387)  LC_1 Logic Functioning bit
 (43 3)  (97 387)  (97 387)  LC_1 Logic Functioning bit
 (51 3)  (105 387)  (105 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (79 388)  (79 388)  routing T_1_24.sp4_h_r_10 <X> T_1_24.lc_trk_g1_2
 (28 4)  (82 388)  (82 388)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 388)  (83 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 388)  (85 388)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 388)  (86 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 388)  (90 388)  LC_2 Logic Functioning bit
 (37 4)  (91 388)  (91 388)  LC_2 Logic Functioning bit
 (38 4)  (92 388)  (92 388)  LC_2 Logic Functioning bit
 (39 4)  (93 388)  (93 388)  LC_2 Logic Functioning bit
 (41 4)  (95 388)  (95 388)  LC_2 Logic Functioning bit
 (43 4)  (97 388)  (97 388)  LC_2 Logic Functioning bit
 (22 5)  (76 389)  (76 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (77 389)  (77 389)  routing T_1_24.sp4_h_r_10 <X> T_1_24.lc_trk_g1_2
 (24 5)  (78 389)  (78 389)  routing T_1_24.sp4_h_r_10 <X> T_1_24.lc_trk_g1_2
 (30 5)  (84 389)  (84 389)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (85 389)  (85 389)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 389)  (90 389)  LC_2 Logic Functioning bit
 (37 5)  (91 389)  (91 389)  LC_2 Logic Functioning bit
 (38 5)  (92 389)  (92 389)  LC_2 Logic Functioning bit
 (39 5)  (93 389)  (93 389)  LC_2 Logic Functioning bit
 (41 5)  (95 389)  (95 389)  LC_2 Logic Functioning bit
 (43 5)  (97 389)  (97 389)  LC_2 Logic Functioning bit
 (47 5)  (101 389)  (101 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 6)  (76 390)  (76 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (32 6)  (86 390)  (86 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 390)  (87 390)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 390)  (90 390)  LC_3 Logic Functioning bit
 (38 6)  (92 390)  (92 390)  LC_3 Logic Functioning bit
 (46 6)  (100 390)  (100 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (75 391)  (75 391)  routing T_1_24.sp4_r_v_b_31 <X> T_1_24.lc_trk_g1_7
 (26 7)  (80 391)  (80 391)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 391)  (81 391)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 391)  (82 391)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 391)  (83 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (85 391)  (85 391)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (91 391)  (91 391)  LC_3 Logic Functioning bit
 (39 7)  (93 391)  (93 391)  LC_3 Logic Functioning bit
 (8 8)  (62 392)  (62 392)  routing T_1_24.sp4_v_b_1 <X> T_1_24.sp4_h_r_7
 (9 8)  (63 392)  (63 392)  routing T_1_24.sp4_v_b_1 <X> T_1_24.sp4_h_r_7
 (10 8)  (64 392)  (64 392)  routing T_1_24.sp4_v_b_1 <X> T_1_24.sp4_h_r_7
 (14 8)  (68 392)  (68 392)  routing T_1_24.rgt_op_0 <X> T_1_24.lc_trk_g2_0
 (22 8)  (76 392)  (76 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (77 392)  (77 392)  routing T_1_24.sp4_v_t_30 <X> T_1_24.lc_trk_g2_3
 (24 8)  (78 392)  (78 392)  routing T_1_24.sp4_v_t_30 <X> T_1_24.lc_trk_g2_3
 (25 8)  (79 392)  (79 392)  routing T_1_24.sp4_h_r_34 <X> T_1_24.lc_trk_g2_2
 (28 8)  (82 392)  (82 392)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 392)  (83 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 392)  (84 392)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 392)  (86 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 392)  (88 392)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 392)  (90 392)  LC_4 Logic Functioning bit
 (38 8)  (92 392)  (92 392)  LC_4 Logic Functioning bit
 (40 8)  (94 392)  (94 392)  LC_4 Logic Functioning bit
 (42 8)  (96 392)  (96 392)  LC_4 Logic Functioning bit
 (51 8)  (105 392)  (105 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (69 393)  (69 393)  routing T_1_24.rgt_op_0 <X> T_1_24.lc_trk_g2_0
 (17 9)  (71 393)  (71 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (76 393)  (76 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (77 393)  (77 393)  routing T_1_24.sp4_h_r_34 <X> T_1_24.lc_trk_g2_2
 (24 9)  (78 393)  (78 393)  routing T_1_24.sp4_h_r_34 <X> T_1_24.lc_trk_g2_2
 (31 9)  (85 393)  (85 393)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 393)  (90 393)  LC_4 Logic Functioning bit
 (38 9)  (92 393)  (92 393)  LC_4 Logic Functioning bit
 (40 9)  (94 393)  (94 393)  LC_4 Logic Functioning bit
 (42 9)  (96 393)  (96 393)  LC_4 Logic Functioning bit
 (16 10)  (70 394)  (70 394)  routing T_1_24.sp12_v_b_21 <X> T_1_24.lc_trk_g2_5
 (17 10)  (71 394)  (71 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (75 394)  (75 394)  routing T_1_24.wire_logic_cluster/lc_7/out <X> T_1_24.lc_trk_g2_7
 (22 10)  (76 394)  (76 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (83 394)  (83 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 394)  (86 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 394)  (87 394)  routing T_1_24.lc_trk_g2_0 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (91 394)  (91 394)  LC_5 Logic Functioning bit
 (39 10)  (93 394)  (93 394)  LC_5 Logic Functioning bit
 (41 10)  (95 394)  (95 394)  LC_5 Logic Functioning bit
 (43 10)  (97 394)  (97 394)  LC_5 Logic Functioning bit
 (18 11)  (72 395)  (72 395)  routing T_1_24.sp12_v_b_21 <X> T_1_24.lc_trk_g2_5
 (29 11)  (83 395)  (83 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (91 395)  (91 395)  LC_5 Logic Functioning bit
 (39 11)  (93 395)  (93 395)  LC_5 Logic Functioning bit
 (41 11)  (95 395)  (95 395)  LC_5 Logic Functioning bit
 (43 11)  (97 395)  (97 395)  LC_5 Logic Functioning bit
 (0 12)  (54 396)  (54 396)  routing T_1_24.glb_netwk_6 <X> T_1_24.glb2local_3
 (1 12)  (55 396)  (55 396)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (1 13)  (55 397)  (55 397)  routing T_1_24.glb_netwk_6 <X> T_1_24.glb2local_3
 (22 13)  (76 397)  (76 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (4 14)  (58 398)  (58 398)  routing T_1_24.sp4_v_b_1 <X> T_1_24.sp4_v_t_44
 (6 14)  (60 398)  (60 398)  routing T_1_24.sp4_v_b_1 <X> T_1_24.sp4_v_t_44
 (21 14)  (75 398)  (75 398)  routing T_1_24.rgt_op_7 <X> T_1_24.lc_trk_g3_7
 (22 14)  (76 398)  (76 398)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (78 398)  (78 398)  routing T_1_24.rgt_op_7 <X> T_1_24.lc_trk_g3_7
 (29 14)  (83 398)  (83 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 398)  (84 398)  routing T_1_24.lc_trk_g0_6 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 398)  (85 398)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 398)  (86 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 398)  (87 398)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 398)  (88 398)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 398)  (90 398)  LC_7 Logic Functioning bit
 (37 14)  (91 398)  (91 398)  LC_7 Logic Functioning bit
 (38 14)  (92 398)  (92 398)  LC_7 Logic Functioning bit
 (39 14)  (93 398)  (93 398)  LC_7 Logic Functioning bit
 (41 14)  (95 398)  (95 398)  LC_7 Logic Functioning bit
 (43 14)  (97 398)  (97 398)  LC_7 Logic Functioning bit
 (8 15)  (62 399)  (62 399)  routing T_1_24.sp4_h_r_10 <X> T_1_24.sp4_v_t_47
 (9 15)  (63 399)  (63 399)  routing T_1_24.sp4_h_r_10 <X> T_1_24.sp4_v_t_47
 (30 15)  (84 399)  (84 399)  routing T_1_24.lc_trk_g0_6 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 399)  (85 399)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 399)  (90 399)  LC_7 Logic Functioning bit
 (37 15)  (91 399)  (91 399)  LC_7 Logic Functioning bit
 (38 15)  (92 399)  (92 399)  LC_7 Logic Functioning bit
 (39 15)  (93 399)  (93 399)  LC_7 Logic Functioning bit
 (41 15)  (95 399)  (95 399)  LC_7 Logic Functioning bit
 (43 15)  (97 399)  (97 399)  LC_7 Logic Functioning bit


LogicTile_2_24

 (14 0)  (122 384)  (122 384)  routing T_2_24.sp4_v_b_8 <X> T_2_24.lc_trk_g0_0
 (22 0)  (130 384)  (130 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (133 384)  (133 384)  routing T_2_24.sp4_v_b_2 <X> T_2_24.lc_trk_g0_2
 (32 0)  (140 384)  (140 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (144 384)  (144 384)  LC_0 Logic Functioning bit
 (37 0)  (145 384)  (145 384)  LC_0 Logic Functioning bit
 (38 0)  (146 384)  (146 384)  LC_0 Logic Functioning bit
 (39 0)  (147 384)  (147 384)  LC_0 Logic Functioning bit
 (45 0)  (153 384)  (153 384)  LC_0 Logic Functioning bit
 (14 1)  (122 385)  (122 385)  routing T_2_24.sp4_v_b_8 <X> T_2_24.lc_trk_g0_0
 (16 1)  (124 385)  (124 385)  routing T_2_24.sp4_v_b_8 <X> T_2_24.lc_trk_g0_0
 (17 1)  (125 385)  (125 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (129 385)  (129 385)  routing T_2_24.sp4_r_v_b_32 <X> T_2_24.lc_trk_g0_3
 (22 1)  (130 385)  (130 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (131 385)  (131 385)  routing T_2_24.sp4_v_b_2 <X> T_2_24.lc_trk_g0_2
 (31 1)  (139 385)  (139 385)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (144 385)  (144 385)  LC_0 Logic Functioning bit
 (37 1)  (145 385)  (145 385)  LC_0 Logic Functioning bit
 (38 1)  (146 385)  (146 385)  LC_0 Logic Functioning bit
 (39 1)  (147 385)  (147 385)  LC_0 Logic Functioning bit
 (47 1)  (155 385)  (155 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (108 386)  (108 386)  routing T_2_24.glb_netwk_7 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (1 2)  (109 386)  (109 386)  routing T_2_24.glb_netwk_7 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (110 386)  (110 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (139 386)  (139 386)  routing T_2_24.lc_trk_g2_4 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 386)  (140 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 386)  (141 386)  routing T_2_24.lc_trk_g2_4 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 386)  (144 386)  LC_1 Logic Functioning bit
 (37 2)  (145 386)  (145 386)  LC_1 Logic Functioning bit
 (38 2)  (146 386)  (146 386)  LC_1 Logic Functioning bit
 (39 2)  (147 386)  (147 386)  LC_1 Logic Functioning bit
 (45 2)  (153 386)  (153 386)  LC_1 Logic Functioning bit
 (0 3)  (108 387)  (108 387)  routing T_2_24.glb_netwk_7 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (36 3)  (144 387)  (144 387)  LC_1 Logic Functioning bit
 (37 3)  (145 387)  (145 387)  LC_1 Logic Functioning bit
 (38 3)  (146 387)  (146 387)  LC_1 Logic Functioning bit
 (39 3)  (147 387)  (147 387)  LC_1 Logic Functioning bit
 (0 4)  (108 388)  (108 388)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_7/cen
 (1 4)  (109 388)  (109 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (133 388)  (133 388)  routing T_2_24.sp4_h_l_7 <X> T_2_24.lc_trk_g1_2
 (32 4)  (140 388)  (140 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 388)  (141 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 388)  (142 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 388)  (144 388)  LC_2 Logic Functioning bit
 (37 4)  (145 388)  (145 388)  LC_2 Logic Functioning bit
 (38 4)  (146 388)  (146 388)  LC_2 Logic Functioning bit
 (39 4)  (147 388)  (147 388)  LC_2 Logic Functioning bit
 (45 4)  (153 388)  (153 388)  LC_2 Logic Functioning bit
 (0 5)  (108 389)  (108 389)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_7/cen
 (1 5)  (109 389)  (109 389)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_7/cen
 (22 5)  (130 389)  (130 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (131 389)  (131 389)  routing T_2_24.sp4_h_l_7 <X> T_2_24.lc_trk_g1_2
 (24 5)  (132 389)  (132 389)  routing T_2_24.sp4_h_l_7 <X> T_2_24.lc_trk_g1_2
 (25 5)  (133 389)  (133 389)  routing T_2_24.sp4_h_l_7 <X> T_2_24.lc_trk_g1_2
 (36 5)  (144 389)  (144 389)  LC_2 Logic Functioning bit
 (37 5)  (145 389)  (145 389)  LC_2 Logic Functioning bit
 (38 5)  (146 389)  (146 389)  LC_2 Logic Functioning bit
 (39 5)  (147 389)  (147 389)  LC_2 Logic Functioning bit
 (13 6)  (121 390)  (121 390)  routing T_2_24.sp4_v_b_5 <X> T_2_24.sp4_v_t_40
 (16 6)  (124 390)  (124 390)  routing T_2_24.sp4_v_b_5 <X> T_2_24.lc_trk_g1_5
 (17 6)  (125 390)  (125 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (126 390)  (126 390)  routing T_2_24.sp4_v_b_5 <X> T_2_24.lc_trk_g1_5
 (29 6)  (137 390)  (137 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (144 390)  (144 390)  LC_3 Logic Functioning bit
 (38 6)  (146 390)  (146 390)  LC_3 Logic Functioning bit
 (41 6)  (149 390)  (149 390)  LC_3 Logic Functioning bit
 (43 6)  (151 390)  (151 390)  LC_3 Logic Functioning bit
 (45 6)  (153 390)  (153 390)  LC_3 Logic Functioning bit
 (9 7)  (117 391)  (117 391)  routing T_2_24.sp4_v_b_8 <X> T_2_24.sp4_v_t_41
 (10 7)  (118 391)  (118 391)  routing T_2_24.sp4_v_b_8 <X> T_2_24.sp4_v_t_41
 (36 7)  (144 391)  (144 391)  LC_3 Logic Functioning bit
 (38 7)  (146 391)  (146 391)  LC_3 Logic Functioning bit
 (41 7)  (149 391)  (149 391)  LC_3 Logic Functioning bit
 (43 7)  (151 391)  (151 391)  LC_3 Logic Functioning bit
 (36 8)  (144 392)  (144 392)  LC_4 Logic Functioning bit
 (38 8)  (146 392)  (146 392)  LC_4 Logic Functioning bit
 (41 8)  (149 392)  (149 392)  LC_4 Logic Functioning bit
 (43 8)  (151 392)  (151 392)  LC_4 Logic Functioning bit
 (45 8)  (153 392)  (153 392)  LC_4 Logic Functioning bit
 (26 9)  (134 393)  (134 393)  routing T_2_24.lc_trk_g0_2 <X> T_2_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 393)  (137 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (145 393)  (145 393)  LC_4 Logic Functioning bit
 (39 9)  (147 393)  (147 393)  LC_4 Logic Functioning bit
 (40 9)  (148 393)  (148 393)  LC_4 Logic Functioning bit
 (42 9)  (150 393)  (150 393)  LC_4 Logic Functioning bit
 (6 10)  (114 394)  (114 394)  routing T_2_24.sp4_h_l_36 <X> T_2_24.sp4_v_t_43
 (31 10)  (139 394)  (139 394)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 394)  (140 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 394)  (142 394)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 394)  (144 394)  LC_5 Logic Functioning bit
 (37 10)  (145 394)  (145 394)  LC_5 Logic Functioning bit
 (38 10)  (146 394)  (146 394)  LC_5 Logic Functioning bit
 (39 10)  (147 394)  (147 394)  LC_5 Logic Functioning bit
 (45 10)  (153 394)  (153 394)  LC_5 Logic Functioning bit
 (9 11)  (117 395)  (117 395)  routing T_2_24.sp4_v_b_11 <X> T_2_24.sp4_v_t_42
 (10 11)  (118 395)  (118 395)  routing T_2_24.sp4_v_b_11 <X> T_2_24.sp4_v_t_42
 (17 11)  (125 395)  (125 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (144 395)  (144 395)  LC_5 Logic Functioning bit
 (37 11)  (145 395)  (145 395)  LC_5 Logic Functioning bit
 (38 11)  (146 395)  (146 395)  LC_5 Logic Functioning bit
 (39 11)  (147 395)  (147 395)  LC_5 Logic Functioning bit
 (21 12)  (129 396)  (129 396)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g3_3
 (22 12)  (130 396)  (130 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 396)  (132 396)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g3_3
 (32 12)  (140 396)  (140 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 396)  (142 396)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 396)  (144 396)  LC_6 Logic Functioning bit
 (37 12)  (145 396)  (145 396)  LC_6 Logic Functioning bit
 (38 12)  (146 396)  (146 396)  LC_6 Logic Functioning bit
 (39 12)  (147 396)  (147 396)  LC_6 Logic Functioning bit
 (45 12)  (153 396)  (153 396)  LC_6 Logic Functioning bit
 (14 13)  (122 397)  (122 397)  routing T_2_24.sp4_r_v_b_40 <X> T_2_24.lc_trk_g3_0
 (17 13)  (125 397)  (125 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (31 13)  (139 397)  (139 397)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (144 397)  (144 397)  LC_6 Logic Functioning bit
 (37 13)  (145 397)  (145 397)  LC_6 Logic Functioning bit
 (38 13)  (146 397)  (146 397)  LC_6 Logic Functioning bit
 (39 13)  (147 397)  (147 397)  LC_6 Logic Functioning bit
 (0 14)  (108 398)  (108 398)  routing T_2_24.glb_netwk_6 <X> T_2_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 398)  (109 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (130 398)  (130 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (139 398)  (139 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 398)  (140 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 398)  (141 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 398)  (142 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 398)  (144 398)  LC_7 Logic Functioning bit
 (37 14)  (145 398)  (145 398)  LC_7 Logic Functioning bit
 (38 14)  (146 398)  (146 398)  LC_7 Logic Functioning bit
 (39 14)  (147 398)  (147 398)  LC_7 Logic Functioning bit
 (45 14)  (153 398)  (153 398)  LC_7 Logic Functioning bit
 (0 15)  (108 399)  (108 399)  routing T_2_24.glb_netwk_6 <X> T_2_24.wire_logic_cluster/lc_7/s_r
 (9 15)  (117 399)  (117 399)  routing T_2_24.sp4_v_b_2 <X> T_2_24.sp4_v_t_47
 (10 15)  (118 399)  (118 399)  routing T_2_24.sp4_v_b_2 <X> T_2_24.sp4_v_t_47
 (21 15)  (129 399)  (129 399)  routing T_2_24.sp4_r_v_b_47 <X> T_2_24.lc_trk_g3_7
 (31 15)  (139 399)  (139 399)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 399)  (144 399)  LC_7 Logic Functioning bit
 (37 15)  (145 399)  (145 399)  LC_7 Logic Functioning bit
 (38 15)  (146 399)  (146 399)  LC_7 Logic Functioning bit
 (39 15)  (147 399)  (147 399)  LC_7 Logic Functioning bit


LogicTile_3_24

 (12 0)  (174 384)  (174 384)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_h_r_2
 (11 1)  (173 385)  (173 385)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_h_r_2
 (13 1)  (175 385)  (175 385)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_h_r_2
 (0 2)  (162 386)  (162 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (1 2)  (163 386)  (163 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (164 386)  (164 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (168 386)  (168 386)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_v_t_37
 (31 2)  (193 386)  (193 386)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 386)  (194 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 386)  (195 386)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 386)  (196 386)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 386)  (198 386)  LC_1 Logic Functioning bit
 (37 2)  (199 386)  (199 386)  LC_1 Logic Functioning bit
 (38 2)  (200 386)  (200 386)  LC_1 Logic Functioning bit
 (39 2)  (201 386)  (201 386)  LC_1 Logic Functioning bit
 (45 2)  (207 386)  (207 386)  LC_1 Logic Functioning bit
 (0 3)  (162 387)  (162 387)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (5 3)  (167 387)  (167 387)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_v_t_37
 (17 3)  (179 387)  (179 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (31 3)  (193 387)  (193 387)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 387)  (198 387)  LC_1 Logic Functioning bit
 (37 3)  (199 387)  (199 387)  LC_1 Logic Functioning bit
 (38 3)  (200 387)  (200 387)  LC_1 Logic Functioning bit
 (39 3)  (201 387)  (201 387)  LC_1 Logic Functioning bit
 (47 3)  (209 387)  (209 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (162 388)  (162 388)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (1 4)  (163 388)  (163 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (163 389)  (163 389)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (0 6)  (162 390)  (162 390)  routing T_3_24.glb_netwk_6 <X> T_3_24.glb2local_0
 (1 6)  (163 390)  (163 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (28 6)  (190 390)  (190 390)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 390)  (191 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 390)  (192 390)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 390)  (193 390)  routing T_3_24.lc_trk_g0_4 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 390)  (194 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 390)  (198 390)  LC_3 Logic Functioning bit
 (37 6)  (199 390)  (199 390)  LC_3 Logic Functioning bit
 (38 6)  (200 390)  (200 390)  LC_3 Logic Functioning bit
 (39 6)  (201 390)  (201 390)  LC_3 Logic Functioning bit
 (41 6)  (203 390)  (203 390)  LC_3 Logic Functioning bit
 (43 6)  (205 390)  (205 390)  LC_3 Logic Functioning bit
 (1 7)  (163 391)  (163 391)  routing T_3_24.glb_netwk_6 <X> T_3_24.glb2local_0
 (30 7)  (192 391)  (192 391)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (198 391)  (198 391)  LC_3 Logic Functioning bit
 (37 7)  (199 391)  (199 391)  LC_3 Logic Functioning bit
 (38 7)  (200 391)  (200 391)  LC_3 Logic Functioning bit
 (39 7)  (201 391)  (201 391)  LC_3 Logic Functioning bit
 (41 7)  (203 391)  (203 391)  LC_3 Logic Functioning bit
 (43 7)  (205 391)  (205 391)  LC_3 Logic Functioning bit
 (25 8)  (187 392)  (187 392)  routing T_3_24.bnl_op_2 <X> T_3_24.lc_trk_g2_2
 (22 9)  (184 393)  (184 393)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (187 393)  (187 393)  routing T_3_24.bnl_op_2 <X> T_3_24.lc_trk_g2_2
 (25 10)  (187 394)  (187 394)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g2_6
 (22 11)  (184 395)  (184 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (185 395)  (185 395)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g2_6
 (24 11)  (186 395)  (186 395)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g2_6
 (25 11)  (187 395)  (187 395)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g2_6
 (0 14)  (162 398)  (162 398)  routing T_3_24.glb_netwk_6 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 398)  (163 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (9 14)  (171 398)  (171 398)  routing T_3_24.sp4_v_b_10 <X> T_3_24.sp4_h_l_47
 (22 14)  (184 398)  (184 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (185 398)  (185 398)  routing T_3_24.sp4_v_b_47 <X> T_3_24.lc_trk_g3_7
 (24 14)  (186 398)  (186 398)  routing T_3_24.sp4_v_b_47 <X> T_3_24.lc_trk_g3_7
 (0 15)  (162 399)  (162 399)  routing T_3_24.glb_netwk_6 <X> T_3_24.wire_logic_cluster/lc_7/s_r


LogicTile_4_24

 (14 0)  (230 384)  (230 384)  routing T_4_24.sp4_v_b_0 <X> T_4_24.lc_trk_g0_0
 (22 0)  (238 384)  (238 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (241 384)  (241 384)  routing T_4_24.sp4_v_b_10 <X> T_4_24.lc_trk_g0_2
 (28 0)  (244 384)  (244 384)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 384)  (245 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 384)  (246 384)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (44 0)  (260 384)  (260 384)  LC_0 Logic Functioning bit
 (4 1)  (220 385)  (220 385)  routing T_4_24.sp4_v_t_42 <X> T_4_24.sp4_h_r_0
 (16 1)  (232 385)  (232 385)  routing T_4_24.sp4_v_b_0 <X> T_4_24.lc_trk_g0_0
 (17 1)  (233 385)  (233 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (238 385)  (238 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (239 385)  (239 385)  routing T_4_24.sp4_v_b_10 <X> T_4_24.lc_trk_g0_2
 (25 1)  (241 385)  (241 385)  routing T_4_24.sp4_v_b_10 <X> T_4_24.lc_trk_g0_2
 (30 1)  (246 385)  (246 385)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (50 1)  (266 385)  (266 385)  Carry_In_Mux bit 

 (14 2)  (230 386)  (230 386)  routing T_4_24.sp4_v_b_4 <X> T_4_24.lc_trk_g0_4
 (29 2)  (245 386)  (245 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 386)  (248 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 386)  (252 386)  LC_1 Logic Functioning bit
 (37 2)  (253 386)  (253 386)  LC_1 Logic Functioning bit
 (38 2)  (254 386)  (254 386)  LC_1 Logic Functioning bit
 (39 2)  (255 386)  (255 386)  LC_1 Logic Functioning bit
 (44 2)  (260 386)  (260 386)  LC_1 Logic Functioning bit
 (16 3)  (232 387)  (232 387)  routing T_4_24.sp4_v_b_4 <X> T_4_24.lc_trk_g0_4
 (17 3)  (233 387)  (233 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (36 3)  (252 387)  (252 387)  LC_1 Logic Functioning bit
 (37 3)  (253 387)  (253 387)  LC_1 Logic Functioning bit
 (38 3)  (254 387)  (254 387)  LC_1 Logic Functioning bit
 (39 3)  (255 387)  (255 387)  LC_1 Logic Functioning bit
 (47 3)  (263 387)  (263 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (227 388)  (227 388)  routing T_4_24.sp4_h_l_46 <X> T_4_24.sp4_v_b_5
 (13 4)  (229 388)  (229 388)  routing T_4_24.sp4_h_l_46 <X> T_4_24.sp4_v_b_5
 (16 4)  (232 388)  (232 388)  routing T_4_24.sp4_v_b_9 <X> T_4_24.lc_trk_g1_1
 (17 4)  (233 388)  (233 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (234 388)  (234 388)  routing T_4_24.sp4_v_b_9 <X> T_4_24.lc_trk_g1_1
 (25 4)  (241 388)  (241 388)  routing T_4_24.sp4_v_b_2 <X> T_4_24.lc_trk_g1_2
 (27 4)  (243 388)  (243 388)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 388)  (245 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 388)  (248 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 388)  (252 388)  LC_2 Logic Functioning bit
 (37 4)  (253 388)  (253 388)  LC_2 Logic Functioning bit
 (38 4)  (254 388)  (254 388)  LC_2 Logic Functioning bit
 (39 4)  (255 388)  (255 388)  LC_2 Logic Functioning bit
 (44 4)  (260 388)  (260 388)  LC_2 Logic Functioning bit
 (12 5)  (228 389)  (228 389)  routing T_4_24.sp4_h_l_46 <X> T_4_24.sp4_v_b_5
 (18 5)  (234 389)  (234 389)  routing T_4_24.sp4_v_b_9 <X> T_4_24.lc_trk_g1_1
 (22 5)  (238 389)  (238 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (239 389)  (239 389)  routing T_4_24.sp4_v_b_2 <X> T_4_24.lc_trk_g1_2
 (30 5)  (246 389)  (246 389)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (252 389)  (252 389)  LC_2 Logic Functioning bit
 (37 5)  (253 389)  (253 389)  LC_2 Logic Functioning bit
 (38 5)  (254 389)  (254 389)  LC_2 Logic Functioning bit
 (39 5)  (255 389)  (255 389)  LC_2 Logic Functioning bit
 (52 5)  (268 389)  (268 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (237 390)  (237 390)  routing T_4_24.sp4_v_b_15 <X> T_4_24.lc_trk_g1_7
 (22 6)  (238 390)  (238 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (239 390)  (239 390)  routing T_4_24.sp4_v_b_15 <X> T_4_24.lc_trk_g1_7
 (25 6)  (241 390)  (241 390)  routing T_4_24.sp4_v_b_6 <X> T_4_24.lc_trk_g1_6
 (29 6)  (245 390)  (245 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 390)  (246 390)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 390)  (248 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 390)  (252 390)  LC_3 Logic Functioning bit
 (37 6)  (253 390)  (253 390)  LC_3 Logic Functioning bit
 (38 6)  (254 390)  (254 390)  LC_3 Logic Functioning bit
 (39 6)  (255 390)  (255 390)  LC_3 Logic Functioning bit
 (44 6)  (260 390)  (260 390)  LC_3 Logic Functioning bit
 (21 7)  (237 391)  (237 391)  routing T_4_24.sp4_v_b_15 <X> T_4_24.lc_trk_g1_7
 (22 7)  (238 391)  (238 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (239 391)  (239 391)  routing T_4_24.sp4_v_b_6 <X> T_4_24.lc_trk_g1_6
 (36 7)  (252 391)  (252 391)  LC_3 Logic Functioning bit
 (37 7)  (253 391)  (253 391)  LC_3 Logic Functioning bit
 (38 7)  (254 391)  (254 391)  LC_3 Logic Functioning bit
 (39 7)  (255 391)  (255 391)  LC_3 Logic Functioning bit
 (13 8)  (229 392)  (229 392)  routing T_4_24.sp4_h_l_45 <X> T_4_24.sp4_v_b_8
 (27 8)  (243 392)  (243 392)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 392)  (245 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 392)  (246 392)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 392)  (248 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 392)  (252 392)  LC_4 Logic Functioning bit
 (37 8)  (253 392)  (253 392)  LC_4 Logic Functioning bit
 (38 8)  (254 392)  (254 392)  LC_4 Logic Functioning bit
 (39 8)  (255 392)  (255 392)  LC_4 Logic Functioning bit
 (44 8)  (260 392)  (260 392)  LC_4 Logic Functioning bit
 (51 8)  (267 392)  (267 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (228 393)  (228 393)  routing T_4_24.sp4_h_l_45 <X> T_4_24.sp4_v_b_8
 (30 9)  (246 393)  (246 393)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (252 393)  (252 393)  LC_4 Logic Functioning bit
 (37 9)  (253 393)  (253 393)  LC_4 Logic Functioning bit
 (38 9)  (254 393)  (254 393)  LC_4 Logic Functioning bit
 (39 9)  (255 393)  (255 393)  LC_4 Logic Functioning bit
 (21 10)  (237 394)  (237 394)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g2_7
 (22 10)  (238 394)  (238 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 394)  (239 394)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g2_7
 (27 10)  (243 394)  (243 394)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 394)  (245 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 394)  (246 394)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 394)  (248 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 394)  (252 394)  LC_5 Logic Functioning bit
 (37 10)  (253 394)  (253 394)  LC_5 Logic Functioning bit
 (38 10)  (254 394)  (254 394)  LC_5 Logic Functioning bit
 (39 10)  (255 394)  (255 394)  LC_5 Logic Functioning bit
 (44 10)  (260 394)  (260 394)  LC_5 Logic Functioning bit
 (21 11)  (237 395)  (237 395)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g2_7
 (30 11)  (246 395)  (246 395)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (252 395)  (252 395)  LC_5 Logic Functioning bit
 (37 11)  (253 395)  (253 395)  LC_5 Logic Functioning bit
 (38 11)  (254 395)  (254 395)  LC_5 Logic Functioning bit
 (39 11)  (255 395)  (255 395)  LC_5 Logic Functioning bit
 (32 12)  (248 396)  (248 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 396)  (252 396)  LC_6 Logic Functioning bit
 (37 12)  (253 396)  (253 396)  LC_6 Logic Functioning bit
 (38 12)  (254 396)  (254 396)  LC_6 Logic Functioning bit
 (39 12)  (255 396)  (255 396)  LC_6 Logic Functioning bit
 (44 12)  (260 396)  (260 396)  LC_6 Logic Functioning bit
 (4 13)  (220 397)  (220 397)  routing T_4_24.sp4_v_t_41 <X> T_4_24.sp4_h_r_9
 (32 13)  (248 397)  (248 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (251 397)  (251 397)  routing T_4_24.lc_trk_g0_2 <X> T_4_24.input_2_6
 (36 13)  (252 397)  (252 397)  LC_6 Logic Functioning bit
 (37 13)  (253 397)  (253 397)  LC_6 Logic Functioning bit
 (38 13)  (254 397)  (254 397)  LC_6 Logic Functioning bit
 (39 13)  (255 397)  (255 397)  LC_6 Logic Functioning bit
 (51 13)  (267 397)  (267 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (27 14)  (243 398)  (243 398)  routing T_4_24.lc_trk_g1_1 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 398)  (245 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 398)  (248 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (252 398)  (252 398)  LC_7 Logic Functioning bit
 (37 14)  (253 398)  (253 398)  LC_7 Logic Functioning bit
 (38 14)  (254 398)  (254 398)  LC_7 Logic Functioning bit
 (39 14)  (255 398)  (255 398)  LC_7 Logic Functioning bit
 (44 14)  (260 398)  (260 398)  LC_7 Logic Functioning bit
 (51 14)  (267 398)  (267 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (32 15)  (248 399)  (248 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (251 399)  (251 399)  routing T_4_24.lc_trk_g0_3 <X> T_4_24.input_2_7
 (36 15)  (252 399)  (252 399)  LC_7 Logic Functioning bit
 (37 15)  (253 399)  (253 399)  LC_7 Logic Functioning bit
 (38 15)  (254 399)  (254 399)  LC_7 Logic Functioning bit
 (39 15)  (255 399)  (255 399)  LC_7 Logic Functioning bit


LogicTile_5_24

 (14 0)  (284 384)  (284 384)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g0_0
 (22 0)  (292 384)  (292 384)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (294 384)  (294 384)  routing T_5_24.top_op_3 <X> T_5_24.lc_trk_g0_3
 (27 0)  (297 384)  (297 384)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 384)  (299 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 384)  (300 384)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (302 384)  (302 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (307 384)  (307 384)  LC_0 Logic Functioning bit
 (39 0)  (309 384)  (309 384)  LC_0 Logic Functioning bit
 (41 0)  (311 384)  (311 384)  LC_0 Logic Functioning bit
 (43 0)  (313 384)  (313 384)  LC_0 Logic Functioning bit
 (46 0)  (316 384)  (316 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (284 385)  (284 385)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g0_0
 (16 1)  (286 385)  (286 385)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g0_0
 (17 1)  (287 385)  (287 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (291 385)  (291 385)  routing T_5_24.top_op_3 <X> T_5_24.lc_trk_g0_3
 (31 1)  (301 385)  (301 385)  routing T_5_24.lc_trk_g0_3 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (307 385)  (307 385)  LC_0 Logic Functioning bit
 (39 1)  (309 385)  (309 385)  LC_0 Logic Functioning bit
 (41 1)  (311 385)  (311 385)  LC_0 Logic Functioning bit
 (43 1)  (313 385)  (313 385)  LC_0 Logic Functioning bit
 (21 2)  (291 386)  (291 386)  routing T_5_24.sp4_h_l_2 <X> T_5_24.lc_trk_g0_7
 (22 2)  (292 386)  (292 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (293 386)  (293 386)  routing T_5_24.sp4_h_l_2 <X> T_5_24.lc_trk_g0_7
 (24 2)  (294 386)  (294 386)  routing T_5_24.sp4_h_l_2 <X> T_5_24.lc_trk_g0_7
 (29 2)  (299 386)  (299 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 386)  (301 386)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 386)  (302 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 386)  (304 386)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (41 2)  (311 386)  (311 386)  LC_1 Logic Functioning bit
 (43 2)  (313 386)  (313 386)  LC_1 Logic Functioning bit
 (14 3)  (284 387)  (284 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.lc_trk_g0_4
 (15 3)  (285 387)  (285 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.lc_trk_g0_4
 (16 3)  (286 387)  (286 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.lc_trk_g0_4
 (17 3)  (287 387)  (287 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (292 387)  (292 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (293 387)  (293 387)  routing T_5_24.sp12_h_r_14 <X> T_5_24.lc_trk_g0_6
 (28 3)  (298 387)  (298 387)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 387)  (299 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 387)  (301 387)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (14 4)  (284 388)  (284 388)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g1_0
 (26 4)  (296 388)  (296 388)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (297 388)  (297 388)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 388)  (298 388)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 388)  (299 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 388)  (302 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 388)  (304 388)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (305 388)  (305 388)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.input_2_2
 (36 4)  (306 388)  (306 388)  LC_2 Logic Functioning bit
 (38 4)  (308 388)  (308 388)  LC_2 Logic Functioning bit
 (43 4)  (313 388)  (313 388)  LC_2 Logic Functioning bit
 (14 5)  (284 389)  (284 389)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g1_0
 (16 5)  (286 389)  (286 389)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g1_0
 (17 5)  (287 389)  (287 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (296 389)  (296 389)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 389)  (297 389)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 389)  (299 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 389)  (302 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (303 389)  (303 389)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.input_2_2
 (34 5)  (304 389)  (304 389)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.input_2_2
 (35 5)  (305 389)  (305 389)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.input_2_2
 (42 5)  (312 389)  (312 389)  LC_2 Logic Functioning bit
 (14 6)  (284 390)  (284 390)  routing T_5_24.sp12_h_l_3 <X> T_5_24.lc_trk_g1_4
 (21 6)  (291 390)  (291 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (22 6)  (292 390)  (292 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (293 390)  (293 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (24 6)  (294 390)  (294 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (26 6)  (296 390)  (296 390)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 390)  (297 390)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 390)  (298 390)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 390)  (299 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 390)  (301 390)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 390)  (302 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 390)  (303 390)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 390)  (306 390)  LC_3 Logic Functioning bit
 (37 6)  (307 390)  (307 390)  LC_3 Logic Functioning bit
 (38 6)  (308 390)  (308 390)  LC_3 Logic Functioning bit
 (41 6)  (311 390)  (311 390)  LC_3 Logic Functioning bit
 (42 6)  (312 390)  (312 390)  LC_3 Logic Functioning bit
 (43 6)  (313 390)  (313 390)  LC_3 Logic Functioning bit
 (50 6)  (320 390)  (320 390)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (284 391)  (284 391)  routing T_5_24.sp12_h_l_3 <X> T_5_24.lc_trk_g1_4
 (15 7)  (285 391)  (285 391)  routing T_5_24.sp12_h_l_3 <X> T_5_24.lc_trk_g1_4
 (17 7)  (287 391)  (287 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (291 391)  (291 391)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (28 7)  (298 391)  (298 391)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 391)  (299 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (306 391)  (306 391)  LC_3 Logic Functioning bit
 (37 7)  (307 391)  (307 391)  LC_3 Logic Functioning bit
 (38 7)  (308 391)  (308 391)  LC_3 Logic Functioning bit
 (39 7)  (309 391)  (309 391)  LC_3 Logic Functioning bit
 (41 7)  (311 391)  (311 391)  LC_3 Logic Functioning bit
 (42 7)  (312 391)  (312 391)  LC_3 Logic Functioning bit
 (43 7)  (313 391)  (313 391)  LC_3 Logic Functioning bit
 (6 8)  (276 392)  (276 392)  routing T_5_24.sp4_v_t_38 <X> T_5_24.sp4_v_b_6
 (15 8)  (285 392)  (285 392)  routing T_5_24.sp4_v_t_28 <X> T_5_24.lc_trk_g2_1
 (16 8)  (286 392)  (286 392)  routing T_5_24.sp4_v_t_28 <X> T_5_24.lc_trk_g2_1
 (17 8)  (287 392)  (287 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (296 392)  (296 392)  routing T_5_24.lc_trk_g0_4 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (299 392)  (299 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 392)  (300 392)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 392)  (301 392)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 392)  (302 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 392)  (303 392)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 392)  (304 392)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (40 8)  (310 392)  (310 392)  LC_4 Logic Functioning bit
 (41 8)  (311 392)  (311 392)  LC_4 Logic Functioning bit
 (50 8)  (320 392)  (320 392)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (275 393)  (275 393)  routing T_5_24.sp4_v_t_38 <X> T_5_24.sp4_v_b_6
 (29 9)  (299 393)  (299 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 393)  (300 393)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (301 393)  (301 393)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 393)  (306 393)  LC_4 Logic Functioning bit
 (37 9)  (307 393)  (307 393)  LC_4 Logic Functioning bit
 (38 9)  (308 393)  (308 393)  LC_4 Logic Functioning bit
 (39 9)  (309 393)  (309 393)  LC_4 Logic Functioning bit
 (42 9)  (312 393)  (312 393)  LC_4 Logic Functioning bit
 (43 9)  (313 393)  (313 393)  LC_4 Logic Functioning bit
 (14 10)  (284 394)  (284 394)  routing T_5_24.sp4_v_b_36 <X> T_5_24.lc_trk_g2_4
 (15 10)  (285 394)  (285 394)  routing T_5_24.sp4_v_t_32 <X> T_5_24.lc_trk_g2_5
 (16 10)  (286 394)  (286 394)  routing T_5_24.sp4_v_t_32 <X> T_5_24.lc_trk_g2_5
 (17 10)  (287 394)  (287 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (31 10)  (301 394)  (301 394)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 394)  (302 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (308 394)  (308 394)  LC_5 Logic Functioning bit
 (39 10)  (309 394)  (309 394)  LC_5 Logic Functioning bit
 (42 10)  (312 394)  (312 394)  LC_5 Logic Functioning bit
 (43 10)  (313 394)  (313 394)  LC_5 Logic Functioning bit
 (47 10)  (317 394)  (317 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (320 394)  (320 394)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (284 395)  (284 395)  routing T_5_24.sp4_v_b_36 <X> T_5_24.lc_trk_g2_4
 (16 11)  (286 395)  (286 395)  routing T_5_24.sp4_v_b_36 <X> T_5_24.lc_trk_g2_4
 (17 11)  (287 395)  (287 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (31 11)  (301 395)  (301 395)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (38 11)  (308 395)  (308 395)  LC_5 Logic Functioning bit
 (39 11)  (309 395)  (309 395)  LC_5 Logic Functioning bit
 (42 11)  (312 395)  (312 395)  LC_5 Logic Functioning bit
 (43 11)  (313 395)  (313 395)  LC_5 Logic Functioning bit
 (11 12)  (281 396)  (281 396)  routing T_5_24.sp4_v_t_45 <X> T_5_24.sp4_v_b_11
 (14 12)  (284 396)  (284 396)  routing T_5_24.sp4_v_t_21 <X> T_5_24.lc_trk_g3_0
 (17 12)  (287 396)  (287 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 396)  (288 396)  routing T_5_24.wire_logic_cluster/lc_1/out <X> T_5_24.lc_trk_g3_1
 (12 13)  (282 397)  (282 397)  routing T_5_24.sp4_v_t_45 <X> T_5_24.sp4_v_b_11
 (13 13)  (283 397)  (283 397)  routing T_5_24.sp4_v_t_43 <X> T_5_24.sp4_h_r_11
 (14 13)  (284 397)  (284 397)  routing T_5_24.sp4_v_t_21 <X> T_5_24.lc_trk_g3_0
 (16 13)  (286 397)  (286 397)  routing T_5_24.sp4_v_t_21 <X> T_5_24.lc_trk_g3_0
 (17 13)  (287 397)  (287 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (11 14)  (281 398)  (281 398)  routing T_5_24.sp4_v_b_8 <X> T_5_24.sp4_v_t_46
 (22 14)  (292 398)  (292 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (293 398)  (293 398)  routing T_5_24.sp4_v_b_47 <X> T_5_24.lc_trk_g3_7
 (24 14)  (294 398)  (294 398)  routing T_5_24.sp4_v_b_47 <X> T_5_24.lc_trk_g3_7
 (12 15)  (282 399)  (282 399)  routing T_5_24.sp4_v_b_8 <X> T_5_24.sp4_v_t_46
 (22 15)  (292 399)  (292 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (293 399)  (293 399)  routing T_5_24.sp4_v_b_46 <X> T_5_24.lc_trk_g3_6
 (24 15)  (294 399)  (294 399)  routing T_5_24.sp4_v_b_46 <X> T_5_24.lc_trk_g3_6


RAM_Tile_6_24

 (12 4)  (336 388)  (336 388)  routing T_6_24.sp4_v_b_5 <X> T_6_24.sp4_h_r_5
 (10 5)  (334 389)  (334 389)  routing T_6_24.sp4_h_r_11 <X> T_6_24.sp4_v_b_4
 (11 5)  (335 389)  (335 389)  routing T_6_24.sp4_v_b_5 <X> T_6_24.sp4_h_r_5
 (4 9)  (328 393)  (328 393)  routing T_6_24.sp4_h_l_47 <X> T_6_24.sp4_h_r_6
 (6 9)  (330 393)  (330 393)  routing T_6_24.sp4_h_l_47 <X> T_6_24.sp4_h_r_6


LogicTile_7_24

 (10 0)  (376 384)  (376 384)  routing T_7_24.sp4_v_t_45 <X> T_7_24.sp4_h_r_1
 (11 0)  (377 384)  (377 384)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_v_b_2
 (13 0)  (379 384)  (379 384)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_v_b_2
 (27 0)  (393 384)  (393 384)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 384)  (395 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 384)  (398 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 384)  (402 384)  LC_0 Logic Functioning bit
 (39 0)  (405 384)  (405 384)  LC_0 Logic Functioning bit
 (41 0)  (407 384)  (407 384)  LC_0 Logic Functioning bit
 (42 0)  (408 384)  (408 384)  LC_0 Logic Functioning bit
 (44 0)  (410 384)  (410 384)  LC_0 Logic Functioning bit
 (30 1)  (396 385)  (396 385)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 385)  (398 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (399 385)  (399 385)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.input_2_0
 (35 1)  (401 385)  (401 385)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.input_2_0
 (36 1)  (402 385)  (402 385)  LC_0 Logic Functioning bit
 (39 1)  (405 385)  (405 385)  LC_0 Logic Functioning bit
 (41 1)  (407 385)  (407 385)  LC_0 Logic Functioning bit
 (42 1)  (408 385)  (408 385)  LC_0 Logic Functioning bit
 (47 1)  (413 385)  (413 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (415 385)  (415 385)  Carry_In_Mux bit 

 (16 2)  (382 386)  (382 386)  routing T_7_24.sp4_v_b_13 <X> T_7_24.lc_trk_g0_5
 (17 2)  (383 386)  (383 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (384 386)  (384 386)  routing T_7_24.sp4_v_b_13 <X> T_7_24.lc_trk_g0_5
 (28 2)  (394 386)  (394 386)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 386)  (395 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 386)  (398 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 386)  (402 386)  LC_1 Logic Functioning bit
 (39 2)  (405 386)  (405 386)  LC_1 Logic Functioning bit
 (41 2)  (407 386)  (407 386)  LC_1 Logic Functioning bit
 (42 2)  (408 386)  (408 386)  LC_1 Logic Functioning bit
 (44 2)  (410 386)  (410 386)  LC_1 Logic Functioning bit
 (14 3)  (380 387)  (380 387)  routing T_7_24.top_op_4 <X> T_7_24.lc_trk_g0_4
 (15 3)  (381 387)  (381 387)  routing T_7_24.top_op_4 <X> T_7_24.lc_trk_g0_4
 (17 3)  (383 387)  (383 387)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (384 387)  (384 387)  routing T_7_24.sp4_v_b_13 <X> T_7_24.lc_trk_g0_5
 (22 3)  (388 387)  (388 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (389 387)  (389 387)  routing T_7_24.sp4_h_r_6 <X> T_7_24.lc_trk_g0_6
 (24 3)  (390 387)  (390 387)  routing T_7_24.sp4_h_r_6 <X> T_7_24.lc_trk_g0_6
 (25 3)  (391 387)  (391 387)  routing T_7_24.sp4_h_r_6 <X> T_7_24.lc_trk_g0_6
 (32 3)  (398 387)  (398 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (400 387)  (400 387)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.input_2_1
 (36 3)  (402 387)  (402 387)  LC_1 Logic Functioning bit
 (39 3)  (405 387)  (405 387)  LC_1 Logic Functioning bit
 (41 3)  (407 387)  (407 387)  LC_1 Logic Functioning bit
 (42 3)  (408 387)  (408 387)  LC_1 Logic Functioning bit
 (47 3)  (413 387)  (413 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (377 388)  (377 388)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_v_b_5
 (25 4)  (391 388)  (391 388)  routing T_7_24.bnr_op_2 <X> T_7_24.lc_trk_g1_2
 (27 4)  (393 388)  (393 388)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 388)  (395 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 388)  (396 388)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 388)  (398 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (401 388)  (401 388)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.input_2_2
 (36 4)  (402 388)  (402 388)  LC_2 Logic Functioning bit
 (39 4)  (405 388)  (405 388)  LC_2 Logic Functioning bit
 (41 4)  (407 388)  (407 388)  LC_2 Logic Functioning bit
 (42 4)  (408 388)  (408 388)  LC_2 Logic Functioning bit
 (44 4)  (410 388)  (410 388)  LC_2 Logic Functioning bit
 (12 5)  (378 389)  (378 389)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_v_b_5
 (16 5)  (382 389)  (382 389)  routing T_7_24.sp12_h_r_8 <X> T_7_24.lc_trk_g1_0
 (17 5)  (383 389)  (383 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (388 389)  (388 389)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (391 389)  (391 389)  routing T_7_24.bnr_op_2 <X> T_7_24.lc_trk_g1_2
 (30 5)  (396 389)  (396 389)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 389)  (398 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (401 389)  (401 389)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.input_2_2
 (36 5)  (402 389)  (402 389)  LC_2 Logic Functioning bit
 (39 5)  (405 389)  (405 389)  LC_2 Logic Functioning bit
 (41 5)  (407 389)  (407 389)  LC_2 Logic Functioning bit
 (42 5)  (408 389)  (408 389)  LC_2 Logic Functioning bit
 (53 5)  (419 389)  (419 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (380 390)  (380 390)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g1_4
 (25 6)  (391 390)  (391 390)  routing T_7_24.sp12_h_l_5 <X> T_7_24.lc_trk_g1_6
 (27 6)  (393 390)  (393 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 390)  (394 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 390)  (395 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 390)  (396 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (398 390)  (398 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (401 390)  (401 390)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.input_2_3
 (36 6)  (402 390)  (402 390)  LC_3 Logic Functioning bit
 (39 6)  (405 390)  (405 390)  LC_3 Logic Functioning bit
 (41 6)  (407 390)  (407 390)  LC_3 Logic Functioning bit
 (42 6)  (408 390)  (408 390)  LC_3 Logic Functioning bit
 (44 6)  (410 390)  (410 390)  LC_3 Logic Functioning bit
 (15 7)  (381 391)  (381 391)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g1_4
 (16 7)  (382 391)  (382 391)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g1_4
 (17 7)  (383 391)  (383 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (388 391)  (388 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (390 391)  (390 391)  routing T_7_24.sp12_h_l_5 <X> T_7_24.lc_trk_g1_6
 (25 7)  (391 391)  (391 391)  routing T_7_24.sp12_h_l_5 <X> T_7_24.lc_trk_g1_6
 (32 7)  (398 391)  (398 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (400 391)  (400 391)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.input_2_3
 (36 7)  (402 391)  (402 391)  LC_3 Logic Functioning bit
 (39 7)  (405 391)  (405 391)  LC_3 Logic Functioning bit
 (41 7)  (407 391)  (407 391)  LC_3 Logic Functioning bit
 (42 7)  (408 391)  (408 391)  LC_3 Logic Functioning bit
 (53 7)  (419 391)  (419 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (380 392)  (380 392)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (15 8)  (381 392)  (381 392)  routing T_7_24.sp4_v_t_28 <X> T_7_24.lc_trk_g2_1
 (16 8)  (382 392)  (382 392)  routing T_7_24.sp4_v_t_28 <X> T_7_24.lc_trk_g2_1
 (17 8)  (383 392)  (383 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (388 392)  (388 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (390 392)  (390 392)  routing T_7_24.tnr_op_3 <X> T_7_24.lc_trk_g2_3
 (28 8)  (394 392)  (394 392)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 392)  (395 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 392)  (398 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 392)  (402 392)  LC_4 Logic Functioning bit
 (39 8)  (405 392)  (405 392)  LC_4 Logic Functioning bit
 (41 8)  (407 392)  (407 392)  LC_4 Logic Functioning bit
 (42 8)  (408 392)  (408 392)  LC_4 Logic Functioning bit
 (44 8)  (410 392)  (410 392)  LC_4 Logic Functioning bit
 (14 9)  (380 393)  (380 393)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (15 9)  (381 393)  (381 393)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (16 9)  (382 393)  (382 393)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (17 9)  (383 393)  (383 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (388 393)  (388 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (389 393)  (389 393)  routing T_7_24.sp4_v_b_42 <X> T_7_24.lc_trk_g2_2
 (24 9)  (390 393)  (390 393)  routing T_7_24.sp4_v_b_42 <X> T_7_24.lc_trk_g2_2
 (30 9)  (396 393)  (396 393)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 393)  (398 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (399 393)  (399 393)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.input_2_4
 (34 9)  (400 393)  (400 393)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.input_2_4
 (35 9)  (401 393)  (401 393)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.input_2_4
 (36 9)  (402 393)  (402 393)  LC_4 Logic Functioning bit
 (39 9)  (405 393)  (405 393)  LC_4 Logic Functioning bit
 (41 9)  (407 393)  (407 393)  LC_4 Logic Functioning bit
 (42 9)  (408 393)  (408 393)  LC_4 Logic Functioning bit
 (53 9)  (419 393)  (419 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (28 10)  (394 394)  (394 394)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 394)  (395 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 394)  (396 394)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 394)  (398 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (402 394)  (402 394)  LC_5 Logic Functioning bit
 (39 10)  (405 394)  (405 394)  LC_5 Logic Functioning bit
 (41 10)  (407 394)  (407 394)  LC_5 Logic Functioning bit
 (42 10)  (408 394)  (408 394)  LC_5 Logic Functioning bit
 (44 10)  (410 394)  (410 394)  LC_5 Logic Functioning bit
 (53 10)  (419 394)  (419 394)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (10 11)  (376 395)  (376 395)  routing T_7_24.sp4_h_l_39 <X> T_7_24.sp4_v_t_42
 (14 11)  (380 395)  (380 395)  routing T_7_24.sp4_r_v_b_36 <X> T_7_24.lc_trk_g2_4
 (17 11)  (383 395)  (383 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (388 395)  (388 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (391 395)  (391 395)  routing T_7_24.sp4_r_v_b_38 <X> T_7_24.lc_trk_g2_6
 (32 11)  (398 395)  (398 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (399 395)  (399 395)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.input_2_5
 (34 11)  (400 395)  (400 395)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.input_2_5
 (35 11)  (401 395)  (401 395)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.input_2_5
 (36 11)  (402 395)  (402 395)  LC_5 Logic Functioning bit
 (39 11)  (405 395)  (405 395)  LC_5 Logic Functioning bit
 (41 11)  (407 395)  (407 395)  LC_5 Logic Functioning bit
 (42 11)  (408 395)  (408 395)  LC_5 Logic Functioning bit
 (4 12)  (370 396)  (370 396)  routing T_7_24.sp4_v_t_36 <X> T_7_24.sp4_v_b_9
 (6 12)  (372 396)  (372 396)  routing T_7_24.sp4_v_t_36 <X> T_7_24.sp4_v_b_9
 (22 12)  (388 396)  (388 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (395 396)  (395 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 396)  (396 396)  routing T_7_24.lc_trk_g0_5 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 396)  (398 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (401 396)  (401 396)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.input_2_6
 (36 12)  (402 396)  (402 396)  LC_6 Logic Functioning bit
 (39 12)  (405 396)  (405 396)  LC_6 Logic Functioning bit
 (41 12)  (407 396)  (407 396)  LC_6 Logic Functioning bit
 (42 12)  (408 396)  (408 396)  LC_6 Logic Functioning bit
 (44 12)  (410 396)  (410 396)  LC_6 Logic Functioning bit
 (51 12)  (417 396)  (417 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (374 397)  (374 397)  routing T_7_24.sp4_h_r_10 <X> T_7_24.sp4_v_b_10
 (13 13)  (379 397)  (379 397)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_r_11
 (21 13)  (387 397)  (387 397)  routing T_7_24.sp4_r_v_b_43 <X> T_7_24.lc_trk_g3_3
 (22 13)  (388 397)  (388 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (389 397)  (389 397)  routing T_7_24.sp12_v_b_18 <X> T_7_24.lc_trk_g3_2
 (25 13)  (391 397)  (391 397)  routing T_7_24.sp12_v_b_18 <X> T_7_24.lc_trk_g3_2
 (32 13)  (398 397)  (398 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (402 397)  (402 397)  LC_6 Logic Functioning bit
 (39 13)  (405 397)  (405 397)  LC_6 Logic Functioning bit
 (41 13)  (407 397)  (407 397)  LC_6 Logic Functioning bit
 (42 13)  (408 397)  (408 397)  LC_6 Logic Functioning bit
 (16 14)  (382 398)  (382 398)  routing T_7_24.sp12_v_t_10 <X> T_7_24.lc_trk_g3_5
 (17 14)  (383 398)  (383 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (28 14)  (394 398)  (394 398)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 398)  (395 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 398)  (396 398)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 398)  (398 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 398)  (402 398)  LC_7 Logic Functioning bit
 (39 14)  (405 398)  (405 398)  LC_7 Logic Functioning bit
 (41 14)  (407 398)  (407 398)  LC_7 Logic Functioning bit
 (42 14)  (408 398)  (408 398)  LC_7 Logic Functioning bit
 (44 14)  (410 398)  (410 398)  LC_7 Logic Functioning bit
 (30 15)  (396 399)  (396 399)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 399)  (398 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (399 399)  (399 399)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.input_2_7
 (36 15)  (402 399)  (402 399)  LC_7 Logic Functioning bit
 (39 15)  (405 399)  (405 399)  LC_7 Logic Functioning bit
 (41 15)  (407 399)  (407 399)  LC_7 Logic Functioning bit
 (42 15)  (408 399)  (408 399)  LC_7 Logic Functioning bit
 (53 15)  (419 399)  (419 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_24

 (6 0)  (426 384)  (426 384)  routing T_8_24.sp4_v_t_44 <X> T_8_24.sp4_v_b_0
 (11 0)  (431 384)  (431 384)  routing T_8_24.sp4_h_l_45 <X> T_8_24.sp4_v_b_2
 (13 0)  (433 384)  (433 384)  routing T_8_24.sp4_h_l_45 <X> T_8_24.sp4_v_b_2
 (21 0)  (441 384)  (441 384)  routing T_8_24.sp4_v_b_3 <X> T_8_24.lc_trk_g0_3
 (22 0)  (442 384)  (442 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (443 384)  (443 384)  routing T_8_24.sp4_v_b_3 <X> T_8_24.lc_trk_g0_3
 (26 0)  (446 384)  (446 384)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_0/in_0
 (32 0)  (452 384)  (452 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 384)  (453 384)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (41 0)  (461 384)  (461 384)  LC_0 Logic Functioning bit
 (5 1)  (425 385)  (425 385)  routing T_8_24.sp4_v_t_44 <X> T_8_24.sp4_v_b_0
 (12 1)  (432 385)  (432 385)  routing T_8_24.sp4_h_l_45 <X> T_8_24.sp4_v_b_2
 (26 1)  (446 385)  (446 385)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 385)  (447 385)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 385)  (448 385)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 385)  (449 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 385)  (451 385)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 385)  (452 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (453 385)  (453 385)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.input_2_0
 (34 1)  (454 385)  (454 385)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.input_2_0
 (40 1)  (460 385)  (460 385)  LC_0 Logic Functioning bit
 (0 2)  (420 386)  (420 386)  routing T_8_24.glb_netwk_7 <X> T_8_24.wire_logic_cluster/lc_7/clk
 (1 2)  (421 386)  (421 386)  routing T_8_24.glb_netwk_7 <X> T_8_24.wire_logic_cluster/lc_7/clk
 (2 2)  (422 386)  (422 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (432 386)  (432 386)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_h_l_39
 (17 2)  (437 386)  (437 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (441 386)  (441 386)  routing T_8_24.sp4_v_b_15 <X> T_8_24.lc_trk_g0_7
 (22 2)  (442 386)  (442 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (443 386)  (443 386)  routing T_8_24.sp4_v_b_15 <X> T_8_24.lc_trk_g0_7
 (25 2)  (445 386)  (445 386)  routing T_8_24.sp4_h_l_11 <X> T_8_24.lc_trk_g0_6
 (26 2)  (446 386)  (446 386)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (449 386)  (449 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 386)  (450 386)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 386)  (451 386)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 386)  (452 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 386)  (453 386)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 386)  (456 386)  LC_1 Logic Functioning bit
 (37 2)  (457 386)  (457 386)  LC_1 Logic Functioning bit
 (38 2)  (458 386)  (458 386)  LC_1 Logic Functioning bit
 (41 2)  (461 386)  (461 386)  LC_1 Logic Functioning bit
 (42 2)  (462 386)  (462 386)  LC_1 Logic Functioning bit
 (43 2)  (463 386)  (463 386)  LC_1 Logic Functioning bit
 (50 2)  (470 386)  (470 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (420 387)  (420 387)  routing T_8_24.glb_netwk_7 <X> T_8_24.wire_logic_cluster/lc_7/clk
 (8 3)  (428 387)  (428 387)  routing T_8_24.sp4_v_b_10 <X> T_8_24.sp4_v_t_36
 (10 3)  (430 387)  (430 387)  routing T_8_24.sp4_v_b_10 <X> T_8_24.sp4_v_t_36
 (13 3)  (433 387)  (433 387)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_h_l_39
 (15 3)  (435 387)  (435 387)  routing T_8_24.bot_op_4 <X> T_8_24.lc_trk_g0_4
 (17 3)  (437 387)  (437 387)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (441 387)  (441 387)  routing T_8_24.sp4_v_b_15 <X> T_8_24.lc_trk_g0_7
 (22 3)  (442 387)  (442 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (443 387)  (443 387)  routing T_8_24.sp4_h_l_11 <X> T_8_24.lc_trk_g0_6
 (24 3)  (444 387)  (444 387)  routing T_8_24.sp4_h_l_11 <X> T_8_24.lc_trk_g0_6
 (25 3)  (445 387)  (445 387)  routing T_8_24.sp4_h_l_11 <X> T_8_24.lc_trk_g0_6
 (28 3)  (448 387)  (448 387)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 387)  (449 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 387)  (450 387)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 387)  (451 387)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (456 387)  (456 387)  LC_1 Logic Functioning bit
 (37 3)  (457 387)  (457 387)  LC_1 Logic Functioning bit
 (39 3)  (459 387)  (459 387)  LC_1 Logic Functioning bit
 (40 3)  (460 387)  (460 387)  LC_1 Logic Functioning bit
 (41 3)  (461 387)  (461 387)  LC_1 Logic Functioning bit
 (42 3)  (462 387)  (462 387)  LC_1 Logic Functioning bit
 (43 3)  (463 387)  (463 387)  LC_1 Logic Functioning bit
 (4 4)  (424 388)  (424 388)  routing T_8_24.sp4_h_l_44 <X> T_8_24.sp4_v_b_3
 (5 4)  (425 388)  (425 388)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_h_r_3
 (6 4)  (426 388)  (426 388)  routing T_8_24.sp4_h_l_44 <X> T_8_24.sp4_v_b_3
 (21 4)  (441 388)  (441 388)  routing T_8_24.sp4_h_r_11 <X> T_8_24.lc_trk_g1_3
 (22 4)  (442 388)  (442 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (443 388)  (443 388)  routing T_8_24.sp4_h_r_11 <X> T_8_24.lc_trk_g1_3
 (24 4)  (444 388)  (444 388)  routing T_8_24.sp4_h_r_11 <X> T_8_24.lc_trk_g1_3
 (28 4)  (448 388)  (448 388)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 388)  (449 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 388)  (452 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (454 388)  (454 388)  routing T_8_24.lc_trk_g1_0 <X> T_8_24.wire_logic_cluster/lc_2/in_3
 (41 4)  (461 388)  (461 388)  LC_2 Logic Functioning bit
 (43 4)  (463 388)  (463 388)  LC_2 Logic Functioning bit
 (4 5)  (424 389)  (424 389)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_h_r_3
 (5 5)  (425 389)  (425 389)  routing T_8_24.sp4_h_l_44 <X> T_8_24.sp4_v_b_3
 (6 5)  (426 389)  (426 389)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_h_r_3
 (15 5)  (435 389)  (435 389)  routing T_8_24.bot_op_0 <X> T_8_24.lc_trk_g1_0
 (17 5)  (437 389)  (437 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (446 389)  (446 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 389)  (447 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 389)  (448 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 389)  (449 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 389)  (450 389)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_logic_cluster/lc_2/in_1
 (21 6)  (441 390)  (441 390)  routing T_8_24.wire_logic_cluster/lc_7/out <X> T_8_24.lc_trk_g1_7
 (22 6)  (442 390)  (442 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (446 390)  (446 390)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 390)  (447 390)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 390)  (449 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 390)  (451 390)  routing T_8_24.lc_trk_g0_4 <X> T_8_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 390)  (452 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (456 390)  (456 390)  LC_3 Logic Functioning bit
 (37 6)  (457 390)  (457 390)  LC_3 Logic Functioning bit
 (38 6)  (458 390)  (458 390)  LC_3 Logic Functioning bit
 (39 6)  (459 390)  (459 390)  LC_3 Logic Functioning bit
 (40 6)  (460 390)  (460 390)  LC_3 Logic Functioning bit
 (41 6)  (461 390)  (461 390)  LC_3 Logic Functioning bit
 (50 6)  (470 390)  (470 390)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (434 391)  (434 391)  routing T_8_24.sp4_r_v_b_28 <X> T_8_24.lc_trk_g1_4
 (17 7)  (437 391)  (437 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (447 391)  (447 391)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 391)  (448 391)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 391)  (449 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 391)  (450 391)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_3/in_1
 (42 7)  (462 391)  (462 391)  LC_3 Logic Functioning bit
 (43 7)  (463 391)  (463 391)  LC_3 Logic Functioning bit
 (0 8)  (420 392)  (420 392)  routing T_8_24.glb_netwk_6 <X> T_8_24.glb2local_1
 (1 8)  (421 392)  (421 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (4 8)  (424 392)  (424 392)  routing T_8_24.sp4_h_l_37 <X> T_8_24.sp4_v_b_6
 (6 8)  (426 392)  (426 392)  routing T_8_24.sp4_h_l_37 <X> T_8_24.sp4_v_b_6
 (15 8)  (435 392)  (435 392)  routing T_8_24.rgt_op_1 <X> T_8_24.lc_trk_g2_1
 (17 8)  (437 392)  (437 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (438 392)  (438 392)  routing T_8_24.rgt_op_1 <X> T_8_24.lc_trk_g2_1
 (21 8)  (441 392)  (441 392)  routing T_8_24.sp4_v_t_22 <X> T_8_24.lc_trk_g2_3
 (22 8)  (442 392)  (442 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (443 392)  (443 392)  routing T_8_24.sp4_v_t_22 <X> T_8_24.lc_trk_g2_3
 (31 8)  (451 392)  (451 392)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 392)  (452 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 392)  (453 392)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_logic_cluster/lc_4/in_3
 (38 8)  (458 392)  (458 392)  LC_4 Logic Functioning bit
 (39 8)  (459 392)  (459 392)  LC_4 Logic Functioning bit
 (42 8)  (462 392)  (462 392)  LC_4 Logic Functioning bit
 (43 8)  (463 392)  (463 392)  LC_4 Logic Functioning bit
 (50 8)  (470 392)  (470 392)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (421 393)  (421 393)  routing T_8_24.glb_netwk_6 <X> T_8_24.glb2local_1
 (5 9)  (425 393)  (425 393)  routing T_8_24.sp4_h_l_37 <X> T_8_24.sp4_v_b_6
 (21 9)  (441 393)  (441 393)  routing T_8_24.sp4_v_t_22 <X> T_8_24.lc_trk_g2_3
 (22 9)  (442 393)  (442 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (445 393)  (445 393)  routing T_8_24.sp4_r_v_b_34 <X> T_8_24.lc_trk_g2_2
 (31 9)  (451 393)  (451 393)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_logic_cluster/lc_4/in_3
 (38 9)  (458 393)  (458 393)  LC_4 Logic Functioning bit
 (39 9)  (459 393)  (459 393)  LC_4 Logic Functioning bit
 (42 9)  (462 393)  (462 393)  LC_4 Logic Functioning bit
 (43 9)  (463 393)  (463 393)  LC_4 Logic Functioning bit
 (12 10)  (432 394)  (432 394)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_h_l_45
 (15 10)  (435 394)  (435 394)  routing T_8_24.tnl_op_5 <X> T_8_24.lc_trk_g2_5
 (17 10)  (437 394)  (437 394)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (442 394)  (442 394)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (444 394)  (444 394)  routing T_8_24.tnr_op_7 <X> T_8_24.lc_trk_g2_7
 (25 10)  (445 394)  (445 394)  routing T_8_24.sp4_h_r_46 <X> T_8_24.lc_trk_g2_6
 (29 10)  (449 394)  (449 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 394)  (450 394)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 394)  (451 394)  routing T_8_24.lc_trk_g0_4 <X> T_8_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 394)  (452 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 394)  (456 394)  LC_5 Logic Functioning bit
 (37 10)  (457 394)  (457 394)  LC_5 Logic Functioning bit
 (38 10)  (458 394)  (458 394)  LC_5 Logic Functioning bit
 (39 10)  (459 394)  (459 394)  LC_5 Logic Functioning bit
 (8 11)  (428 395)  (428 395)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_42
 (9 11)  (429 395)  (429 395)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_42
 (13 11)  (433 395)  (433 395)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_h_l_45
 (18 11)  (438 395)  (438 395)  routing T_8_24.tnl_op_5 <X> T_8_24.lc_trk_g2_5
 (22 11)  (442 395)  (442 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (443 395)  (443 395)  routing T_8_24.sp4_h_r_46 <X> T_8_24.lc_trk_g2_6
 (24 11)  (444 395)  (444 395)  routing T_8_24.sp4_h_r_46 <X> T_8_24.lc_trk_g2_6
 (25 11)  (445 395)  (445 395)  routing T_8_24.sp4_h_r_46 <X> T_8_24.lc_trk_g2_6
 (26 11)  (446 395)  (446 395)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 395)  (449 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 395)  (450 395)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (456 395)  (456 395)  LC_5 Logic Functioning bit
 (37 11)  (457 395)  (457 395)  LC_5 Logic Functioning bit
 (38 11)  (458 395)  (458 395)  LC_5 Logic Functioning bit
 (39 11)  (459 395)  (459 395)  LC_5 Logic Functioning bit
 (41 11)  (461 395)  (461 395)  LC_5 Logic Functioning bit
 (43 11)  (463 395)  (463 395)  LC_5 Logic Functioning bit
 (5 12)  (425 396)  (425 396)  routing T_8_24.sp4_v_t_44 <X> T_8_24.sp4_h_r_9
 (16 12)  (436 396)  (436 396)  routing T_8_24.sp12_v_t_6 <X> T_8_24.lc_trk_g3_1
 (17 12)  (437 396)  (437 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (442 396)  (442 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (443 396)  (443 396)  routing T_8_24.sp12_v_b_11 <X> T_8_24.lc_trk_g3_3
 (26 12)  (446 396)  (446 396)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (449 396)  (449 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 396)  (450 396)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 396)  (452 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 396)  (453 396)  routing T_8_24.lc_trk_g2_1 <X> T_8_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (455 396)  (455 396)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.input_2_6
 (36 12)  (456 396)  (456 396)  LC_6 Logic Functioning bit
 (38 12)  (458 396)  (458 396)  LC_6 Logic Functioning bit
 (41 12)  (461 396)  (461 396)  LC_6 Logic Functioning bit
 (12 13)  (432 397)  (432 397)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_b_11
 (26 13)  (446 397)  (446 397)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (447 397)  (447 397)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 397)  (449 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 397)  (450 397)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (452 397)  (452 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (453 397)  (453 397)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.input_2_6
 (34 13)  (454 397)  (454 397)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.input_2_6
 (36 13)  (456 397)  (456 397)  LC_6 Logic Functioning bit
 (38 13)  (458 397)  (458 397)  LC_6 Logic Functioning bit
 (41 13)  (461 397)  (461 397)  LC_6 Logic Functioning bit
 (42 13)  (462 397)  (462 397)  LC_6 Logic Functioning bit
 (43 13)  (463 397)  (463 397)  LC_6 Logic Functioning bit
 (51 13)  (471 397)  (471 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (430 398)  (430 398)  routing T_8_24.sp4_v_b_5 <X> T_8_24.sp4_h_l_47
 (13 14)  (433 398)  (433 398)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_46
 (14 14)  (434 398)  (434 398)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (15 14)  (435 398)  (435 398)  routing T_8_24.sp4_h_l_16 <X> T_8_24.lc_trk_g3_5
 (16 14)  (436 398)  (436 398)  routing T_8_24.sp4_h_l_16 <X> T_8_24.lc_trk_g3_5
 (17 14)  (437 398)  (437 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (441 398)  (441 398)  routing T_8_24.sp4_v_t_18 <X> T_8_24.lc_trk_g3_7
 (22 14)  (442 398)  (442 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (443 398)  (443 398)  routing T_8_24.sp4_v_t_18 <X> T_8_24.lc_trk_g3_7
 (26 14)  (446 398)  (446 398)  routing T_8_24.lc_trk_g0_5 <X> T_8_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (448 398)  (448 398)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 398)  (449 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (451 398)  (451 398)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 398)  (452 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (454 398)  (454 398)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 398)  (455 398)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.input_2_7
 (39 14)  (459 398)  (459 398)  LC_7 Logic Functioning bit
 (40 14)  (460 398)  (460 398)  LC_7 Logic Functioning bit
 (45 14)  (465 398)  (465 398)  LC_7 Logic Functioning bit
 (12 15)  (432 399)  (432 399)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_46
 (15 15)  (435 399)  (435 399)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (16 15)  (436 399)  (436 399)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (17 15)  (437 399)  (437 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (438 399)  (438 399)  routing T_8_24.sp4_h_l_16 <X> T_8_24.lc_trk_g3_5
 (29 15)  (449 399)  (449 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 399)  (450 399)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (451 399)  (451 399)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 399)  (452 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (454 399)  (454 399)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.input_2_7
 (36 15)  (456 399)  (456 399)  LC_7 Logic Functioning bit
 (38 15)  (458 399)  (458 399)  LC_7 Logic Functioning bit
 (48 15)  (468 399)  (468 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_24

 (6 0)  (480 384)  (480 384)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_v_b_0
 (14 0)  (488 384)  (488 384)  routing T_9_24.sp4_v_b_0 <X> T_9_24.lc_trk_g0_0
 (17 0)  (491 384)  (491 384)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (492 384)  (492 384)  routing T_9_24.bnr_op_1 <X> T_9_24.lc_trk_g0_1
 (27 0)  (501 384)  (501 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 384)  (502 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 384)  (503 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (505 384)  (505 384)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 384)  (506 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (510 384)  (510 384)  LC_0 Logic Functioning bit
 (37 0)  (511 384)  (511 384)  LC_0 Logic Functioning bit
 (42 0)  (516 384)  (516 384)  LC_0 Logic Functioning bit
 (43 0)  (517 384)  (517 384)  LC_0 Logic Functioning bit
 (46 0)  (520 384)  (520 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (479 385)  (479 385)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_v_b_0
 (16 1)  (490 385)  (490 385)  routing T_9_24.sp4_v_b_0 <X> T_9_24.lc_trk_g0_0
 (17 1)  (491 385)  (491 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (492 385)  (492 385)  routing T_9_24.bnr_op_1 <X> T_9_24.lc_trk_g0_1
 (27 1)  (501 385)  (501 385)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 385)  (502 385)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 385)  (503 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (505 385)  (505 385)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (506 385)  (506 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (511 385)  (511 385)  LC_0 Logic Functioning bit
 (38 1)  (512 385)  (512 385)  LC_0 Logic Functioning bit
 (42 1)  (516 385)  (516 385)  LC_0 Logic Functioning bit
 (43 1)  (517 385)  (517 385)  LC_0 Logic Functioning bit
 (0 2)  (474 386)  (474 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (475 386)  (475 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (476 386)  (476 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (482 386)  (482 386)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_h_l_36
 (9 2)  (483 386)  (483 386)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_h_l_36
 (14 2)  (488 386)  (488 386)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g0_4
 (16 2)  (490 386)  (490 386)  routing T_9_24.sp4_v_b_13 <X> T_9_24.lc_trk_g0_5
 (17 2)  (491 386)  (491 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (492 386)  (492 386)  routing T_9_24.sp4_v_b_13 <X> T_9_24.lc_trk_g0_5
 (21 2)  (495 386)  (495 386)  routing T_9_24.lft_op_7 <X> T_9_24.lc_trk_g0_7
 (22 2)  (496 386)  (496 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 386)  (498 386)  routing T_9_24.lft_op_7 <X> T_9_24.lc_trk_g0_7
 (31 2)  (505 386)  (505 386)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 386)  (506 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 386)  (507 386)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 386)  (510 386)  LC_1 Logic Functioning bit
 (37 2)  (511 386)  (511 386)  LC_1 Logic Functioning bit
 (38 2)  (512 386)  (512 386)  LC_1 Logic Functioning bit
 (39 2)  (513 386)  (513 386)  LC_1 Logic Functioning bit
 (42 2)  (516 386)  (516 386)  LC_1 Logic Functioning bit
 (43 2)  (517 386)  (517 386)  LC_1 Logic Functioning bit
 (46 2)  (520 386)  (520 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (525 386)  (525 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (474 387)  (474 387)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (14 3)  (488 387)  (488 387)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g0_4
 (15 3)  (489 387)  (489 387)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g0_4
 (16 3)  (490 387)  (490 387)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g0_4
 (17 3)  (491 387)  (491 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (492 387)  (492 387)  routing T_9_24.sp4_v_b_13 <X> T_9_24.lc_trk_g0_5
 (22 3)  (496 387)  (496 387)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (31 3)  (505 387)  (505 387)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 387)  (506 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (507 387)  (507 387)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.input_2_1
 (34 3)  (508 387)  (508 387)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.input_2_1
 (35 3)  (509 387)  (509 387)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.input_2_1
 (36 3)  (510 387)  (510 387)  LC_1 Logic Functioning bit
 (37 3)  (511 387)  (511 387)  LC_1 Logic Functioning bit
 (38 3)  (512 387)  (512 387)  LC_1 Logic Functioning bit
 (39 3)  (513 387)  (513 387)  LC_1 Logic Functioning bit
 (42 3)  (516 387)  (516 387)  LC_1 Logic Functioning bit
 (43 3)  (517 387)  (517 387)  LC_1 Logic Functioning bit
 (47 3)  (521 387)  (521 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (525 387)  (525 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (527 387)  (527 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (485 388)  (485 388)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_v_b_5
 (12 4)  (486 388)  (486 388)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_h_r_5
 (13 4)  (487 388)  (487 388)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_v_b_5
 (22 4)  (496 388)  (496 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (497 388)  (497 388)  routing T_9_24.sp4_h_r_3 <X> T_9_24.lc_trk_g1_3
 (24 4)  (498 388)  (498 388)  routing T_9_24.sp4_h_r_3 <X> T_9_24.lc_trk_g1_3
 (25 4)  (499 388)  (499 388)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (26 4)  (500 388)  (500 388)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (503 388)  (503 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 388)  (506 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 388)  (507 388)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 388)  (508 388)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 388)  (510 388)  LC_2 Logic Functioning bit
 (41 4)  (515 388)  (515 388)  LC_2 Logic Functioning bit
 (43 4)  (517 388)  (517 388)  LC_2 Logic Functioning bit
 (47 4)  (521 388)  (521 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (524 388)  (524 388)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (478 389)  (478 389)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_h_r_3
 (12 5)  (486 389)  (486 389)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_v_b_5
 (21 5)  (495 389)  (495 389)  routing T_9_24.sp4_h_r_3 <X> T_9_24.lc_trk_g1_3
 (22 5)  (496 389)  (496 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (497 389)  (497 389)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (24 5)  (498 389)  (498 389)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (25 5)  (499 389)  (499 389)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (26 5)  (500 389)  (500 389)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (501 389)  (501 389)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 389)  (502 389)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 389)  (503 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (511 389)  (511 389)  LC_2 Logic Functioning bit
 (38 5)  (512 389)  (512 389)  LC_2 Logic Functioning bit
 (39 5)  (513 389)  (513 389)  LC_2 Logic Functioning bit
 (40 5)  (514 389)  (514 389)  LC_2 Logic Functioning bit
 (42 5)  (516 389)  (516 389)  LC_2 Logic Functioning bit
 (6 6)  (480 390)  (480 390)  routing T_9_24.sp4_h_l_47 <X> T_9_24.sp4_v_t_38
 (8 6)  (482 390)  (482 390)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_h_l_41
 (9 6)  (483 390)  (483 390)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_h_l_41
 (10 6)  (484 390)  (484 390)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_h_l_41
 (17 6)  (491 390)  (491 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 390)  (492 390)  routing T_9_24.wire_logic_cluster/lc_5/out <X> T_9_24.lc_trk_g1_5
 (25 6)  (499 390)  (499 390)  routing T_9_24.wire_logic_cluster/lc_6/out <X> T_9_24.lc_trk_g1_6
 (26 6)  (500 390)  (500 390)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (501 390)  (501 390)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 390)  (503 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 390)  (504 390)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (505 390)  (505 390)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 390)  (506 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 390)  (507 390)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (509 390)  (509 390)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.input_2_3
 (36 6)  (510 390)  (510 390)  LC_3 Logic Functioning bit
 (37 6)  (511 390)  (511 390)  LC_3 Logic Functioning bit
 (38 6)  (512 390)  (512 390)  LC_3 Logic Functioning bit
 (39 6)  (513 390)  (513 390)  LC_3 Logic Functioning bit
 (40 6)  (514 390)  (514 390)  LC_3 Logic Functioning bit
 (42 6)  (516 390)  (516 390)  LC_3 Logic Functioning bit
 (43 6)  (517 390)  (517 390)  LC_3 Logic Functioning bit
 (46 6)  (520 390)  (520 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (496 391)  (496 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (501 391)  (501 391)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 391)  (502 391)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 391)  (503 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (505 391)  (505 391)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 391)  (506 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (507 391)  (507 391)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.input_2_3
 (36 7)  (510 391)  (510 391)  LC_3 Logic Functioning bit
 (37 7)  (511 391)  (511 391)  LC_3 Logic Functioning bit
 (38 7)  (512 391)  (512 391)  LC_3 Logic Functioning bit
 (39 7)  (513 391)  (513 391)  LC_3 Logic Functioning bit
 (40 7)  (514 391)  (514 391)  LC_3 Logic Functioning bit
 (41 7)  (515 391)  (515 391)  LC_3 Logic Functioning bit
 (42 7)  (516 391)  (516 391)  LC_3 Logic Functioning bit
 (43 7)  (517 391)  (517 391)  LC_3 Logic Functioning bit
 (48 7)  (522 391)  (522 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (526 391)  (526 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (9 8)  (483 392)  (483 392)  routing T_9_24.sp4_v_t_42 <X> T_9_24.sp4_h_r_7
 (26 8)  (500 392)  (500 392)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (502 392)  (502 392)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 392)  (503 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 392)  (504 392)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 392)  (506 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (508 392)  (508 392)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (509 392)  (509 392)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.input_2_4
 (37 8)  (511 392)  (511 392)  LC_4 Logic Functioning bit
 (40 8)  (514 392)  (514 392)  LC_4 Logic Functioning bit
 (42 8)  (516 392)  (516 392)  LC_4 Logic Functioning bit
 (45 8)  (519 392)  (519 392)  LC_4 Logic Functioning bit
 (26 9)  (500 393)  (500 393)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 393)  (503 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 393)  (504 393)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (505 393)  (505 393)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (506 393)  (506 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (507 393)  (507 393)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.input_2_4
 (36 9)  (510 393)  (510 393)  LC_4 Logic Functioning bit
 (0 10)  (474 394)  (474 394)  routing T_9_24.glb_netwk_6 <X> T_9_24.glb2local_2
 (1 10)  (475 394)  (475 394)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (14 10)  (488 394)  (488 394)  routing T_9_24.wire_logic_cluster/lc_4/out <X> T_9_24.lc_trk_g2_4
 (15 10)  (489 394)  (489 394)  routing T_9_24.tnr_op_5 <X> T_9_24.lc_trk_g2_5
 (17 10)  (491 394)  (491 394)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (496 394)  (496 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (497 394)  (497 394)  routing T_9_24.sp12_v_b_23 <X> T_9_24.lc_trk_g2_7
 (29 10)  (503 394)  (503 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 394)  (504 394)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 394)  (505 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 394)  (506 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 394)  (508 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (509 394)  (509 394)  routing T_9_24.lc_trk_g0_5 <X> T_9_24.input_2_5
 (37 10)  (511 394)  (511 394)  LC_5 Logic Functioning bit
 (42 10)  (516 394)  (516 394)  LC_5 Logic Functioning bit
 (45 10)  (519 394)  (519 394)  LC_5 Logic Functioning bit
 (1 11)  (475 395)  (475 395)  routing T_9_24.glb_netwk_6 <X> T_9_24.glb2local_2
 (12 11)  (486 395)  (486 395)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_v_t_45
 (17 11)  (491 395)  (491 395)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (495 395)  (495 395)  routing T_9_24.sp12_v_b_23 <X> T_9_24.lc_trk_g2_7
 (22 11)  (496 395)  (496 395)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (498 395)  (498 395)  routing T_9_24.tnr_op_6 <X> T_9_24.lc_trk_g2_6
 (26 11)  (500 395)  (500 395)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 395)  (501 395)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 395)  (503 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 395)  (504 395)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 395)  (506 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (511 395)  (511 395)  LC_5 Logic Functioning bit
 (39 11)  (513 395)  (513 395)  LC_5 Logic Functioning bit
 (51 11)  (525 395)  (525 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (479 396)  (479 396)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_h_r_9
 (14 12)  (488 396)  (488 396)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (17 12)  (491 396)  (491 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 396)  (492 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (26 12)  (500 396)  (500 396)  routing T_9_24.lc_trk_g0_4 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 396)  (501 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 396)  (503 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 396)  (504 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 396)  (506 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 396)  (508 396)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 396)  (509 396)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.input_2_6
 (38 12)  (512 396)  (512 396)  LC_6 Logic Functioning bit
 (45 12)  (519 396)  (519 396)  LC_6 Logic Functioning bit
 (53 12)  (527 396)  (527 396)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (488 397)  (488 397)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (15 13)  (489 397)  (489 397)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (16 13)  (490 397)  (490 397)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (17 13)  (491 397)  (491 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (496 397)  (496 397)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (498 397)  (498 397)  routing T_9_24.tnr_op_2 <X> T_9_24.lc_trk_g3_2
 (29 13)  (503 397)  (503 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 397)  (504 397)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (505 397)  (505 397)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 397)  (506 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (509 397)  (509 397)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.input_2_6
 (38 13)  (512 397)  (512 397)  LC_6 Logic Functioning bit
 (40 13)  (514 397)  (514 397)  LC_6 Logic Functioning bit
 (41 13)  (515 397)  (515 397)  LC_6 Logic Functioning bit
 (52 13)  (526 397)  (526 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (488 398)  (488 398)  routing T_9_24.wire_logic_cluster/lc_4/out <X> T_9_24.lc_trk_g3_4
 (22 14)  (496 398)  (496 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (501 398)  (501 398)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 398)  (503 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 398)  (506 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 398)  (507 398)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (508 398)  (508 398)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 398)  (510 398)  LC_7 Logic Functioning bit
 (38 14)  (512 398)  (512 398)  LC_7 Logic Functioning bit
 (41 14)  (515 398)  (515 398)  LC_7 Logic Functioning bit
 (46 14)  (520 398)  (520 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (48 14)  (522 398)  (522 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (17 15)  (491 399)  (491 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (495 399)  (495 399)  routing T_9_24.sp4_r_v_b_47 <X> T_9_24.lc_trk_g3_7
 (27 15)  (501 399)  (501 399)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 399)  (502 399)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 399)  (503 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 399)  (504 399)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (506 399)  (506 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (510 399)  (510 399)  LC_7 Logic Functioning bit
 (38 15)  (512 399)  (512 399)  LC_7 Logic Functioning bit
 (41 15)  (515 399)  (515 399)  LC_7 Logic Functioning bit
 (42 15)  (516 399)  (516 399)  LC_7 Logic Functioning bit
 (43 15)  (517 399)  (517 399)  LC_7 Logic Functioning bit


LogicTile_10_24

 (4 0)  (532 384)  (532 384)  routing T_10_24.sp4_h_l_43 <X> T_10_24.sp4_v_b_0
 (6 0)  (534 384)  (534 384)  routing T_10_24.sp4_h_l_43 <X> T_10_24.sp4_v_b_0
 (11 0)  (539 384)  (539 384)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_v_b_2
 (12 0)  (540 384)  (540 384)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_r_2
 (25 0)  (553 384)  (553 384)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g0_2
 (28 0)  (556 384)  (556 384)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 384)  (557 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 384)  (558 384)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 384)  (559 384)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 384)  (560 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 384)  (561 384)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 384)  (562 384)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (565 384)  (565 384)  LC_0 Logic Functioning bit
 (38 0)  (566 384)  (566 384)  LC_0 Logic Functioning bit
 (39 0)  (567 384)  (567 384)  LC_0 Logic Functioning bit
 (41 0)  (569 384)  (569 384)  LC_0 Logic Functioning bit
 (42 0)  (570 384)  (570 384)  LC_0 Logic Functioning bit
 (43 0)  (571 384)  (571 384)  LC_0 Logic Functioning bit
 (5 1)  (533 385)  (533 385)  routing T_10_24.sp4_h_l_43 <X> T_10_24.sp4_v_b_0
 (12 1)  (540 385)  (540 385)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_v_b_2
 (22 1)  (550 385)  (550 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (555 385)  (555 385)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 385)  (556 385)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 385)  (557 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 385)  (558 385)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (559 385)  (559 385)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 385)  (560 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (563 385)  (563 385)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.input_2_0
 (36 1)  (564 385)  (564 385)  LC_0 Logic Functioning bit
 (37 1)  (565 385)  (565 385)  LC_0 Logic Functioning bit
 (38 1)  (566 385)  (566 385)  LC_0 Logic Functioning bit
 (40 1)  (568 385)  (568 385)  LC_0 Logic Functioning bit
 (41 1)  (569 385)  (569 385)  LC_0 Logic Functioning bit
 (42 1)  (570 385)  (570 385)  LC_0 Logic Functioning bit
 (46 1)  (574 385)  (574 385)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (528 386)  (528 386)  routing T_10_24.glb_netwk_7 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (1 2)  (529 386)  (529 386)  routing T_10_24.glb_netwk_7 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (530 386)  (530 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (537 386)  (537 386)  routing T_10_24.sp4_v_b_1 <X> T_10_24.sp4_h_l_36
 (14 2)  (542 386)  (542 386)  routing T_10_24.sp4_v_t_1 <X> T_10_24.lc_trk_g0_4
 (22 2)  (550 386)  (550 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (552 386)  (552 386)  routing T_10_24.bot_op_7 <X> T_10_24.lc_trk_g0_7
 (26 2)  (554 386)  (554 386)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (555 386)  (555 386)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (556 386)  (556 386)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 386)  (557 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 386)  (560 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 386)  (561 386)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 386)  (564 386)  LC_1 Logic Functioning bit
 (37 2)  (565 386)  (565 386)  LC_1 Logic Functioning bit
 (38 2)  (566 386)  (566 386)  LC_1 Logic Functioning bit
 (41 2)  (569 386)  (569 386)  LC_1 Logic Functioning bit
 (43 2)  (571 386)  (571 386)  LC_1 Logic Functioning bit
 (45 2)  (573 386)  (573 386)  LC_1 Logic Functioning bit
 (0 3)  (528 387)  (528 387)  routing T_10_24.glb_netwk_7 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (14 3)  (542 387)  (542 387)  routing T_10_24.sp4_v_t_1 <X> T_10_24.lc_trk_g0_4
 (16 3)  (544 387)  (544 387)  routing T_10_24.sp4_v_t_1 <X> T_10_24.lc_trk_g0_4
 (17 3)  (545 387)  (545 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (554 387)  (554 387)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 387)  (557 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 387)  (558 387)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (559 387)  (559 387)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (560 387)  (560 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (562 387)  (562 387)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.input_2_1
 (35 3)  (563 387)  (563 387)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.input_2_1
 (36 3)  (564 387)  (564 387)  LC_1 Logic Functioning bit
 (37 3)  (565 387)  (565 387)  LC_1 Logic Functioning bit
 (38 3)  (566 387)  (566 387)  LC_1 Logic Functioning bit
 (39 3)  (567 387)  (567 387)  LC_1 Logic Functioning bit
 (40 3)  (568 387)  (568 387)  LC_1 Logic Functioning bit
 (41 3)  (569 387)  (569 387)  LC_1 Logic Functioning bit
 (42 3)  (570 387)  (570 387)  LC_1 Logic Functioning bit
 (43 3)  (571 387)  (571 387)  LC_1 Logic Functioning bit
 (0 4)  (528 388)  (528 388)  routing T_10_24.glb_netwk_5 <X> T_10_24.wire_logic_cluster/lc_7/cen
 (1 4)  (529 388)  (529 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (8 4)  (536 388)  (536 388)  routing T_10_24.sp4_v_b_4 <X> T_10_24.sp4_h_r_4
 (9 4)  (537 388)  (537 388)  routing T_10_24.sp4_v_b_4 <X> T_10_24.sp4_h_r_4
 (14 4)  (542 388)  (542 388)  routing T_10_24.sp4_v_b_8 <X> T_10_24.lc_trk_g1_0
 (22 4)  (550 388)  (550 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (552 388)  (552 388)  routing T_10_24.bot_op_3 <X> T_10_24.lc_trk_g1_3
 (25 4)  (553 388)  (553 388)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (27 4)  (555 388)  (555 388)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 388)  (556 388)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 388)  (557 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 388)  (559 388)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 388)  (560 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 388)  (562 388)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 388)  (563 388)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.input_2_2
 (39 4)  (567 388)  (567 388)  LC_2 Logic Functioning bit
 (40 4)  (568 388)  (568 388)  LC_2 Logic Functioning bit
 (45 4)  (573 388)  (573 388)  LC_2 Logic Functioning bit
 (14 5)  (542 389)  (542 389)  routing T_10_24.sp4_v_b_8 <X> T_10_24.lc_trk_g1_0
 (16 5)  (544 389)  (544 389)  routing T_10_24.sp4_v_b_8 <X> T_10_24.lc_trk_g1_0
 (17 5)  (545 389)  (545 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (550 389)  (550 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (551 389)  (551 389)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (24 5)  (552 389)  (552 389)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (25 5)  (553 389)  (553 389)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (26 5)  (554 389)  (554 389)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 389)  (556 389)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 389)  (557 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 389)  (558 389)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (560 389)  (560 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (562 389)  (562 389)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.input_2_2
 (39 5)  (567 389)  (567 389)  LC_2 Logic Functioning bit
 (14 6)  (542 390)  (542 390)  routing T_10_24.sp4_h_l_9 <X> T_10_24.lc_trk_g1_4
 (15 6)  (543 390)  (543 390)  routing T_10_24.sp4_h_r_13 <X> T_10_24.lc_trk_g1_5
 (16 6)  (544 390)  (544 390)  routing T_10_24.sp4_h_r_13 <X> T_10_24.lc_trk_g1_5
 (17 6)  (545 390)  (545 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (546 390)  (546 390)  routing T_10_24.sp4_h_r_13 <X> T_10_24.lc_trk_g1_5
 (14 7)  (542 391)  (542 391)  routing T_10_24.sp4_h_l_9 <X> T_10_24.lc_trk_g1_4
 (15 7)  (543 391)  (543 391)  routing T_10_24.sp4_h_l_9 <X> T_10_24.lc_trk_g1_4
 (16 7)  (544 391)  (544 391)  routing T_10_24.sp4_h_l_9 <X> T_10_24.lc_trk_g1_4
 (17 7)  (545 391)  (545 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (25 8)  (553 392)  (553 392)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g2_2
 (4 9)  (532 393)  (532 393)  routing T_10_24.sp4_v_t_36 <X> T_10_24.sp4_h_r_6
 (22 9)  (550 393)  (550 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (551 393)  (551 393)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g2_2
 (25 9)  (553 393)  (553 393)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g2_2
 (21 10)  (549 394)  (549 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (22 10)  (550 394)  (550 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (552 394)  (552 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (26 10)  (554 394)  (554 394)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (555 394)  (555 394)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 394)  (557 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (559 394)  (559 394)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 394)  (560 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (564 394)  (564 394)  LC_5 Logic Functioning bit
 (37 10)  (565 394)  (565 394)  LC_5 Logic Functioning bit
 (38 10)  (566 394)  (566 394)  LC_5 Logic Functioning bit
 (39 10)  (567 394)  (567 394)  LC_5 Logic Functioning bit
 (41 10)  (569 394)  (569 394)  LC_5 Logic Functioning bit
 (42 10)  (570 394)  (570 394)  LC_5 Logic Functioning bit
 (43 10)  (571 394)  (571 394)  LC_5 Logic Functioning bit
 (45 10)  (573 394)  (573 394)  LC_5 Logic Functioning bit
 (46 10)  (574 394)  (574 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (555 395)  (555 395)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 395)  (556 395)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 395)  (557 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 395)  (558 395)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (560 395)  (560 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (562 395)  (562 395)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.input_2_5
 (36 11)  (564 395)  (564 395)  LC_5 Logic Functioning bit
 (37 11)  (565 395)  (565 395)  LC_5 Logic Functioning bit
 (38 11)  (566 395)  (566 395)  LC_5 Logic Functioning bit
 (39 11)  (567 395)  (567 395)  LC_5 Logic Functioning bit
 (40 11)  (568 395)  (568 395)  LC_5 Logic Functioning bit
 (41 11)  (569 395)  (569 395)  LC_5 Logic Functioning bit
 (42 11)  (570 395)  (570 395)  LC_5 Logic Functioning bit
 (43 11)  (571 395)  (571 395)  LC_5 Logic Functioning bit
 (5 12)  (533 396)  (533 396)  routing T_10_24.sp4_v_t_44 <X> T_10_24.sp4_h_r_9
 (17 12)  (545 396)  (545 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (546 396)  (546 396)  routing T_10_24.wire_logic_cluster/lc_1/out <X> T_10_24.lc_trk_g3_1
 (22 12)  (550 396)  (550 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (551 396)  (551 396)  routing T_10_24.sp4_h_r_27 <X> T_10_24.lc_trk_g3_3
 (24 12)  (552 396)  (552 396)  routing T_10_24.sp4_h_r_27 <X> T_10_24.lc_trk_g3_3
 (25 12)  (553 396)  (553 396)  routing T_10_24.sp12_v_t_1 <X> T_10_24.lc_trk_g3_2
 (21 13)  (549 397)  (549 397)  routing T_10_24.sp4_h_r_27 <X> T_10_24.lc_trk_g3_3
 (22 13)  (550 397)  (550 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (552 397)  (552 397)  routing T_10_24.sp12_v_t_1 <X> T_10_24.lc_trk_g3_2
 (25 13)  (553 397)  (553 397)  routing T_10_24.sp12_v_t_1 <X> T_10_24.lc_trk_g3_2
 (0 14)  (528 398)  (528 398)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 398)  (529 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (540 398)  (540 398)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_46
 (14 14)  (542 398)  (542 398)  routing T_10_24.sp4_h_r_44 <X> T_10_24.lc_trk_g3_4
 (25 14)  (553 398)  (553 398)  routing T_10_24.rgt_op_6 <X> T_10_24.lc_trk_g3_6
 (0 15)  (528 399)  (528 399)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/s_r
 (10 15)  (538 399)  (538 399)  routing T_10_24.sp4_h_l_40 <X> T_10_24.sp4_v_t_47
 (11 15)  (539 399)  (539 399)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_46
 (14 15)  (542 399)  (542 399)  routing T_10_24.sp4_h_r_44 <X> T_10_24.lc_trk_g3_4
 (15 15)  (543 399)  (543 399)  routing T_10_24.sp4_h_r_44 <X> T_10_24.lc_trk_g3_4
 (16 15)  (544 399)  (544 399)  routing T_10_24.sp4_h_r_44 <X> T_10_24.lc_trk_g3_4
 (17 15)  (545 399)  (545 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (550 399)  (550 399)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (552 399)  (552 399)  routing T_10_24.rgt_op_6 <X> T_10_24.lc_trk_g3_6


LogicTile_11_24

 (27 0)  (609 384)  (609 384)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 384)  (611 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 384)  (614 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 384)  (615 384)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (616 384)  (616 384)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 384)  (618 384)  LC_0 Logic Functioning bit
 (37 0)  (619 384)  (619 384)  LC_0 Logic Functioning bit
 (38 0)  (620 384)  (620 384)  LC_0 Logic Functioning bit
 (39 0)  (621 384)  (621 384)  LC_0 Logic Functioning bit
 (44 0)  (626 384)  (626 384)  LC_0 Logic Functioning bit
 (45 0)  (627 384)  (627 384)  LC_0 Logic Functioning bit
 (8 1)  (590 385)  (590 385)  routing T_11_24.sp4_v_t_47 <X> T_11_24.sp4_v_b_1
 (10 1)  (592 385)  (592 385)  routing T_11_24.sp4_v_t_47 <X> T_11_24.sp4_v_b_1
 (31 1)  (613 385)  (613 385)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (614 385)  (614 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (615 385)  (615 385)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.input_2_0
 (35 1)  (617 385)  (617 385)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.input_2_0
 (40 1)  (622 385)  (622 385)  LC_0 Logic Functioning bit
 (41 1)  (623 385)  (623 385)  LC_0 Logic Functioning bit
 (42 1)  (624 385)  (624 385)  LC_0 Logic Functioning bit
 (43 1)  (625 385)  (625 385)  LC_0 Logic Functioning bit
 (51 1)  (633 385)  (633 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (582 386)  (582 386)  routing T_11_24.glb_netwk_7 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (583 386)  (583 386)  routing T_11_24.glb_netwk_7 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (584 386)  (584 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 386)  (609 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 386)  (610 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 386)  (611 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 386)  (614 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 386)  (618 386)  LC_1 Logic Functioning bit
 (37 2)  (619 386)  (619 386)  LC_1 Logic Functioning bit
 (38 2)  (620 386)  (620 386)  LC_1 Logic Functioning bit
 (39 2)  (621 386)  (621 386)  LC_1 Logic Functioning bit
 (44 2)  (626 386)  (626 386)  LC_1 Logic Functioning bit
 (45 2)  (627 386)  (627 386)  LC_1 Logic Functioning bit
 (0 3)  (582 387)  (582 387)  routing T_11_24.glb_netwk_7 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (8 3)  (590 387)  (590 387)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_v_t_36
 (40 3)  (622 387)  (622 387)  LC_1 Logic Functioning bit
 (41 3)  (623 387)  (623 387)  LC_1 Logic Functioning bit
 (42 3)  (624 387)  (624 387)  LC_1 Logic Functioning bit
 (43 3)  (625 387)  (625 387)  LC_1 Logic Functioning bit
 (51 3)  (633 387)  (633 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (586 388)  (586 388)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_v_b_3
 (5 4)  (587 388)  (587 388)  routing T_11_24.sp4_v_b_9 <X> T_11_24.sp4_h_r_3
 (14 4)  (596 388)  (596 388)  routing T_11_24.wire_logic_cluster/lc_0/out <X> T_11_24.lc_trk_g1_0
 (21 4)  (603 388)  (603 388)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g1_3
 (22 4)  (604 388)  (604 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (607 388)  (607 388)  routing T_11_24.wire_logic_cluster/lc_2/out <X> T_11_24.lc_trk_g1_2
 (27 4)  (609 388)  (609 388)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 388)  (611 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 388)  (614 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (618 388)  (618 388)  LC_2 Logic Functioning bit
 (37 4)  (619 388)  (619 388)  LC_2 Logic Functioning bit
 (38 4)  (620 388)  (620 388)  LC_2 Logic Functioning bit
 (39 4)  (621 388)  (621 388)  LC_2 Logic Functioning bit
 (44 4)  (626 388)  (626 388)  LC_2 Logic Functioning bit
 (45 4)  (627 388)  (627 388)  LC_2 Logic Functioning bit
 (4 5)  (586 389)  (586 389)  routing T_11_24.sp4_v_b_9 <X> T_11_24.sp4_h_r_3
 (6 5)  (588 389)  (588 389)  routing T_11_24.sp4_v_b_9 <X> T_11_24.sp4_h_r_3
 (8 5)  (590 389)  (590 389)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_v_b_4
 (10 5)  (592 389)  (592 389)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_v_b_4
 (17 5)  (599 389)  (599 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (604 389)  (604 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (612 389)  (612 389)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (40 5)  (622 389)  (622 389)  LC_2 Logic Functioning bit
 (41 5)  (623 389)  (623 389)  LC_2 Logic Functioning bit
 (42 5)  (624 389)  (624 389)  LC_2 Logic Functioning bit
 (43 5)  (625 389)  (625 389)  LC_2 Logic Functioning bit
 (17 6)  (599 390)  (599 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 390)  (600 390)  routing T_11_24.wire_logic_cluster/lc_5/out <X> T_11_24.lc_trk_g1_5
 (25 6)  (607 390)  (607 390)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g1_6
 (27 6)  (609 390)  (609 390)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 390)  (611 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (614 390)  (614 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (618 390)  (618 390)  LC_3 Logic Functioning bit
 (37 6)  (619 390)  (619 390)  LC_3 Logic Functioning bit
 (38 6)  (620 390)  (620 390)  LC_3 Logic Functioning bit
 (39 6)  (621 390)  (621 390)  LC_3 Logic Functioning bit
 (44 6)  (626 390)  (626 390)  LC_3 Logic Functioning bit
 (45 6)  (627 390)  (627 390)  LC_3 Logic Functioning bit
 (22 7)  (604 391)  (604 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (612 391)  (612 391)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (40 7)  (622 391)  (622 391)  LC_3 Logic Functioning bit
 (41 7)  (623 391)  (623 391)  LC_3 Logic Functioning bit
 (42 7)  (624 391)  (624 391)  LC_3 Logic Functioning bit
 (43 7)  (625 391)  (625 391)  LC_3 Logic Functioning bit
 (25 8)  (607 392)  (607 392)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (27 8)  (609 392)  (609 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 392)  (610 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 392)  (611 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 392)  (612 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 392)  (614 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (618 392)  (618 392)  LC_4 Logic Functioning bit
 (37 8)  (619 392)  (619 392)  LC_4 Logic Functioning bit
 (38 8)  (620 392)  (620 392)  LC_4 Logic Functioning bit
 (39 8)  (621 392)  (621 392)  LC_4 Logic Functioning bit
 (44 8)  (626 392)  (626 392)  LC_4 Logic Functioning bit
 (45 8)  (627 392)  (627 392)  LC_4 Logic Functioning bit
 (51 8)  (633 392)  (633 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (590 393)  (590 393)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_v_b_7
 (9 9)  (591 393)  (591 393)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_v_b_7
 (10 9)  (592 393)  (592 393)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_v_b_7
 (22 9)  (604 393)  (604 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (605 393)  (605 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (24 9)  (606 393)  (606 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (25 9)  (607 393)  (607 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (40 9)  (622 393)  (622 393)  LC_4 Logic Functioning bit
 (41 9)  (623 393)  (623 393)  LC_4 Logic Functioning bit
 (42 9)  (624 393)  (624 393)  LC_4 Logic Functioning bit
 (43 9)  (625 393)  (625 393)  LC_4 Logic Functioning bit
 (27 10)  (609 394)  (609 394)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 394)  (611 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 394)  (612 394)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 394)  (614 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (618 394)  (618 394)  LC_5 Logic Functioning bit
 (37 10)  (619 394)  (619 394)  LC_5 Logic Functioning bit
 (38 10)  (620 394)  (620 394)  LC_5 Logic Functioning bit
 (39 10)  (621 394)  (621 394)  LC_5 Logic Functioning bit
 (44 10)  (626 394)  (626 394)  LC_5 Logic Functioning bit
 (45 10)  (627 394)  (627 394)  LC_5 Logic Functioning bit
 (40 11)  (622 395)  (622 395)  LC_5 Logic Functioning bit
 (41 11)  (623 395)  (623 395)  LC_5 Logic Functioning bit
 (42 11)  (624 395)  (624 395)  LC_5 Logic Functioning bit
 (43 11)  (625 395)  (625 395)  LC_5 Logic Functioning bit
 (13 12)  (595 396)  (595 396)  routing T_11_24.sp4_h_l_46 <X> T_11_24.sp4_v_b_11
 (17 12)  (599 396)  (599 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 396)  (600 396)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g3_1
 (25 12)  (607 396)  (607 396)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g3_2
 (27 12)  (609 396)  (609 396)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 396)  (611 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 396)  (612 396)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (614 396)  (614 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (618 396)  (618 396)  LC_6 Logic Functioning bit
 (37 12)  (619 396)  (619 396)  LC_6 Logic Functioning bit
 (38 12)  (620 396)  (620 396)  LC_6 Logic Functioning bit
 (39 12)  (621 396)  (621 396)  LC_6 Logic Functioning bit
 (44 12)  (626 396)  (626 396)  LC_6 Logic Functioning bit
 (45 12)  (627 396)  (627 396)  LC_6 Logic Functioning bit
 (12 13)  (594 397)  (594 397)  routing T_11_24.sp4_h_l_46 <X> T_11_24.sp4_v_b_11
 (22 13)  (604 397)  (604 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (605 397)  (605 397)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g3_2
 (24 13)  (606 397)  (606 397)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g3_2
 (25 13)  (607 397)  (607 397)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g3_2
 (30 13)  (612 397)  (612 397)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (40 13)  (622 397)  (622 397)  LC_6 Logic Functioning bit
 (41 13)  (623 397)  (623 397)  LC_6 Logic Functioning bit
 (42 13)  (624 397)  (624 397)  LC_6 Logic Functioning bit
 (43 13)  (625 397)  (625 397)  LC_6 Logic Functioning bit
 (0 14)  (582 398)  (582 398)  routing T_11_24.glb_netwk_4 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 398)  (583 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (587 398)  (587 398)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_l_44
 (14 14)  (596 398)  (596 398)  routing T_11_24.wire_logic_cluster/lc_4/out <X> T_11_24.lc_trk_g3_4
 (21 14)  (603 398)  (603 398)  routing T_11_24.wire_logic_cluster/lc_7/out <X> T_11_24.lc_trk_g3_7
 (22 14)  (604 398)  (604 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (609 398)  (609 398)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 398)  (610 398)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 398)  (611 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 398)  (612 398)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 398)  (614 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (618 398)  (618 398)  LC_7 Logic Functioning bit
 (37 14)  (619 398)  (619 398)  LC_7 Logic Functioning bit
 (38 14)  (620 398)  (620 398)  LC_7 Logic Functioning bit
 (39 14)  (621 398)  (621 398)  LC_7 Logic Functioning bit
 (44 14)  (626 398)  (626 398)  LC_7 Logic Functioning bit
 (45 14)  (627 398)  (627 398)  LC_7 Logic Functioning bit
 (4 15)  (586 399)  (586 399)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_l_44
 (6 15)  (588 399)  (588 399)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_l_44
 (17 15)  (599 399)  (599 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (612 399)  (612 399)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (40 15)  (622 399)  (622 399)  LC_7 Logic Functioning bit
 (41 15)  (623 399)  (623 399)  LC_7 Logic Functioning bit
 (42 15)  (624 399)  (624 399)  LC_7 Logic Functioning bit
 (43 15)  (625 399)  (625 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (22 0)  (658 384)  (658 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (660 384)  (660 384)  routing T_12_24.bot_op_3 <X> T_12_24.lc_trk_g0_3
 (25 0)  (661 384)  (661 384)  routing T_12_24.wire_logic_cluster/lc_2/out <X> T_12_24.lc_trk_g0_2
 (26 0)  (662 384)  (662 384)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (664 384)  (664 384)  routing T_12_24.lc_trk_g2_1 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 384)  (665 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (667 384)  (667 384)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (668 384)  (668 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (670 384)  (670 384)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (673 384)  (673 384)  LC_0 Logic Functioning bit
 (38 0)  (674 384)  (674 384)  LC_0 Logic Functioning bit
 (39 0)  (675 384)  (675 384)  LC_0 Logic Functioning bit
 (41 0)  (677 384)  (677 384)  LC_0 Logic Functioning bit
 (42 0)  (678 384)  (678 384)  LC_0 Logic Functioning bit
 (43 0)  (679 384)  (679 384)  LC_0 Logic Functioning bit
 (22 1)  (658 385)  (658 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (663 385)  (663 385)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 385)  (665 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (668 385)  (668 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (671 385)  (671 385)  routing T_12_24.lc_trk_g0_2 <X> T_12_24.input_2_0
 (36 1)  (672 385)  (672 385)  LC_0 Logic Functioning bit
 (37 1)  (673 385)  (673 385)  LC_0 Logic Functioning bit
 (39 1)  (675 385)  (675 385)  LC_0 Logic Functioning bit
 (40 1)  (676 385)  (676 385)  LC_0 Logic Functioning bit
 (41 1)  (677 385)  (677 385)  LC_0 Logic Functioning bit
 (43 1)  (679 385)  (679 385)  LC_0 Logic Functioning bit
 (0 2)  (636 386)  (636 386)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (637 386)  (637 386)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (638 386)  (638 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (662 386)  (662 386)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (664 386)  (664 386)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 386)  (665 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (667 386)  (667 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 386)  (668 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (669 386)  (669 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (670 386)  (670 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (39 2)  (675 386)  (675 386)  LC_1 Logic Functioning bit
 (40 2)  (676 386)  (676 386)  LC_1 Logic Functioning bit
 (45 2)  (681 386)  (681 386)  LC_1 Logic Functioning bit
 (0 3)  (636 387)  (636 387)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (12 3)  (648 387)  (648 387)  routing T_12_24.sp4_h_l_39 <X> T_12_24.sp4_v_t_39
 (15 3)  (651 387)  (651 387)  routing T_12_24.sp4_v_t_9 <X> T_12_24.lc_trk_g0_4
 (16 3)  (652 387)  (652 387)  routing T_12_24.sp4_v_t_9 <X> T_12_24.lc_trk_g0_4
 (17 3)  (653 387)  (653 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (662 387)  (662 387)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (663 387)  (663 387)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (664 387)  (664 387)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 387)  (665 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (666 387)  (666 387)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (668 387)  (668 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (671 387)  (671 387)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.input_2_1
 (38 3)  (674 387)  (674 387)  LC_1 Logic Functioning bit
 (0 4)  (636 388)  (636 388)  routing T_12_24.glb_netwk_5 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 4)  (637 388)  (637 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (657 388)  (657 388)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g1_3
 (22 4)  (658 388)  (658 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (663 388)  (663 388)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (664 388)  (664 388)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 388)  (665 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 388)  (666 388)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (668 388)  (668 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 388)  (669 388)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 388)  (670 388)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (671 388)  (671 388)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.input_2_2
 (39 4)  (675 388)  (675 388)  LC_2 Logic Functioning bit
 (40 4)  (676 388)  (676 388)  LC_2 Logic Functioning bit
 (45 4)  (681 388)  (681 388)  LC_2 Logic Functioning bit
 (26 5)  (662 389)  (662 389)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (664 389)  (664 389)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 389)  (665 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (668 389)  (668 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (675 389)  (675 389)  LC_2 Logic Functioning bit
 (14 6)  (650 390)  (650 390)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g1_4
 (15 6)  (651 390)  (651 390)  routing T_12_24.lft_op_5 <X> T_12_24.lc_trk_g1_5
 (17 6)  (653 390)  (653 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (654 390)  (654 390)  routing T_12_24.lft_op_5 <X> T_12_24.lc_trk_g1_5
 (28 6)  (664 390)  (664 390)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 390)  (665 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 390)  (668 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 390)  (669 390)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (670 390)  (670 390)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (671 390)  (671 390)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.input_2_3
 (40 6)  (676 390)  (676 390)  LC_3 Logic Functioning bit
 (42 6)  (678 390)  (678 390)  LC_3 Logic Functioning bit
 (45 6)  (681 390)  (681 390)  LC_3 Logic Functioning bit
 (15 7)  (651 391)  (651 391)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g1_4
 (17 7)  (653 391)  (653 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (662 391)  (662 391)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 391)  (665 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (666 391)  (666 391)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (668 391)  (668 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (669 391)  (669 391)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.input_2_3
 (43 7)  (679 391)  (679 391)  LC_3 Logic Functioning bit
 (17 8)  (653 392)  (653 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (654 392)  (654 392)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g2_1
 (22 8)  (658 392)  (658 392)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (660 392)  (660 392)  routing T_12_24.tnl_op_3 <X> T_12_24.lc_trk_g2_3
 (28 8)  (664 392)  (664 392)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 392)  (665 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (668 392)  (668 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 392)  (669 392)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (670 392)  (670 392)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (671 392)  (671 392)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.input_2_4
 (37 8)  (673 392)  (673 392)  LC_4 Logic Functioning bit
 (38 8)  (674 392)  (674 392)  LC_4 Logic Functioning bit
 (39 8)  (675 392)  (675 392)  LC_4 Logic Functioning bit
 (41 8)  (677 392)  (677 392)  LC_4 Logic Functioning bit
 (42 8)  (678 392)  (678 392)  LC_4 Logic Functioning bit
 (43 8)  (679 392)  (679 392)  LC_4 Logic Functioning bit
 (21 9)  (657 393)  (657 393)  routing T_12_24.tnl_op_3 <X> T_12_24.lc_trk_g2_3
 (22 9)  (658 393)  (658 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (659 393)  (659 393)  routing T_12_24.sp4_h_l_15 <X> T_12_24.lc_trk_g2_2
 (24 9)  (660 393)  (660 393)  routing T_12_24.sp4_h_l_15 <X> T_12_24.lc_trk_g2_2
 (25 9)  (661 393)  (661 393)  routing T_12_24.sp4_h_l_15 <X> T_12_24.lc_trk_g2_2
 (26 9)  (662 393)  (662 393)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (663 393)  (663 393)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 393)  (665 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (666 393)  (666 393)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (667 393)  (667 393)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (668 393)  (668 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (669 393)  (669 393)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.input_2_4
 (36 9)  (672 393)  (672 393)  LC_4 Logic Functioning bit
 (37 9)  (673 393)  (673 393)  LC_4 Logic Functioning bit
 (38 9)  (674 393)  (674 393)  LC_4 Logic Functioning bit
 (40 9)  (676 393)  (676 393)  LC_4 Logic Functioning bit
 (41 9)  (677 393)  (677 393)  LC_4 Logic Functioning bit
 (42 9)  (678 393)  (678 393)  LC_4 Logic Functioning bit
 (16 10)  (652 394)  (652 394)  routing T_12_24.sp4_v_b_37 <X> T_12_24.lc_trk_g2_5
 (17 10)  (653 394)  (653 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (654 394)  (654 394)  routing T_12_24.sp4_v_b_37 <X> T_12_24.lc_trk_g2_5
 (15 11)  (651 395)  (651 395)  routing T_12_24.sp4_v_t_33 <X> T_12_24.lc_trk_g2_4
 (16 11)  (652 395)  (652 395)  routing T_12_24.sp4_v_t_33 <X> T_12_24.lc_trk_g2_4
 (17 11)  (653 395)  (653 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (654 395)  (654 395)  routing T_12_24.sp4_v_b_37 <X> T_12_24.lc_trk_g2_5
 (4 12)  (640 396)  (640 396)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_9
 (14 12)  (650 396)  (650 396)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g3_0
 (15 12)  (651 396)  (651 396)  routing T_12_24.sp4_h_r_33 <X> T_12_24.lc_trk_g3_1
 (16 12)  (652 396)  (652 396)  routing T_12_24.sp4_h_r_33 <X> T_12_24.lc_trk_g3_1
 (17 12)  (653 396)  (653 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (654 396)  (654 396)  routing T_12_24.sp4_h_r_33 <X> T_12_24.lc_trk_g3_1
 (5 13)  (641 397)  (641 397)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_9
 (14 13)  (650 397)  (650 397)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g3_0
 (15 13)  (651 397)  (651 397)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g3_0
 (16 13)  (652 397)  (652 397)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g3_0
 (17 13)  (653 397)  (653 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (658 397)  (658 397)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (660 397)  (660 397)  routing T_12_24.tnl_op_2 <X> T_12_24.lc_trk_g3_2
 (25 13)  (661 397)  (661 397)  routing T_12_24.tnl_op_2 <X> T_12_24.lc_trk_g3_2
 (0 14)  (636 398)  (636 398)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 398)  (637 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (652 398)  (652 398)  routing T_12_24.sp12_v_b_21 <X> T_12_24.lc_trk_g3_5
 (17 14)  (653 398)  (653 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (636 399)  (636 399)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (14 15)  (650 399)  (650 399)  routing T_12_24.sp4_h_l_17 <X> T_12_24.lc_trk_g3_4
 (15 15)  (651 399)  (651 399)  routing T_12_24.sp4_h_l_17 <X> T_12_24.lc_trk_g3_4
 (16 15)  (652 399)  (652 399)  routing T_12_24.sp4_h_l_17 <X> T_12_24.lc_trk_g3_4
 (17 15)  (653 399)  (653 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (654 399)  (654 399)  routing T_12_24.sp12_v_b_21 <X> T_12_24.lc_trk_g3_5
 (22 15)  (658 399)  (658 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (659 399)  (659 399)  routing T_12_24.sp4_h_r_30 <X> T_12_24.lc_trk_g3_6
 (24 15)  (660 399)  (660 399)  routing T_12_24.sp4_h_r_30 <X> T_12_24.lc_trk_g3_6
 (25 15)  (661 399)  (661 399)  routing T_12_24.sp4_h_r_30 <X> T_12_24.lc_trk_g3_6


LogicTile_13_24

 (27 0)  (721 384)  (721 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 384)  (722 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 384)  (723 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (738 384)  (738 384)  LC_0 Logic Functioning bit
 (30 1)  (724 385)  (724 385)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (50 1)  (744 385)  (744 385)  Carry_In_Mux bit 

 (14 2)  (708 386)  (708 386)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g0_4
 (22 2)  (716 386)  (716 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (721 386)  (721 386)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 386)  (722 386)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 386)  (723 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (35 2)  (729 386)  (729 386)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_1
 (44 2)  (738 386)  (738 386)  LC_1 Logic Functioning bit
 (4 3)  (698 387)  (698 387)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_l_37
 (15 3)  (709 387)  (709 387)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g0_4
 (17 3)  (711 387)  (711 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (715 387)  (715 387)  routing T_13_24.sp4_r_v_b_31 <X> T_13_24.lc_trk_g0_7
 (30 3)  (724 387)  (724 387)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (726 387)  (726 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (729 387)  (729 387)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_1
 (14 4)  (708 388)  (708 388)  routing T_13_24.lft_op_0 <X> T_13_24.lc_trk_g1_0
 (27 4)  (721 388)  (721 388)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 388)  (723 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (35 4)  (729 388)  (729 388)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_2
 (44 4)  (738 388)  (738 388)  LC_2 Logic Functioning bit
 (15 5)  (709 389)  (709 389)  routing T_13_24.lft_op_0 <X> T_13_24.lc_trk_g1_0
 (17 5)  (711 389)  (711 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (726 389)  (726 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (728 389)  (728 389)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_2
 (35 5)  (729 389)  (729 389)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_2
 (22 6)  (716 390)  (716 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (721 390)  (721 390)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 390)  (722 390)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 390)  (723 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 390)  (724 390)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (35 6)  (729 390)  (729 390)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_3
 (44 6)  (738 390)  (738 390)  LC_3 Logic Functioning bit
 (21 7)  (715 391)  (715 391)  routing T_13_24.sp4_r_v_b_31 <X> T_13_24.lc_trk_g1_7
 (22 7)  (716 391)  (716 391)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (718 391)  (718 391)  routing T_13_24.top_op_6 <X> T_13_24.lc_trk_g1_6
 (25 7)  (719 391)  (719 391)  routing T_13_24.top_op_6 <X> T_13_24.lc_trk_g1_6
 (32 7)  (726 391)  (726 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (729 391)  (729 391)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_3
 (27 8)  (721 392)  (721 392)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 392)  (723 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 392)  (724 392)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (35 8)  (729 392)  (729 392)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_4
 (44 8)  (738 392)  (738 392)  LC_4 Logic Functioning bit
 (30 9)  (724 393)  (724 393)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (726 393)  (726 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (728 393)  (728 393)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_4
 (35 9)  (729 393)  (729 393)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_4
 (29 10)  (723 394)  (723 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 394)  (724 394)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (35 10)  (729 394)  (729 394)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_5
 (44 10)  (738 394)  (738 394)  LC_5 Logic Functioning bit
 (32 11)  (726 395)  (726 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (729 395)  (729 395)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_5
 (15 12)  (709 396)  (709 396)  routing T_13_24.tnl_op_1 <X> T_13_24.lc_trk_g3_1
 (17 12)  (711 396)  (711 396)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (716 396)  (716 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (717 396)  (717 396)  routing T_13_24.sp4_h_r_27 <X> T_13_24.lc_trk_g3_3
 (24 12)  (718 396)  (718 396)  routing T_13_24.sp4_h_r_27 <X> T_13_24.lc_trk_g3_3
 (25 12)  (719 396)  (719 396)  routing T_13_24.bnl_op_2 <X> T_13_24.lc_trk_g3_2
 (27 12)  (721 396)  (721 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (722 396)  (722 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 396)  (723 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 396)  (724 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (35 12)  (729 396)  (729 396)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_6
 (44 12)  (738 396)  (738 396)  LC_6 Logic Functioning bit
 (18 13)  (712 397)  (712 397)  routing T_13_24.tnl_op_1 <X> T_13_24.lc_trk_g3_1
 (21 13)  (715 397)  (715 397)  routing T_13_24.sp4_h_r_27 <X> T_13_24.lc_trk_g3_3
 (22 13)  (716 397)  (716 397)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (719 397)  (719 397)  routing T_13_24.bnl_op_2 <X> T_13_24.lc_trk_g3_2
 (30 13)  (724 397)  (724 397)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 397)  (726 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (728 397)  (728 397)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_6
 (35 13)  (729 397)  (729 397)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.input_2_6
 (15 14)  (709 398)  (709 398)  routing T_13_24.sp4_h_l_24 <X> T_13_24.lc_trk_g3_5
 (16 14)  (710 398)  (710 398)  routing T_13_24.sp4_h_l_24 <X> T_13_24.lc_trk_g3_5
 (17 14)  (711 398)  (711 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (712 398)  (712 398)  routing T_13_24.sp4_h_l_24 <X> T_13_24.lc_trk_g3_5
 (27 14)  (721 398)  (721 398)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (722 398)  (722 398)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 398)  (723 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (35 14)  (729 398)  (729 398)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_7
 (44 14)  (738 398)  (738 398)  LC_7 Logic Functioning bit
 (22 15)  (716 399)  (716 399)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (718 399)  (718 399)  routing T_13_24.tnl_op_6 <X> T_13_24.lc_trk_g3_6
 (25 15)  (719 399)  (719 399)  routing T_13_24.tnl_op_6 <X> T_13_24.lc_trk_g3_6
 (32 15)  (726 399)  (726 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (729 399)  (729 399)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.input_2_7


LogicTile_1_23

 (12 0)  (66 368)  (66 368)  routing T_1_23.sp4_v_b_8 <X> T_1_23.sp4_h_r_2
 (22 0)  (76 368)  (76 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (78 368)  (78 368)  routing T_1_23.bot_op_3 <X> T_1_23.lc_trk_g0_3
 (27 0)  (81 368)  (81 368)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 368)  (82 368)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 368)  (83 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (98 368)  (98 368)  LC_0 Logic Functioning bit
 (11 1)  (65 369)  (65 369)  routing T_1_23.sp4_v_b_8 <X> T_1_23.sp4_h_r_2
 (13 1)  (67 369)  (67 369)  routing T_1_23.sp4_v_b_8 <X> T_1_23.sp4_h_r_2
 (15 1)  (69 369)  (69 369)  routing T_1_23.bot_op_0 <X> T_1_23.lc_trk_g0_0
 (17 1)  (71 369)  (71 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (76 369)  (76 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (78 369)  (78 369)  routing T_1_23.bot_op_2 <X> T_1_23.lc_trk_g0_2
 (32 1)  (86 369)  (86 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (15 2)  (69 370)  (69 370)  routing T_1_23.bot_op_5 <X> T_1_23.lc_trk_g0_5
 (17 2)  (71 370)  (71 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (81 370)  (81 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 370)  (82 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 370)  (83 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 370)  (86 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (89 370)  (89 370)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.input_2_1
 (36 2)  (90 370)  (90 370)  LC_1 Logic Functioning bit
 (39 2)  (93 370)  (93 370)  LC_1 Logic Functioning bit
 (41 2)  (95 370)  (95 370)  LC_1 Logic Functioning bit
 (42 2)  (96 370)  (96 370)  LC_1 Logic Functioning bit
 (44 2)  (98 370)  (98 370)  LC_1 Logic Functioning bit
 (46 2)  (100 370)  (100 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (69 371)  (69 371)  routing T_1_23.bot_op_4 <X> T_1_23.lc_trk_g0_4
 (17 3)  (71 371)  (71 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (76 371)  (76 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (78 371)  (78 371)  routing T_1_23.bot_op_6 <X> T_1_23.lc_trk_g0_6
 (32 3)  (86 371)  (86 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (87 371)  (87 371)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.input_2_1
 (35 3)  (89 371)  (89 371)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.input_2_1
 (36 3)  (90 371)  (90 371)  LC_1 Logic Functioning bit
 (39 3)  (93 371)  (93 371)  LC_1 Logic Functioning bit
 (41 3)  (95 371)  (95 371)  LC_1 Logic Functioning bit
 (42 3)  (96 371)  (96 371)  LC_1 Logic Functioning bit
 (53 3)  (107 371)  (107 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (81 372)  (81 372)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 372)  (82 372)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 372)  (83 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 372)  (86 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 372)  (90 372)  LC_2 Logic Functioning bit
 (39 4)  (93 372)  (93 372)  LC_2 Logic Functioning bit
 (41 4)  (95 372)  (95 372)  LC_2 Logic Functioning bit
 (42 4)  (96 372)  (96 372)  LC_2 Logic Functioning bit
 (44 4)  (98 372)  (98 372)  LC_2 Logic Functioning bit
 (52 4)  (106 372)  (106 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (30 5)  (84 373)  (84 373)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 373)  (86 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (89 373)  (89 373)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.input_2_2
 (36 5)  (90 373)  (90 373)  LC_2 Logic Functioning bit
 (39 5)  (93 373)  (93 373)  LC_2 Logic Functioning bit
 (41 5)  (95 373)  (95 373)  LC_2 Logic Functioning bit
 (42 5)  (96 373)  (96 373)  LC_2 Logic Functioning bit
 (4 6)  (58 374)  (58 374)  routing T_1_23.sp4_h_r_9 <X> T_1_23.sp4_v_t_38
 (6 6)  (60 374)  (60 374)  routing T_1_23.sp4_h_r_9 <X> T_1_23.sp4_v_t_38
 (27 6)  (81 374)  (81 374)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 374)  (82 374)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 374)  (83 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 374)  (86 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 374)  (90 374)  LC_3 Logic Functioning bit
 (39 6)  (93 374)  (93 374)  LC_3 Logic Functioning bit
 (41 6)  (95 374)  (95 374)  LC_3 Logic Functioning bit
 (42 6)  (96 374)  (96 374)  LC_3 Logic Functioning bit
 (44 6)  (98 374)  (98 374)  LC_3 Logic Functioning bit
 (5 7)  (59 375)  (59 375)  routing T_1_23.sp4_h_r_9 <X> T_1_23.sp4_v_t_38
 (30 7)  (84 375)  (84 375)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (86 375)  (86 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (89 375)  (89 375)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.input_2_3
 (36 7)  (90 375)  (90 375)  LC_3 Logic Functioning bit
 (39 7)  (93 375)  (93 375)  LC_3 Logic Functioning bit
 (41 7)  (95 375)  (95 375)  LC_3 Logic Functioning bit
 (42 7)  (96 375)  (96 375)  LC_3 Logic Functioning bit
 (53 7)  (107 375)  (107 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (81 376)  (81 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 376)  (82 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 376)  (83 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 376)  (84 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 376)  (86 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (89 376)  (89 376)  routing T_1_23.lc_trk_g0_4 <X> T_1_23.input_2_4
 (36 8)  (90 376)  (90 376)  LC_4 Logic Functioning bit
 (39 8)  (93 376)  (93 376)  LC_4 Logic Functioning bit
 (41 8)  (95 376)  (95 376)  LC_4 Logic Functioning bit
 (42 8)  (96 376)  (96 376)  LC_4 Logic Functioning bit
 (44 8)  (98 376)  (98 376)  LC_4 Logic Functioning bit
 (32 9)  (86 377)  (86 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (90 377)  (90 377)  LC_4 Logic Functioning bit
 (39 9)  (93 377)  (93 377)  LC_4 Logic Functioning bit
 (41 9)  (95 377)  (95 377)  LC_4 Logic Functioning bit
 (42 9)  (96 377)  (96 377)  LC_4 Logic Functioning bit
 (53 9)  (107 377)  (107 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (58 378)  (58 378)  routing T_1_23.sp4_h_r_0 <X> T_1_23.sp4_v_t_43
 (6 10)  (60 378)  (60 378)  routing T_1_23.sp4_h_r_0 <X> T_1_23.sp4_v_t_43
 (14 10)  (68 378)  (68 378)  routing T_1_23.rgt_op_4 <X> T_1_23.lc_trk_g2_4
 (22 10)  (76 378)  (76 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (77 378)  (77 378)  routing T_1_23.sp4_h_r_31 <X> T_1_23.lc_trk_g2_7
 (24 10)  (78 378)  (78 378)  routing T_1_23.sp4_h_r_31 <X> T_1_23.lc_trk_g2_7
 (27 10)  (81 378)  (81 378)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 378)  (82 378)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 378)  (83 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 378)  (84 378)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 378)  (86 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (89 378)  (89 378)  routing T_1_23.lc_trk_g0_5 <X> T_1_23.input_2_5
 (36 10)  (90 378)  (90 378)  LC_5 Logic Functioning bit
 (39 10)  (93 378)  (93 378)  LC_5 Logic Functioning bit
 (41 10)  (95 378)  (95 378)  LC_5 Logic Functioning bit
 (42 10)  (96 378)  (96 378)  LC_5 Logic Functioning bit
 (44 10)  (98 378)  (98 378)  LC_5 Logic Functioning bit
 (51 10)  (105 378)  (105 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (59 379)  (59 379)  routing T_1_23.sp4_h_r_0 <X> T_1_23.sp4_v_t_43
 (15 11)  (69 379)  (69 379)  routing T_1_23.rgt_op_4 <X> T_1_23.lc_trk_g2_4
 (17 11)  (71 379)  (71 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (75 379)  (75 379)  routing T_1_23.sp4_h_r_31 <X> T_1_23.lc_trk_g2_7
 (32 11)  (86 379)  (86 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (90 379)  (90 379)  LC_5 Logic Functioning bit
 (39 11)  (93 379)  (93 379)  LC_5 Logic Functioning bit
 (41 11)  (95 379)  (95 379)  LC_5 Logic Functioning bit
 (42 11)  (96 379)  (96 379)  LC_5 Logic Functioning bit
 (9 12)  (63 380)  (63 380)  routing T_1_23.sp4_v_t_47 <X> T_1_23.sp4_h_r_10
 (15 12)  (69 380)  (69 380)  routing T_1_23.tnr_op_1 <X> T_1_23.lc_trk_g3_1
 (17 12)  (71 380)  (71 380)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (76 380)  (76 380)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (78 380)  (78 380)  routing T_1_23.tnr_op_3 <X> T_1_23.lc_trk_g3_3
 (27 12)  (81 380)  (81 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 380)  (82 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 380)  (83 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 380)  (84 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 380)  (86 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (89 380)  (89 380)  routing T_1_23.lc_trk_g0_6 <X> T_1_23.input_2_6
 (36 12)  (90 380)  (90 380)  LC_6 Logic Functioning bit
 (39 12)  (93 380)  (93 380)  LC_6 Logic Functioning bit
 (41 12)  (95 380)  (95 380)  LC_6 Logic Functioning bit
 (42 12)  (96 380)  (96 380)  LC_6 Logic Functioning bit
 (44 12)  (98 380)  (98 380)  LC_6 Logic Functioning bit
 (51 12)  (105 380)  (105 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (69 381)  (69 381)  routing T_1_23.tnr_op_0 <X> T_1_23.lc_trk_g3_0
 (17 13)  (71 381)  (71 381)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (76 381)  (76 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (78 381)  (78 381)  routing T_1_23.tnr_op_2 <X> T_1_23.lc_trk_g3_2
 (30 13)  (84 381)  (84 381)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (86 381)  (86 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (89 381)  (89 381)  routing T_1_23.lc_trk_g0_6 <X> T_1_23.input_2_6
 (36 13)  (90 381)  (90 381)  LC_6 Logic Functioning bit
 (39 13)  (93 381)  (93 381)  LC_6 Logic Functioning bit
 (41 13)  (95 381)  (95 381)  LC_6 Logic Functioning bit
 (42 13)  (96 381)  (96 381)  LC_6 Logic Functioning bit
 (15 14)  (69 382)  (69 382)  routing T_1_23.tnr_op_5 <X> T_1_23.lc_trk_g3_5
 (17 14)  (71 382)  (71 382)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (28 14)  (82 382)  (82 382)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 382)  (83 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 382)  (84 382)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 382)  (86 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 382)  (90 382)  LC_7 Logic Functioning bit
 (37 14)  (91 382)  (91 382)  LC_7 Logic Functioning bit
 (38 14)  (92 382)  (92 382)  LC_7 Logic Functioning bit
 (39 14)  (93 382)  (93 382)  LC_7 Logic Functioning bit
 (44 14)  (98 382)  (98 382)  LC_7 Logic Functioning bit
 (51 14)  (105 382)  (105 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (69 383)  (69 383)  routing T_1_23.tnr_op_4 <X> T_1_23.lc_trk_g3_4
 (17 15)  (71 383)  (71 383)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (76 383)  (76 383)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (78 383)  (78 383)  routing T_1_23.tnr_op_6 <X> T_1_23.lc_trk_g3_6
 (40 15)  (94 383)  (94 383)  LC_7 Logic Functioning bit
 (41 15)  (95 383)  (95 383)  LC_7 Logic Functioning bit
 (42 15)  (96 383)  (96 383)  LC_7 Logic Functioning bit
 (43 15)  (97 383)  (97 383)  LC_7 Logic Functioning bit


LogicTile_2_23

 (27 0)  (135 368)  (135 368)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 368)  (136 368)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 368)  (137 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 368)  (139 368)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 368)  (140 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (144 368)  (144 368)  LC_0 Logic Functioning bit
 (37 0)  (145 368)  (145 368)  LC_0 Logic Functioning bit
 (38 0)  (146 368)  (146 368)  LC_0 Logic Functioning bit
 (39 0)  (147 368)  (147 368)  LC_0 Logic Functioning bit
 (41 0)  (149 368)  (149 368)  LC_0 Logic Functioning bit
 (43 0)  (151 368)  (151 368)  LC_0 Logic Functioning bit
 (30 1)  (138 369)  (138 369)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (144 369)  (144 369)  LC_0 Logic Functioning bit
 (37 1)  (145 369)  (145 369)  LC_0 Logic Functioning bit
 (38 1)  (146 369)  (146 369)  LC_0 Logic Functioning bit
 (39 1)  (147 369)  (147 369)  LC_0 Logic Functioning bit
 (41 1)  (149 369)  (149 369)  LC_0 Logic Functioning bit
 (43 1)  (151 369)  (151 369)  LC_0 Logic Functioning bit
 (53 1)  (161 369)  (161 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 2)  (125 370)  (125 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (130 370)  (130 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (132 370)  (132 370)  routing T_2_23.top_op_7 <X> T_2_23.lc_trk_g0_7
 (28 2)  (136 370)  (136 370)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 370)  (137 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 370)  (138 370)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 370)  (139 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 370)  (140 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 370)  (141 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 370)  (142 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 370)  (144 370)  LC_1 Logic Functioning bit
 (38 2)  (146 370)  (146 370)  LC_1 Logic Functioning bit
 (21 3)  (129 371)  (129 371)  routing T_2_23.top_op_7 <X> T_2_23.lc_trk_g0_7
 (30 3)  (138 371)  (138 371)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 371)  (139 371)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 371)  (144 371)  LC_1 Logic Functioning bit
 (38 3)  (146 371)  (146 371)  LC_1 Logic Functioning bit
 (13 4)  (121 372)  (121 372)  routing T_2_23.sp4_v_t_40 <X> T_2_23.sp4_v_b_5
 (31 4)  (139 372)  (139 372)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 372)  (140 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (144 372)  (144 372)  LC_2 Logic Functioning bit
 (37 4)  (145 372)  (145 372)  LC_2 Logic Functioning bit
 (38 4)  (146 372)  (146 372)  LC_2 Logic Functioning bit
 (39 4)  (147 372)  (147 372)  LC_2 Logic Functioning bit
 (42 4)  (150 372)  (150 372)  LC_2 Logic Functioning bit
 (43 4)  (151 372)  (151 372)  LC_2 Logic Functioning bit
 (46 4)  (154 372)  (154 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (158 372)  (158 372)  Cascade bit: LH_LC02_inmux02_5

 (36 5)  (144 373)  (144 373)  LC_2 Logic Functioning bit
 (37 5)  (145 373)  (145 373)  LC_2 Logic Functioning bit
 (38 5)  (146 373)  (146 373)  LC_2 Logic Functioning bit
 (39 5)  (147 373)  (147 373)  LC_2 Logic Functioning bit
 (42 5)  (150 373)  (150 373)  LC_2 Logic Functioning bit
 (43 5)  (151 373)  (151 373)  LC_2 Logic Functioning bit
 (0 8)  (108 376)  (108 376)  routing T_2_23.glb_netwk_6 <X> T_2_23.glb2local_1
 (1 8)  (109 376)  (109 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (5 8)  (113 376)  (113 376)  routing T_2_23.sp4_v_t_43 <X> T_2_23.sp4_h_r_6
 (8 8)  (116 376)  (116 376)  routing T_2_23.sp4_v_b_7 <X> T_2_23.sp4_h_r_7
 (9 8)  (117 376)  (117 376)  routing T_2_23.sp4_v_b_7 <X> T_2_23.sp4_h_r_7
 (13 8)  (121 376)  (121 376)  routing T_2_23.sp4_v_t_45 <X> T_2_23.sp4_v_b_8
 (25 8)  (133 376)  (133 376)  routing T_2_23.rgt_op_2 <X> T_2_23.lc_trk_g2_2
 (28 8)  (136 376)  (136 376)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 376)  (137 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 376)  (138 376)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 376)  (139 376)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 376)  (140 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (144 376)  (144 376)  LC_4 Logic Functioning bit
 (38 8)  (146 376)  (146 376)  LC_4 Logic Functioning bit
 (40 8)  (148 376)  (148 376)  LC_4 Logic Functioning bit
 (42 8)  (150 376)  (150 376)  LC_4 Logic Functioning bit
 (1 9)  (109 377)  (109 377)  routing T_2_23.glb_netwk_6 <X> T_2_23.glb2local_1
 (22 9)  (130 377)  (130 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (132 377)  (132 377)  routing T_2_23.rgt_op_2 <X> T_2_23.lc_trk_g2_2
 (30 9)  (138 377)  (138 377)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 377)  (139 377)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 377)  (144 377)  LC_4 Logic Functioning bit
 (38 9)  (146 377)  (146 377)  LC_4 Logic Functioning bit
 (40 9)  (148 377)  (148 377)  LC_4 Logic Functioning bit
 (42 9)  (150 377)  (150 377)  LC_4 Logic Functioning bit
 (21 10)  (129 378)  (129 378)  routing T_2_23.bnl_op_7 <X> T_2_23.lc_trk_g2_7
 (22 10)  (130 378)  (130 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (133 378)  (133 378)  routing T_2_23.rgt_op_6 <X> T_2_23.lc_trk_g2_6
 (21 11)  (129 379)  (129 379)  routing T_2_23.bnl_op_7 <X> T_2_23.lc_trk_g2_7
 (22 11)  (130 379)  (130 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (132 379)  (132 379)  routing T_2_23.rgt_op_6 <X> T_2_23.lc_trk_g2_6
 (25 12)  (133 380)  (133 380)  routing T_2_23.sp12_v_t_1 <X> T_2_23.lc_trk_g3_2
 (26 12)  (134 380)  (134 380)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (36 12)  (144 380)  (144 380)  LC_6 Logic Functioning bit
 (43 12)  (151 380)  (151 380)  LC_6 Logic Functioning bit
 (22 13)  (130 381)  (130 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (132 381)  (132 381)  routing T_2_23.sp12_v_t_1 <X> T_2_23.lc_trk_g3_2
 (25 13)  (133 381)  (133 381)  routing T_2_23.sp12_v_t_1 <X> T_2_23.lc_trk_g3_2
 (26 13)  (134 381)  (134 381)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 381)  (135 381)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 381)  (136 381)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 381)  (137 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (140 381)  (140 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (141 381)  (141 381)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.input_2_6
 (35 13)  (143 381)  (143 381)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.input_2_6
 (37 13)  (145 381)  (145 381)  LC_6 Logic Functioning bit
 (42 13)  (150 381)  (150 381)  LC_6 Logic Functioning bit
 (22 14)  (130 382)  (130 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (134 382)  (134 382)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (36 14)  (144 382)  (144 382)  LC_7 Logic Functioning bit
 (37 14)  (145 382)  (145 382)  LC_7 Logic Functioning bit
 (38 14)  (146 382)  (146 382)  LC_7 Logic Functioning bit
 (41 14)  (149 382)  (149 382)  LC_7 Logic Functioning bit
 (42 14)  (150 382)  (150 382)  LC_7 Logic Functioning bit
 (43 14)  (151 382)  (151 382)  LC_7 Logic Functioning bit
 (50 14)  (158 382)  (158 382)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (137 383)  (137 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (144 383)  (144 383)  LC_7 Logic Functioning bit
 (37 15)  (145 383)  (145 383)  LC_7 Logic Functioning bit
 (39 15)  (147 383)  (147 383)  LC_7 Logic Functioning bit
 (40 15)  (148 383)  (148 383)  LC_7 Logic Functioning bit
 (42 15)  (150 383)  (150 383)  LC_7 Logic Functioning bit
 (43 15)  (151 383)  (151 383)  LC_7 Logic Functioning bit
 (51 15)  (159 383)  (159 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (161 383)  (161 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_3_23

 (22 0)  (184 368)  (184 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (162 370)  (162 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (1 2)  (163 370)  (163 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (164 370)  (164 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (184 370)  (184 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (185 370)  (185 370)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g0_7
 (24 2)  (186 370)  (186 370)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g0_7
 (25 2)  (187 370)  (187 370)  routing T_3_23.lft_op_6 <X> T_3_23.lc_trk_g0_6
 (0 3)  (162 371)  (162 371)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (22 3)  (184 371)  (184 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (186 371)  (186 371)  routing T_3_23.lft_op_6 <X> T_3_23.lc_trk_g0_6
 (3 4)  (165 372)  (165 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0
 (15 4)  (177 372)  (177 372)  routing T_3_23.lft_op_1 <X> T_3_23.lc_trk_g1_1
 (17 4)  (179 372)  (179 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (180 372)  (180 372)  routing T_3_23.lft_op_1 <X> T_3_23.lc_trk_g1_1
 (25 4)  (187 372)  (187 372)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (27 4)  (189 372)  (189 372)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 372)  (191 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 372)  (194 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (198 372)  (198 372)  LC_2 Logic Functioning bit
 (38 4)  (200 372)  (200 372)  LC_2 Logic Functioning bit
 (41 4)  (203 372)  (203 372)  LC_2 Logic Functioning bit
 (43 4)  (205 372)  (205 372)  LC_2 Logic Functioning bit
 (45 4)  (207 372)  (207 372)  LC_2 Logic Functioning bit
 (22 5)  (184 373)  (184 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (185 373)  (185 373)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (24 5)  (186 373)  (186 373)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (25 5)  (187 373)  (187 373)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (26 5)  (188 373)  (188 373)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 373)  (190 373)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 373)  (191 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 373)  (192 373)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 373)  (193 373)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (198 373)  (198 373)  LC_2 Logic Functioning bit
 (37 5)  (199 373)  (199 373)  LC_2 Logic Functioning bit
 (38 5)  (200 373)  (200 373)  LC_2 Logic Functioning bit
 (39 5)  (201 373)  (201 373)  LC_2 Logic Functioning bit
 (41 5)  (203 373)  (203 373)  LC_2 Logic Functioning bit
 (43 5)  (205 373)  (205 373)  LC_2 Logic Functioning bit
 (13 6)  (175 374)  (175 374)  routing T_3_23.sp4_v_b_5 <X> T_3_23.sp4_v_t_40
 (21 6)  (183 374)  (183 374)  routing T_3_23.wire_logic_cluster/lc_7/out <X> T_3_23.lc_trk_g1_7
 (22 6)  (184 374)  (184 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (193 374)  (193 374)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 374)  (194 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 374)  (198 374)  LC_3 Logic Functioning bit
 (37 6)  (199 374)  (199 374)  LC_3 Logic Functioning bit
 (38 6)  (200 374)  (200 374)  LC_3 Logic Functioning bit
 (39 6)  (201 374)  (201 374)  LC_3 Logic Functioning bit
 (43 6)  (205 374)  (205 374)  LC_3 Logic Functioning bit
 (45 6)  (207 374)  (207 374)  LC_3 Logic Functioning bit
 (26 7)  (188 375)  (188 375)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 375)  (191 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 375)  (193 375)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 375)  (194 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (195 375)  (195 375)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.input_2_3
 (35 7)  (197 375)  (197 375)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.input_2_3
 (36 7)  (198 375)  (198 375)  LC_3 Logic Functioning bit
 (37 7)  (199 375)  (199 375)  LC_3 Logic Functioning bit
 (38 7)  (200 375)  (200 375)  LC_3 Logic Functioning bit
 (39 7)  (201 375)  (201 375)  LC_3 Logic Functioning bit
 (42 7)  (204 375)  (204 375)  LC_3 Logic Functioning bit
 (21 8)  (183 376)  (183 376)  routing T_3_23.wire_logic_cluster/lc_3/out <X> T_3_23.lc_trk_g2_3
 (22 8)  (184 376)  (184 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (187 376)  (187 376)  routing T_3_23.wire_logic_cluster/lc_2/out <X> T_3_23.lc_trk_g2_2
 (28 8)  (190 376)  (190 376)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 376)  (191 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 376)  (193 376)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 376)  (194 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (198 376)  (198 376)  LC_4 Logic Functioning bit
 (38 8)  (200 376)  (200 376)  LC_4 Logic Functioning bit
 (46 8)  (208 376)  (208 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (184 377)  (184 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (192 377)  (192 377)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 377)  (193 377)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 377)  (198 377)  LC_4 Logic Functioning bit
 (38 9)  (200 377)  (200 377)  LC_4 Logic Functioning bit
 (52 9)  (214 377)  (214 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (168 378)  (168 378)  routing T_3_23.sp4_v_b_3 <X> T_3_23.sp4_v_t_43
 (8 10)  (170 378)  (170 378)  routing T_3_23.sp4_v_t_42 <X> T_3_23.sp4_h_l_42
 (9 10)  (171 378)  (171 378)  routing T_3_23.sp4_v_t_42 <X> T_3_23.sp4_h_l_42
 (25 10)  (187 378)  (187 378)  routing T_3_23.wire_logic_cluster/lc_6/out <X> T_3_23.lc_trk_g2_6
 (5 11)  (167 379)  (167 379)  routing T_3_23.sp4_v_b_3 <X> T_3_23.sp4_v_t_43
 (22 11)  (184 379)  (184 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (188 380)  (188 380)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 380)  (189 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 380)  (190 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 380)  (191 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 380)  (194 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (198 380)  (198 380)  LC_6 Logic Functioning bit
 (38 12)  (200 380)  (200 380)  LC_6 Logic Functioning bit
 (41 12)  (203 380)  (203 380)  LC_6 Logic Functioning bit
 (43 12)  (205 380)  (205 380)  LC_6 Logic Functioning bit
 (45 12)  (207 380)  (207 380)  LC_6 Logic Functioning bit
 (17 13)  (179 381)  (179 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (188 381)  (188 381)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 381)  (190 381)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 381)  (191 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 381)  (193 381)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 381)  (198 381)  LC_6 Logic Functioning bit
 (37 13)  (199 381)  (199 381)  LC_6 Logic Functioning bit
 (38 13)  (200 381)  (200 381)  LC_6 Logic Functioning bit
 (39 13)  (201 381)  (201 381)  LC_6 Logic Functioning bit
 (41 13)  (203 381)  (203 381)  LC_6 Logic Functioning bit
 (43 13)  (205 381)  (205 381)  LC_6 Logic Functioning bit
 (0 14)  (162 382)  (162 382)  routing T_3_23.glb_netwk_6 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 382)  (163 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (189 382)  (189 382)  routing T_3_23.lc_trk_g1_1 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 382)  (191 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 382)  (193 382)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 382)  (194 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 382)  (196 382)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 382)  (198 382)  LC_7 Logic Functioning bit
 (38 14)  (200 382)  (200 382)  LC_7 Logic Functioning bit
 (41 14)  (203 382)  (203 382)  LC_7 Logic Functioning bit
 (43 14)  (205 382)  (205 382)  LC_7 Logic Functioning bit
 (45 14)  (207 382)  (207 382)  LC_7 Logic Functioning bit
 (0 15)  (162 383)  (162 383)  routing T_3_23.glb_netwk_6 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (8 15)  (170 383)  (170 383)  routing T_3_23.sp4_v_b_7 <X> T_3_23.sp4_v_t_47
 (10 15)  (172 383)  (172 383)  routing T_3_23.sp4_v_b_7 <X> T_3_23.sp4_v_t_47
 (26 15)  (188 383)  (188 383)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 383)  (191 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 383)  (193 383)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 383)  (198 383)  LC_7 Logic Functioning bit
 (37 15)  (199 383)  (199 383)  LC_7 Logic Functioning bit
 (38 15)  (200 383)  (200 383)  LC_7 Logic Functioning bit
 (39 15)  (201 383)  (201 383)  LC_7 Logic Functioning bit
 (41 15)  (203 383)  (203 383)  LC_7 Logic Functioning bit
 (43 15)  (205 383)  (205 383)  LC_7 Logic Functioning bit
 (48 15)  (210 383)  (210 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_23

 (12 0)  (228 368)  (228 368)  routing T_4_23.sp4_v_t_39 <X> T_4_23.sp4_h_r_2
 (14 0)  (230 368)  (230 368)  routing T_4_23.wire_logic_cluster/lc_0/out <X> T_4_23.lc_trk_g0_0
 (25 0)  (241 368)  (241 368)  routing T_4_23.sp4_v_b_10 <X> T_4_23.lc_trk_g0_2
 (29 0)  (245 368)  (245 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 368)  (246 368)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 368)  (248 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 368)  (249 368)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 368)  (250 368)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (253 368)  (253 368)  LC_0 Logic Functioning bit
 (41 0)  (257 368)  (257 368)  LC_0 Logic Functioning bit
 (42 0)  (258 368)  (258 368)  LC_0 Logic Functioning bit
 (43 0)  (259 368)  (259 368)  LC_0 Logic Functioning bit
 (45 0)  (261 368)  (261 368)  LC_0 Logic Functioning bit
 (8 1)  (224 369)  (224 369)  routing T_4_23.sp4_h_l_42 <X> T_4_23.sp4_v_b_1
 (9 1)  (225 369)  (225 369)  routing T_4_23.sp4_h_l_42 <X> T_4_23.sp4_v_b_1
 (10 1)  (226 369)  (226 369)  routing T_4_23.sp4_h_l_42 <X> T_4_23.sp4_v_b_1
 (17 1)  (233 369)  (233 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (238 369)  (238 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (239 369)  (239 369)  routing T_4_23.sp4_v_b_10 <X> T_4_23.lc_trk_g0_2
 (25 1)  (241 369)  (241 369)  routing T_4_23.sp4_v_b_10 <X> T_4_23.lc_trk_g0_2
 (26 1)  (242 369)  (242 369)  routing T_4_23.lc_trk_g0_2 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 369)  (245 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 369)  (247 369)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 369)  (248 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (252 369)  (252 369)  LC_0 Logic Functioning bit
 (37 1)  (253 369)  (253 369)  LC_0 Logic Functioning bit
 (39 1)  (255 369)  (255 369)  LC_0 Logic Functioning bit
 (43 1)  (259 369)  (259 369)  LC_0 Logic Functioning bit
 (44 1)  (260 369)  (260 369)  LC_0 Logic Functioning bit
 (47 1)  (263 369)  (263 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (267 369)  (267 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (216 370)  (216 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (1 2)  (217 370)  (217 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (218 370)  (218 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (227 370)  (227 370)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_v_t_39
 (15 2)  (231 370)  (231 370)  routing T_4_23.top_op_5 <X> T_4_23.lc_trk_g0_5
 (17 2)  (233 370)  (233 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (244 370)  (244 370)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 370)  (245 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 370)  (248 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 370)  (249 370)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 370)  (250 370)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (253 370)  (253 370)  LC_1 Logic Functioning bit
 (39 2)  (255 370)  (255 370)  LC_1 Logic Functioning bit
 (45 2)  (261 370)  (261 370)  LC_1 Logic Functioning bit
 (0 3)  (216 371)  (216 371)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (8 3)  (224 371)  (224 371)  routing T_4_23.sp4_v_b_10 <X> T_4_23.sp4_v_t_36
 (10 3)  (226 371)  (226 371)  routing T_4_23.sp4_v_b_10 <X> T_4_23.sp4_v_t_36
 (12 3)  (228 371)  (228 371)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_v_t_39
 (18 3)  (234 371)  (234 371)  routing T_4_23.top_op_5 <X> T_4_23.lc_trk_g0_5
 (26 3)  (242 371)  (242 371)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (243 371)  (243 371)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 371)  (245 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 371)  (246 371)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (252 371)  (252 371)  LC_1 Logic Functioning bit
 (37 3)  (253 371)  (253 371)  LC_1 Logic Functioning bit
 (38 3)  (254 371)  (254 371)  LC_1 Logic Functioning bit
 (39 3)  (255 371)  (255 371)  LC_1 Logic Functioning bit
 (40 3)  (256 371)  (256 371)  LC_1 Logic Functioning bit
 (42 3)  (258 371)  (258 371)  LC_1 Logic Functioning bit
 (44 3)  (260 371)  (260 371)  LC_1 Logic Functioning bit
 (48 3)  (264 371)  (264 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (224 372)  (224 372)  routing T_4_23.sp4_v_b_10 <X> T_4_23.sp4_h_r_4
 (9 4)  (225 372)  (225 372)  routing T_4_23.sp4_v_b_10 <X> T_4_23.sp4_h_r_4
 (10 4)  (226 372)  (226 372)  routing T_4_23.sp4_v_b_10 <X> T_4_23.sp4_h_r_4
 (21 4)  (237 372)  (237 372)  routing T_4_23.wire_logic_cluster/lc_3/out <X> T_4_23.lc_trk_g1_3
 (22 4)  (238 372)  (238 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (241 372)  (241 372)  routing T_4_23.sp4_v_b_10 <X> T_4_23.lc_trk_g1_2
 (22 5)  (238 373)  (238 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (239 373)  (239 373)  routing T_4_23.sp4_v_b_10 <X> T_4_23.lc_trk_g1_2
 (25 5)  (241 373)  (241 373)  routing T_4_23.sp4_v_b_10 <X> T_4_23.lc_trk_g1_2
 (15 6)  (231 374)  (231 374)  routing T_4_23.sp4_v_b_21 <X> T_4_23.lc_trk_g1_5
 (16 6)  (232 374)  (232 374)  routing T_4_23.sp4_v_b_21 <X> T_4_23.lc_trk_g1_5
 (17 6)  (233 374)  (233 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (237 374)  (237 374)  routing T_4_23.wire_logic_cluster/lc_7/out <X> T_4_23.lc_trk_g1_7
 (22 6)  (238 374)  (238 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (244 374)  (244 374)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 374)  (245 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 374)  (246 374)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 374)  (248 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 374)  (250 374)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (253 374)  (253 374)  LC_3 Logic Functioning bit
 (39 6)  (255 374)  (255 374)  LC_3 Logic Functioning bit
 (45 6)  (261 374)  (261 374)  LC_3 Logic Functioning bit
 (46 6)  (262 374)  (262 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (238 375)  (238 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (239 375)  (239 375)  routing T_4_23.sp4_v_b_22 <X> T_4_23.lc_trk_g1_6
 (24 7)  (240 375)  (240 375)  routing T_4_23.sp4_v_b_22 <X> T_4_23.lc_trk_g1_6
 (26 7)  (242 375)  (242 375)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 375)  (243 375)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 375)  (245 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 375)  (246 375)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (247 375)  (247 375)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 375)  (252 375)  LC_3 Logic Functioning bit
 (37 7)  (253 375)  (253 375)  LC_3 Logic Functioning bit
 (38 7)  (254 375)  (254 375)  LC_3 Logic Functioning bit
 (39 7)  (255 375)  (255 375)  LC_3 Logic Functioning bit
 (40 7)  (256 375)  (256 375)  LC_3 Logic Functioning bit
 (42 7)  (258 375)  (258 375)  LC_3 Logic Functioning bit
 (44 7)  (260 375)  (260 375)  LC_3 Logic Functioning bit
 (15 9)  (231 377)  (231 377)  routing T_4_23.sp4_v_t_29 <X> T_4_23.lc_trk_g2_0
 (16 9)  (232 377)  (232 377)  routing T_4_23.sp4_v_t_29 <X> T_4_23.lc_trk_g2_0
 (17 9)  (233 377)  (233 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (238 377)  (238 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (239 377)  (239 377)  routing T_4_23.sp4_v_b_42 <X> T_4_23.lc_trk_g2_2
 (24 9)  (240 377)  (240 377)  routing T_4_23.sp4_v_b_42 <X> T_4_23.lc_trk_g2_2
 (6 10)  (222 378)  (222 378)  routing T_4_23.sp4_v_b_3 <X> T_4_23.sp4_v_t_43
 (17 10)  (233 378)  (233 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 378)  (234 378)  routing T_4_23.wire_logic_cluster/lc_5/out <X> T_4_23.lc_trk_g2_5
 (26 10)  (242 378)  (242 378)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 378)  (244 378)  routing T_4_23.lc_trk_g2_0 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 378)  (245 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 378)  (247 378)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 378)  (248 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 378)  (250 378)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 378)  (251 378)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.input_2_5
 (37 10)  (253 378)  (253 378)  LC_5 Logic Functioning bit
 (41 10)  (257 378)  (257 378)  LC_5 Logic Functioning bit
 (42 10)  (258 378)  (258 378)  LC_5 Logic Functioning bit
 (43 10)  (259 378)  (259 378)  LC_5 Logic Functioning bit
 (45 10)  (261 378)  (261 378)  LC_5 Logic Functioning bit
 (46 10)  (262 378)  (262 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (221 379)  (221 379)  routing T_4_23.sp4_v_b_3 <X> T_4_23.sp4_v_t_43
 (22 11)  (238 379)  (238 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (239 379)  (239 379)  routing T_4_23.sp4_h_r_30 <X> T_4_23.lc_trk_g2_6
 (24 11)  (240 379)  (240 379)  routing T_4_23.sp4_h_r_30 <X> T_4_23.lc_trk_g2_6
 (25 11)  (241 379)  (241 379)  routing T_4_23.sp4_h_r_30 <X> T_4_23.lc_trk_g2_6
 (26 11)  (242 379)  (242 379)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 379)  (243 379)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 379)  (245 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 379)  (248 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (249 379)  (249 379)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.input_2_5
 (36 11)  (252 379)  (252 379)  LC_5 Logic Functioning bit
 (37 11)  (253 379)  (253 379)  LC_5 Logic Functioning bit
 (39 11)  (255 379)  (255 379)  LC_5 Logic Functioning bit
 (43 11)  (259 379)  (259 379)  LC_5 Logic Functioning bit
 (17 12)  (233 380)  (233 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 380)  (234 380)  routing T_4_23.wire_logic_cluster/lc_1/out <X> T_4_23.lc_trk_g3_1
 (25 12)  (241 380)  (241 380)  routing T_4_23.sp4_v_b_26 <X> T_4_23.lc_trk_g3_2
 (22 13)  (238 381)  (238 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (239 381)  (239 381)  routing T_4_23.sp4_v_b_26 <X> T_4_23.lc_trk_g3_2
 (0 14)  (216 382)  (216 382)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 382)  (217 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (222 382)  (222 382)  routing T_4_23.sp4_v_b_6 <X> T_4_23.sp4_v_t_44
 (21 14)  (237 382)  (237 382)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g3_7
 (22 14)  (238 382)  (238 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (239 382)  (239 382)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g3_7
 (24 14)  (240 382)  (240 382)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g3_7
 (27 14)  (243 382)  (243 382)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 382)  (244 382)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 382)  (245 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 382)  (246 382)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 382)  (247 382)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 382)  (248 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 382)  (250 382)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (253 382)  (253 382)  LC_7 Logic Functioning bit
 (39 14)  (255 382)  (255 382)  LC_7 Logic Functioning bit
 (45 14)  (261 382)  (261 382)  LC_7 Logic Functioning bit
 (0 15)  (216 383)  (216 383)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (5 15)  (221 383)  (221 383)  routing T_4_23.sp4_v_b_6 <X> T_4_23.sp4_v_t_44
 (21 15)  (237 383)  (237 383)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g3_7
 (26 15)  (242 383)  (242 383)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (243 383)  (243 383)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 383)  (245 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 383)  (246 383)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 383)  (247 383)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (252 383)  (252 383)  LC_7 Logic Functioning bit
 (37 15)  (253 383)  (253 383)  LC_7 Logic Functioning bit
 (38 15)  (254 383)  (254 383)  LC_7 Logic Functioning bit
 (39 15)  (255 383)  (255 383)  LC_7 Logic Functioning bit
 (40 15)  (256 383)  (256 383)  LC_7 Logic Functioning bit
 (42 15)  (258 383)  (258 383)  LC_7 Logic Functioning bit
 (44 15)  (260 383)  (260 383)  LC_7 Logic Functioning bit
 (53 15)  (269 383)  (269 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_23

 (15 0)  (285 368)  (285 368)  routing T_5_23.sp4_h_r_9 <X> T_5_23.lc_trk_g0_1
 (16 0)  (286 368)  (286 368)  routing T_5_23.sp4_h_r_9 <X> T_5_23.lc_trk_g0_1
 (17 0)  (287 368)  (287 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (288 368)  (288 368)  routing T_5_23.sp4_h_r_9 <X> T_5_23.lc_trk_g0_1
 (21 0)  (291 368)  (291 368)  routing T_5_23.sp12_h_r_3 <X> T_5_23.lc_trk_g0_3
 (22 0)  (292 368)  (292 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (294 368)  (294 368)  routing T_5_23.sp12_h_r_3 <X> T_5_23.lc_trk_g0_3
 (21 1)  (291 369)  (291 369)  routing T_5_23.sp12_h_r_3 <X> T_5_23.lc_trk_g0_3
 (22 1)  (292 369)  (292 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (295 369)  (295 369)  routing T_5_23.sp4_r_v_b_33 <X> T_5_23.lc_trk_g0_2
 (0 2)  (270 370)  (270 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (1 2)  (271 370)  (271 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (272 370)  (272 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 370)  (285 370)  routing T_5_23.sp4_h_r_5 <X> T_5_23.lc_trk_g0_5
 (16 2)  (286 370)  (286 370)  routing T_5_23.sp4_h_r_5 <X> T_5_23.lc_trk_g0_5
 (17 2)  (287 370)  (287 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (291 370)  (291 370)  routing T_5_23.sp4_h_l_2 <X> T_5_23.lc_trk_g0_7
 (22 2)  (292 370)  (292 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (293 370)  (293 370)  routing T_5_23.sp4_h_l_2 <X> T_5_23.lc_trk_g0_7
 (24 2)  (294 370)  (294 370)  routing T_5_23.sp4_h_l_2 <X> T_5_23.lc_trk_g0_7
 (26 2)  (296 370)  (296 370)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 370)  (297 370)  routing T_5_23.lc_trk_g1_1 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 370)  (299 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 370)  (302 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 370)  (303 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 370)  (304 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (307 370)  (307 370)  LC_1 Logic Functioning bit
 (39 2)  (309 370)  (309 370)  LC_1 Logic Functioning bit
 (45 2)  (315 370)  (315 370)  LC_1 Logic Functioning bit
 (0 3)  (270 371)  (270 371)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (8 3)  (278 371)  (278 371)  routing T_5_23.sp4_h_r_7 <X> T_5_23.sp4_v_t_36
 (9 3)  (279 371)  (279 371)  routing T_5_23.sp4_h_r_7 <X> T_5_23.sp4_v_t_36
 (10 3)  (280 371)  (280 371)  routing T_5_23.sp4_h_r_7 <X> T_5_23.sp4_v_t_36
 (12 3)  (282 371)  (282 371)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_t_39
 (15 3)  (285 371)  (285 371)  routing T_5_23.bot_op_4 <X> T_5_23.lc_trk_g0_4
 (17 3)  (287 371)  (287 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (288 371)  (288 371)  routing T_5_23.sp4_h_r_5 <X> T_5_23.lc_trk_g0_5
 (22 3)  (292 371)  (292 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (294 371)  (294 371)  routing T_5_23.bot_op_6 <X> T_5_23.lc_trk_g0_6
 (26 3)  (296 371)  (296 371)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 371)  (299 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (306 371)  (306 371)  LC_1 Logic Functioning bit
 (37 3)  (307 371)  (307 371)  LC_1 Logic Functioning bit
 (38 3)  (308 371)  (308 371)  LC_1 Logic Functioning bit
 (39 3)  (309 371)  (309 371)  LC_1 Logic Functioning bit
 (41 3)  (311 371)  (311 371)  LC_1 Logic Functioning bit
 (43 3)  (313 371)  (313 371)  LC_1 Logic Functioning bit
 (44 3)  (314 371)  (314 371)  LC_1 Logic Functioning bit
 (8 4)  (278 372)  (278 372)  routing T_5_23.sp4_v_b_10 <X> T_5_23.sp4_h_r_4
 (9 4)  (279 372)  (279 372)  routing T_5_23.sp4_v_b_10 <X> T_5_23.sp4_h_r_4
 (10 4)  (280 372)  (280 372)  routing T_5_23.sp4_v_b_10 <X> T_5_23.sp4_h_r_4
 (15 4)  (285 372)  (285 372)  routing T_5_23.sp4_h_l_4 <X> T_5_23.lc_trk_g1_1
 (16 4)  (286 372)  (286 372)  routing T_5_23.sp4_h_l_4 <X> T_5_23.lc_trk_g1_1
 (17 4)  (287 372)  (287 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (288 372)  (288 372)  routing T_5_23.sp4_h_l_4 <X> T_5_23.lc_trk_g1_1
 (21 4)  (291 372)  (291 372)  routing T_5_23.lft_op_3 <X> T_5_23.lc_trk_g1_3
 (22 4)  (292 372)  (292 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (294 372)  (294 372)  routing T_5_23.lft_op_3 <X> T_5_23.lc_trk_g1_3
 (29 4)  (299 372)  (299 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 372)  (301 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 372)  (302 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 372)  (303 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 372)  (304 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (305 372)  (305 372)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.input_2_2
 (36 4)  (306 372)  (306 372)  LC_2 Logic Functioning bit
 (15 5)  (285 373)  (285 373)  routing T_5_23.bot_op_0 <X> T_5_23.lc_trk_g1_0
 (17 5)  (287 373)  (287 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (288 373)  (288 373)  routing T_5_23.sp4_h_l_4 <X> T_5_23.lc_trk_g1_1
 (27 5)  (297 373)  (297 373)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 373)  (298 373)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 373)  (299 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 373)  (301 373)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 373)  (302 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (303 373)  (303 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.input_2_2
 (34 5)  (304 373)  (304 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.input_2_2
 (35 5)  (305 373)  (305 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.input_2_2
 (36 5)  (306 373)  (306 373)  LC_2 Logic Functioning bit
 (37 5)  (307 373)  (307 373)  LC_2 Logic Functioning bit
 (39 5)  (309 373)  (309 373)  LC_2 Logic Functioning bit
 (48 5)  (318 373)  (318 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (291 374)  (291 374)  routing T_5_23.wire_logic_cluster/lc_7/out <X> T_5_23.lc_trk_g1_7
 (22 6)  (292 374)  (292 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (295 374)  (295 374)  routing T_5_23.sp4_h_l_11 <X> T_5_23.lc_trk_g1_6
 (27 6)  (297 374)  (297 374)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 374)  (299 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 374)  (300 374)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 374)  (301 374)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 374)  (302 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 374)  (306 374)  LC_3 Logic Functioning bit
 (37 6)  (307 374)  (307 374)  LC_3 Logic Functioning bit
 (39 6)  (309 374)  (309 374)  LC_3 Logic Functioning bit
 (43 6)  (313 374)  (313 374)  LC_3 Logic Functioning bit
 (50 6)  (320 374)  (320 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (292 375)  (292 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (293 375)  (293 375)  routing T_5_23.sp4_h_l_11 <X> T_5_23.lc_trk_g1_6
 (24 7)  (294 375)  (294 375)  routing T_5_23.sp4_h_l_11 <X> T_5_23.lc_trk_g1_6
 (25 7)  (295 375)  (295 375)  routing T_5_23.sp4_h_l_11 <X> T_5_23.lc_trk_g1_6
 (30 7)  (300 375)  (300 375)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (306 375)  (306 375)  LC_3 Logic Functioning bit
 (37 7)  (307 375)  (307 375)  LC_3 Logic Functioning bit
 (39 7)  (309 375)  (309 375)  LC_3 Logic Functioning bit
 (43 7)  (313 375)  (313 375)  LC_3 Logic Functioning bit
 (8 8)  (278 376)  (278 376)  routing T_5_23.sp4_v_b_1 <X> T_5_23.sp4_h_r_7
 (9 8)  (279 376)  (279 376)  routing T_5_23.sp4_v_b_1 <X> T_5_23.sp4_h_r_7
 (10 8)  (280 376)  (280 376)  routing T_5_23.sp4_v_b_1 <X> T_5_23.sp4_h_r_7
 (26 8)  (296 376)  (296 376)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 376)  (297 376)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 376)  (299 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 376)  (300 376)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 376)  (301 376)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 376)  (302 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (310 376)  (310 376)  LC_4 Logic Functioning bit
 (41 8)  (311 376)  (311 376)  LC_4 Logic Functioning bit
 (50 8)  (320 376)  (320 376)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (298 377)  (298 377)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 377)  (299 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 377)  (300 377)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (306 377)  (306 377)  LC_4 Logic Functioning bit
 (37 9)  (307 377)  (307 377)  LC_4 Logic Functioning bit
 (38 9)  (308 377)  (308 377)  LC_4 Logic Functioning bit
 (39 9)  (309 377)  (309 377)  LC_4 Logic Functioning bit
 (42 9)  (312 377)  (312 377)  LC_4 Logic Functioning bit
 (43 9)  (313 377)  (313 377)  LC_4 Logic Functioning bit
 (32 10)  (302 378)  (302 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (308 378)  (308 378)  LC_5 Logic Functioning bit
 (39 10)  (309 378)  (309 378)  LC_5 Logic Functioning bit
 (42 10)  (312 378)  (312 378)  LC_5 Logic Functioning bit
 (43 10)  (313 378)  (313 378)  LC_5 Logic Functioning bit
 (50 10)  (320 378)  (320 378)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (279 379)  (279 379)  routing T_5_23.sp4_v_b_11 <X> T_5_23.sp4_v_t_42
 (10 11)  (280 379)  (280 379)  routing T_5_23.sp4_v_b_11 <X> T_5_23.sp4_v_t_42
 (17 11)  (287 379)  (287 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 11)  (301 379)  (301 379)  routing T_5_23.lc_trk_g0_2 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (38 11)  (308 379)  (308 379)  LC_5 Logic Functioning bit
 (39 11)  (309 379)  (309 379)  LC_5 Logic Functioning bit
 (42 11)  (312 379)  (312 379)  LC_5 Logic Functioning bit
 (43 11)  (313 379)  (313 379)  LC_5 Logic Functioning bit
 (46 11)  (316 379)  (316 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (287 380)  (287 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 380)  (288 380)  routing T_5_23.wire_logic_cluster/lc_1/out <X> T_5_23.lc_trk_g3_1
 (0 14)  (270 382)  (270 382)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 382)  (271 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (276 382)  (276 382)  routing T_5_23.sp4_v_b_6 <X> T_5_23.sp4_v_t_44
 (11 14)  (281 382)  (281 382)  routing T_5_23.sp4_h_r_5 <X> T_5_23.sp4_v_t_46
 (13 14)  (283 382)  (283 382)  routing T_5_23.sp4_h_r_5 <X> T_5_23.sp4_v_t_46
 (22 14)  (292 382)  (292 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (293 382)  (293 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (24 14)  (294 382)  (294 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (27 14)  (297 382)  (297 382)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 382)  (299 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 382)  (301 382)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 382)  (302 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (39 14)  (309 382)  (309 382)  LC_7 Logic Functioning bit
 (40 14)  (310 382)  (310 382)  LC_7 Logic Functioning bit
 (41 14)  (311 382)  (311 382)  LC_7 Logic Functioning bit
 (43 14)  (313 382)  (313 382)  LC_7 Logic Functioning bit
 (0 15)  (270 383)  (270 383)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (5 15)  (275 383)  (275 383)  routing T_5_23.sp4_v_b_6 <X> T_5_23.sp4_v_t_44
 (12 15)  (282 383)  (282 383)  routing T_5_23.sp4_h_r_5 <X> T_5_23.sp4_v_t_46
 (22 15)  (292 383)  (292 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (295 383)  (295 383)  routing T_5_23.sp4_r_v_b_46 <X> T_5_23.lc_trk_g3_6
 (26 15)  (296 383)  (296 383)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 383)  (299 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 383)  (300 383)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 383)  (301 383)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 383)  (302 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (304 383)  (304 383)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.input_2_7
 (37 15)  (307 383)  (307 383)  LC_7 Logic Functioning bit
 (39 15)  (309 383)  (309 383)  LC_7 Logic Functioning bit
 (40 15)  (310 383)  (310 383)  LC_7 Logic Functioning bit
 (41 15)  (311 383)  (311 383)  LC_7 Logic Functioning bit
 (42 15)  (312 383)  (312 383)  LC_7 Logic Functioning bit


RAM_Tile_6_23

 (8 4)  (332 372)  (332 372)  routing T_6_23.sp4_v_b_4 <X> T_6_23.sp4_h_r_4
 (9 4)  (333 372)  (333 372)  routing T_6_23.sp4_v_b_4 <X> T_6_23.sp4_h_r_4
 (11 8)  (335 376)  (335 376)  routing T_6_23.sp4_h_l_39 <X> T_6_23.sp4_v_b_8
 (13 8)  (337 376)  (337 376)  routing T_6_23.sp4_h_l_39 <X> T_6_23.sp4_v_b_8
 (11 9)  (335 377)  (335 377)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_h_r_8
 (12 9)  (336 377)  (336 377)  routing T_6_23.sp4_h_l_39 <X> T_6_23.sp4_v_b_8


LogicTile_7_23

 (12 0)  (378 368)  (378 368)  routing T_7_23.sp4_h_l_46 <X> T_7_23.sp4_h_r_2
 (25 0)  (391 368)  (391 368)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g0_2
 (27 0)  (393 368)  (393 368)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 368)  (394 368)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 368)  (395 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (410 368)  (410 368)  LC_0 Logic Functioning bit
 (13 1)  (379 369)  (379 369)  routing T_7_23.sp4_h_l_46 <X> T_7_23.sp4_h_r_2
 (14 1)  (380 369)  (380 369)  routing T_7_23.sp4_h_r_0 <X> T_7_23.lc_trk_g0_0
 (15 1)  (381 369)  (381 369)  routing T_7_23.sp4_h_r_0 <X> T_7_23.lc_trk_g0_0
 (16 1)  (382 369)  (382 369)  routing T_7_23.sp4_h_r_0 <X> T_7_23.lc_trk_g0_0
 (17 1)  (383 369)  (383 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (388 369)  (388 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (389 369)  (389 369)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g0_2
 (24 1)  (390 369)  (390 369)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g0_2
 (50 1)  (416 369)  (416 369)  Carry_In_Mux bit 

 (14 2)  (380 370)  (380 370)  routing T_7_23.bnr_op_4 <X> T_7_23.lc_trk_g0_4
 (15 2)  (381 370)  (381 370)  routing T_7_23.bot_op_5 <X> T_7_23.lc_trk_g0_5
 (17 2)  (383 370)  (383 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (395 370)  (395 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 370)  (398 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (401 370)  (401 370)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.input_2_1
 (36 2)  (402 370)  (402 370)  LC_1 Logic Functioning bit
 (39 2)  (405 370)  (405 370)  LC_1 Logic Functioning bit
 (41 2)  (407 370)  (407 370)  LC_1 Logic Functioning bit
 (42 2)  (408 370)  (408 370)  LC_1 Logic Functioning bit
 (44 2)  (410 370)  (410 370)  LC_1 Logic Functioning bit
 (14 3)  (380 371)  (380 371)  routing T_7_23.bnr_op_4 <X> T_7_23.lc_trk_g0_4
 (17 3)  (383 371)  (383 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (30 3)  (396 371)  (396 371)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (398 371)  (398 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (400 371)  (400 371)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.input_2_1
 (36 3)  (402 371)  (402 371)  LC_1 Logic Functioning bit
 (39 3)  (405 371)  (405 371)  LC_1 Logic Functioning bit
 (41 3)  (407 371)  (407 371)  LC_1 Logic Functioning bit
 (42 3)  (408 371)  (408 371)  LC_1 Logic Functioning bit
 (53 3)  (419 371)  (419 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (371 372)  (371 372)  routing T_7_23.sp4_v_t_38 <X> T_7_23.sp4_h_r_3
 (10 4)  (376 372)  (376 372)  routing T_7_23.sp4_v_t_46 <X> T_7_23.sp4_h_r_4
 (27 4)  (393 372)  (393 372)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 372)  (394 372)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 372)  (395 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 372)  (396 372)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 372)  (398 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (402 372)  (402 372)  LC_2 Logic Functioning bit
 (39 4)  (405 372)  (405 372)  LC_2 Logic Functioning bit
 (41 4)  (407 372)  (407 372)  LC_2 Logic Functioning bit
 (42 4)  (408 372)  (408 372)  LC_2 Logic Functioning bit
 (44 4)  (410 372)  (410 372)  LC_2 Logic Functioning bit
 (32 5)  (398 373)  (398 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (399 373)  (399 373)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.input_2_2
 (36 5)  (402 373)  (402 373)  LC_2 Logic Functioning bit
 (39 5)  (405 373)  (405 373)  LC_2 Logic Functioning bit
 (41 5)  (407 373)  (407 373)  LC_2 Logic Functioning bit
 (42 5)  (408 373)  (408 373)  LC_2 Logic Functioning bit
 (53 5)  (419 373)  (419 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (377 374)  (377 374)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_v_t_40
 (13 6)  (379 374)  (379 374)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_v_t_40
 (14 6)  (380 374)  (380 374)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (29 6)  (395 374)  (395 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 374)  (398 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (401 374)  (401 374)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.input_2_3
 (36 6)  (402 374)  (402 374)  LC_3 Logic Functioning bit
 (39 6)  (405 374)  (405 374)  LC_3 Logic Functioning bit
 (41 6)  (407 374)  (407 374)  LC_3 Logic Functioning bit
 (42 6)  (408 374)  (408 374)  LC_3 Logic Functioning bit
 (44 6)  (410 374)  (410 374)  LC_3 Logic Functioning bit
 (53 6)  (419 374)  (419 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (378 375)  (378 375)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_v_t_40
 (14 7)  (380 375)  (380 375)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (15 7)  (381 375)  (381 375)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (16 7)  (382 375)  (382 375)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (17 7)  (383 375)  (383 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (388 375)  (388 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (389 375)  (389 375)  routing T_7_23.sp4_h_r_6 <X> T_7_23.lc_trk_g1_6
 (24 7)  (390 375)  (390 375)  routing T_7_23.sp4_h_r_6 <X> T_7_23.lc_trk_g1_6
 (25 7)  (391 375)  (391 375)  routing T_7_23.sp4_h_r_6 <X> T_7_23.lc_trk_g1_6
 (32 7)  (398 375)  (398 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (400 375)  (400 375)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.input_2_3
 (35 7)  (401 375)  (401 375)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.input_2_3
 (36 7)  (402 375)  (402 375)  LC_3 Logic Functioning bit
 (39 7)  (405 375)  (405 375)  LC_3 Logic Functioning bit
 (41 7)  (407 375)  (407 375)  LC_3 Logic Functioning bit
 (42 7)  (408 375)  (408 375)  LC_3 Logic Functioning bit
 (15 8)  (381 376)  (381 376)  routing T_7_23.rgt_op_1 <X> T_7_23.lc_trk_g2_1
 (17 8)  (383 376)  (383 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (384 376)  (384 376)  routing T_7_23.rgt_op_1 <X> T_7_23.lc_trk_g2_1
 (29 8)  (395 376)  (395 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 376)  (396 376)  routing T_7_23.lc_trk_g0_5 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 376)  (398 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (401 376)  (401 376)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.input_2_4
 (36 8)  (402 376)  (402 376)  LC_4 Logic Functioning bit
 (39 8)  (405 376)  (405 376)  LC_4 Logic Functioning bit
 (41 8)  (407 376)  (407 376)  LC_4 Logic Functioning bit
 (42 8)  (408 376)  (408 376)  LC_4 Logic Functioning bit
 (44 8)  (410 376)  (410 376)  LC_4 Logic Functioning bit
 (14 9)  (380 377)  (380 377)  routing T_7_23.sp4_h_r_24 <X> T_7_23.lc_trk_g2_0
 (15 9)  (381 377)  (381 377)  routing T_7_23.sp4_h_r_24 <X> T_7_23.lc_trk_g2_0
 (16 9)  (382 377)  (382 377)  routing T_7_23.sp4_h_r_24 <X> T_7_23.lc_trk_g2_0
 (17 9)  (383 377)  (383 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (32 9)  (398 377)  (398 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (399 377)  (399 377)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.input_2_4
 (35 9)  (401 377)  (401 377)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.input_2_4
 (36 9)  (402 377)  (402 377)  LC_4 Logic Functioning bit
 (39 9)  (405 377)  (405 377)  LC_4 Logic Functioning bit
 (41 9)  (407 377)  (407 377)  LC_4 Logic Functioning bit
 (42 9)  (408 377)  (408 377)  LC_4 Logic Functioning bit
 (22 10)  (388 378)  (388 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (395 378)  (395 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 378)  (396 378)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 378)  (398 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (402 378)  (402 378)  LC_5 Logic Functioning bit
 (39 10)  (405 378)  (405 378)  LC_5 Logic Functioning bit
 (41 10)  (407 378)  (407 378)  LC_5 Logic Functioning bit
 (42 10)  (408 378)  (408 378)  LC_5 Logic Functioning bit
 (44 10)  (410 378)  (410 378)  LC_5 Logic Functioning bit
 (8 11)  (374 379)  (374 379)  routing T_7_23.sp4_h_r_1 <X> T_7_23.sp4_v_t_42
 (9 11)  (375 379)  (375 379)  routing T_7_23.sp4_h_r_1 <X> T_7_23.sp4_v_t_42
 (10 11)  (376 379)  (376 379)  routing T_7_23.sp4_h_r_1 <X> T_7_23.sp4_v_t_42
 (14 11)  (380 379)  (380 379)  routing T_7_23.sp4_r_v_b_36 <X> T_7_23.lc_trk_g2_4
 (17 11)  (383 379)  (383 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (388 379)  (388 379)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (390 379)  (390 379)  routing T_7_23.tnr_op_6 <X> T_7_23.lc_trk_g2_6
 (32 11)  (398 379)  (398 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (399 379)  (399 379)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.input_2_5
 (36 11)  (402 379)  (402 379)  LC_5 Logic Functioning bit
 (39 11)  (405 379)  (405 379)  LC_5 Logic Functioning bit
 (41 11)  (407 379)  (407 379)  LC_5 Logic Functioning bit
 (42 11)  (408 379)  (408 379)  LC_5 Logic Functioning bit
 (53 11)  (419 379)  (419 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (369 380)  (369 380)  routing T_7_23.sp12_v_t_22 <X> T_7_23.sp12_h_r_1
 (5 12)  (371 380)  (371 380)  routing T_7_23.sp4_v_b_9 <X> T_7_23.sp4_h_r_9
 (25 12)  (391 380)  (391 380)  routing T_7_23.sp4_h_r_34 <X> T_7_23.lc_trk_g3_2
 (27 12)  (393 380)  (393 380)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 380)  (394 380)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 380)  (395 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 380)  (398 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (401 380)  (401 380)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.input_2_6
 (36 12)  (402 380)  (402 380)  LC_6 Logic Functioning bit
 (39 12)  (405 380)  (405 380)  LC_6 Logic Functioning bit
 (41 12)  (407 380)  (407 380)  LC_6 Logic Functioning bit
 (42 12)  (408 380)  (408 380)  LC_6 Logic Functioning bit
 (44 12)  (410 380)  (410 380)  LC_6 Logic Functioning bit
 (6 13)  (372 381)  (372 381)  routing T_7_23.sp4_v_b_9 <X> T_7_23.sp4_h_r_9
 (15 13)  (381 381)  (381 381)  routing T_7_23.sp4_v_t_29 <X> T_7_23.lc_trk_g3_0
 (16 13)  (382 381)  (382 381)  routing T_7_23.sp4_v_t_29 <X> T_7_23.lc_trk_g3_0
 (17 13)  (383 381)  (383 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (388 381)  (388 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 381)  (389 381)  routing T_7_23.sp4_h_r_34 <X> T_7_23.lc_trk_g3_2
 (24 13)  (390 381)  (390 381)  routing T_7_23.sp4_h_r_34 <X> T_7_23.lc_trk_g3_2
 (30 13)  (396 381)  (396 381)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 381)  (398 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (399 381)  (399 381)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.input_2_6
 (36 13)  (402 381)  (402 381)  LC_6 Logic Functioning bit
 (39 13)  (405 381)  (405 381)  LC_6 Logic Functioning bit
 (41 13)  (407 381)  (407 381)  LC_6 Logic Functioning bit
 (42 13)  (408 381)  (408 381)  LC_6 Logic Functioning bit
 (53 13)  (419 381)  (419 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (381 382)  (381 382)  routing T_7_23.rgt_op_5 <X> T_7_23.lc_trk_g3_5
 (17 14)  (383 382)  (383 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 382)  (384 382)  routing T_7_23.rgt_op_5 <X> T_7_23.lc_trk_g3_5
 (27 14)  (393 382)  (393 382)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 382)  (394 382)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 382)  (395 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 382)  (396 382)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 382)  (398 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (401 382)  (401 382)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.input_2_7
 (36 14)  (402 382)  (402 382)  LC_7 Logic Functioning bit
 (39 14)  (405 382)  (405 382)  LC_7 Logic Functioning bit
 (41 14)  (407 382)  (407 382)  LC_7 Logic Functioning bit
 (42 14)  (408 382)  (408 382)  LC_7 Logic Functioning bit
 (44 14)  (410 382)  (410 382)  LC_7 Logic Functioning bit
 (15 15)  (381 383)  (381 383)  routing T_7_23.tnr_op_4 <X> T_7_23.lc_trk_g3_4
 (17 15)  (383 383)  (383 383)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (32 15)  (398 383)  (398 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (399 383)  (399 383)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.input_2_7
 (35 15)  (401 383)  (401 383)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.input_2_7
 (36 15)  (402 383)  (402 383)  LC_7 Logic Functioning bit
 (39 15)  (405 383)  (405 383)  LC_7 Logic Functioning bit
 (41 15)  (407 383)  (407 383)  LC_7 Logic Functioning bit
 (42 15)  (408 383)  (408 383)  LC_7 Logic Functioning bit
 (53 15)  (419 383)  (419 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_23

 (21 0)  (441 368)  (441 368)  routing T_8_23.sp4_v_b_3 <X> T_8_23.lc_trk_g0_3
 (22 0)  (442 368)  (442 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (443 368)  (443 368)  routing T_8_23.sp4_v_b_3 <X> T_8_23.lc_trk_g0_3
 (25 0)  (445 368)  (445 368)  routing T_8_23.bnr_op_2 <X> T_8_23.lc_trk_g0_2
 (26 0)  (446 368)  (446 368)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (447 368)  (447 368)  routing T_8_23.lc_trk_g1_0 <X> T_8_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 368)  (449 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 368)  (452 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 368)  (453 368)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 368)  (455 368)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.input_2_0
 (38 0)  (458 368)  (458 368)  LC_0 Logic Functioning bit
 (45 0)  (465 368)  (465 368)  LC_0 Logic Functioning bit
 (46 0)  (466 368)  (466 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (467 368)  (467 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (468 368)  (468 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (473 368)  (473 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (442 369)  (442 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (445 369)  (445 369)  routing T_8_23.bnr_op_2 <X> T_8_23.lc_trk_g0_2
 (27 1)  (447 369)  (447 369)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 369)  (449 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (452 369)  (452 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (458 369)  (458 369)  LC_0 Logic Functioning bit
 (40 1)  (460 369)  (460 369)  LC_0 Logic Functioning bit
 (41 1)  (461 369)  (461 369)  LC_0 Logic Functioning bit
 (48 1)  (468 369)  (468 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (471 369)  (471 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (420 370)  (420 370)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (1 2)  (421 370)  (421 370)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (2 2)  (422 370)  (422 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (447 370)  (447 370)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 370)  (449 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 370)  (450 370)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 370)  (452 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 370)  (453 370)  routing T_8_23.lc_trk_g2_2 <X> T_8_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 370)  (455 370)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input_2_1
 (36 2)  (456 370)  (456 370)  LC_1 Logic Functioning bit
 (37 2)  (457 370)  (457 370)  LC_1 Logic Functioning bit
 (42 2)  (462 370)  (462 370)  LC_1 Logic Functioning bit
 (43 2)  (463 370)  (463 370)  LC_1 Logic Functioning bit
 (0 3)  (420 371)  (420 371)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (17 3)  (437 371)  (437 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (28 3)  (448 371)  (448 371)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 371)  (449 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 371)  (450 371)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 371)  (451 371)  routing T_8_23.lc_trk_g2_2 <X> T_8_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 371)  (452 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (453 371)  (453 371)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input_2_1
 (35 3)  (455 371)  (455 371)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input_2_1
 (37 3)  (457 371)  (457 371)  LC_1 Logic Functioning bit
 (38 3)  (458 371)  (458 371)  LC_1 Logic Functioning bit
 (42 3)  (462 371)  (462 371)  LC_1 Logic Functioning bit
 (43 3)  (463 371)  (463 371)  LC_1 Logic Functioning bit
 (12 4)  (432 372)  (432 372)  routing T_8_23.sp4_v_b_5 <X> T_8_23.sp4_h_r_5
 (14 4)  (434 372)  (434 372)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (27 4)  (447 372)  (447 372)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 372)  (449 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 372)  (450 372)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 372)  (452 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (457 372)  (457 372)  LC_2 Logic Functioning bit
 (39 4)  (459 372)  (459 372)  LC_2 Logic Functioning bit
 (41 4)  (461 372)  (461 372)  LC_2 Logic Functioning bit
 (43 4)  (463 372)  (463 372)  LC_2 Logic Functioning bit
 (8 5)  (428 373)  (428 373)  routing T_8_23.sp4_h_r_4 <X> T_8_23.sp4_v_b_4
 (11 5)  (431 373)  (431 373)  routing T_8_23.sp4_v_b_5 <X> T_8_23.sp4_h_r_5
 (14 5)  (434 373)  (434 373)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (15 5)  (435 373)  (435 373)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (16 5)  (436 373)  (436 373)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (17 5)  (437 373)  (437 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (31 5)  (451 373)  (451 373)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (457 373)  (457 373)  LC_2 Logic Functioning bit
 (39 5)  (459 373)  (459 373)  LC_2 Logic Functioning bit
 (41 5)  (461 373)  (461 373)  LC_2 Logic Functioning bit
 (43 5)  (463 373)  (463 373)  LC_2 Logic Functioning bit
 (0 6)  (420 374)  (420 374)  routing T_8_23.glb_netwk_6 <X> T_8_23.glb2local_0
 (1 6)  (421 374)  (421 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (14 6)  (434 374)  (434 374)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g1_4
 (16 6)  (436 374)  (436 374)  routing T_8_23.sp4_v_b_13 <X> T_8_23.lc_trk_g1_5
 (17 6)  (437 374)  (437 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (438 374)  (438 374)  routing T_8_23.sp4_v_b_13 <X> T_8_23.lc_trk_g1_5
 (22 6)  (442 374)  (442 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (444 374)  (444 374)  routing T_8_23.top_op_7 <X> T_8_23.lc_trk_g1_7
 (26 6)  (446 374)  (446 374)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_3/in_0
 (31 6)  (451 374)  (451 374)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 374)  (452 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 374)  (453 374)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 374)  (456 374)  LC_3 Logic Functioning bit
 (37 6)  (457 374)  (457 374)  LC_3 Logic Functioning bit
 (38 6)  (458 374)  (458 374)  LC_3 Logic Functioning bit
 (39 6)  (459 374)  (459 374)  LC_3 Logic Functioning bit
 (41 6)  (461 374)  (461 374)  LC_3 Logic Functioning bit
 (43 6)  (463 374)  (463 374)  LC_3 Logic Functioning bit
 (46 6)  (466 374)  (466 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (421 375)  (421 375)  routing T_8_23.glb_netwk_6 <X> T_8_23.glb2local_0
 (15 7)  (435 375)  (435 375)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g1_4
 (16 7)  (436 375)  (436 375)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g1_4
 (17 7)  (437 375)  (437 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (438 375)  (438 375)  routing T_8_23.sp4_v_b_13 <X> T_8_23.lc_trk_g1_5
 (21 7)  (441 375)  (441 375)  routing T_8_23.top_op_7 <X> T_8_23.lc_trk_g1_7
 (26 7)  (446 375)  (446 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 375)  (447 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 375)  (448 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 375)  (449 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 375)  (451 375)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 375)  (456 375)  LC_3 Logic Functioning bit
 (37 7)  (457 375)  (457 375)  LC_3 Logic Functioning bit
 (38 7)  (458 375)  (458 375)  LC_3 Logic Functioning bit
 (39 7)  (459 375)  (459 375)  LC_3 Logic Functioning bit
 (40 7)  (460 375)  (460 375)  LC_3 Logic Functioning bit
 (42 7)  (462 375)  (462 375)  LC_3 Logic Functioning bit
 (46 7)  (466 375)  (466 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (435 376)  (435 376)  routing T_8_23.tnr_op_1 <X> T_8_23.lc_trk_g2_1
 (17 8)  (437 376)  (437 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (445 376)  (445 376)  routing T_8_23.sp4_h_r_42 <X> T_8_23.lc_trk_g2_2
 (26 8)  (446 376)  (446 376)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (448 376)  (448 376)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 376)  (449 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 376)  (450 376)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 376)  (452 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 376)  (453 376)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 376)  (456 376)  LC_4 Logic Functioning bit
 (37 8)  (457 376)  (457 376)  LC_4 Logic Functioning bit
 (38 8)  (458 376)  (458 376)  LC_4 Logic Functioning bit
 (39 8)  (459 376)  (459 376)  LC_4 Logic Functioning bit
 (40 8)  (460 376)  (460 376)  LC_4 Logic Functioning bit
 (41 8)  (461 376)  (461 376)  LC_4 Logic Functioning bit
 (43 8)  (463 376)  (463 376)  LC_4 Logic Functioning bit
 (50 8)  (470 376)  (470 376)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (471 376)  (471 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (473 376)  (473 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (9 9)  (429 377)  (429 377)  routing T_8_23.sp4_v_t_42 <X> T_8_23.sp4_v_b_7
 (15 9)  (435 377)  (435 377)  routing T_8_23.tnr_op_0 <X> T_8_23.lc_trk_g2_0
 (17 9)  (437 377)  (437 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (442 377)  (442 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (443 377)  (443 377)  routing T_8_23.sp4_h_r_42 <X> T_8_23.lc_trk_g2_2
 (24 9)  (444 377)  (444 377)  routing T_8_23.sp4_h_r_42 <X> T_8_23.lc_trk_g2_2
 (25 9)  (445 377)  (445 377)  routing T_8_23.sp4_h_r_42 <X> T_8_23.lc_trk_g2_2
 (28 9)  (448 377)  (448 377)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 377)  (449 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (456 377)  (456 377)  LC_4 Logic Functioning bit
 (37 9)  (457 377)  (457 377)  LC_4 Logic Functioning bit
 (38 9)  (458 377)  (458 377)  LC_4 Logic Functioning bit
 (39 9)  (459 377)  (459 377)  LC_4 Logic Functioning bit
 (40 9)  (460 377)  (460 377)  LC_4 Logic Functioning bit
 (42 9)  (462 377)  (462 377)  LC_4 Logic Functioning bit
 (43 9)  (463 377)  (463 377)  LC_4 Logic Functioning bit
 (47 9)  (467 377)  (467 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (468 377)  (468 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (424 378)  (424 378)  routing T_8_23.sp4_h_r_0 <X> T_8_23.sp4_v_t_43
 (6 10)  (426 378)  (426 378)  routing T_8_23.sp4_h_r_0 <X> T_8_23.sp4_v_t_43
 (15 10)  (435 378)  (435 378)  routing T_8_23.tnr_op_5 <X> T_8_23.lc_trk_g2_5
 (17 10)  (437 378)  (437 378)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (442 378)  (442 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (443 378)  (443 378)  routing T_8_23.sp12_v_t_12 <X> T_8_23.lc_trk_g2_7
 (25 10)  (445 378)  (445 378)  routing T_8_23.wire_logic_cluster/lc_6/out <X> T_8_23.lc_trk_g2_6
 (28 10)  (448 378)  (448 378)  routing T_8_23.lc_trk_g2_0 <X> T_8_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 378)  (449 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 378)  (452 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (457 378)  (457 378)  LC_5 Logic Functioning bit
 (39 10)  (459 378)  (459 378)  LC_5 Logic Functioning bit
 (41 10)  (461 378)  (461 378)  LC_5 Logic Functioning bit
 (43 10)  (463 378)  (463 378)  LC_5 Logic Functioning bit
 (5 11)  (425 379)  (425 379)  routing T_8_23.sp4_h_r_0 <X> T_8_23.sp4_v_t_43
 (15 11)  (435 379)  (435 379)  routing T_8_23.tnr_op_4 <X> T_8_23.lc_trk_g2_4
 (17 11)  (437 379)  (437 379)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (442 379)  (442 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (451 379)  (451 379)  routing T_8_23.lc_trk_g0_2 <X> T_8_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (457 379)  (457 379)  LC_5 Logic Functioning bit
 (39 11)  (459 379)  (459 379)  LC_5 Logic Functioning bit
 (41 11)  (461 379)  (461 379)  LC_5 Logic Functioning bit
 (43 11)  (463 379)  (463 379)  LC_5 Logic Functioning bit
 (14 12)  (434 380)  (434 380)  routing T_8_23.sp4_v_b_24 <X> T_8_23.lc_trk_g3_0
 (26 12)  (446 380)  (446 380)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 380)  (447 380)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 380)  (448 380)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 380)  (449 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 380)  (452 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 380)  (453 380)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (455 380)  (455 380)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.input_2_6
 (36 12)  (456 380)  (456 380)  LC_6 Logic Functioning bit
 (37 12)  (457 380)  (457 380)  LC_6 Logic Functioning bit
 (38 12)  (458 380)  (458 380)  LC_6 Logic Functioning bit
 (40 12)  (460 380)  (460 380)  LC_6 Logic Functioning bit
 (42 12)  (462 380)  (462 380)  LC_6 Logic Functioning bit
 (43 12)  (463 380)  (463 380)  LC_6 Logic Functioning bit
 (45 12)  (465 380)  (465 380)  LC_6 Logic Functioning bit
 (16 13)  (436 381)  (436 381)  routing T_8_23.sp4_v_b_24 <X> T_8_23.lc_trk_g3_0
 (17 13)  (437 381)  (437 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (446 381)  (446 381)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 381)  (448 381)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 381)  (449 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (452 381)  (452 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (456 381)  (456 381)  LC_6 Logic Functioning bit
 (37 13)  (457 381)  (457 381)  LC_6 Logic Functioning bit
 (39 13)  (459 381)  (459 381)  LC_6 Logic Functioning bit
 (40 13)  (460 381)  (460 381)  LC_6 Logic Functioning bit
 (42 13)  (462 381)  (462 381)  LC_6 Logic Functioning bit
 (43 13)  (463 381)  (463 381)  LC_6 Logic Functioning bit
 (47 13)  (467 381)  (467 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (468 381)  (468 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (432 382)  (432 382)  routing T_8_23.sp4_v_t_46 <X> T_8_23.sp4_h_l_46
 (26 14)  (446 382)  (446 382)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (448 382)  (448 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 382)  (449 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 382)  (450 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 382)  (451 382)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 382)  (452 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 382)  (453 382)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 382)  (455 382)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.input_2_7
 (36 14)  (456 382)  (456 382)  LC_7 Logic Functioning bit
 (39 14)  (459 382)  (459 382)  LC_7 Logic Functioning bit
 (40 14)  (460 382)  (460 382)  LC_7 Logic Functioning bit
 (42 14)  (462 382)  (462 382)  LC_7 Logic Functioning bit
 (43 14)  (463 382)  (463 382)  LC_7 Logic Functioning bit
 (53 14)  (473 382)  (473 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (11 15)  (431 383)  (431 383)  routing T_8_23.sp4_v_t_46 <X> T_8_23.sp4_h_l_46
 (22 15)  (442 383)  (442 383)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (444 383)  (444 383)  routing T_8_23.tnr_op_6 <X> T_8_23.lc_trk_g3_6
 (26 15)  (446 383)  (446 383)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (447 383)  (447 383)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 383)  (448 383)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 383)  (449 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 383)  (451 383)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 383)  (452 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (453 383)  (453 383)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.input_2_7
 (36 15)  (456 383)  (456 383)  LC_7 Logic Functioning bit
 (39 15)  (459 383)  (459 383)  LC_7 Logic Functioning bit
 (40 15)  (460 383)  (460 383)  LC_7 Logic Functioning bit
 (43 15)  (463 383)  (463 383)  LC_7 Logic Functioning bit


LogicTile_9_23

 (5 0)  (479 368)  (479 368)  routing T_9_23.sp4_v_t_37 <X> T_9_23.sp4_h_r_0
 (14 0)  (488 368)  (488 368)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g0_0
 (25 0)  (499 368)  (499 368)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g0_2
 (27 0)  (501 368)  (501 368)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 368)  (502 368)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 368)  (503 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 368)  (504 368)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (505 368)  (505 368)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 368)  (506 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 368)  (508 368)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 368)  (510 368)  LC_0 Logic Functioning bit
 (39 0)  (513 368)  (513 368)  LC_0 Logic Functioning bit
 (42 0)  (516 368)  (516 368)  LC_0 Logic Functioning bit
 (43 0)  (517 368)  (517 368)  LC_0 Logic Functioning bit
 (13 1)  (487 369)  (487 369)  routing T_9_23.sp4_v_t_44 <X> T_9_23.sp4_h_r_2
 (14 1)  (488 369)  (488 369)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g0_0
 (15 1)  (489 369)  (489 369)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g0_0
 (16 1)  (490 369)  (490 369)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g0_0
 (17 1)  (491 369)  (491 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (496 369)  (496 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (500 369)  (500 369)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 369)  (503 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (504 369)  (504 369)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (506 369)  (506 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (508 369)  (508 369)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.input_2_0
 (35 1)  (509 369)  (509 369)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.input_2_0
 (36 1)  (510 369)  (510 369)  LC_0 Logic Functioning bit
 (39 1)  (513 369)  (513 369)  LC_0 Logic Functioning bit
 (40 1)  (514 369)  (514 369)  LC_0 Logic Functioning bit
 (41 1)  (515 369)  (515 369)  LC_0 Logic Functioning bit
 (0 2)  (474 370)  (474 370)  routing T_9_23.glb_netwk_7 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (475 370)  (475 370)  routing T_9_23.glb_netwk_7 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (476 370)  (476 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (479 370)  (479 370)  routing T_9_23.sp4_v_t_43 <X> T_9_23.sp4_h_l_37
 (15 2)  (489 370)  (489 370)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g0_5
 (17 2)  (491 370)  (491 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (495 370)  (495 370)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g0_7
 (22 2)  (496 370)  (496 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (31 2)  (505 370)  (505 370)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 370)  (506 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 370)  (507 370)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (512 370)  (512 370)  LC_1 Logic Functioning bit
 (39 2)  (513 370)  (513 370)  LC_1 Logic Functioning bit
 (42 2)  (516 370)  (516 370)  LC_1 Logic Functioning bit
 (43 2)  (517 370)  (517 370)  LC_1 Logic Functioning bit
 (50 2)  (524 370)  (524 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (474 371)  (474 371)  routing T_9_23.glb_netwk_7 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (4 3)  (478 371)  (478 371)  routing T_9_23.sp4_v_t_43 <X> T_9_23.sp4_h_l_37
 (6 3)  (480 371)  (480 371)  routing T_9_23.sp4_v_t_43 <X> T_9_23.sp4_h_l_37
 (18 3)  (492 371)  (492 371)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g0_5
 (31 3)  (505 371)  (505 371)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (38 3)  (512 371)  (512 371)  LC_1 Logic Functioning bit
 (39 3)  (513 371)  (513 371)  LC_1 Logic Functioning bit
 (42 3)  (516 371)  (516 371)  LC_1 Logic Functioning bit
 (43 3)  (517 371)  (517 371)  LC_1 Logic Functioning bit
 (47 3)  (521 371)  (521 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (477 372)  (477 372)  routing T_9_23.sp12_v_t_23 <X> T_9_23.sp12_h_r_0
 (5 4)  (479 372)  (479 372)  routing T_9_23.sp4_v_t_38 <X> T_9_23.sp4_h_r_3
 (8 4)  (482 372)  (482 372)  routing T_9_23.sp4_h_l_41 <X> T_9_23.sp4_h_r_4
 (14 4)  (488 372)  (488 372)  routing T_9_23.lft_op_0 <X> T_9_23.lc_trk_g1_0
 (15 4)  (489 372)  (489 372)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g1_1
 (17 4)  (491 372)  (491 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (496 372)  (496 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (498 372)  (498 372)  routing T_9_23.top_op_3 <X> T_9_23.lc_trk_g1_3
 (26 4)  (500 372)  (500 372)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 372)  (501 372)  routing T_9_23.lc_trk_g1_0 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 372)  (503 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 372)  (506 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 372)  (507 372)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (511 372)  (511 372)  LC_2 Logic Functioning bit
 (39 4)  (513 372)  (513 372)  LC_2 Logic Functioning bit
 (15 5)  (489 373)  (489 373)  routing T_9_23.lft_op_0 <X> T_9_23.lc_trk_g1_0
 (17 5)  (491 373)  (491 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (492 373)  (492 373)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g1_1
 (21 5)  (495 373)  (495 373)  routing T_9_23.top_op_3 <X> T_9_23.lc_trk_g1_3
 (27 5)  (501 373)  (501 373)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 373)  (503 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (11 6)  (485 374)  (485 374)  routing T_9_23.sp4_h_r_11 <X> T_9_23.sp4_v_t_40
 (13 6)  (487 374)  (487 374)  routing T_9_23.sp4_h_r_11 <X> T_9_23.sp4_v_t_40
 (14 6)  (488 374)  (488 374)  routing T_9_23.lft_op_4 <X> T_9_23.lc_trk_g1_4
 (17 6)  (491 374)  (491 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 374)  (492 374)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g1_5
 (26 6)  (500 374)  (500 374)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (502 374)  (502 374)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 374)  (503 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 374)  (506 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 374)  (508 374)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (39 6)  (513 374)  (513 374)  LC_3 Logic Functioning bit
 (41 6)  (515 374)  (515 374)  LC_3 Logic Functioning bit
 (42 6)  (516 374)  (516 374)  LC_3 Logic Functioning bit
 (43 6)  (517 374)  (517 374)  LC_3 Logic Functioning bit
 (50 6)  (524 374)  (524 374)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (486 375)  (486 375)  routing T_9_23.sp4_h_r_11 <X> T_9_23.sp4_v_t_40
 (15 7)  (489 375)  (489 375)  routing T_9_23.lft_op_4 <X> T_9_23.lc_trk_g1_4
 (17 7)  (491 375)  (491 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (501 375)  (501 375)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 375)  (503 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 375)  (504 375)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (505 375)  (505 375)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (510 375)  (510 375)  LC_3 Logic Functioning bit
 (37 7)  (511 375)  (511 375)  LC_3 Logic Functioning bit
 (39 7)  (513 375)  (513 375)  LC_3 Logic Functioning bit
 (41 7)  (515 375)  (515 375)  LC_3 Logic Functioning bit
 (15 8)  (489 376)  (489 376)  routing T_9_23.sp4_h_r_41 <X> T_9_23.lc_trk_g2_1
 (16 8)  (490 376)  (490 376)  routing T_9_23.sp4_h_r_41 <X> T_9_23.lc_trk_g2_1
 (17 8)  (491 376)  (491 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (492 376)  (492 376)  routing T_9_23.sp4_h_r_41 <X> T_9_23.lc_trk_g2_1
 (31 8)  (505 376)  (505 376)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 376)  (506 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (512 376)  (512 376)  LC_4 Logic Functioning bit
 (39 8)  (513 376)  (513 376)  LC_4 Logic Functioning bit
 (42 8)  (516 376)  (516 376)  LC_4 Logic Functioning bit
 (43 8)  (517 376)  (517 376)  LC_4 Logic Functioning bit
 (46 8)  (520 376)  (520 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (524 376)  (524 376)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (492 377)  (492 377)  routing T_9_23.sp4_h_r_41 <X> T_9_23.lc_trk_g2_1
 (22 9)  (496 377)  (496 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (497 377)  (497 377)  routing T_9_23.sp4_v_b_42 <X> T_9_23.lc_trk_g2_2
 (24 9)  (498 377)  (498 377)  routing T_9_23.sp4_v_b_42 <X> T_9_23.lc_trk_g2_2
 (31 9)  (505 377)  (505 377)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (38 9)  (512 377)  (512 377)  LC_4 Logic Functioning bit
 (39 9)  (513 377)  (513 377)  LC_4 Logic Functioning bit
 (42 9)  (516 377)  (516 377)  LC_4 Logic Functioning bit
 (43 9)  (517 377)  (517 377)  LC_4 Logic Functioning bit
 (25 10)  (499 378)  (499 378)  routing T_9_23.wire_logic_cluster/lc_6/out <X> T_9_23.lc_trk_g2_6
 (29 10)  (503 378)  (503 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (505 378)  (505 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 378)  (506 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 378)  (508 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 378)  (510 378)  LC_5 Logic Functioning bit
 (37 10)  (511 378)  (511 378)  LC_5 Logic Functioning bit
 (38 10)  (512 378)  (512 378)  LC_5 Logic Functioning bit
 (39 10)  (513 378)  (513 378)  LC_5 Logic Functioning bit
 (41 10)  (515 378)  (515 378)  LC_5 Logic Functioning bit
 (43 10)  (517 378)  (517 378)  LC_5 Logic Functioning bit
 (45 10)  (519 378)  (519 378)  LC_5 Logic Functioning bit
 (8 11)  (482 379)  (482 379)  routing T_9_23.sp4_h_l_42 <X> T_9_23.sp4_v_t_42
 (22 11)  (496 379)  (496 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (510 379)  (510 379)  LC_5 Logic Functioning bit
 (37 11)  (511 379)  (511 379)  LC_5 Logic Functioning bit
 (38 11)  (512 379)  (512 379)  LC_5 Logic Functioning bit
 (39 11)  (513 379)  (513 379)  LC_5 Logic Functioning bit
 (41 11)  (515 379)  (515 379)  LC_5 Logic Functioning bit
 (43 11)  (517 379)  (517 379)  LC_5 Logic Functioning bit
 (46 11)  (520 379)  (520 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (500 380)  (500 380)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (503 380)  (503 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 380)  (504 380)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (505 380)  (505 380)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 380)  (506 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 380)  (507 380)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 380)  (508 380)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 380)  (510 380)  LC_6 Logic Functioning bit
 (37 12)  (511 380)  (511 380)  LC_6 Logic Functioning bit
 (39 12)  (513 380)  (513 380)  LC_6 Logic Functioning bit
 (41 12)  (515 380)  (515 380)  LC_6 Logic Functioning bit
 (22 13)  (496 381)  (496 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (497 381)  (497 381)  routing T_9_23.sp4_v_b_42 <X> T_9_23.lc_trk_g3_2
 (24 13)  (498 381)  (498 381)  routing T_9_23.sp4_v_b_42 <X> T_9_23.lc_trk_g3_2
 (26 13)  (500 381)  (500 381)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 381)  (501 381)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 381)  (502 381)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 381)  (503 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 381)  (505 381)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 381)  (506 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (508 381)  (508 381)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.input_2_6
 (36 13)  (510 381)  (510 381)  LC_6 Logic Functioning bit
 (37 13)  (511 381)  (511 381)  LC_6 Logic Functioning bit
 (38 13)  (512 381)  (512 381)  LC_6 Logic Functioning bit
 (39 13)  (513 381)  (513 381)  LC_6 Logic Functioning bit
 (47 13)  (521 381)  (521 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (474 382)  (474 382)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 382)  (475 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (485 382)  (485 382)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (13 14)  (487 382)  (487 382)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (22 14)  (496 382)  (496 382)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (498 382)  (498 382)  routing T_9_23.tnl_op_7 <X> T_9_23.lc_trk_g3_7
 (26 14)  (500 382)  (500 382)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 382)  (501 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 382)  (502 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 382)  (503 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 382)  (504 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 382)  (506 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 382)  (508 382)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 382)  (510 382)  LC_7 Logic Functioning bit
 (37 14)  (511 382)  (511 382)  LC_7 Logic Functioning bit
 (41 14)  (515 382)  (515 382)  LC_7 Logic Functioning bit
 (42 14)  (516 382)  (516 382)  LC_7 Logic Functioning bit
 (46 14)  (520 382)  (520 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (474 383)  (474 383)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/s_r
 (12 15)  (486 383)  (486 383)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (21 15)  (495 383)  (495 383)  routing T_9_23.tnl_op_7 <X> T_9_23.lc_trk_g3_7
 (22 15)  (496 383)  (496 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (497 383)  (497 383)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g3_6
 (24 15)  (498 383)  (498 383)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g3_6
 (29 15)  (503 383)  (503 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 383)  (504 383)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (506 383)  (506 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (507 383)  (507 383)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_7
 (34 15)  (508 383)  (508 383)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_7
 (35 15)  (509 383)  (509 383)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_7
 (36 15)  (510 383)  (510 383)  LC_7 Logic Functioning bit
 (37 15)  (511 383)  (511 383)  LC_7 Logic Functioning bit
 (42 15)  (516 383)  (516 383)  LC_7 Logic Functioning bit
 (43 15)  (517 383)  (517 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (21 0)  (549 368)  (549 368)  routing T_10_23.sp12_h_r_3 <X> T_10_23.lc_trk_g0_3
 (22 0)  (550 368)  (550 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (552 368)  (552 368)  routing T_10_23.sp12_h_r_3 <X> T_10_23.lc_trk_g0_3
 (29 0)  (557 368)  (557 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 368)  (558 368)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (560 368)  (560 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 368)  (561 368)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 368)  (563 368)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_0
 (36 0)  (564 368)  (564 368)  LC_0 Logic Functioning bit
 (37 0)  (565 368)  (565 368)  LC_0 Logic Functioning bit
 (41 0)  (569 368)  (569 368)  LC_0 Logic Functioning bit
 (42 0)  (570 368)  (570 368)  LC_0 Logic Functioning bit
 (46 0)  (574 368)  (574 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (541 369)  (541 369)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_r_2
 (21 1)  (549 369)  (549 369)  routing T_10_23.sp12_h_r_3 <X> T_10_23.lc_trk_g0_3
 (27 1)  (555 369)  (555 369)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 369)  (557 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 369)  (558 369)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (560 369)  (560 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (562 369)  (562 369)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_0
 (35 1)  (563 369)  (563 369)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_0
 (36 1)  (564 369)  (564 369)  LC_0 Logic Functioning bit
 (37 1)  (565 369)  (565 369)  LC_0 Logic Functioning bit
 (42 1)  (570 369)  (570 369)  LC_0 Logic Functioning bit
 (43 1)  (571 369)  (571 369)  LC_0 Logic Functioning bit
 (0 2)  (528 370)  (528 370)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (529 370)  (529 370)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (530 370)  (530 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (545 370)  (545 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (550 370)  (550 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (551 370)  (551 370)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g0_7
 (24 2)  (552 370)  (552 370)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g0_7
 (29 2)  (557 370)  (557 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 370)  (558 370)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (560 370)  (560 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (562 370)  (562 370)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (39 2)  (567 370)  (567 370)  LC_1 Logic Functioning bit
 (40 2)  (568 370)  (568 370)  LC_1 Logic Functioning bit
 (45 2)  (573 370)  (573 370)  LC_1 Logic Functioning bit
 (46 2)  (574 370)  (574 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (528 371)  (528 371)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (18 3)  (546 371)  (546 371)  routing T_10_23.sp4_r_v_b_29 <X> T_10_23.lc_trk_g0_5
 (22 3)  (550 371)  (550 371)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (556 371)  (556 371)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 371)  (557 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 371)  (558 371)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (560 371)  (560 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 371)  (563 371)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.input_2_1
 (37 3)  (565 371)  (565 371)  LC_1 Logic Functioning bit
 (39 3)  (567 371)  (567 371)  LC_1 Logic Functioning bit
 (51 3)  (579 371)  (579 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (581 371)  (581 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (533 372)  (533 372)  routing T_10_23.sp4_v_t_38 <X> T_10_23.sp4_h_r_3
 (17 4)  (545 372)  (545 372)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (546 372)  (546 372)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g1_1
 (22 4)  (550 372)  (550 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (551 372)  (551 372)  routing T_10_23.sp4_h_r_3 <X> T_10_23.lc_trk_g1_3
 (24 4)  (552 372)  (552 372)  routing T_10_23.sp4_h_r_3 <X> T_10_23.lc_trk_g1_3
 (29 4)  (557 372)  (557 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 372)  (558 372)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 372)  (560 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 372)  (561 372)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 372)  (563 372)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_2
 (36 4)  (564 372)  (564 372)  LC_2 Logic Functioning bit
 (37 4)  (565 372)  (565 372)  LC_2 Logic Functioning bit
 (41 4)  (569 372)  (569 372)  LC_2 Logic Functioning bit
 (42 4)  (570 372)  (570 372)  LC_2 Logic Functioning bit
 (21 5)  (549 373)  (549 373)  routing T_10_23.sp4_h_r_3 <X> T_10_23.lc_trk_g1_3
 (27 5)  (555 373)  (555 373)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 373)  (557 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 373)  (558 373)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (560 373)  (560 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (562 373)  (562 373)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_2
 (35 5)  (563 373)  (563 373)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_2
 (36 5)  (564 373)  (564 373)  LC_2 Logic Functioning bit
 (37 5)  (565 373)  (565 373)  LC_2 Logic Functioning bit
 (42 5)  (570 373)  (570 373)  LC_2 Logic Functioning bit
 (43 5)  (571 373)  (571 373)  LC_2 Logic Functioning bit
 (47 5)  (575 373)  (575 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (549 374)  (549 374)  routing T_10_23.sp4_h_l_2 <X> T_10_23.lc_trk_g1_7
 (22 6)  (550 374)  (550 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (551 374)  (551 374)  routing T_10_23.sp4_h_l_2 <X> T_10_23.lc_trk_g1_7
 (24 6)  (552 374)  (552 374)  routing T_10_23.sp4_h_l_2 <X> T_10_23.lc_trk_g1_7
 (26 6)  (554 374)  (554 374)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (556 374)  (556 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 374)  (557 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 374)  (558 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 374)  (560 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 374)  (561 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (562 374)  (562 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (563 374)  (563 374)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.input_2_3
 (36 6)  (564 374)  (564 374)  LC_3 Logic Functioning bit
 (38 6)  (566 374)  (566 374)  LC_3 Logic Functioning bit
 (43 6)  (571 374)  (571 374)  LC_3 Logic Functioning bit
 (28 7)  (556 375)  (556 375)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 375)  (557 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 375)  (558 375)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (560 375)  (560 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (561 375)  (561 375)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.input_2_3
 (35 7)  (563 375)  (563 375)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.input_2_3
 (36 7)  (564 375)  (564 375)  LC_3 Logic Functioning bit
 (37 7)  (565 375)  (565 375)  LC_3 Logic Functioning bit
 (39 7)  (567 375)  (567 375)  LC_3 Logic Functioning bit
 (43 7)  (571 375)  (571 375)  LC_3 Logic Functioning bit
 (15 8)  (543 376)  (543 376)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g2_1
 (17 8)  (545 376)  (545 376)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (557 376)  (557 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 376)  (558 376)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 376)  (560 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 376)  (561 376)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 376)  (563 376)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (36 8)  (564 376)  (564 376)  LC_4 Logic Functioning bit
 (37 8)  (565 376)  (565 376)  LC_4 Logic Functioning bit
 (41 8)  (569 376)  (569 376)  LC_4 Logic Functioning bit
 (42 8)  (570 376)  (570 376)  LC_4 Logic Functioning bit
 (46 8)  (574 376)  (574 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (581 376)  (581 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (546 377)  (546 377)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g2_1
 (27 9)  (555 377)  (555 377)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 377)  (557 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (560 377)  (560 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (561 377)  (561 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (35 9)  (563 377)  (563 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (36 9)  (564 377)  (564 377)  LC_4 Logic Functioning bit
 (37 9)  (565 377)  (565 377)  LC_4 Logic Functioning bit
 (42 9)  (570 377)  (570 377)  LC_4 Logic Functioning bit
 (43 9)  (571 377)  (571 377)  LC_4 Logic Functioning bit
 (0 10)  (528 378)  (528 378)  routing T_10_23.glb_netwk_6 <X> T_10_23.glb2local_2
 (1 10)  (529 378)  (529 378)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (17 10)  (545 378)  (545 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (550 378)  (550 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (551 378)  (551 378)  routing T_10_23.sp4_v_b_47 <X> T_10_23.lc_trk_g2_7
 (24 10)  (552 378)  (552 378)  routing T_10_23.sp4_v_b_47 <X> T_10_23.lc_trk_g2_7
 (25 10)  (553 378)  (553 378)  routing T_10_23.sp4_h_r_38 <X> T_10_23.lc_trk_g2_6
 (1 11)  (529 379)  (529 379)  routing T_10_23.glb_netwk_6 <X> T_10_23.glb2local_2
 (12 11)  (540 379)  (540 379)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_t_45
 (14 11)  (542 379)  (542 379)  routing T_10_23.sp4_h_l_17 <X> T_10_23.lc_trk_g2_4
 (15 11)  (543 379)  (543 379)  routing T_10_23.sp4_h_l_17 <X> T_10_23.lc_trk_g2_4
 (16 11)  (544 379)  (544 379)  routing T_10_23.sp4_h_l_17 <X> T_10_23.lc_trk_g2_4
 (17 11)  (545 379)  (545 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (546 379)  (546 379)  routing T_10_23.sp4_r_v_b_37 <X> T_10_23.lc_trk_g2_5
 (22 11)  (550 379)  (550 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (551 379)  (551 379)  routing T_10_23.sp4_h_r_38 <X> T_10_23.lc_trk_g2_6
 (24 11)  (552 379)  (552 379)  routing T_10_23.sp4_h_r_38 <X> T_10_23.lc_trk_g2_6
 (9 12)  (537 380)  (537 380)  routing T_10_23.sp4_v_t_47 <X> T_10_23.sp4_h_r_10
 (11 12)  (539 380)  (539 380)  routing T_10_23.sp4_v_t_38 <X> T_10_23.sp4_v_b_11
 (13 12)  (541 380)  (541 380)  routing T_10_23.sp4_v_t_38 <X> T_10_23.sp4_v_b_11
 (15 12)  (543 380)  (543 380)  routing T_10_23.sp4_v_t_28 <X> T_10_23.lc_trk_g3_1
 (16 12)  (544 380)  (544 380)  routing T_10_23.sp4_v_t_28 <X> T_10_23.lc_trk_g3_1
 (17 12)  (545 380)  (545 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (29 12)  (557 380)  (557 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 380)  (558 380)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 380)  (560 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 380)  (561 380)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (563 380)  (563 380)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.input_2_6
 (36 12)  (564 380)  (564 380)  LC_6 Logic Functioning bit
 (37 12)  (565 380)  (565 380)  LC_6 Logic Functioning bit
 (41 12)  (569 380)  (569 380)  LC_6 Logic Functioning bit
 (42 12)  (570 380)  (570 380)  LC_6 Logic Functioning bit
 (13 13)  (541 381)  (541 381)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_r_11
 (27 13)  (555 381)  (555 381)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 381)  (557 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (560 381)  (560 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (561 381)  (561 381)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.input_2_6
 (36 13)  (564 381)  (564 381)  LC_6 Logic Functioning bit
 (37 13)  (565 381)  (565 381)  LC_6 Logic Functioning bit
 (42 13)  (570 381)  (570 381)  LC_6 Logic Functioning bit
 (43 13)  (571 381)  (571 381)  LC_6 Logic Functioning bit
 (48 13)  (576 381)  (576 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (579 381)  (579 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (11 14)  (539 382)  (539 382)  routing T_10_23.sp4_v_b_8 <X> T_10_23.sp4_v_t_46
 (21 14)  (549 382)  (549 382)  routing T_10_23.sp4_h_r_39 <X> T_10_23.lc_trk_g3_7
 (22 14)  (550 382)  (550 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (551 382)  (551 382)  routing T_10_23.sp4_h_r_39 <X> T_10_23.lc_trk_g3_7
 (24 14)  (552 382)  (552 382)  routing T_10_23.sp4_h_r_39 <X> T_10_23.lc_trk_g3_7
 (25 14)  (553 382)  (553 382)  routing T_10_23.sp4_h_r_46 <X> T_10_23.lc_trk_g3_6
 (26 14)  (554 382)  (554 382)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (555 382)  (555 382)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 382)  (557 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (559 382)  (559 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 382)  (560 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 382)  (561 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (562 382)  (562 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 382)  (563 382)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.input_2_7
 (36 14)  (564 382)  (564 382)  LC_7 Logic Functioning bit
 (38 14)  (566 382)  (566 382)  LC_7 Logic Functioning bit
 (41 14)  (569 382)  (569 382)  LC_7 Logic Functioning bit
 (43 14)  (571 382)  (571 382)  LC_7 Logic Functioning bit
 (12 15)  (540 383)  (540 383)  routing T_10_23.sp4_v_b_8 <X> T_10_23.sp4_v_t_46
 (22 15)  (550 383)  (550 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (551 383)  (551 383)  routing T_10_23.sp4_h_r_46 <X> T_10_23.lc_trk_g3_6
 (24 15)  (552 383)  (552 383)  routing T_10_23.sp4_h_r_46 <X> T_10_23.lc_trk_g3_6
 (25 15)  (553 383)  (553 383)  routing T_10_23.sp4_h_r_46 <X> T_10_23.lc_trk_g3_6
 (29 15)  (557 383)  (557 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (558 383)  (558 383)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (559 383)  (559 383)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (560 383)  (560 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (561 383)  (561 383)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.input_2_7
 (34 15)  (562 383)  (562 383)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.input_2_7
 (35 15)  (563 383)  (563 383)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.input_2_7
 (36 15)  (564 383)  (564 383)  LC_7 Logic Functioning bit
 (37 15)  (565 383)  (565 383)  LC_7 Logic Functioning bit
 (38 15)  (566 383)  (566 383)  LC_7 Logic Functioning bit
 (39 15)  (567 383)  (567 383)  LC_7 Logic Functioning bit
 (41 15)  (569 383)  (569 383)  LC_7 Logic Functioning bit
 (42 15)  (570 383)  (570 383)  LC_7 Logic Functioning bit
 (43 15)  (571 383)  (571 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (22 1)  (604 369)  (604 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (605 369)  (605 369)  routing T_11_23.sp4_v_b_18 <X> T_11_23.lc_trk_g0_2
 (24 1)  (606 369)  (606 369)  routing T_11_23.sp4_v_b_18 <X> T_11_23.lc_trk_g0_2
 (0 2)  (582 370)  (582 370)  routing T_11_23.glb_netwk_7 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (583 370)  (583 370)  routing T_11_23.glb_netwk_7 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (584 370)  (584 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (610 370)  (610 370)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 370)  (611 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 370)  (612 370)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (614 370)  (614 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 370)  (615 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (616 370)  (616 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (622 370)  (622 370)  LC_1 Logic Functioning bit
 (42 2)  (624 370)  (624 370)  LC_1 Logic Functioning bit
 (45 2)  (627 370)  (627 370)  LC_1 Logic Functioning bit
 (0 3)  (582 371)  (582 371)  routing T_11_23.glb_netwk_7 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (27 3)  (609 371)  (609 371)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 371)  (611 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (614 371)  (614 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (615 371)  (615 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.input_2_1
 (34 3)  (616 371)  (616 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.input_2_1
 (35 3)  (617 371)  (617 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.input_2_1
 (43 3)  (625 371)  (625 371)  LC_1 Logic Functioning bit
 (0 4)  (582 372)  (582 372)  routing T_11_23.glb_netwk_5 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 4)  (583 372)  (583 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (15 4)  (597 372)  (597 372)  routing T_11_23.bot_op_1 <X> T_11_23.lc_trk_g1_1
 (17 4)  (599 372)  (599 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (604 372)  (604 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (606 372)  (606 372)  routing T_11_23.top_op_3 <X> T_11_23.lc_trk_g1_3
 (28 4)  (610 372)  (610 372)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 372)  (611 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 372)  (614 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 372)  (616 372)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (619 372)  (619 372)  LC_2 Logic Functioning bit
 (38 4)  (620 372)  (620 372)  LC_2 Logic Functioning bit
 (39 4)  (621 372)  (621 372)  LC_2 Logic Functioning bit
 (41 4)  (623 372)  (623 372)  LC_2 Logic Functioning bit
 (42 4)  (624 372)  (624 372)  LC_2 Logic Functioning bit
 (43 4)  (625 372)  (625 372)  LC_2 Logic Functioning bit
 (11 5)  (593 373)  (593 373)  routing T_11_23.sp4_h_l_44 <X> T_11_23.sp4_h_r_5
 (13 5)  (595 373)  (595 373)  routing T_11_23.sp4_h_l_44 <X> T_11_23.sp4_h_r_5
 (15 5)  (597 373)  (597 373)  routing T_11_23.sp4_v_t_5 <X> T_11_23.lc_trk_g1_0
 (16 5)  (598 373)  (598 373)  routing T_11_23.sp4_v_t_5 <X> T_11_23.lc_trk_g1_0
 (17 5)  (599 373)  (599 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (603 373)  (603 373)  routing T_11_23.top_op_3 <X> T_11_23.lc_trk_g1_3
 (22 5)  (604 373)  (604 373)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (606 373)  (606 373)  routing T_11_23.top_op_2 <X> T_11_23.lc_trk_g1_2
 (25 5)  (607 373)  (607 373)  routing T_11_23.top_op_2 <X> T_11_23.lc_trk_g1_2
 (26 5)  (608 373)  (608 373)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (609 373)  (609 373)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 373)  (611 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (613 373)  (613 373)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (614 373)  (614 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (616 373)  (616 373)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.input_2_2
 (36 5)  (618 373)  (618 373)  LC_2 Logic Functioning bit
 (37 5)  (619 373)  (619 373)  LC_2 Logic Functioning bit
 (39 5)  (621 373)  (621 373)  LC_2 Logic Functioning bit
 (40 5)  (622 373)  (622 373)  LC_2 Logic Functioning bit
 (41 5)  (623 373)  (623 373)  LC_2 Logic Functioning bit
 (43 5)  (625 373)  (625 373)  LC_2 Logic Functioning bit
 (48 5)  (630 373)  (630 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (596 374)  (596 374)  routing T_11_23.sp4_v_t_1 <X> T_11_23.lc_trk_g1_4
 (25 6)  (607 374)  (607 374)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g1_6
 (10 7)  (592 375)  (592 375)  routing T_11_23.sp4_h_l_46 <X> T_11_23.sp4_v_t_41
 (14 7)  (596 375)  (596 375)  routing T_11_23.sp4_v_t_1 <X> T_11_23.lc_trk_g1_4
 (16 7)  (598 375)  (598 375)  routing T_11_23.sp4_v_t_1 <X> T_11_23.lc_trk_g1_4
 (17 7)  (599 375)  (599 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (604 375)  (604 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (605 375)  (605 375)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g1_6
 (25 7)  (607 375)  (607 375)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g1_6
 (17 8)  (599 376)  (599 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (600 376)  (600 376)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g2_1
 (22 8)  (604 376)  (604 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (605 376)  (605 376)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g2_3
 (24 8)  (606 376)  (606 376)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g2_3
 (25 8)  (607 376)  (607 376)  routing T_11_23.sp4_h_r_34 <X> T_11_23.lc_trk_g2_2
 (21 9)  (603 377)  (603 377)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g2_3
 (22 9)  (604 377)  (604 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (605 377)  (605 377)  routing T_11_23.sp4_h_r_34 <X> T_11_23.lc_trk_g2_2
 (24 9)  (606 377)  (606 377)  routing T_11_23.sp4_h_r_34 <X> T_11_23.lc_trk_g2_2
 (14 10)  (596 378)  (596 378)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (22 10)  (604 378)  (604 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (605 378)  (605 378)  routing T_11_23.sp12_v_b_23 <X> T_11_23.lc_trk_g2_7
 (26 10)  (608 378)  (608 378)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (611 378)  (611 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (614 378)  (614 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 378)  (615 378)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (14 11)  (596 379)  (596 379)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (16 11)  (598 379)  (598 379)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (17 11)  (599 379)  (599 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (603 379)  (603 379)  routing T_11_23.sp12_v_b_23 <X> T_11_23.lc_trk_g2_7
 (27 11)  (609 379)  (609 379)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 379)  (611 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (612 379)  (612 379)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (613 379)  (613 379)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (614 379)  (614 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (615 379)  (615 379)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.input_2_5
 (35 11)  (617 379)  (617 379)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.input_2_5
 (38 11)  (620 379)  (620 379)  LC_5 Logic Functioning bit
 (39 11)  (621 379)  (621 379)  LC_5 Logic Functioning bit
 (40 11)  (622 379)  (622 379)  LC_5 Logic Functioning bit
 (11 12)  (593 380)  (593 380)  routing T_11_23.sp4_h_l_40 <X> T_11_23.sp4_v_b_11
 (13 12)  (595 380)  (595 380)  routing T_11_23.sp4_h_l_40 <X> T_11_23.sp4_v_b_11
 (17 12)  (599 380)  (599 380)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (600 380)  (600 380)  routing T_11_23.bnl_op_1 <X> T_11_23.lc_trk_g3_1
 (8 13)  (590 381)  (590 381)  routing T_11_23.sp4_h_l_41 <X> T_11_23.sp4_v_b_10
 (9 13)  (591 381)  (591 381)  routing T_11_23.sp4_h_l_41 <X> T_11_23.sp4_v_b_10
 (10 13)  (592 381)  (592 381)  routing T_11_23.sp4_h_l_41 <X> T_11_23.sp4_v_b_10
 (12 13)  (594 381)  (594 381)  routing T_11_23.sp4_h_l_40 <X> T_11_23.sp4_v_b_11
 (18 13)  (600 381)  (600 381)  routing T_11_23.bnl_op_1 <X> T_11_23.lc_trk_g3_1
 (22 13)  (604 381)  (604 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (607 381)  (607 381)  routing T_11_23.sp4_r_v_b_42 <X> T_11_23.lc_trk_g3_2
 (0 14)  (582 382)  (582 382)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 382)  (583 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (598 382)  (598 382)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g3_5
 (17 14)  (599 382)  (599 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (600 382)  (600 382)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g3_5
 (26 14)  (608 382)  (608 382)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (609 382)  (609 382)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 382)  (610 382)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 382)  (611 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 382)  (612 382)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 382)  (614 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 382)  (615 382)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (617 382)  (617 382)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.input_2_7
 (36 14)  (618 382)  (618 382)  LC_7 Logic Functioning bit
 (37 14)  (619 382)  (619 382)  LC_7 Logic Functioning bit
 (38 14)  (620 382)  (620 382)  LC_7 Logic Functioning bit
 (41 14)  (623 382)  (623 382)  LC_7 Logic Functioning bit
 (42 14)  (624 382)  (624 382)  LC_7 Logic Functioning bit
 (43 14)  (625 382)  (625 382)  LC_7 Logic Functioning bit
 (45 14)  (627 382)  (627 382)  LC_7 Logic Functioning bit
 (0 15)  (582 383)  (582 383)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (600 383)  (600 383)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g3_5
 (26 15)  (608 383)  (608 383)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (609 383)  (609 383)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 383)  (611 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (613 383)  (613 383)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (614 383)  (614 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (615 383)  (615 383)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.input_2_7
 (35 15)  (617 383)  (617 383)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.input_2_7
 (36 15)  (618 383)  (618 383)  LC_7 Logic Functioning bit
 (37 15)  (619 383)  (619 383)  LC_7 Logic Functioning bit
 (38 15)  (620 383)  (620 383)  LC_7 Logic Functioning bit
 (39 15)  (621 383)  (621 383)  LC_7 Logic Functioning bit
 (40 15)  (622 383)  (622 383)  LC_7 Logic Functioning bit
 (42 15)  (624 383)  (624 383)  LC_7 Logic Functioning bit
 (43 15)  (625 383)  (625 383)  LC_7 Logic Functioning bit


LogicTile_12_23

 (26 0)  (662 368)  (662 368)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (663 368)  (663 368)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 368)  (665 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 368)  (666 368)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (668 368)  (668 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (670 368)  (670 368)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (672 368)  (672 368)  LC_0 Logic Functioning bit
 (37 0)  (673 368)  (673 368)  LC_0 Logic Functioning bit
 (38 0)  (674 368)  (674 368)  LC_0 Logic Functioning bit
 (39 0)  (675 368)  (675 368)  LC_0 Logic Functioning bit
 (41 0)  (677 368)  (677 368)  LC_0 Logic Functioning bit
 (42 0)  (678 368)  (678 368)  LC_0 Logic Functioning bit
 (43 0)  (679 368)  (679 368)  LC_0 Logic Functioning bit
 (29 1)  (665 369)  (665 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (668 369)  (668 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (669 369)  (669 369)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_0
 (34 1)  (670 369)  (670 369)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_0
 (35 1)  (671 369)  (671 369)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_0
 (36 1)  (672 369)  (672 369)  LC_0 Logic Functioning bit
 (37 1)  (673 369)  (673 369)  LC_0 Logic Functioning bit
 (39 1)  (675 369)  (675 369)  LC_0 Logic Functioning bit
 (40 1)  (676 369)  (676 369)  LC_0 Logic Functioning bit
 (42 1)  (678 369)  (678 369)  LC_0 Logic Functioning bit
 (43 1)  (679 369)  (679 369)  LC_0 Logic Functioning bit
 (0 2)  (636 370)  (636 370)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (637 370)  (637 370)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (638 370)  (638 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (661 370)  (661 370)  routing T_12_23.sp4_v_b_6 <X> T_12_23.lc_trk_g0_6
 (0 3)  (636 371)  (636 371)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (15 3)  (651 371)  (651 371)  routing T_12_23.sp4_v_t_9 <X> T_12_23.lc_trk_g0_4
 (16 3)  (652 371)  (652 371)  routing T_12_23.sp4_v_t_9 <X> T_12_23.lc_trk_g0_4
 (17 3)  (653 371)  (653 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (658 371)  (658 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (659 371)  (659 371)  routing T_12_23.sp4_v_b_6 <X> T_12_23.lc_trk_g0_6
 (0 4)  (636 372)  (636 372)  routing T_12_23.glb_netwk_5 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (637 372)  (637 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (650 372)  (650 372)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g1_0
 (22 4)  (658 372)  (658 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (659 372)  (659 372)  routing T_12_23.sp12_h_l_16 <X> T_12_23.lc_trk_g1_3
 (28 4)  (664 372)  (664 372)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 372)  (665 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 372)  (668 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 372)  (669 372)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 372)  (670 372)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (671 372)  (671 372)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.input_2_2
 (37 4)  (673 372)  (673 372)  LC_2 Logic Functioning bit
 (38 4)  (674 372)  (674 372)  LC_2 Logic Functioning bit
 (39 4)  (675 372)  (675 372)  LC_2 Logic Functioning bit
 (41 4)  (677 372)  (677 372)  LC_2 Logic Functioning bit
 (42 4)  (678 372)  (678 372)  LC_2 Logic Functioning bit
 (43 4)  (679 372)  (679 372)  LC_2 Logic Functioning bit
 (14 5)  (650 373)  (650 373)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g1_0
 (15 5)  (651 373)  (651 373)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g1_0
 (16 5)  (652 373)  (652 373)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g1_0
 (17 5)  (653 373)  (653 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (657 373)  (657 373)  routing T_12_23.sp12_h_l_16 <X> T_12_23.lc_trk_g1_3
 (22 5)  (658 373)  (658 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (659 373)  (659 373)  routing T_12_23.sp12_h_r_10 <X> T_12_23.lc_trk_g1_2
 (27 5)  (663 373)  (663 373)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (664 373)  (664 373)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 373)  (665 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (666 373)  (666 373)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (668 373)  (668 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (670 373)  (670 373)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.input_2_2
 (35 5)  (671 373)  (671 373)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.input_2_2
 (36 5)  (672 373)  (672 373)  LC_2 Logic Functioning bit
 (37 5)  (673 373)  (673 373)  LC_2 Logic Functioning bit
 (39 5)  (675 373)  (675 373)  LC_2 Logic Functioning bit
 (40 5)  (676 373)  (676 373)  LC_2 Logic Functioning bit
 (41 5)  (677 373)  (677 373)  LC_2 Logic Functioning bit
 (43 5)  (679 373)  (679 373)  LC_2 Logic Functioning bit
 (8 6)  (644 374)  (644 374)  routing T_12_23.sp4_v_t_41 <X> T_12_23.sp4_h_l_41
 (9 6)  (645 374)  (645 374)  routing T_12_23.sp4_v_t_41 <X> T_12_23.sp4_h_l_41
 (21 6)  (657 374)  (657 374)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g1_7
 (22 6)  (658 374)  (658 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (660 374)  (660 374)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g1_7
 (26 6)  (662 374)  (662 374)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (663 374)  (663 374)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (664 374)  (664 374)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 374)  (665 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (667 374)  (667 374)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 374)  (668 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (671 374)  (671 374)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.input_2_3
 (36 6)  (672 374)  (672 374)  LC_3 Logic Functioning bit
 (37 6)  (673 374)  (673 374)  LC_3 Logic Functioning bit
 (38 6)  (674 374)  (674 374)  LC_3 Logic Functioning bit
 (41 6)  (677 374)  (677 374)  LC_3 Logic Functioning bit
 (43 6)  (679 374)  (679 374)  LC_3 Logic Functioning bit
 (14 7)  (650 375)  (650 375)  routing T_12_23.sp4_r_v_b_28 <X> T_12_23.lc_trk_g1_4
 (17 7)  (653 375)  (653 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (662 375)  (662 375)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (663 375)  (663 375)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (664 375)  (664 375)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 375)  (665 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (666 375)  (666 375)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (668 375)  (668 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (670 375)  (670 375)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.input_2_3
 (36 7)  (672 375)  (672 375)  LC_3 Logic Functioning bit
 (37 7)  (673 375)  (673 375)  LC_3 Logic Functioning bit
 (39 7)  (675 375)  (675 375)  LC_3 Logic Functioning bit
 (40 7)  (676 375)  (676 375)  LC_3 Logic Functioning bit
 (42 7)  (678 375)  (678 375)  LC_3 Logic Functioning bit
 (43 7)  (679 375)  (679 375)  LC_3 Logic Functioning bit
 (4 8)  (640 376)  (640 376)  routing T_12_23.sp4_h_l_43 <X> T_12_23.sp4_v_b_6
 (21 8)  (657 376)  (657 376)  routing T_12_23.rgt_op_3 <X> T_12_23.lc_trk_g2_3
 (22 8)  (658 376)  (658 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (660 376)  (660 376)  routing T_12_23.rgt_op_3 <X> T_12_23.lc_trk_g2_3
 (26 8)  (662 376)  (662 376)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (663 376)  (663 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 376)  (664 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 376)  (665 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 376)  (666 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (667 376)  (667 376)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 376)  (668 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (670 376)  (670 376)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (671 376)  (671 376)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.input_2_4
 (42 8)  (678 376)  (678 376)  LC_4 Logic Functioning bit
 (45 8)  (681 376)  (681 376)  LC_4 Logic Functioning bit
 (51 8)  (687 376)  (687 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (641 377)  (641 377)  routing T_12_23.sp4_h_l_43 <X> T_12_23.sp4_v_b_6
 (22 9)  (658 377)  (658 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (659 377)  (659 377)  routing T_12_23.sp4_h_l_15 <X> T_12_23.lc_trk_g2_2
 (24 9)  (660 377)  (660 377)  routing T_12_23.sp4_h_l_15 <X> T_12_23.lc_trk_g2_2
 (25 9)  (661 377)  (661 377)  routing T_12_23.sp4_h_l_15 <X> T_12_23.lc_trk_g2_2
 (26 9)  (662 377)  (662 377)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 377)  (665 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (666 377)  (666 377)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (668 377)  (668 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (669 377)  (669 377)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.input_2_4
 (34 9)  (670 377)  (670 377)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.input_2_4
 (15 10)  (651 378)  (651 378)  routing T_12_23.sp4_v_t_32 <X> T_12_23.lc_trk_g2_5
 (16 10)  (652 378)  (652 378)  routing T_12_23.sp4_v_t_32 <X> T_12_23.lc_trk_g2_5
 (17 10)  (653 378)  (653 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (662 378)  (662 378)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (665 378)  (665 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 378)  (666 378)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 378)  (668 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (670 378)  (670 378)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (671 378)  (671 378)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.input_2_5
 (36 10)  (672 378)  (672 378)  LC_5 Logic Functioning bit
 (38 10)  (674 378)  (674 378)  LC_5 Logic Functioning bit
 (41 10)  (677 378)  (677 378)  LC_5 Logic Functioning bit
 (42 10)  (678 378)  (678 378)  LC_5 Logic Functioning bit
 (43 10)  (679 378)  (679 378)  LC_5 Logic Functioning bit
 (26 11)  (662 379)  (662 379)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (663 379)  (663 379)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (664 379)  (664 379)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 379)  (665 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (666 379)  (666 379)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (667 379)  (667 379)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (668 379)  (668 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (670 379)  (670 379)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.input_2_5
 (36 11)  (672 379)  (672 379)  LC_5 Logic Functioning bit
 (37 11)  (673 379)  (673 379)  LC_5 Logic Functioning bit
 (39 11)  (675 379)  (675 379)  LC_5 Logic Functioning bit
 (40 11)  (676 379)  (676 379)  LC_5 Logic Functioning bit
 (42 11)  (678 379)  (678 379)  LC_5 Logic Functioning bit
 (43 11)  (679 379)  (679 379)  LC_5 Logic Functioning bit
 (15 12)  (651 380)  (651 380)  routing T_12_23.tnl_op_1 <X> T_12_23.lc_trk_g3_1
 (17 12)  (653 380)  (653 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (657 380)  (657 380)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g3_3
 (22 12)  (658 380)  (658 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (659 380)  (659 380)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g3_3
 (24 12)  (660 380)  (660 380)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g3_3
 (28 12)  (664 380)  (664 380)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 380)  (665 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 380)  (666 380)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (668 380)  (668 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (670 380)  (670 380)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (40 12)  (676 380)  (676 380)  LC_6 Logic Functioning bit
 (41 12)  (677 380)  (677 380)  LC_6 Logic Functioning bit
 (45 12)  (681 380)  (681 380)  LC_6 Logic Functioning bit
 (50 12)  (686 380)  (686 380)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (687 380)  (687 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (650 381)  (650 381)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g3_0
 (15 13)  (651 381)  (651 381)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g3_0
 (17 13)  (653 381)  (653 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (654 381)  (654 381)  routing T_12_23.tnl_op_1 <X> T_12_23.lc_trk_g3_1
 (26 13)  (662 381)  (662 381)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (664 381)  (664 381)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 381)  (665 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (667 381)  (667 381)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (40 13)  (676 381)  (676 381)  LC_6 Logic Functioning bit
 (0 14)  (636 382)  (636 382)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 382)  (637 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (651 382)  (651 382)  routing T_12_23.sp4_h_l_24 <X> T_12_23.lc_trk_g3_5
 (16 14)  (652 382)  (652 382)  routing T_12_23.sp4_h_l_24 <X> T_12_23.lc_trk_g3_5
 (17 14)  (653 382)  (653 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (654 382)  (654 382)  routing T_12_23.sp4_h_l_24 <X> T_12_23.lc_trk_g3_5
 (25 14)  (661 382)  (661 382)  routing T_12_23.sp4_v_b_30 <X> T_12_23.lc_trk_g3_6
 (0 15)  (636 383)  (636 383)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (658 383)  (658 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (659 383)  (659 383)  routing T_12_23.sp4_v_b_30 <X> T_12_23.lc_trk_g3_6


LogicTile_13_23

 (13 0)  (707 368)  (707 368)  routing T_13_23.sp4_h_l_39 <X> T_13_23.sp4_v_b_2
 (14 0)  (708 368)  (708 368)  routing T_13_23.lft_op_0 <X> T_13_23.lc_trk_g0_0
 (21 0)  (715 368)  (715 368)  routing T_13_23.lft_op_3 <X> T_13_23.lc_trk_g0_3
 (22 0)  (716 368)  (716 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (718 368)  (718 368)  routing T_13_23.lft_op_3 <X> T_13_23.lc_trk_g0_3
 (12 1)  (706 369)  (706 369)  routing T_13_23.sp4_h_l_39 <X> T_13_23.sp4_v_b_2
 (15 1)  (709 369)  (709 369)  routing T_13_23.lft_op_0 <X> T_13_23.lc_trk_g0_0
 (17 1)  (711 369)  (711 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (694 370)  (694 370)  routing T_13_23.glb_netwk_7 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (695 370)  (695 370)  routing T_13_23.glb_netwk_7 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (696 370)  (696 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 371)  (694 371)  routing T_13_23.glb_netwk_7 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (0 4)  (694 372)  (694 372)  routing T_13_23.glb_netwk_5 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (1 4)  (695 372)  (695 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (26 4)  (720 372)  (720 372)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 372)  (721 372)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 372)  (722 372)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 372)  (723 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 372)  (724 372)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 372)  (726 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (729 372)  (729 372)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_2
 (40 4)  (734 372)  (734 372)  LC_2 Logic Functioning bit
 (42 4)  (736 372)  (736 372)  LC_2 Logic Functioning bit
 (45 4)  (739 372)  (739 372)  LC_2 Logic Functioning bit
 (4 5)  (698 373)  (698 373)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_h_r_3
 (6 5)  (700 373)  (700 373)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_h_r_3
 (28 5)  (722 373)  (722 373)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 373)  (723 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 373)  (724 373)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 373)  (725 373)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (726 373)  (726 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (727 373)  (727 373)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_2
 (34 5)  (728 373)  (728 373)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_2
 (35 5)  (729 373)  (729 373)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_2
 (43 5)  (737 373)  (737 373)  LC_2 Logic Functioning bit
 (51 5)  (745 373)  (745 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (723 374)  (723 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 374)  (726 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 374)  (727 374)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 374)  (730 374)  LC_3 Logic Functioning bit
 (37 6)  (731 374)  (731 374)  LC_3 Logic Functioning bit
 (38 6)  (732 374)  (732 374)  LC_3 Logic Functioning bit
 (39 6)  (733 374)  (733 374)  LC_3 Logic Functioning bit
 (41 6)  (735 374)  (735 374)  LC_3 Logic Functioning bit
 (43 6)  (737 374)  (737 374)  LC_3 Logic Functioning bit
 (45 6)  (739 374)  (739 374)  LC_3 Logic Functioning bit
 (26 7)  (720 375)  (720 375)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 375)  (723 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (725 375)  (725 375)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (730 375)  (730 375)  LC_3 Logic Functioning bit
 (37 7)  (731 375)  (731 375)  LC_3 Logic Functioning bit
 (38 7)  (732 375)  (732 375)  LC_3 Logic Functioning bit
 (39 7)  (733 375)  (733 375)  LC_3 Logic Functioning bit
 (40 7)  (734 375)  (734 375)  LC_3 Logic Functioning bit
 (41 7)  (735 375)  (735 375)  LC_3 Logic Functioning bit
 (42 7)  (736 375)  (736 375)  LC_3 Logic Functioning bit
 (43 7)  (737 375)  (737 375)  LC_3 Logic Functioning bit
 (25 8)  (719 376)  (719 376)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (22 9)  (716 377)  (716 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (717 377)  (717 377)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (25 9)  (719 377)  (719 377)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (14 11)  (708 379)  (708 379)  routing T_13_23.sp4_r_v_b_36 <X> T_13_23.lc_trk_g2_4
 (17 11)  (711 379)  (711 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (694 382)  (694 382)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 382)  (695 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (700 382)  (700 382)  routing T_13_23.sp4_h_l_41 <X> T_13_23.sp4_v_t_44
 (21 14)  (715 382)  (715 382)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (22 14)  (716 382)  (716 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (717 382)  (717 382)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (24 14)  (718 382)  (718 382)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (25 14)  (719 382)  (719 382)  routing T_13_23.sp12_v_b_6 <X> T_13_23.lc_trk_g3_6
 (0 15)  (694 383)  (694 383)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (11 15)  (705 383)  (705 383)  routing T_13_23.sp4_h_r_3 <X> T_13_23.sp4_h_l_46
 (13 15)  (707 383)  (707 383)  routing T_13_23.sp4_h_r_3 <X> T_13_23.sp4_h_l_46
 (21 15)  (715 383)  (715 383)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (22 15)  (716 383)  (716 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (718 383)  (718 383)  routing T_13_23.sp12_v_b_6 <X> T_13_23.lc_trk_g3_6
 (25 15)  (719 383)  (719 383)  routing T_13_23.sp12_v_b_6 <X> T_13_23.lc_trk_g3_6


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_1_22

 (32 0)  (86 352)  (86 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 352)  (87 352)  routing T_1_22.lc_trk_g2_1 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 352)  (90 352)  LC_0 Logic Functioning bit
 (37 0)  (91 352)  (91 352)  LC_0 Logic Functioning bit
 (38 0)  (92 352)  (92 352)  LC_0 Logic Functioning bit
 (39 0)  (93 352)  (93 352)  LC_0 Logic Functioning bit
 (45 0)  (99 352)  (99 352)  LC_0 Logic Functioning bit
 (46 0)  (100 352)  (100 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (90 353)  (90 353)  LC_0 Logic Functioning bit
 (37 1)  (91 353)  (91 353)  LC_0 Logic Functioning bit
 (38 1)  (92 353)  (92 353)  LC_0 Logic Functioning bit
 (39 1)  (93 353)  (93 353)  LC_0 Logic Functioning bit
 (51 1)  (105 353)  (105 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (54 354)  (54 354)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (1 2)  (55 354)  (55 354)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (56 354)  (56 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 355)  (54 355)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (0 4)  (54 356)  (54 356)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (1 4)  (55 356)  (55 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (85 356)  (85 356)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 356)  (86 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 356)  (87 356)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 356)  (88 356)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 356)  (90 356)  LC_2 Logic Functioning bit
 (37 4)  (91 356)  (91 356)  LC_2 Logic Functioning bit
 (38 4)  (92 356)  (92 356)  LC_2 Logic Functioning bit
 (39 4)  (93 356)  (93 356)  LC_2 Logic Functioning bit
 (45 4)  (99 356)  (99 356)  LC_2 Logic Functioning bit
 (0 5)  (54 357)  (54 357)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (1 5)  (55 357)  (55 357)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (22 5)  (76 357)  (76 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (79 357)  (79 357)  routing T_1_22.sp4_r_v_b_26 <X> T_1_22.lc_trk_g1_2
 (31 5)  (85 357)  (85 357)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 357)  (90 357)  LC_2 Logic Functioning bit
 (37 5)  (91 357)  (91 357)  LC_2 Logic Functioning bit
 (38 5)  (92 357)  (92 357)  LC_2 Logic Functioning bit
 (39 5)  (93 357)  (93 357)  LC_2 Logic Functioning bit
 (17 6)  (71 358)  (71 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (32 6)  (86 358)  (86 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 358)  (87 358)  routing T_1_22.lc_trk_g2_0 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 358)  (90 358)  LC_3 Logic Functioning bit
 (37 6)  (91 358)  (91 358)  LC_3 Logic Functioning bit
 (38 6)  (92 358)  (92 358)  LC_3 Logic Functioning bit
 (39 6)  (93 358)  (93 358)  LC_3 Logic Functioning bit
 (45 6)  (99 358)  (99 358)  LC_3 Logic Functioning bit
 (18 7)  (72 359)  (72 359)  routing T_1_22.sp4_r_v_b_29 <X> T_1_22.lc_trk_g1_5
 (36 7)  (90 359)  (90 359)  LC_3 Logic Functioning bit
 (37 7)  (91 359)  (91 359)  LC_3 Logic Functioning bit
 (38 7)  (92 359)  (92 359)  LC_3 Logic Functioning bit
 (39 7)  (93 359)  (93 359)  LC_3 Logic Functioning bit
 (15 8)  (69 360)  (69 360)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (16 8)  (70 360)  (70 360)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (17 8)  (71 360)  (71 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (79 360)  (79 360)  routing T_1_22.sp4_v_b_26 <X> T_1_22.lc_trk_g2_2
 (32 8)  (86 360)  (86 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 360)  (88 360)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 360)  (90 360)  LC_4 Logic Functioning bit
 (37 8)  (91 360)  (91 360)  LC_4 Logic Functioning bit
 (38 8)  (92 360)  (92 360)  LC_4 Logic Functioning bit
 (39 8)  (93 360)  (93 360)  LC_4 Logic Functioning bit
 (45 8)  (99 360)  (99 360)  LC_4 Logic Functioning bit
 (14 9)  (68 361)  (68 361)  routing T_1_22.sp4_r_v_b_32 <X> T_1_22.lc_trk_g2_0
 (17 9)  (71 361)  (71 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (72 361)  (72 361)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (22 9)  (76 361)  (76 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (77 361)  (77 361)  routing T_1_22.sp4_v_b_26 <X> T_1_22.lc_trk_g2_2
 (31 9)  (85 361)  (85 361)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 361)  (90 361)  LC_4 Logic Functioning bit
 (37 9)  (91 361)  (91 361)  LC_4 Logic Functioning bit
 (38 9)  (92 361)  (92 361)  LC_4 Logic Functioning bit
 (39 9)  (93 361)  (93 361)  LC_4 Logic Functioning bit
 (31 10)  (85 362)  (85 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 362)  (86 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 362)  (88 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 362)  (90 362)  LC_5 Logic Functioning bit
 (37 10)  (91 362)  (91 362)  LC_5 Logic Functioning bit
 (38 10)  (92 362)  (92 362)  LC_5 Logic Functioning bit
 (39 10)  (93 362)  (93 362)  LC_5 Logic Functioning bit
 (45 10)  (99 362)  (99 362)  LC_5 Logic Functioning bit
 (36 11)  (90 363)  (90 363)  LC_5 Logic Functioning bit
 (37 11)  (91 363)  (91 363)  LC_5 Logic Functioning bit
 (38 11)  (92 363)  (92 363)  LC_5 Logic Functioning bit
 (39 11)  (93 363)  (93 363)  LC_5 Logic Functioning bit
 (12 12)  (66 364)  (66 364)  routing T_1_22.sp4_v_b_5 <X> T_1_22.sp4_h_r_11
 (16 12)  (70 364)  (70 364)  routing T_1_22.sp4_v_t_12 <X> T_1_22.lc_trk_g3_1
 (17 12)  (71 364)  (71 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (72 364)  (72 364)  routing T_1_22.sp4_v_t_12 <X> T_1_22.lc_trk_g3_1
 (22 12)  (76 364)  (76 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (36 12)  (90 364)  (90 364)  LC_6 Logic Functioning bit
 (38 12)  (92 364)  (92 364)  LC_6 Logic Functioning bit
 (41 12)  (95 364)  (95 364)  LC_6 Logic Functioning bit
 (43 12)  (97 364)  (97 364)  LC_6 Logic Functioning bit
 (45 12)  (99 364)  (99 364)  LC_6 Logic Functioning bit
 (11 13)  (65 365)  (65 365)  routing T_1_22.sp4_v_b_5 <X> T_1_22.sp4_h_r_11
 (13 13)  (67 365)  (67 365)  routing T_1_22.sp4_v_b_5 <X> T_1_22.sp4_h_r_11
 (21 13)  (75 365)  (75 365)  routing T_1_22.sp4_r_v_b_43 <X> T_1_22.lc_trk_g3_3
 (27 13)  (81 365)  (81 365)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 365)  (82 365)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 365)  (83 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (91 365)  (91 365)  LC_6 Logic Functioning bit
 (39 13)  (93 365)  (93 365)  LC_6 Logic Functioning bit
 (40 13)  (94 365)  (94 365)  LC_6 Logic Functioning bit
 (42 13)  (96 365)  (96 365)  LC_6 Logic Functioning bit
 (0 14)  (54 366)  (54 366)  routing T_1_22.glb_netwk_6 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 366)  (55 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (79 366)  (79 366)  routing T_1_22.sp4_v_b_30 <X> T_1_22.lc_trk_g3_6
 (32 14)  (86 366)  (86 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 366)  (87 366)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 366)  (90 366)  LC_7 Logic Functioning bit
 (37 14)  (91 366)  (91 366)  LC_7 Logic Functioning bit
 (38 14)  (92 366)  (92 366)  LC_7 Logic Functioning bit
 (39 14)  (93 366)  (93 366)  LC_7 Logic Functioning bit
 (45 14)  (99 366)  (99 366)  LC_7 Logic Functioning bit
 (51 14)  (105 366)  (105 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (54 367)  (54 367)  routing T_1_22.glb_netwk_6 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (76 367)  (76 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (77 367)  (77 367)  routing T_1_22.sp4_v_b_30 <X> T_1_22.lc_trk_g3_6
 (31 15)  (85 367)  (85 367)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 367)  (90 367)  LC_7 Logic Functioning bit
 (37 15)  (91 367)  (91 367)  LC_7 Logic Functioning bit
 (38 15)  (92 367)  (92 367)  LC_7 Logic Functioning bit
 (39 15)  (93 367)  (93 367)  LC_7 Logic Functioning bit


LogicTile_2_22

 (29 0)  (137 352)  (137 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 352)  (138 352)  routing T_2_22.lc_trk_g0_7 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 352)  (140 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 352)  (144 352)  LC_0 Logic Functioning bit
 (39 0)  (147 352)  (147 352)  LC_0 Logic Functioning bit
 (41 0)  (149 352)  (149 352)  LC_0 Logic Functioning bit
 (42 0)  (150 352)  (150 352)  LC_0 Logic Functioning bit
 (44 0)  (152 352)  (152 352)  LC_0 Logic Functioning bit
 (22 1)  (130 353)  (130 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (131 353)  (131 353)  routing T_2_22.sp4_v_b_18 <X> T_2_22.lc_trk_g0_2
 (24 1)  (132 353)  (132 353)  routing T_2_22.sp4_v_b_18 <X> T_2_22.lc_trk_g0_2
 (30 1)  (138 353)  (138 353)  routing T_2_22.lc_trk_g0_7 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 353)  (140 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (142 353)  (142 353)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.input_2_0
 (35 1)  (143 353)  (143 353)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.input_2_0
 (36 1)  (144 353)  (144 353)  LC_0 Logic Functioning bit
 (39 1)  (147 353)  (147 353)  LC_0 Logic Functioning bit
 (41 1)  (149 353)  (149 353)  LC_0 Logic Functioning bit
 (42 1)  (150 353)  (150 353)  LC_0 Logic Functioning bit
 (49 1)  (157 353)  (157 353)  Carry_In_Mux bit 

 (17 2)  (125 354)  (125 354)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (129 354)  (129 354)  routing T_2_22.wire_logic_cluster/lc_7/out <X> T_2_22.lc_trk_g0_7
 (22 2)  (130 354)  (130 354)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (32 2)  (140 354)  (140 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (148 354)  (148 354)  LC_1 Logic Functioning bit
 (41 2)  (149 354)  (149 354)  LC_1 Logic Functioning bit
 (42 2)  (150 354)  (150 354)  LC_1 Logic Functioning bit
 (43 2)  (151 354)  (151 354)  LC_1 Logic Functioning bit
 (40 3)  (148 355)  (148 355)  LC_1 Logic Functioning bit
 (41 3)  (149 355)  (149 355)  LC_1 Logic Functioning bit
 (42 3)  (150 355)  (150 355)  LC_1 Logic Functioning bit
 (43 3)  (151 355)  (151 355)  LC_1 Logic Functioning bit
 (10 4)  (118 356)  (118 356)  routing T_2_22.sp4_v_t_46 <X> T_2_22.sp4_h_r_4
 (22 4)  (130 356)  (130 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (131 356)  (131 356)  routing T_2_22.sp4_v_b_19 <X> T_2_22.lc_trk_g1_3
 (24 4)  (132 356)  (132 356)  routing T_2_22.sp4_v_b_19 <X> T_2_22.lc_trk_g1_3
 (27 4)  (135 356)  (135 356)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 356)  (137 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 356)  (138 356)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 356)  (139 356)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 356)  (140 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 356)  (141 356)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 356)  (144 356)  LC_2 Logic Functioning bit
 (38 4)  (146 356)  (146 356)  LC_2 Logic Functioning bit
 (40 4)  (148 356)  (148 356)  LC_2 Logic Functioning bit
 (42 4)  (150 356)  (150 356)  LC_2 Logic Functioning bit
 (30 5)  (138 357)  (138 357)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 357)  (139 357)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 357)  (144 357)  LC_2 Logic Functioning bit
 (38 5)  (146 357)  (146 357)  LC_2 Logic Functioning bit
 (40 5)  (148 357)  (148 357)  LC_2 Logic Functioning bit
 (42 5)  (150 357)  (150 357)  LC_2 Logic Functioning bit
 (22 7)  (130 359)  (130 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (131 359)  (131 359)  routing T_2_22.sp4_v_b_22 <X> T_2_22.lc_trk_g1_6
 (24 7)  (132 359)  (132 359)  routing T_2_22.sp4_v_b_22 <X> T_2_22.lc_trk_g1_6
 (0 8)  (108 360)  (108 360)  routing T_2_22.glb_netwk_6 <X> T_2_22.glb2local_1
 (1 8)  (109 360)  (109 360)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (25 8)  (133 360)  (133 360)  routing T_2_22.sp12_v_t_1 <X> T_2_22.lc_trk_g2_2
 (31 8)  (139 360)  (139 360)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 360)  (140 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (144 360)  (144 360)  LC_4 Logic Functioning bit
 (37 8)  (145 360)  (145 360)  LC_4 Logic Functioning bit
 (38 8)  (146 360)  (146 360)  LC_4 Logic Functioning bit
 (39 8)  (147 360)  (147 360)  LC_4 Logic Functioning bit
 (41 8)  (149 360)  (149 360)  LC_4 Logic Functioning bit
 (43 8)  (151 360)  (151 360)  LC_4 Logic Functioning bit
 (51 8)  (159 360)  (159 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (160 360)  (160 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (1 9)  (109 361)  (109 361)  routing T_2_22.glb_netwk_6 <X> T_2_22.glb2local_1
 (17 9)  (125 361)  (125 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (130 361)  (130 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (132 361)  (132 361)  routing T_2_22.sp12_v_t_1 <X> T_2_22.lc_trk_g2_2
 (25 9)  (133 361)  (133 361)  routing T_2_22.sp12_v_t_1 <X> T_2_22.lc_trk_g2_2
 (26 9)  (134 361)  (134 361)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 361)  (136 361)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 361)  (137 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (144 361)  (144 361)  LC_4 Logic Functioning bit
 (37 9)  (145 361)  (145 361)  LC_4 Logic Functioning bit
 (38 9)  (146 361)  (146 361)  LC_4 Logic Functioning bit
 (39 9)  (147 361)  (147 361)  LC_4 Logic Functioning bit
 (40 9)  (148 361)  (148 361)  LC_4 Logic Functioning bit
 (42 9)  (150 361)  (150 361)  LC_4 Logic Functioning bit
 (21 10)  (129 362)  (129 362)  routing T_2_22.bnl_op_7 <X> T_2_22.lc_trk_g2_7
 (22 10)  (130 362)  (130 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (134 362)  (134 362)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (140 362)  (140 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (144 362)  (144 362)  LC_5 Logic Functioning bit
 (37 10)  (145 362)  (145 362)  LC_5 Logic Functioning bit
 (38 10)  (146 362)  (146 362)  LC_5 Logic Functioning bit
 (39 10)  (147 362)  (147 362)  LC_5 Logic Functioning bit
 (41 10)  (149 362)  (149 362)  LC_5 Logic Functioning bit
 (43 10)  (151 362)  (151 362)  LC_5 Logic Functioning bit
 (21 11)  (129 363)  (129 363)  routing T_2_22.bnl_op_7 <X> T_2_22.lc_trk_g2_7
 (22 11)  (130 363)  (130 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (137 363)  (137 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 363)  (139 363)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 363)  (144 363)  LC_5 Logic Functioning bit
 (37 11)  (145 363)  (145 363)  LC_5 Logic Functioning bit
 (38 11)  (146 363)  (146 363)  LC_5 Logic Functioning bit
 (39 11)  (147 363)  (147 363)  LC_5 Logic Functioning bit
 (40 11)  (148 363)  (148 363)  LC_5 Logic Functioning bit
 (42 11)  (150 363)  (150 363)  LC_5 Logic Functioning bit
 (48 11)  (156 363)  (156 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (135 364)  (135 364)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 364)  (136 364)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 364)  (137 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 364)  (140 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 364)  (141 364)  routing T_2_22.lc_trk_g3_0 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 364)  (142 364)  routing T_2_22.lc_trk_g3_0 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 364)  (143 364)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_6
 (36 12)  (144 364)  (144 364)  LC_6 Logic Functioning bit
 (46 12)  (154 364)  (154 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (125 365)  (125 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (130 365)  (130 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (136 365)  (136 365)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 365)  (137 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 365)  (138 365)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 365)  (140 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (141 365)  (141 365)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_6
 (35 13)  (143 365)  (143 365)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_6
 (26 14)  (134 366)  (134 366)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (35 14)  (143 366)  (143 366)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.input_2_7
 (36 14)  (144 366)  (144 366)  LC_7 Logic Functioning bit
 (37 14)  (145 366)  (145 366)  LC_7 Logic Functioning bit
 (38 14)  (146 366)  (146 366)  LC_7 Logic Functioning bit
 (41 14)  (149 366)  (149 366)  LC_7 Logic Functioning bit
 (42 14)  (150 366)  (150 366)  LC_7 Logic Functioning bit
 (43 14)  (151 366)  (151 366)  LC_7 Logic Functioning bit
 (26 15)  (134 367)  (134 367)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 367)  (136 367)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 367)  (137 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (140 367)  (140 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (142 367)  (142 367)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.input_2_7
 (35 15)  (143 367)  (143 367)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.input_2_7
 (36 15)  (144 367)  (144 367)  LC_7 Logic Functioning bit
 (37 15)  (145 367)  (145 367)  LC_7 Logic Functioning bit
 (39 15)  (147 367)  (147 367)  LC_7 Logic Functioning bit
 (40 15)  (148 367)  (148 367)  LC_7 Logic Functioning bit
 (42 15)  (150 367)  (150 367)  LC_7 Logic Functioning bit
 (43 15)  (151 367)  (151 367)  LC_7 Logic Functioning bit


LogicTile_3_22

 (16 0)  (178 352)  (178 352)  routing T_3_22.sp4_v_b_9 <X> T_3_22.lc_trk_g0_1
 (17 0)  (179 352)  (179 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (180 352)  (180 352)  routing T_3_22.sp4_v_b_9 <X> T_3_22.lc_trk_g0_1
 (27 0)  (189 352)  (189 352)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 352)  (191 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 352)  (194 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (198 352)  (198 352)  LC_0 Logic Functioning bit
 (39 0)  (201 352)  (201 352)  LC_0 Logic Functioning bit
 (41 0)  (203 352)  (203 352)  LC_0 Logic Functioning bit
 (42 0)  (204 352)  (204 352)  LC_0 Logic Functioning bit
 (44 0)  (206 352)  (206 352)  LC_0 Logic Functioning bit
 (45 0)  (207 352)  (207 352)  LC_0 Logic Functioning bit
 (18 1)  (180 353)  (180 353)  routing T_3_22.sp4_v_b_9 <X> T_3_22.lc_trk_g0_1
 (32 1)  (194 353)  (194 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (196 353)  (196 353)  routing T_3_22.lc_trk_g1_1 <X> T_3_22.input_2_0
 (36 1)  (198 353)  (198 353)  LC_0 Logic Functioning bit
 (39 1)  (201 353)  (201 353)  LC_0 Logic Functioning bit
 (41 1)  (203 353)  (203 353)  LC_0 Logic Functioning bit
 (42 1)  (204 353)  (204 353)  LC_0 Logic Functioning bit
 (49 1)  (211 353)  (211 353)  Carry_In_Mux bit 

 (51 1)  (213 353)  (213 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (215 353)  (215 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (162 354)  (162 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (1 2)  (163 354)  (163 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (164 354)  (164 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (172 354)  (172 354)  routing T_3_22.sp4_v_b_8 <X> T_3_22.sp4_h_l_36
 (32 2)  (194 354)  (194 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 354)  (198 354)  LC_1 Logic Functioning bit
 (37 2)  (199 354)  (199 354)  LC_1 Logic Functioning bit
 (38 2)  (200 354)  (200 354)  LC_1 Logic Functioning bit
 (39 2)  (201 354)  (201 354)  LC_1 Logic Functioning bit
 (45 2)  (207 354)  (207 354)  LC_1 Logic Functioning bit
 (53 2)  (215 354)  (215 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (162 355)  (162 355)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (36 3)  (198 355)  (198 355)  LC_1 Logic Functioning bit
 (37 3)  (199 355)  (199 355)  LC_1 Logic Functioning bit
 (38 3)  (200 355)  (200 355)  LC_1 Logic Functioning bit
 (39 3)  (201 355)  (201 355)  LC_1 Logic Functioning bit
 (1 4)  (163 356)  (163 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (176 356)  (176 356)  routing T_3_22.lft_op_0 <X> T_3_22.lc_trk_g1_0
 (15 4)  (177 356)  (177 356)  routing T_3_22.lft_op_1 <X> T_3_22.lc_trk_g1_1
 (17 4)  (179 356)  (179 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (180 356)  (180 356)  routing T_3_22.lft_op_1 <X> T_3_22.lc_trk_g1_1
 (0 5)  (162 357)  (162 357)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/cen
 (15 5)  (177 357)  (177 357)  routing T_3_22.lft_op_0 <X> T_3_22.lc_trk_g1_0
 (17 5)  (179 357)  (179 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 9)  (176 361)  (176 361)  routing T_3_22.sp4_r_v_b_32 <X> T_3_22.lc_trk_g2_0
 (17 9)  (179 361)  (179 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (13 10)  (175 362)  (175 362)  routing T_3_22.sp4_v_b_8 <X> T_3_22.sp4_v_t_45
 (27 10)  (189 362)  (189 362)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 362)  (190 362)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 362)  (191 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 362)  (194 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 362)  (195 362)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 362)  (196 362)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 362)  (198 362)  LC_5 Logic Functioning bit
 (37 10)  (199 362)  (199 362)  LC_5 Logic Functioning bit
 (38 10)  (200 362)  (200 362)  LC_5 Logic Functioning bit
 (39 10)  (201 362)  (201 362)  LC_5 Logic Functioning bit
 (45 10)  (207 362)  (207 362)  LC_5 Logic Functioning bit
 (47 10)  (209 362)  (209 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (179 363)  (179 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (191 363)  (191 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 363)  (193 363)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (202 363)  (202 363)  LC_5 Logic Functioning bit
 (41 11)  (203 363)  (203 363)  LC_5 Logic Functioning bit
 (42 11)  (204 363)  (204 363)  LC_5 Logic Functioning bit
 (43 11)  (205 363)  (205 363)  LC_5 Logic Functioning bit
 (14 12)  (176 364)  (176 364)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (17 12)  (179 364)  (179 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 364)  (180 364)  routing T_3_22.bnl_op_1 <X> T_3_22.lc_trk_g3_1
 (21 12)  (183 364)  (183 364)  routing T_3_22.sp4_h_r_35 <X> T_3_22.lc_trk_g3_3
 (22 12)  (184 364)  (184 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (185 364)  (185 364)  routing T_3_22.sp4_h_r_35 <X> T_3_22.lc_trk_g3_3
 (24 12)  (186 364)  (186 364)  routing T_3_22.sp4_h_r_35 <X> T_3_22.lc_trk_g3_3
 (14 13)  (176 365)  (176 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (15 13)  (177 365)  (177 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (16 13)  (178 365)  (178 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (17 13)  (179 365)  (179 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (180 365)  (180 365)  routing T_3_22.bnl_op_1 <X> T_3_22.lc_trk_g3_1
 (0 14)  (162 366)  (162 366)  routing T_3_22.glb_netwk_6 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 366)  (163 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (190 366)  (190 366)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 366)  (191 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 366)  (192 366)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 366)  (194 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 366)  (195 366)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 366)  (198 366)  LC_7 Logic Functioning bit
 (37 14)  (199 366)  (199 366)  LC_7 Logic Functioning bit
 (38 14)  (200 366)  (200 366)  LC_7 Logic Functioning bit
 (39 14)  (201 366)  (201 366)  LC_7 Logic Functioning bit
 (45 14)  (207 366)  (207 366)  LC_7 Logic Functioning bit
 (51 14)  (213 366)  (213 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (162 367)  (162 367)  routing T_3_22.glb_netwk_6 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (27 15)  (189 367)  (189 367)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 367)  (190 367)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 367)  (191 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (40 15)  (202 367)  (202 367)  LC_7 Logic Functioning bit
 (41 15)  (203 367)  (203 367)  LC_7 Logic Functioning bit
 (42 15)  (204 367)  (204 367)  LC_7 Logic Functioning bit
 (43 15)  (205 367)  (205 367)  LC_7 Logic Functioning bit


LogicTile_4_22

 (21 0)  (237 352)  (237 352)  routing T_4_22.sp4_h_r_11 <X> T_4_22.lc_trk_g0_3
 (22 0)  (238 352)  (238 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (239 352)  (239 352)  routing T_4_22.sp4_h_r_11 <X> T_4_22.lc_trk_g0_3
 (24 0)  (240 352)  (240 352)  routing T_4_22.sp4_h_r_11 <X> T_4_22.lc_trk_g0_3
 (0 2)  (216 354)  (216 354)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (1 2)  (217 354)  (217 354)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (218 354)  (218 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (238 354)  (238 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 354)  (239 354)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g0_7
 (24 2)  (240 354)  (240 354)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g0_7
 (0 3)  (216 355)  (216 355)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (21 3)  (237 355)  (237 355)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g0_7
 (15 4)  (231 356)  (231 356)  routing T_4_22.bot_op_1 <X> T_4_22.lc_trk_g1_1
 (17 4)  (233 356)  (233 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (242 356)  (242 356)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (245 356)  (245 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 356)  (246 356)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 356)  (248 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (251 356)  (251 356)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.input_2_2
 (38 4)  (254 356)  (254 356)  LC_2 Logic Functioning bit
 (46 4)  (262 356)  (262 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (242 357)  (242 357)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 357)  (243 357)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 357)  (244 357)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 357)  (245 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 357)  (246 357)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 357)  (247 357)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 357)  (248 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (249 357)  (249 357)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.input_2_2
 (38 5)  (254 357)  (254 357)  LC_2 Logic Functioning bit
 (41 5)  (257 357)  (257 357)  LC_2 Logic Functioning bit
 (43 5)  (259 357)  (259 357)  LC_2 Logic Functioning bit
 (12 7)  (228 359)  (228 359)  routing T_4_22.sp4_h_l_40 <X> T_4_22.sp4_v_t_40
 (12 8)  (228 360)  (228 360)  routing T_4_22.sp4_v_b_8 <X> T_4_22.sp4_h_r_8
 (9 9)  (225 361)  (225 361)  routing T_4_22.sp4_v_t_46 <X> T_4_22.sp4_v_b_7
 (10 9)  (226 361)  (226 361)  routing T_4_22.sp4_v_t_46 <X> T_4_22.sp4_v_b_7
 (11 9)  (227 361)  (227 361)  routing T_4_22.sp4_v_b_8 <X> T_4_22.sp4_h_r_8
 (16 10)  (232 362)  (232 362)  routing T_4_22.sp12_v_t_10 <X> T_4_22.lc_trk_g2_5
 (17 10)  (233 362)  (233 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (14 11)  (230 363)  (230 363)  routing T_4_22.sp12_v_b_20 <X> T_4_22.lc_trk_g2_4
 (16 11)  (232 363)  (232 363)  routing T_4_22.sp12_v_b_20 <X> T_4_22.lc_trk_g2_4
 (17 11)  (233 363)  (233 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (3 12)  (219 364)  (219 364)  routing T_4_22.sp12_v_b_1 <X> T_4_22.sp12_h_r_1
 (9 12)  (225 364)  (225 364)  routing T_4_22.sp4_v_t_47 <X> T_4_22.sp4_h_r_10
 (17 12)  (233 364)  (233 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (244 364)  (244 364)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 364)  (245 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 364)  (246 364)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 364)  (247 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 364)  (248 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 364)  (249 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 364)  (250 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (254 364)  (254 364)  LC_6 Logic Functioning bit
 (39 12)  (255 364)  (255 364)  LC_6 Logic Functioning bit
 (45 12)  (261 364)  (261 364)  LC_6 Logic Functioning bit
 (47 12)  (263 364)  (263 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (219 365)  (219 365)  routing T_4_22.sp12_v_b_1 <X> T_4_22.sp12_h_r_1
 (4 13)  (220 365)  (220 365)  routing T_4_22.sp4_v_t_41 <X> T_4_22.sp4_h_r_9
 (8 13)  (224 365)  (224 365)  routing T_4_22.sp4_h_l_41 <X> T_4_22.sp4_v_b_10
 (9 13)  (225 365)  (225 365)  routing T_4_22.sp4_h_l_41 <X> T_4_22.sp4_v_b_10
 (10 13)  (226 365)  (226 365)  routing T_4_22.sp4_h_l_41 <X> T_4_22.sp4_v_b_10
 (18 13)  (234 365)  (234 365)  routing T_4_22.sp4_r_v_b_41 <X> T_4_22.lc_trk_g3_1
 (27 13)  (243 365)  (243 365)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 365)  (244 365)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 365)  (245 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 365)  (247 365)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 365)  (248 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (250 365)  (250 365)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.input_2_6
 (36 13)  (252 365)  (252 365)  LC_6 Logic Functioning bit
 (37 13)  (253 365)  (253 365)  LC_6 Logic Functioning bit
 (38 13)  (254 365)  (254 365)  LC_6 Logic Functioning bit
 (39 13)  (255 365)  (255 365)  LC_6 Logic Functioning bit
 (42 13)  (258 365)  (258 365)  LC_6 Logic Functioning bit
 (43 13)  (259 365)  (259 365)  LC_6 Logic Functioning bit
 (0 14)  (216 366)  (216 366)  routing T_4_22.glb_netwk_6 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 366)  (217 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (238 366)  (238 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (241 366)  (241 366)  routing T_4_22.wire_logic_cluster/lc_6/out <X> T_4_22.lc_trk_g3_6
 (0 15)  (216 367)  (216 367)  routing T_4_22.glb_netwk_6 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (21 15)  (237 367)  (237 367)  routing T_4_22.sp4_r_v_b_47 <X> T_4_22.lc_trk_g3_7
 (22 15)  (238 367)  (238 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_5_22

 (12 0)  (282 352)  (282 352)  routing T_5_22.sp4_v_t_39 <X> T_5_22.sp4_h_r_2
 (26 0)  (296 352)  (296 352)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (297 352)  (297 352)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 352)  (299 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 352)  (302 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 352)  (304 352)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 352)  (306 352)  LC_0 Logic Functioning bit
 (38 0)  (308 352)  (308 352)  LC_0 Logic Functioning bit
 (40 0)  (310 352)  (310 352)  LC_0 Logic Functioning bit
 (41 0)  (311 352)  (311 352)  LC_0 Logic Functioning bit
 (43 0)  (313 352)  (313 352)  LC_0 Logic Functioning bit
 (45 0)  (315 352)  (315 352)  LC_0 Logic Functioning bit
 (47 0)  (317 352)  (317 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (323 352)  (323 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (292 353)  (292 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (294 353)  (294 353)  routing T_5_22.bot_op_2 <X> T_5_22.lc_trk_g0_2
 (29 1)  (299 353)  (299 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 353)  (301 353)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 353)  (302 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (303 353)  (303 353)  routing T_5_22.lc_trk_g2_0 <X> T_5_22.input_2_0
 (36 1)  (306 353)  (306 353)  LC_0 Logic Functioning bit
 (37 1)  (307 353)  (307 353)  LC_0 Logic Functioning bit
 (38 1)  (308 353)  (308 353)  LC_0 Logic Functioning bit
 (39 1)  (309 353)  (309 353)  LC_0 Logic Functioning bit
 (40 1)  (310 353)  (310 353)  LC_0 Logic Functioning bit
 (41 1)  (311 353)  (311 353)  LC_0 Logic Functioning bit
 (42 1)  (312 353)  (312 353)  LC_0 Logic Functioning bit
 (51 1)  (321 353)  (321 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (270 354)  (270 354)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (1 2)  (271 354)  (271 354)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (272 354)  (272 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 355)  (270 355)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (9 3)  (279 355)  (279 355)  routing T_5_22.sp4_v_b_1 <X> T_5_22.sp4_v_t_36
 (17 3)  (287 355)  (287 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (284 356)  (284 356)  routing T_5_22.wire_logic_cluster/lc_0/out <X> T_5_22.lc_trk_g1_0
 (15 4)  (285 356)  (285 356)  routing T_5_22.bot_op_1 <X> T_5_22.lc_trk_g1_1
 (17 4)  (287 356)  (287 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (291 356)  (291 356)  routing T_5_22.sp4_h_r_11 <X> T_5_22.lc_trk_g1_3
 (22 4)  (292 356)  (292 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (293 356)  (293 356)  routing T_5_22.sp4_h_r_11 <X> T_5_22.lc_trk_g1_3
 (24 4)  (294 356)  (294 356)  routing T_5_22.sp4_h_r_11 <X> T_5_22.lc_trk_g1_3
 (25 4)  (295 356)  (295 356)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (27 4)  (297 356)  (297 356)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 356)  (299 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 356)  (300 356)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 356)  (302 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 356)  (303 356)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 356)  (304 356)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 356)  (306 356)  LC_2 Logic Functioning bit
 (38 4)  (308 356)  (308 356)  LC_2 Logic Functioning bit
 (41 4)  (311 356)  (311 356)  LC_2 Logic Functioning bit
 (42 4)  (312 356)  (312 356)  LC_2 Logic Functioning bit
 (47 4)  (317 356)  (317 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (287 357)  (287 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (292 357)  (292 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 357)  (293 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (24 5)  (294 357)  (294 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (26 5)  (296 357)  (296 357)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 357)  (297 357)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 357)  (299 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 357)  (302 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (303 357)  (303 357)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_2
 (34 5)  (304 357)  (304 357)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_2
 (35 5)  (305 357)  (305 357)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_2
 (36 5)  (306 357)  (306 357)  LC_2 Logic Functioning bit
 (38 5)  (308 357)  (308 357)  LC_2 Logic Functioning bit
 (40 5)  (310 357)  (310 357)  LC_2 Logic Functioning bit
 (41 5)  (311 357)  (311 357)  LC_2 Logic Functioning bit
 (42 5)  (312 357)  (312 357)  LC_2 Logic Functioning bit
 (0 6)  (270 358)  (270 358)  routing T_5_22.glb_netwk_6 <X> T_5_22.glb2local_0
 (1 6)  (271 358)  (271 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (4 6)  (274 358)  (274 358)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_t_38
 (25 6)  (295 358)  (295 358)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g1_6
 (1 7)  (271 359)  (271 359)  routing T_5_22.glb_netwk_6 <X> T_5_22.glb2local_0
 (5 7)  (275 359)  (275 359)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_t_38
 (14 7)  (284 359)  (284 359)  routing T_5_22.sp4_r_v_b_28 <X> T_5_22.lc_trk_g1_4
 (17 7)  (287 359)  (287 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (292 359)  (292 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (293 359)  (293 359)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g1_6
 (24 7)  (294 359)  (294 359)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g1_6
 (25 7)  (295 359)  (295 359)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g1_6
 (14 8)  (284 360)  (284 360)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g2_0
 (22 8)  (292 360)  (292 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (294 360)  (294 360)  routing T_5_22.tnl_op_3 <X> T_5_22.lc_trk_g2_3
 (28 8)  (298 360)  (298 360)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 360)  (299 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (301 360)  (301 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 360)  (302 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 360)  (303 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 360)  (304 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 360)  (306 360)  LC_4 Logic Functioning bit
 (38 8)  (308 360)  (308 360)  LC_4 Logic Functioning bit
 (41 8)  (311 360)  (311 360)  LC_4 Logic Functioning bit
 (43 8)  (313 360)  (313 360)  LC_4 Logic Functioning bit
 (15 9)  (285 361)  (285 361)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g2_0
 (16 9)  (286 361)  (286 361)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g2_0
 (17 9)  (287 361)  (287 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (291 361)  (291 361)  routing T_5_22.tnl_op_3 <X> T_5_22.lc_trk_g2_3
 (27 9)  (297 361)  (297 361)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 361)  (298 361)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 361)  (299 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 361)  (300 361)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (301 361)  (301 361)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 361)  (306 361)  LC_4 Logic Functioning bit
 (37 9)  (307 361)  (307 361)  LC_4 Logic Functioning bit
 (38 9)  (308 361)  (308 361)  LC_4 Logic Functioning bit
 (39 9)  (309 361)  (309 361)  LC_4 Logic Functioning bit
 (40 9)  (310 361)  (310 361)  LC_4 Logic Functioning bit
 (42 9)  (312 361)  (312 361)  LC_4 Logic Functioning bit
 (25 10)  (295 362)  (295 362)  routing T_5_22.sp4_v_b_38 <X> T_5_22.lc_trk_g2_6
 (26 10)  (296 362)  (296 362)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (299 362)  (299 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 362)  (302 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 362)  (304 362)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 362)  (305 362)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.input_2_5
 (42 10)  (312 362)  (312 362)  LC_5 Logic Functioning bit
 (52 10)  (322 362)  (322 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (292 363)  (292 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (293 363)  (293 363)  routing T_5_22.sp4_v_b_38 <X> T_5_22.lc_trk_g2_6
 (25 11)  (295 363)  (295 363)  routing T_5_22.sp4_v_b_38 <X> T_5_22.lc_trk_g2_6
 (26 11)  (296 363)  (296 363)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 363)  (297 363)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 363)  (299 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 363)  (300 363)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (302 363)  (302 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (304 363)  (304 363)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.input_2_5
 (37 11)  (307 363)  (307 363)  LC_5 Logic Functioning bit
 (42 11)  (312 363)  (312 363)  LC_5 Logic Functioning bit
 (43 11)  (313 363)  (313 363)  LC_5 Logic Functioning bit
 (15 12)  (285 364)  (285 364)  routing T_5_22.tnl_op_1 <X> T_5_22.lc_trk_g3_1
 (17 12)  (287 364)  (287 364)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (292 364)  (292 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (296 364)  (296 364)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 364)  (297 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 364)  (298 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 364)  (299 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 364)  (300 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 364)  (302 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 364)  (304 364)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 364)  (305 364)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.input_2_6
 (42 12)  (312 364)  (312 364)  LC_6 Logic Functioning bit
 (45 12)  (315 364)  (315 364)  LC_6 Logic Functioning bit
 (47 12)  (317 364)  (317 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (53 12)  (323 364)  (323 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (284 365)  (284 365)  routing T_5_22.sp4_h_r_24 <X> T_5_22.lc_trk_g3_0
 (15 13)  (285 365)  (285 365)  routing T_5_22.sp4_h_r_24 <X> T_5_22.lc_trk_g3_0
 (16 13)  (286 365)  (286 365)  routing T_5_22.sp4_h_r_24 <X> T_5_22.lc_trk_g3_0
 (17 13)  (287 365)  (287 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (288 365)  (288 365)  routing T_5_22.tnl_op_1 <X> T_5_22.lc_trk_g3_1
 (21 13)  (291 365)  (291 365)  routing T_5_22.sp4_r_v_b_43 <X> T_5_22.lc_trk_g3_3
 (29 13)  (299 365)  (299 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 365)  (300 365)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 365)  (301 365)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 365)  (302 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (303 365)  (303 365)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.input_2_6
 (35 13)  (305 365)  (305 365)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.input_2_6
 (36 13)  (306 365)  (306 365)  LC_6 Logic Functioning bit
 (38 13)  (308 365)  (308 365)  LC_6 Logic Functioning bit
 (43 13)  (313 365)  (313 365)  LC_6 Logic Functioning bit
 (46 13)  (316 365)  (316 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (318 365)  (318 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (295 366)  (295 366)  routing T_5_22.wire_logic_cluster/lc_6/out <X> T_5_22.lc_trk_g3_6
 (22 15)  (292 367)  (292 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_6_22

 (4 1)  (328 353)  (328 353)  routing T_6_22.sp4_h_l_41 <X> T_6_22.sp4_h_r_0
 (6 1)  (330 353)  (330 353)  routing T_6_22.sp4_h_l_41 <X> T_6_22.sp4_h_r_0
 (11 14)  (335 366)  (335 366)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_v_t_46
 (13 14)  (337 366)  (337 366)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_v_t_46
 (12 15)  (336 367)  (336 367)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_v_t_46


LogicTile_7_22

 (5 0)  (371 352)  (371 352)  routing T_7_22.sp4_h_l_44 <X> T_7_22.sp4_h_r_0
 (21 0)  (387 352)  (387 352)  routing T_7_22.wire_logic_cluster/lc_3/out <X> T_7_22.lc_trk_g0_3
 (22 0)  (388 352)  (388 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (391 352)  (391 352)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g0_2
 (26 0)  (392 352)  (392 352)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (395 352)  (395 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 352)  (398 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 352)  (399 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 352)  (400 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 352)  (401 352)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.input_2_0
 (36 0)  (402 352)  (402 352)  LC_0 Logic Functioning bit
 (38 0)  (404 352)  (404 352)  LC_0 Logic Functioning bit
 (41 0)  (407 352)  (407 352)  LC_0 Logic Functioning bit
 (4 1)  (370 353)  (370 353)  routing T_7_22.sp4_h_l_44 <X> T_7_22.sp4_h_r_0
 (13 1)  (379 353)  (379 353)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_h_r_2
 (14 1)  (380 353)  (380 353)  routing T_7_22.sp4_r_v_b_35 <X> T_7_22.lc_trk_g0_0
 (17 1)  (383 353)  (383 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (388 353)  (388 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (389 353)  (389 353)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g0_2
 (24 1)  (390 353)  (390 353)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g0_2
 (28 1)  (394 353)  (394 353)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 353)  (395 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 353)  (396 353)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 353)  (397 353)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 353)  (398 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (399 353)  (399 353)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.input_2_0
 (35 1)  (401 353)  (401 353)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.input_2_0
 (36 1)  (402 353)  (402 353)  LC_0 Logic Functioning bit
 (38 1)  (404 353)  (404 353)  LC_0 Logic Functioning bit
 (41 1)  (407 353)  (407 353)  LC_0 Logic Functioning bit
 (42 1)  (408 353)  (408 353)  LC_0 Logic Functioning bit
 (43 1)  (409 353)  (409 353)  LC_0 Logic Functioning bit
 (47 1)  (413 353)  (413 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 354)  (366 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (367 354)  (367 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (368 354)  (368 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (371 354)  (371 354)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_l_37
 (22 2)  (388 354)  (388 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (390 354)  (390 354)  routing T_7_22.bot_op_7 <X> T_7_22.lc_trk_g0_7
 (25 2)  (391 354)  (391 354)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g0_6
 (29 2)  (395 354)  (395 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 354)  (397 354)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 354)  (398 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 354)  (399 354)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 354)  (400 354)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 354)  (402 354)  LC_1 Logic Functioning bit
 (38 2)  (404 354)  (404 354)  LC_1 Logic Functioning bit
 (40 2)  (406 354)  (406 354)  LC_1 Logic Functioning bit
 (41 2)  (407 354)  (407 354)  LC_1 Logic Functioning bit
 (42 2)  (408 354)  (408 354)  LC_1 Logic Functioning bit
 (43 2)  (409 354)  (409 354)  LC_1 Logic Functioning bit
 (0 3)  (366 355)  (366 355)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (6 3)  (372 355)  (372 355)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_l_37
 (14 3)  (380 355)  (380 355)  routing T_7_22.top_op_4 <X> T_7_22.lc_trk_g0_4
 (15 3)  (381 355)  (381 355)  routing T_7_22.top_op_4 <X> T_7_22.lc_trk_g0_4
 (17 3)  (383 355)  (383 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (388 355)  (388 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (389 355)  (389 355)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g0_6
 (24 3)  (390 355)  (390 355)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g0_6
 (26 3)  (392 355)  (392 355)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 355)  (393 355)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 355)  (394 355)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 355)  (395 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 355)  (396 355)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (397 355)  (397 355)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 355)  (402 355)  LC_1 Logic Functioning bit
 (38 3)  (404 355)  (404 355)  LC_1 Logic Functioning bit
 (21 4)  (387 356)  (387 356)  routing T_7_22.wire_logic_cluster/lc_3/out <X> T_7_22.lc_trk_g1_3
 (22 4)  (388 356)  (388 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (391 356)  (391 356)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g1_2
 (28 4)  (394 356)  (394 356)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 356)  (395 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 356)  (398 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 356)  (399 356)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (406 356)  (406 356)  LC_2 Logic Functioning bit
 (42 4)  (408 356)  (408 356)  LC_2 Logic Functioning bit
 (43 4)  (409 356)  (409 356)  LC_2 Logic Functioning bit
 (45 4)  (411 356)  (411 356)  LC_2 Logic Functioning bit
 (46 4)  (412 356)  (412 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (416 356)  (416 356)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (370 357)  (370 357)  routing T_7_22.sp4_v_t_47 <X> T_7_22.sp4_h_r_3
 (22 5)  (388 357)  (388 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (389 357)  (389 357)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g1_2
 (24 5)  (390 357)  (390 357)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g1_2
 (26 5)  (392 357)  (392 357)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 357)  (395 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 357)  (397 357)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (43 5)  (409 357)  (409 357)  LC_2 Logic Functioning bit
 (44 5)  (410 357)  (410 357)  LC_2 Logic Functioning bit
 (48 5)  (414 357)  (414 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (417 357)  (417 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (395 358)  (395 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 358)  (396 358)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 358)  (397 358)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 358)  (398 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (405 358)  (405 358)  LC_3 Logic Functioning bit
 (45 6)  (411 358)  (411 358)  LC_3 Logic Functioning bit
 (47 6)  (413 358)  (413 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (392 359)  (392 359)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 359)  (394 359)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 359)  (395 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 359)  (396 359)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 359)  (398 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (399 359)  (399 359)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.input_2_3
 (36 7)  (402 359)  (402 359)  LC_3 Logic Functioning bit
 (38 7)  (404 359)  (404 359)  LC_3 Logic Functioning bit
 (43 7)  (409 359)  (409 359)  LC_3 Logic Functioning bit
 (44 7)  (410 359)  (410 359)  LC_3 Logic Functioning bit
 (53 7)  (419 359)  (419 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (382 360)  (382 360)  routing T_7_22.sp4_v_b_33 <X> T_7_22.lc_trk_g2_1
 (17 8)  (383 360)  (383 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (384 360)  (384 360)  routing T_7_22.sp4_v_b_33 <X> T_7_22.lc_trk_g2_1
 (22 8)  (388 360)  (388 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (389 360)  (389 360)  routing T_7_22.sp12_v_b_11 <X> T_7_22.lc_trk_g2_3
 (29 8)  (395 360)  (395 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 360)  (396 360)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 360)  (397 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 360)  (398 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 360)  (399 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 360)  (400 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (403 360)  (403 360)  LC_4 Logic Functioning bit
 (38 8)  (404 360)  (404 360)  LC_4 Logic Functioning bit
 (40 8)  (406 360)  (406 360)  LC_4 Logic Functioning bit
 (41 8)  (407 360)  (407 360)  LC_4 Logic Functioning bit
 (18 9)  (384 361)  (384 361)  routing T_7_22.sp4_v_b_33 <X> T_7_22.lc_trk_g2_1
 (29 9)  (395 361)  (395 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 361)  (396 361)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 361)  (398 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (400 361)  (400 361)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_4
 (35 9)  (401 361)  (401 361)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_4
 (36 9)  (402 361)  (402 361)  LC_4 Logic Functioning bit
 (39 9)  (405 361)  (405 361)  LC_4 Logic Functioning bit
 (42 9)  (408 361)  (408 361)  LC_4 Logic Functioning bit
 (43 9)  (409 361)  (409 361)  LC_4 Logic Functioning bit
 (12 10)  (378 362)  (378 362)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_h_l_45
 (14 10)  (380 362)  (380 362)  routing T_7_22.sp4_h_r_36 <X> T_7_22.lc_trk_g2_4
 (15 10)  (381 362)  (381 362)  routing T_7_22.sp4_h_l_16 <X> T_7_22.lc_trk_g2_5
 (16 10)  (382 362)  (382 362)  routing T_7_22.sp4_h_l_16 <X> T_7_22.lc_trk_g2_5
 (17 10)  (383 362)  (383 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (32 10)  (398 362)  (398 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 362)  (399 362)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 362)  (400 362)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (404 362)  (404 362)  LC_5 Logic Functioning bit
 (39 10)  (405 362)  (405 362)  LC_5 Logic Functioning bit
 (42 10)  (408 362)  (408 362)  LC_5 Logic Functioning bit
 (43 10)  (409 362)  (409 362)  LC_5 Logic Functioning bit
 (50 10)  (416 362)  (416 362)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (377 363)  (377 363)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_h_l_45
 (15 11)  (381 363)  (381 363)  routing T_7_22.sp4_h_r_36 <X> T_7_22.lc_trk_g2_4
 (16 11)  (382 363)  (382 363)  routing T_7_22.sp4_h_r_36 <X> T_7_22.lc_trk_g2_4
 (17 11)  (383 363)  (383 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (384 363)  (384 363)  routing T_7_22.sp4_h_l_16 <X> T_7_22.lc_trk_g2_5
 (22 11)  (388 363)  (388 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (391 363)  (391 363)  routing T_7_22.sp4_r_v_b_38 <X> T_7_22.lc_trk_g2_6
 (38 11)  (404 363)  (404 363)  LC_5 Logic Functioning bit
 (39 11)  (405 363)  (405 363)  LC_5 Logic Functioning bit
 (42 11)  (408 363)  (408 363)  LC_5 Logic Functioning bit
 (43 11)  (409 363)  (409 363)  LC_5 Logic Functioning bit
 (10 12)  (376 364)  (376 364)  routing T_7_22.sp4_v_t_40 <X> T_7_22.sp4_h_r_10
 (13 12)  (379 364)  (379 364)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_v_b_11
 (15 12)  (381 364)  (381 364)  routing T_7_22.sp4_h_r_41 <X> T_7_22.lc_trk_g3_1
 (16 12)  (382 364)  (382 364)  routing T_7_22.sp4_h_r_41 <X> T_7_22.lc_trk_g3_1
 (17 12)  (383 364)  (383 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (384 364)  (384 364)  routing T_7_22.sp4_h_r_41 <X> T_7_22.lc_trk_g3_1
 (25 12)  (391 364)  (391 364)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (26 12)  (392 364)  (392 364)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 364)  (393 364)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 364)  (395 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 364)  (398 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 364)  (399 364)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 364)  (400 364)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (406 364)  (406 364)  LC_6 Logic Functioning bit
 (42 12)  (408 364)  (408 364)  LC_6 Logic Functioning bit
 (18 13)  (384 365)  (384 365)  routing T_7_22.sp4_h_r_41 <X> T_7_22.lc_trk_g3_1
 (22 13)  (388 365)  (388 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 365)  (389 365)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (24 13)  (390 365)  (390 365)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (26 13)  (392 365)  (392 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 365)  (393 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 365)  (394 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 365)  (395 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 365)  (396 365)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 365)  (397 365)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (41 13)  (407 365)  (407 365)  LC_6 Logic Functioning bit
 (43 13)  (409 365)  (409 365)  LC_6 Logic Functioning bit
 (46 13)  (412 365)  (412 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (366 366)  (366 366)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 366)  (367 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (388 366)  (388 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (390 366)  (390 366)  routing T_7_22.tnr_op_7 <X> T_7_22.lc_trk_g3_7
 (29 14)  (395 366)  (395 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 366)  (397 366)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 366)  (398 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 366)  (399 366)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 366)  (400 366)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 366)  (401 366)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.input_2_7
 (36 14)  (402 366)  (402 366)  LC_7 Logic Functioning bit
 (39 14)  (405 366)  (405 366)  LC_7 Logic Functioning bit
 (42 14)  (408 366)  (408 366)  LC_7 Logic Functioning bit
 (43 14)  (409 366)  (409 366)  LC_7 Logic Functioning bit
 (0 15)  (366 367)  (366 367)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (15 15)  (381 367)  (381 367)  routing T_7_22.tnr_op_4 <X> T_7_22.lc_trk_g3_4
 (17 15)  (383 367)  (383 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (392 367)  (392 367)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (393 367)  (393 367)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 367)  (394 367)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 367)  (395 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 367)  (397 367)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 367)  (398 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (399 367)  (399 367)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.input_2_7
 (36 15)  (402 367)  (402 367)  LC_7 Logic Functioning bit
 (39 15)  (405 367)  (405 367)  LC_7 Logic Functioning bit
 (40 15)  (406 367)  (406 367)  LC_7 Logic Functioning bit
 (41 15)  (407 367)  (407 367)  LC_7 Logic Functioning bit
 (53 15)  (419 367)  (419 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_22

 (9 0)  (429 352)  (429 352)  routing T_8_22.sp4_h_l_47 <X> T_8_22.sp4_h_r_1
 (10 0)  (430 352)  (430 352)  routing T_8_22.sp4_h_l_47 <X> T_8_22.sp4_h_r_1
 (15 0)  (435 352)  (435 352)  routing T_8_22.top_op_1 <X> T_8_22.lc_trk_g0_1
 (17 0)  (437 352)  (437 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (442 352)  (442 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (444 352)  (444 352)  routing T_8_22.bot_op_3 <X> T_8_22.lc_trk_g0_3
 (26 0)  (446 352)  (446 352)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (447 352)  (447 352)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 352)  (448 352)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 352)  (449 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 352)  (450 352)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 352)  (451 352)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 352)  (452 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 352)  (454 352)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_0/in_3
 (38 0)  (458 352)  (458 352)  LC_0 Logic Functioning bit
 (46 0)  (466 352)  (466 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (435 353)  (435 353)  routing T_8_22.bot_op_0 <X> T_8_22.lc_trk_g0_0
 (17 1)  (437 353)  (437 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (438 353)  (438 353)  routing T_8_22.top_op_1 <X> T_8_22.lc_trk_g0_1
 (27 1)  (447 353)  (447 353)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 353)  (448 353)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 353)  (449 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 353)  (450 353)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 353)  (451 353)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 353)  (452 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (459 353)  (459 353)  LC_0 Logic Functioning bit
 (40 1)  (460 353)  (460 353)  LC_0 Logic Functioning bit
 (42 1)  (462 353)  (462 353)  LC_0 Logic Functioning bit
 (53 1)  (473 353)  (473 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (420 354)  (420 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (1 2)  (421 354)  (421 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (2 2)  (422 354)  (422 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (436 354)  (436 354)  routing T_8_22.sp12_h_r_13 <X> T_8_22.lc_trk_g0_5
 (17 2)  (437 354)  (437 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (447 354)  (447 354)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 354)  (449 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 354)  (452 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 354)  (454 354)  routing T_8_22.lc_trk_g1_1 <X> T_8_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 354)  (455 354)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.input_2_1
 (36 2)  (456 354)  (456 354)  LC_1 Logic Functioning bit
 (40 2)  (460 354)  (460 354)  LC_1 Logic Functioning bit
 (42 2)  (462 354)  (462 354)  LC_1 Logic Functioning bit
 (43 2)  (463 354)  (463 354)  LC_1 Logic Functioning bit
 (0 3)  (420 355)  (420 355)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (14 3)  (434 355)  (434 355)  routing T_8_22.top_op_4 <X> T_8_22.lc_trk_g0_4
 (15 3)  (435 355)  (435 355)  routing T_8_22.top_op_4 <X> T_8_22.lc_trk_g0_4
 (17 3)  (437 355)  (437 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (447 355)  (447 355)  routing T_8_22.lc_trk_g1_0 <X> T_8_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 355)  (449 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 355)  (450 355)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (452 355)  (452 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (453 355)  (453 355)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.input_2_1
 (35 3)  (455 355)  (455 355)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.input_2_1
 (37 3)  (457 355)  (457 355)  LC_1 Logic Functioning bit
 (39 3)  (459 355)  (459 355)  LC_1 Logic Functioning bit
 (40 3)  (460 355)  (460 355)  LC_1 Logic Functioning bit
 (42 3)  (462 355)  (462 355)  LC_1 Logic Functioning bit
 (43 3)  (463 355)  (463 355)  LC_1 Logic Functioning bit
 (0 4)  (420 356)  (420 356)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_logic_cluster/lc_7/cen
 (1 4)  (421 356)  (421 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (428 356)  (428 356)  routing T_8_22.sp4_h_l_45 <X> T_8_22.sp4_h_r_4
 (10 4)  (430 356)  (430 356)  routing T_8_22.sp4_h_l_45 <X> T_8_22.sp4_h_r_4
 (17 4)  (437 356)  (437 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (442 356)  (442 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (443 356)  (443 356)  routing T_8_22.sp12_h_r_11 <X> T_8_22.lc_trk_g1_3
 (28 4)  (448 356)  (448 356)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 356)  (449 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 356)  (450 356)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 356)  (452 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 356)  (453 356)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (458 356)  (458 356)  LC_2 Logic Functioning bit
 (41 4)  (461 356)  (461 356)  LC_2 Logic Functioning bit
 (42 4)  (462 356)  (462 356)  LC_2 Logic Functioning bit
 (43 4)  (463 356)  (463 356)  LC_2 Logic Functioning bit
 (50 4)  (470 356)  (470 356)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (421 357)  (421 357)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_logic_cluster/lc_7/cen
 (14 5)  (434 357)  (434 357)  routing T_8_22.top_op_0 <X> T_8_22.lc_trk_g1_0
 (15 5)  (435 357)  (435 357)  routing T_8_22.top_op_0 <X> T_8_22.lc_trk_g1_0
 (17 5)  (437 357)  (437 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (438 357)  (438 357)  routing T_8_22.sp4_r_v_b_25 <X> T_8_22.lc_trk_g1_1
 (38 5)  (458 357)  (458 357)  LC_2 Logic Functioning bit
 (41 5)  (461 357)  (461 357)  LC_2 Logic Functioning bit
 (42 5)  (462 357)  (462 357)  LC_2 Logic Functioning bit
 (43 5)  (463 357)  (463 357)  LC_2 Logic Functioning bit
 (8 6)  (428 358)  (428 358)  routing T_8_22.sp4_v_t_41 <X> T_8_22.sp4_h_l_41
 (9 6)  (429 358)  (429 358)  routing T_8_22.sp4_v_t_41 <X> T_8_22.sp4_h_l_41
 (21 6)  (441 358)  (441 358)  routing T_8_22.wire_logic_cluster/lc_7/out <X> T_8_22.lc_trk_g1_7
 (22 6)  (442 358)  (442 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (447 358)  (447 358)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 358)  (448 358)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 358)  (449 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 358)  (451 358)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 358)  (452 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (456 358)  (456 358)  LC_3 Logic Functioning bit
 (37 6)  (457 358)  (457 358)  LC_3 Logic Functioning bit
 (38 6)  (458 358)  (458 358)  LC_3 Logic Functioning bit
 (39 6)  (459 358)  (459 358)  LC_3 Logic Functioning bit
 (40 6)  (460 358)  (460 358)  LC_3 Logic Functioning bit
 (41 6)  (461 358)  (461 358)  LC_3 Logic Functioning bit
 (50 6)  (470 358)  (470 358)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (442 359)  (442 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (444 359)  (444 359)  routing T_8_22.top_op_6 <X> T_8_22.lc_trk_g1_6
 (25 7)  (445 359)  (445 359)  routing T_8_22.top_op_6 <X> T_8_22.lc_trk_g1_6
 (27 7)  (447 359)  (447 359)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 359)  (448 359)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 359)  (449 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 359)  (450 359)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (42 7)  (462 359)  (462 359)  LC_3 Logic Functioning bit
 (43 7)  (463 359)  (463 359)  LC_3 Logic Functioning bit
 (9 8)  (429 360)  (429 360)  routing T_8_22.sp4_v_t_42 <X> T_8_22.sp4_h_r_7
 (17 8)  (437 360)  (437 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (29 8)  (449 360)  (449 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (37 8)  (457 360)  (457 360)  LC_4 Logic Functioning bit
 (38 8)  (458 360)  (458 360)  LC_4 Logic Functioning bit
 (41 8)  (461 360)  (461 360)  LC_4 Logic Functioning bit
 (42 8)  (462 360)  (462 360)  LC_4 Logic Functioning bit
 (50 8)  (470 360)  (470 360)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (434 361)  (434 361)  routing T_8_22.sp4_h_r_24 <X> T_8_22.lc_trk_g2_0
 (15 9)  (435 361)  (435 361)  routing T_8_22.sp4_h_r_24 <X> T_8_22.lc_trk_g2_0
 (16 9)  (436 361)  (436 361)  routing T_8_22.sp4_h_r_24 <X> T_8_22.lc_trk_g2_0
 (17 9)  (437 361)  (437 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (438 361)  (438 361)  routing T_8_22.sp4_r_v_b_33 <X> T_8_22.lc_trk_g2_1
 (22 9)  (442 361)  (442 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (443 361)  (443 361)  routing T_8_22.sp4_v_b_42 <X> T_8_22.lc_trk_g2_2
 (24 9)  (444 361)  (444 361)  routing T_8_22.sp4_v_b_42 <X> T_8_22.lc_trk_g2_2
 (37 9)  (457 361)  (457 361)  LC_4 Logic Functioning bit
 (38 9)  (458 361)  (458 361)  LC_4 Logic Functioning bit
 (41 9)  (461 361)  (461 361)  LC_4 Logic Functioning bit
 (42 9)  (462 361)  (462 361)  LC_4 Logic Functioning bit
 (8 10)  (428 362)  (428 362)  routing T_8_22.sp4_v_t_42 <X> T_8_22.sp4_h_l_42
 (9 10)  (429 362)  (429 362)  routing T_8_22.sp4_v_t_42 <X> T_8_22.sp4_h_l_42
 (17 10)  (437 362)  (437 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (438 362)  (438 362)  routing T_8_22.wire_logic_cluster/lc_5/out <X> T_8_22.lc_trk_g2_5
 (21 10)  (441 362)  (441 362)  routing T_8_22.wire_logic_cluster/lc_7/out <X> T_8_22.lc_trk_g2_7
 (22 10)  (442 362)  (442 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (447 362)  (447 362)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 362)  (449 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 362)  (450 362)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 362)  (452 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 362)  (454 362)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 362)  (456 362)  LC_5 Logic Functioning bit
 (38 10)  (458 362)  (458 362)  LC_5 Logic Functioning bit
 (41 10)  (461 362)  (461 362)  LC_5 Logic Functioning bit
 (43 10)  (463 362)  (463 362)  LC_5 Logic Functioning bit
 (26 11)  (446 363)  (446 363)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 363)  (449 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 363)  (450 363)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 363)  (451 363)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (460 363)  (460 363)  LC_5 Logic Functioning bit
 (42 11)  (462 363)  (462 363)  LC_5 Logic Functioning bit
 (4 12)  (424 364)  (424 364)  routing T_8_22.sp4_h_l_44 <X> T_8_22.sp4_v_b_9
 (12 12)  (432 364)  (432 364)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_h_r_11
 (21 12)  (441 364)  (441 364)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g3_3
 (22 12)  (442 364)  (442 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (443 364)  (443 364)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g3_3
 (31 12)  (451 364)  (451 364)  routing T_8_22.lc_trk_g0_5 <X> T_8_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 364)  (452 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (456 364)  (456 364)  LC_6 Logic Functioning bit
 (37 12)  (457 364)  (457 364)  LC_6 Logic Functioning bit
 (38 12)  (458 364)  (458 364)  LC_6 Logic Functioning bit
 (39 12)  (459 364)  (459 364)  LC_6 Logic Functioning bit
 (45 12)  (465 364)  (465 364)  LC_6 Logic Functioning bit
 (5 13)  (425 365)  (425 365)  routing T_8_22.sp4_h_l_44 <X> T_8_22.sp4_v_b_9
 (11 13)  (431 365)  (431 365)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_h_r_11
 (14 13)  (434 365)  (434 365)  routing T_8_22.sp12_v_b_16 <X> T_8_22.lc_trk_g3_0
 (16 13)  (436 365)  (436 365)  routing T_8_22.sp12_v_b_16 <X> T_8_22.lc_trk_g3_0
 (17 13)  (437 365)  (437 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (441 365)  (441 365)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g3_3
 (36 13)  (456 365)  (456 365)  LC_6 Logic Functioning bit
 (37 13)  (457 365)  (457 365)  LC_6 Logic Functioning bit
 (38 13)  (458 365)  (458 365)  LC_6 Logic Functioning bit
 (39 13)  (459 365)  (459 365)  LC_6 Logic Functioning bit
 (0 14)  (420 366)  (420 366)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 366)  (421 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (432 366)  (432 366)  routing T_8_22.sp4_v_t_46 <X> T_8_22.sp4_h_l_46
 (15 14)  (435 366)  (435 366)  routing T_8_22.sp4_h_l_16 <X> T_8_22.lc_trk_g3_5
 (16 14)  (436 366)  (436 366)  routing T_8_22.sp4_h_l_16 <X> T_8_22.lc_trk_g3_5
 (17 14)  (437 366)  (437 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (445 366)  (445 366)  routing T_8_22.wire_logic_cluster/lc_6/out <X> T_8_22.lc_trk_g3_6
 (32 14)  (452 366)  (452 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 366)  (453 366)  routing T_8_22.lc_trk_g2_0 <X> T_8_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 366)  (456 366)  LC_7 Logic Functioning bit
 (37 14)  (457 366)  (457 366)  LC_7 Logic Functioning bit
 (38 14)  (458 366)  (458 366)  LC_7 Logic Functioning bit
 (39 14)  (459 366)  (459 366)  LC_7 Logic Functioning bit
 (45 14)  (465 366)  (465 366)  LC_7 Logic Functioning bit
 (47 14)  (467 366)  (467 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (420 367)  (420 367)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_logic_cluster/lc_7/s_r
 (11 15)  (431 367)  (431 367)  routing T_8_22.sp4_v_t_46 <X> T_8_22.sp4_h_l_46
 (18 15)  (438 367)  (438 367)  routing T_8_22.sp4_h_l_16 <X> T_8_22.lc_trk_g3_5
 (22 15)  (442 367)  (442 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (456 367)  (456 367)  LC_7 Logic Functioning bit
 (37 15)  (457 367)  (457 367)  LC_7 Logic Functioning bit
 (38 15)  (458 367)  (458 367)  LC_7 Logic Functioning bit
 (39 15)  (459 367)  (459 367)  LC_7 Logic Functioning bit


LogicTile_9_22

 (8 0)  (482 352)  (482 352)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_r_1
 (9 0)  (483 352)  (483 352)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_r_1
 (15 0)  (489 352)  (489 352)  routing T_9_22.sp4_h_l_4 <X> T_9_22.lc_trk_g0_1
 (16 0)  (490 352)  (490 352)  routing T_9_22.sp4_h_l_4 <X> T_9_22.lc_trk_g0_1
 (17 0)  (491 352)  (491 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (492 352)  (492 352)  routing T_9_22.sp4_h_l_4 <X> T_9_22.lc_trk_g0_1
 (26 0)  (500 352)  (500 352)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 352)  (501 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 352)  (502 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 352)  (503 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 352)  (506 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 352)  (507 352)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (509 352)  (509 352)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.input_2_0
 (36 0)  (510 352)  (510 352)  LC_0 Logic Functioning bit
 (40 0)  (514 352)  (514 352)  LC_0 Logic Functioning bit
 (42 0)  (516 352)  (516 352)  LC_0 Logic Functioning bit
 (43 0)  (517 352)  (517 352)  LC_0 Logic Functioning bit
 (4 1)  (478 353)  (478 353)  routing T_9_22.sp4_v_t_42 <X> T_9_22.sp4_h_r_0
 (13 1)  (487 353)  (487 353)  routing T_9_22.sp4_v_t_44 <X> T_9_22.sp4_h_r_2
 (17 1)  (491 353)  (491 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (492 353)  (492 353)  routing T_9_22.sp4_h_l_4 <X> T_9_22.lc_trk_g0_1
 (22 1)  (496 353)  (496 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (497 353)  (497 353)  routing T_9_22.sp12_h_r_10 <X> T_9_22.lc_trk_g0_2
 (29 1)  (503 353)  (503 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 353)  (506 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (509 353)  (509 353)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.input_2_0
 (36 1)  (510 353)  (510 353)  LC_0 Logic Functioning bit
 (38 1)  (512 353)  (512 353)  LC_0 Logic Functioning bit
 (41 1)  (515 353)  (515 353)  LC_0 Logic Functioning bit
 (42 1)  (516 353)  (516 353)  LC_0 Logic Functioning bit
 (43 1)  (517 353)  (517 353)  LC_0 Logic Functioning bit
 (0 2)  (474 354)  (474 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (475 354)  (475 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (476 354)  (476 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (489 354)  (489 354)  routing T_9_22.bot_op_5 <X> T_9_22.lc_trk_g0_5
 (17 2)  (491 354)  (491 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (500 354)  (500 354)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (31 2)  (505 354)  (505 354)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 354)  (506 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 354)  (508 354)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 354)  (510 354)  LC_1 Logic Functioning bit
 (38 2)  (512 354)  (512 354)  LC_1 Logic Functioning bit
 (39 2)  (513 354)  (513 354)  LC_1 Logic Functioning bit
 (43 2)  (517 354)  (517 354)  LC_1 Logic Functioning bit
 (50 2)  (524 354)  (524 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (474 355)  (474 355)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (10 3)  (484 355)  (484 355)  routing T_9_22.sp4_h_l_45 <X> T_9_22.sp4_v_t_36
 (16 3)  (490 355)  (490 355)  routing T_9_22.sp12_h_r_12 <X> T_9_22.lc_trk_g0_4
 (17 3)  (491 355)  (491 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (496 355)  (496 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (498 355)  (498 355)  routing T_9_22.bot_op_6 <X> T_9_22.lc_trk_g0_6
 (27 3)  (501 355)  (501 355)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 355)  (503 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (511 355)  (511 355)  LC_1 Logic Functioning bit
 (38 3)  (512 355)  (512 355)  LC_1 Logic Functioning bit
 (39 3)  (513 355)  (513 355)  LC_1 Logic Functioning bit
 (42 3)  (516 355)  (516 355)  LC_1 Logic Functioning bit
 (12 4)  (486 356)  (486 356)  routing T_9_22.sp4_h_l_39 <X> T_9_22.sp4_h_r_5
 (27 4)  (501 356)  (501 356)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 356)  (502 356)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 356)  (503 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 356)  (504 356)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (505 356)  (505 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 356)  (506 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 356)  (507 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 356)  (508 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 356)  (510 356)  LC_2 Logic Functioning bit
 (37 4)  (511 356)  (511 356)  LC_2 Logic Functioning bit
 (38 4)  (512 356)  (512 356)  LC_2 Logic Functioning bit
 (39 4)  (513 356)  (513 356)  LC_2 Logic Functioning bit
 (42 4)  (516 356)  (516 356)  LC_2 Logic Functioning bit
 (43 4)  (517 356)  (517 356)  LC_2 Logic Functioning bit
 (50 4)  (524 356)  (524 356)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (487 357)  (487 357)  routing T_9_22.sp4_h_l_39 <X> T_9_22.sp4_h_r_5
 (28 5)  (502 357)  (502 357)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 357)  (503 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 357)  (504 357)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (514 357)  (514 357)  LC_2 Logic Functioning bit
 (41 5)  (515 357)  (515 357)  LC_2 Logic Functioning bit
 (5 6)  (479 358)  (479 358)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_h_l_38
 (12 6)  (486 358)  (486 358)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_l_40
 (14 6)  (488 358)  (488 358)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g1_4
 (17 6)  (491 358)  (491 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 358)  (492 358)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g1_5
 (22 6)  (496 358)  (496 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (497 358)  (497 358)  routing T_9_22.sp12_h_l_12 <X> T_9_22.lc_trk_g1_7
 (25 6)  (499 358)  (499 358)  routing T_9_22.wire_logic_cluster/lc_6/out <X> T_9_22.lc_trk_g1_6
 (11 7)  (485 359)  (485 359)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_l_40
 (17 7)  (491 359)  (491 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (496 359)  (496 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (6 8)  (480 360)  (480 360)  routing T_9_22.sp4_v_t_38 <X> T_9_22.sp4_v_b_6
 (14 8)  (488 360)  (488 360)  routing T_9_22.sp4_v_b_24 <X> T_9_22.lc_trk_g2_0
 (16 8)  (490 360)  (490 360)  routing T_9_22.sp4_v_t_12 <X> T_9_22.lc_trk_g2_1
 (17 8)  (491 360)  (491 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (492 360)  (492 360)  routing T_9_22.sp4_v_t_12 <X> T_9_22.lc_trk_g2_1
 (26 8)  (500 360)  (500 360)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 360)  (501 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 360)  (503 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 360)  (504 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (505 360)  (505 360)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 360)  (506 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 360)  (507 360)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (509 360)  (509 360)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.input_2_4
 (37 8)  (511 360)  (511 360)  LC_4 Logic Functioning bit
 (38 8)  (512 360)  (512 360)  LC_4 Logic Functioning bit
 (39 8)  (513 360)  (513 360)  LC_4 Logic Functioning bit
 (5 9)  (479 361)  (479 361)  routing T_9_22.sp4_v_t_38 <X> T_9_22.sp4_v_b_6
 (16 9)  (490 361)  (490 361)  routing T_9_22.sp4_v_b_24 <X> T_9_22.lc_trk_g2_0
 (17 9)  (491 361)  (491 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (500 361)  (500 361)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (502 361)  (502 361)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 361)  (503 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 361)  (504 361)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (506 361)  (506 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (508 361)  (508 361)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.input_2_4
 (35 9)  (509 361)  (509 361)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.input_2_4
 (39 9)  (513 361)  (513 361)  LC_4 Logic Functioning bit
 (52 9)  (526 361)  (526 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (491 362)  (491 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (500 362)  (500 362)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (503 362)  (503 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 362)  (504 362)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 362)  (505 362)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 362)  (506 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (511 362)  (511 362)  LC_5 Logic Functioning bit
 (39 10)  (513 362)  (513 362)  LC_5 Logic Functioning bit
 (40 10)  (514 362)  (514 362)  LC_5 Logic Functioning bit
 (42 10)  (516 362)  (516 362)  LC_5 Logic Functioning bit
 (18 11)  (492 363)  (492 363)  routing T_9_22.sp4_r_v_b_37 <X> T_9_22.lc_trk_g2_5
 (22 11)  (496 363)  (496 363)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (498 363)  (498 363)  routing T_9_22.tnl_op_6 <X> T_9_22.lc_trk_g2_6
 (25 11)  (499 363)  (499 363)  routing T_9_22.tnl_op_6 <X> T_9_22.lc_trk_g2_6
 (29 11)  (503 363)  (503 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 363)  (504 363)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (510 363)  (510 363)  LC_5 Logic Functioning bit
 (37 11)  (511 363)  (511 363)  LC_5 Logic Functioning bit
 (38 11)  (512 363)  (512 363)  LC_5 Logic Functioning bit
 (39 11)  (513 363)  (513 363)  LC_5 Logic Functioning bit
 (41 11)  (515 363)  (515 363)  LC_5 Logic Functioning bit
 (43 11)  (517 363)  (517 363)  LC_5 Logic Functioning bit
 (29 12)  (503 364)  (503 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 364)  (505 364)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 364)  (506 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 364)  (508 364)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (512 364)  (512 364)  LC_6 Logic Functioning bit
 (39 12)  (513 364)  (513 364)  LC_6 Logic Functioning bit
 (45 12)  (519 364)  (519 364)  LC_6 Logic Functioning bit
 (14 13)  (488 365)  (488 365)  routing T_9_22.tnl_op_0 <X> T_9_22.lc_trk_g3_0
 (15 13)  (489 365)  (489 365)  routing T_9_22.tnl_op_0 <X> T_9_22.lc_trk_g3_0
 (17 13)  (491 365)  (491 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (503 365)  (503 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 365)  (505 365)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 365)  (506 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (509 365)  (509 365)  routing T_9_22.lc_trk_g0_2 <X> T_9_22.input_2_6
 (36 13)  (510 365)  (510 365)  LC_6 Logic Functioning bit
 (37 13)  (511 365)  (511 365)  LC_6 Logic Functioning bit
 (38 13)  (512 365)  (512 365)  LC_6 Logic Functioning bit
 (39 13)  (513 365)  (513 365)  LC_6 Logic Functioning bit
 (42 13)  (516 365)  (516 365)  LC_6 Logic Functioning bit
 (43 13)  (517 365)  (517 365)  LC_6 Logic Functioning bit
 (0 14)  (474 366)  (474 366)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 366)  (475 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (482 366)  (482 366)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_h_l_47
 (9 14)  (483 366)  (483 366)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_h_l_47
 (12 14)  (486 366)  (486 366)  routing T_9_22.sp4_v_t_46 <X> T_9_22.sp4_h_l_46
 (0 15)  (474 367)  (474 367)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (11 15)  (485 367)  (485 367)  routing T_9_22.sp4_v_t_46 <X> T_9_22.sp4_h_l_46
 (14 15)  (488 367)  (488 367)  routing T_9_22.tnl_op_4 <X> T_9_22.lc_trk_g3_4
 (15 15)  (489 367)  (489 367)  routing T_9_22.tnl_op_4 <X> T_9_22.lc_trk_g3_4
 (17 15)  (491 367)  (491 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (496 367)  (496 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (497 367)  (497 367)  routing T_9_22.sp4_v_b_46 <X> T_9_22.lc_trk_g3_6
 (24 15)  (498 367)  (498 367)  routing T_9_22.sp4_v_b_46 <X> T_9_22.lc_trk_g3_6


LogicTile_10_22

 (27 0)  (555 352)  (555 352)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 352)  (557 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 352)  (558 352)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (560 352)  (560 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 352)  (561 352)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 352)  (563 352)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_0
 (14 1)  (542 353)  (542 353)  routing T_10_22.sp4_r_v_b_35 <X> T_10_22.lc_trk_g0_0
 (17 1)  (545 353)  (545 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (554 353)  (554 353)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 353)  (556 353)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 353)  (557 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (559 353)  (559 353)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 353)  (560 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (563 353)  (563 353)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_0
 (42 1)  (570 353)  (570 353)  LC_0 Logic Functioning bit
 (51 1)  (579 353)  (579 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (11 2)  (539 354)  (539 354)  routing T_10_22.sp4_h_l_44 <X> T_10_22.sp4_v_t_39
 (25 2)  (553 354)  (553 354)  routing T_10_22.sp4_v_t_3 <X> T_10_22.lc_trk_g0_6
 (26 2)  (554 354)  (554 354)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (557 354)  (557 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 354)  (560 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 354)  (561 354)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (563 354)  (563 354)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.input_2_1
 (36 2)  (564 354)  (564 354)  LC_1 Logic Functioning bit
 (37 2)  (565 354)  (565 354)  LC_1 Logic Functioning bit
 (38 2)  (566 354)  (566 354)  LC_1 Logic Functioning bit
 (42 2)  (570 354)  (570 354)  LC_1 Logic Functioning bit
 (43 2)  (571 354)  (571 354)  LC_1 Logic Functioning bit
 (15 3)  (543 355)  (543 355)  routing T_10_22.sp4_v_t_9 <X> T_10_22.lc_trk_g0_4
 (16 3)  (544 355)  (544 355)  routing T_10_22.sp4_v_t_9 <X> T_10_22.lc_trk_g0_4
 (17 3)  (545 355)  (545 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (550 355)  (550 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (551 355)  (551 355)  routing T_10_22.sp4_v_t_3 <X> T_10_22.lc_trk_g0_6
 (25 3)  (553 355)  (553 355)  routing T_10_22.sp4_v_t_3 <X> T_10_22.lc_trk_g0_6
 (27 3)  (555 355)  (555 355)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 355)  (557 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (559 355)  (559 355)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (560 355)  (560 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (562 355)  (562 355)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.input_2_1
 (35 3)  (563 355)  (563 355)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.input_2_1
 (36 3)  (564 355)  (564 355)  LC_1 Logic Functioning bit
 (37 3)  (565 355)  (565 355)  LC_1 Logic Functioning bit
 (39 3)  (567 355)  (567 355)  LC_1 Logic Functioning bit
 (41 3)  (569 355)  (569 355)  LC_1 Logic Functioning bit
 (42 3)  (570 355)  (570 355)  LC_1 Logic Functioning bit
 (43 3)  (571 355)  (571 355)  LC_1 Logic Functioning bit
 (14 4)  (542 356)  (542 356)  routing T_10_22.sp4_h_l_5 <X> T_10_22.lc_trk_g1_0
 (22 4)  (550 356)  (550 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (551 356)  (551 356)  routing T_10_22.sp12_h_l_16 <X> T_10_22.lc_trk_g1_3
 (27 4)  (555 356)  (555 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 356)  (557 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 356)  (558 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 356)  (560 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 356)  (561 356)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 356)  (563 356)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.input_2_2
 (36 4)  (564 356)  (564 356)  LC_2 Logic Functioning bit
 (37 4)  (565 356)  (565 356)  LC_2 Logic Functioning bit
 (38 4)  (566 356)  (566 356)  LC_2 Logic Functioning bit
 (42 4)  (570 356)  (570 356)  LC_2 Logic Functioning bit
 (43 4)  (571 356)  (571 356)  LC_2 Logic Functioning bit
 (14 5)  (542 357)  (542 357)  routing T_10_22.sp4_h_l_5 <X> T_10_22.lc_trk_g1_0
 (15 5)  (543 357)  (543 357)  routing T_10_22.sp4_h_l_5 <X> T_10_22.lc_trk_g1_0
 (16 5)  (544 357)  (544 357)  routing T_10_22.sp4_h_l_5 <X> T_10_22.lc_trk_g1_0
 (17 5)  (545 357)  (545 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (549 357)  (549 357)  routing T_10_22.sp12_h_l_16 <X> T_10_22.lc_trk_g1_3
 (26 5)  (554 357)  (554 357)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 357)  (556 357)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 357)  (557 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (560 357)  (560 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (564 357)  (564 357)  LC_2 Logic Functioning bit
 (37 5)  (565 357)  (565 357)  LC_2 Logic Functioning bit
 (42 5)  (570 357)  (570 357)  LC_2 Logic Functioning bit
 (43 5)  (571 357)  (571 357)  LC_2 Logic Functioning bit
 (51 5)  (579 357)  (579 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (533 358)  (533 358)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_l_38
 (12 6)  (540 358)  (540 358)  routing T_10_22.sp4_v_t_40 <X> T_10_22.sp4_h_l_40
 (26 6)  (554 358)  (554 358)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (556 358)  (556 358)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 358)  (557 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 358)  (558 358)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 358)  (559 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 358)  (560 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 358)  (561 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (562 358)  (562 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (4 7)  (532 359)  (532 359)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_l_38
 (6 7)  (534 359)  (534 359)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_l_38
 (11 7)  (539 359)  (539 359)  routing T_10_22.sp4_v_t_40 <X> T_10_22.sp4_h_l_40
 (14 7)  (542 359)  (542 359)  routing T_10_22.sp4_r_v_b_28 <X> T_10_22.lc_trk_g1_4
 (17 7)  (545 359)  (545 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (550 359)  (550 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (551 359)  (551 359)  routing T_10_22.sp4_v_b_22 <X> T_10_22.lc_trk_g1_6
 (24 7)  (552 359)  (552 359)  routing T_10_22.sp4_v_b_22 <X> T_10_22.lc_trk_g1_6
 (26 7)  (554 359)  (554 359)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 359)  (556 359)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 359)  (557 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 359)  (558 359)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (559 359)  (559 359)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (41 7)  (569 359)  (569 359)  LC_3 Logic Functioning bit
 (43 7)  (571 359)  (571 359)  LC_3 Logic Functioning bit
 (15 8)  (543 360)  (543 360)  routing T_10_22.sp4_h_r_25 <X> T_10_22.lc_trk_g2_1
 (16 8)  (544 360)  (544 360)  routing T_10_22.sp4_h_r_25 <X> T_10_22.lc_trk_g2_1
 (17 8)  (545 360)  (545 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (550 360)  (550 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (551 360)  (551 360)  routing T_10_22.sp4_v_t_30 <X> T_10_22.lc_trk_g2_3
 (24 8)  (552 360)  (552 360)  routing T_10_22.sp4_v_t_30 <X> T_10_22.lc_trk_g2_3
 (25 8)  (553 360)  (553 360)  routing T_10_22.sp4_v_b_26 <X> T_10_22.lc_trk_g2_2
 (26 8)  (554 360)  (554 360)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (556 360)  (556 360)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 360)  (557 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (560 360)  (560 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (562 360)  (562 360)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 360)  (564 360)  LC_4 Logic Functioning bit
 (37 8)  (565 360)  (565 360)  LC_4 Logic Functioning bit
 (38 8)  (566 360)  (566 360)  LC_4 Logic Functioning bit
 (41 8)  (569 360)  (569 360)  LC_4 Logic Functioning bit
 (42 8)  (570 360)  (570 360)  LC_4 Logic Functioning bit
 (43 8)  (571 360)  (571 360)  LC_4 Logic Functioning bit
 (50 8)  (578 360)  (578 360)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (546 361)  (546 361)  routing T_10_22.sp4_h_r_25 <X> T_10_22.lc_trk_g2_1
 (22 9)  (550 361)  (550 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (551 361)  (551 361)  routing T_10_22.sp4_v_b_26 <X> T_10_22.lc_trk_g2_2
 (27 9)  (555 361)  (555 361)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (556 361)  (556 361)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 361)  (557 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 361)  (558 361)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (564 361)  (564 361)  LC_4 Logic Functioning bit
 (37 9)  (565 361)  (565 361)  LC_4 Logic Functioning bit
 (39 9)  (567 361)  (567 361)  LC_4 Logic Functioning bit
 (40 9)  (568 361)  (568 361)  LC_4 Logic Functioning bit
 (41 9)  (569 361)  (569 361)  LC_4 Logic Functioning bit
 (42 9)  (570 361)  (570 361)  LC_4 Logic Functioning bit
 (43 9)  (571 361)  (571 361)  LC_4 Logic Functioning bit
 (46 9)  (574 361)  (574 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (534 362)  (534 362)  routing T_10_22.sp4_h_l_36 <X> T_10_22.sp4_v_t_43
 (22 10)  (550 362)  (550 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (551 362)  (551 362)  routing T_10_22.sp4_h_r_31 <X> T_10_22.lc_trk_g2_7
 (24 10)  (552 362)  (552 362)  routing T_10_22.sp4_h_r_31 <X> T_10_22.lc_trk_g2_7
 (25 10)  (553 362)  (553 362)  routing T_10_22.sp4_h_r_38 <X> T_10_22.lc_trk_g2_6
 (21 11)  (549 363)  (549 363)  routing T_10_22.sp4_h_r_31 <X> T_10_22.lc_trk_g2_7
 (22 11)  (550 363)  (550 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (551 363)  (551 363)  routing T_10_22.sp4_h_r_38 <X> T_10_22.lc_trk_g2_6
 (24 11)  (552 363)  (552 363)  routing T_10_22.sp4_h_r_38 <X> T_10_22.lc_trk_g2_6
 (9 12)  (537 364)  (537 364)  routing T_10_22.sp4_v_t_47 <X> T_10_22.sp4_h_r_10
 (14 12)  (542 364)  (542 364)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (21 12)  (549 364)  (549 364)  routing T_10_22.sp4_h_r_35 <X> T_10_22.lc_trk_g3_3
 (22 12)  (550 364)  (550 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (551 364)  (551 364)  routing T_10_22.sp4_h_r_35 <X> T_10_22.lc_trk_g3_3
 (24 12)  (552 364)  (552 364)  routing T_10_22.sp4_h_r_35 <X> T_10_22.lc_trk_g3_3
 (27 12)  (555 364)  (555 364)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 364)  (556 364)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 364)  (557 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (559 364)  (559 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 364)  (560 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 364)  (561 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 364)  (562 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 364)  (564 364)  LC_6 Logic Functioning bit
 (38 12)  (566 364)  (566 364)  LC_6 Logic Functioning bit
 (41 12)  (569 364)  (569 364)  LC_6 Logic Functioning bit
 (42 12)  (570 364)  (570 364)  LC_6 Logic Functioning bit
 (14 13)  (542 365)  (542 365)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (15 13)  (543 365)  (543 365)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (16 13)  (544 365)  (544 365)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (17 13)  (545 365)  (545 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (554 365)  (554 365)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (555 365)  (555 365)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (556 365)  (556 365)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 365)  (557 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (559 365)  (559 365)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 365)  (560 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (562 365)  (562 365)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.input_2_6
 (35 13)  (563 365)  (563 365)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.input_2_6
 (36 13)  (564 365)  (564 365)  LC_6 Logic Functioning bit
 (38 13)  (566 365)  (566 365)  LC_6 Logic Functioning bit
 (41 13)  (569 365)  (569 365)  LC_6 Logic Functioning bit
 (43 13)  (571 365)  (571 365)  LC_6 Logic Functioning bit
 (51 13)  (579 365)  (579 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (543 366)  (543 366)  routing T_10_22.sp4_h_l_24 <X> T_10_22.lc_trk_g3_5
 (16 14)  (544 366)  (544 366)  routing T_10_22.sp4_h_l_24 <X> T_10_22.lc_trk_g3_5
 (17 14)  (545 366)  (545 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (546 366)  (546 366)  routing T_10_22.sp4_h_l_24 <X> T_10_22.lc_trk_g3_5
 (21 14)  (549 366)  (549 366)  routing T_10_22.sp4_h_r_39 <X> T_10_22.lc_trk_g3_7
 (22 14)  (550 366)  (550 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (551 366)  (551 366)  routing T_10_22.sp4_h_r_39 <X> T_10_22.lc_trk_g3_7
 (24 14)  (552 366)  (552 366)  routing T_10_22.sp4_h_r_39 <X> T_10_22.lc_trk_g3_7
 (22 15)  (550 367)  (550 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_11_22

 (12 0)  (594 352)  (594 352)  routing T_11_22.sp4_v_b_8 <X> T_11_22.sp4_h_r_2
 (15 0)  (597 352)  (597 352)  routing T_11_22.lft_op_1 <X> T_11_22.lc_trk_g0_1
 (17 0)  (599 352)  (599 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (600 352)  (600 352)  routing T_11_22.lft_op_1 <X> T_11_22.lc_trk_g0_1
 (11 1)  (593 353)  (593 353)  routing T_11_22.sp4_v_b_8 <X> T_11_22.sp4_h_r_2
 (13 1)  (595 353)  (595 353)  routing T_11_22.sp4_v_b_8 <X> T_11_22.sp4_h_r_2
 (0 2)  (582 354)  (582 354)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (583 354)  (583 354)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (584 354)  (584 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (597 354)  (597 354)  routing T_11_22.top_op_5 <X> T_11_22.lc_trk_g0_5
 (17 2)  (599 354)  (599 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (608 354)  (608 354)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (609 354)  (609 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 354)  (611 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 354)  (612 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (614 354)  (614 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 354)  (615 354)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (618 354)  (618 354)  LC_1 Logic Functioning bit
 (37 2)  (619 354)  (619 354)  LC_1 Logic Functioning bit
 (38 2)  (620 354)  (620 354)  LC_1 Logic Functioning bit
 (41 2)  (623 354)  (623 354)  LC_1 Logic Functioning bit
 (42 2)  (624 354)  (624 354)  LC_1 Logic Functioning bit
 (43 2)  (625 354)  (625 354)  LC_1 Logic Functioning bit
 (45 2)  (627 354)  (627 354)  LC_1 Logic Functioning bit
 (0 3)  (582 355)  (582 355)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (18 3)  (600 355)  (600 355)  routing T_11_22.top_op_5 <X> T_11_22.lc_trk_g0_5
 (29 3)  (611 355)  (611 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (612 355)  (612 355)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (614 355)  (614 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (618 355)  (618 355)  LC_1 Logic Functioning bit
 (37 3)  (619 355)  (619 355)  LC_1 Logic Functioning bit
 (38 3)  (620 355)  (620 355)  LC_1 Logic Functioning bit
 (39 3)  (621 355)  (621 355)  LC_1 Logic Functioning bit
 (40 3)  (622 355)  (622 355)  LC_1 Logic Functioning bit
 (42 3)  (624 355)  (624 355)  LC_1 Logic Functioning bit
 (43 3)  (625 355)  (625 355)  LC_1 Logic Functioning bit
 (0 4)  (582 356)  (582 356)  routing T_11_22.glb_netwk_5 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (1 4)  (583 356)  (583 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (10 4)  (592 356)  (592 356)  routing T_11_22.sp4_v_t_46 <X> T_11_22.sp4_h_r_4
 (21 6)  (603 358)  (603 358)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (22 6)  (604 358)  (604 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (605 358)  (605 358)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (24 6)  (606 358)  (606 358)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (3 7)  (585 359)  (585 359)  routing T_11_22.sp12_h_l_23 <X> T_11_22.sp12_v_t_23
 (21 7)  (603 359)  (603 359)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (14 9)  (596 361)  (596 361)  routing T_11_22.sp4_h_r_24 <X> T_11_22.lc_trk_g2_0
 (15 9)  (597 361)  (597 361)  routing T_11_22.sp4_h_r_24 <X> T_11_22.lc_trk_g2_0
 (16 9)  (598 361)  (598 361)  routing T_11_22.sp4_h_r_24 <X> T_11_22.lc_trk_g2_0
 (17 9)  (599 361)  (599 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (0 14)  (582 366)  (582 366)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 366)  (583 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 367)  (582 367)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/s_r


LogicTile_12_22

 (15 0)  (651 352)  (651 352)  routing T_12_22.sp4_h_l_4 <X> T_12_22.lc_trk_g0_1
 (16 0)  (652 352)  (652 352)  routing T_12_22.sp4_h_l_4 <X> T_12_22.lc_trk_g0_1
 (17 0)  (653 352)  (653 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (654 352)  (654 352)  routing T_12_22.sp4_h_l_4 <X> T_12_22.lc_trk_g0_1
 (18 1)  (654 353)  (654 353)  routing T_12_22.sp4_h_l_4 <X> T_12_22.lc_trk_g0_1
 (0 2)  (636 354)  (636 354)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (637 354)  (637 354)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (638 354)  (638 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 355)  (636 355)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (0 4)  (636 356)  (636 356)  routing T_12_22.glb_netwk_5 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 4)  (637 356)  (637 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (22 4)  (658 356)  (658 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (659 356)  (659 356)  routing T_12_22.sp4_v_b_19 <X> T_12_22.lc_trk_g1_3
 (24 4)  (660 356)  (660 356)  routing T_12_22.sp4_v_b_19 <X> T_12_22.lc_trk_g1_3
 (29 4)  (665 356)  (665 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 356)  (668 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 356)  (669 356)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 356)  (670 356)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (45 4)  (681 356)  (681 356)  LC_2 Logic Functioning bit
 (52 4)  (688 356)  (688 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (663 357)  (663 357)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (664 357)  (664 357)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 357)  (665 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (668 357)  (668 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (670 357)  (670 357)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.input_2_2
 (35 5)  (671 357)  (671 357)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.input_2_2
 (41 5)  (677 357)  (677 357)  LC_2 Logic Functioning bit
 (27 6)  (663 358)  (663 358)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 358)  (665 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 358)  (668 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 358)  (669 358)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (670 358)  (670 358)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (671 358)  (671 358)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (42 6)  (678 358)  (678 358)  LC_3 Logic Functioning bit
 (45 6)  (681 358)  (681 358)  LC_3 Logic Functioning bit
 (22 7)  (658 359)  (658 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (659 359)  (659 359)  routing T_12_22.sp12_h_r_14 <X> T_12_22.lc_trk_g1_6
 (27 7)  (663 359)  (663 359)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (664 359)  (664 359)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 359)  (665 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (666 359)  (666 359)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (668 359)  (668 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (669 359)  (669 359)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (35 7)  (671 359)  (671 359)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (51 7)  (687 359)  (687 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 10)  (657 362)  (657 362)  routing T_12_22.sp4_h_r_39 <X> T_12_22.lc_trk_g2_7
 (22 10)  (658 362)  (658 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (659 362)  (659 362)  routing T_12_22.sp4_h_r_39 <X> T_12_22.lc_trk_g2_7
 (24 10)  (660 362)  (660 362)  routing T_12_22.sp4_h_r_39 <X> T_12_22.lc_trk_g2_7
 (17 12)  (653 364)  (653 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (663 364)  (663 364)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (664 364)  (664 364)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 364)  (665 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (667 364)  (667 364)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 364)  (668 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (670 364)  (670 364)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (672 364)  (672 364)  LC_6 Logic Functioning bit
 (38 12)  (674 364)  (674 364)  LC_6 Logic Functioning bit
 (41 12)  (677 364)  (677 364)  LC_6 Logic Functioning bit
 (43 12)  (679 364)  (679 364)  LC_6 Logic Functioning bit
 (51 12)  (687 364)  (687 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (651 365)  (651 365)  routing T_12_22.sp4_v_t_29 <X> T_12_22.lc_trk_g3_0
 (16 13)  (652 365)  (652 365)  routing T_12_22.sp4_v_t_29 <X> T_12_22.lc_trk_g3_0
 (17 13)  (653 365)  (653 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (654 365)  (654 365)  routing T_12_22.sp4_r_v_b_41 <X> T_12_22.lc_trk_g3_1
 (27 13)  (663 365)  (663 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (664 365)  (664 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 365)  (665 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (667 365)  (667 365)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (668 365)  (668 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (670 365)  (670 365)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.input_2_6
 (35 13)  (671 365)  (671 365)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.input_2_6
 (36 13)  (672 365)  (672 365)  LC_6 Logic Functioning bit
 (37 13)  (673 365)  (673 365)  LC_6 Logic Functioning bit
 (38 13)  (674 365)  (674 365)  LC_6 Logic Functioning bit
 (40 13)  (676 365)  (676 365)  LC_6 Logic Functioning bit
 (41 13)  (677 365)  (677 365)  LC_6 Logic Functioning bit
 (42 13)  (678 365)  (678 365)  LC_6 Logic Functioning bit
 (43 13)  (679 365)  (679 365)  LC_6 Logic Functioning bit
 (0 14)  (636 366)  (636 366)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 366)  (637 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (650 366)  (650 366)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (27 14)  (663 366)  (663 366)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 366)  (664 366)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 366)  (665 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (668 366)  (668 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (670 366)  (670 366)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (671 366)  (671 366)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.input_2_7
 (36 14)  (672 366)  (672 366)  LC_7 Logic Functioning bit
 (38 14)  (674 366)  (674 366)  LC_7 Logic Functioning bit
 (41 14)  (677 366)  (677 366)  LC_7 Logic Functioning bit
 (43 14)  (679 366)  (679 366)  LC_7 Logic Functioning bit
 (53 14)  (689 366)  (689 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (636 367)  (636 367)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (3 15)  (639 367)  (639 367)  routing T_12_22.sp12_h_l_22 <X> T_12_22.sp12_v_t_22
 (15 15)  (651 367)  (651 367)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (16 15)  (652 367)  (652 367)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (17 15)  (653 367)  (653 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (663 367)  (663 367)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (664 367)  (664 367)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 367)  (665 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (667 367)  (667 367)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (668 367)  (668 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (669 367)  (669 367)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.input_2_7
 (34 15)  (670 367)  (670 367)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.input_2_7
 (36 15)  (672 367)  (672 367)  LC_7 Logic Functioning bit
 (37 15)  (673 367)  (673 367)  LC_7 Logic Functioning bit
 (38 15)  (674 367)  (674 367)  LC_7 Logic Functioning bit
 (39 15)  (675 367)  (675 367)  LC_7 Logic Functioning bit
 (40 15)  (676 367)  (676 367)  LC_7 Logic Functioning bit
 (41 15)  (677 367)  (677 367)  LC_7 Logic Functioning bit
 (42 15)  (678 367)  (678 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (26 0)  (720 352)  (720 352)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (721 352)  (721 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 352)  (722 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 352)  (723 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 352)  (725 352)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 352)  (726 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (39 0)  (733 352)  (733 352)  LC_0 Logic Functioning bit
 (40 0)  (734 352)  (734 352)  LC_0 Logic Functioning bit
 (45 0)  (739 352)  (739 352)  LC_0 Logic Functioning bit
 (52 0)  (746 352)  (746 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (720 353)  (720 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (721 353)  (721 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 353)  (722 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 353)  (723 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 353)  (724 353)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (725 353)  (725 353)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 353)  (726 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (727 353)  (727 353)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_0
 (34 1)  (728 353)  (728 353)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_0
 (35 1)  (729 353)  (729 353)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_0
 (39 1)  (733 353)  (733 353)  LC_0 Logic Functioning bit
 (0 2)  (694 354)  (694 354)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (695 354)  (695 354)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (696 354)  (696 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (715 354)  (715 354)  routing T_13_22.sp4_v_b_15 <X> T_13_22.lc_trk_g0_7
 (22 2)  (716 354)  (716 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (717 354)  (717 354)  routing T_13_22.sp4_v_b_15 <X> T_13_22.lc_trk_g0_7
 (0 3)  (694 355)  (694 355)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (21 3)  (715 355)  (715 355)  routing T_13_22.sp4_v_b_15 <X> T_13_22.lc_trk_g0_7
 (0 4)  (694 356)  (694 356)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 4)  (695 356)  (695 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (22 12)  (716 364)  (716 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (718 364)  (718 364)  routing T_13_22.tnl_op_3 <X> T_13_22.lc_trk_g3_3
 (21 13)  (715 365)  (715 365)  routing T_13_22.tnl_op_3 <X> T_13_22.lc_trk_g3_3
 (22 13)  (716 365)  (716 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (717 365)  (717 365)  routing T_13_22.sp4_h_l_15 <X> T_13_22.lc_trk_g3_2
 (24 13)  (718 365)  (718 365)  routing T_13_22.sp4_h_l_15 <X> T_13_22.lc_trk_g3_2
 (25 13)  (719 365)  (719 365)  routing T_13_22.sp4_h_l_15 <X> T_13_22.lc_trk_g3_2
 (0 14)  (694 366)  (694 366)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 366)  (695 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (715 366)  (715 366)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g3_7
 (22 14)  (716 366)  (716 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (717 366)  (717 366)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g3_7
 (24 14)  (718 366)  (718 366)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g3_7
 (0 15)  (694 367)  (694 367)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (21 15)  (715 367)  (715 367)  routing T_13_22.sp4_h_l_34 <X> T_13_22.lc_trk_g3_7


LogicTile_14_22

 (10 3)  (758 355)  (758 355)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_v_t_36


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_1_21

 (31 0)  (85 336)  (85 336)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 336)  (86 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 336)  (87 336)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 336)  (90 336)  LC_0 Logic Functioning bit
 (37 0)  (91 336)  (91 336)  LC_0 Logic Functioning bit
 (38 0)  (92 336)  (92 336)  LC_0 Logic Functioning bit
 (39 0)  (93 336)  (93 336)  LC_0 Logic Functioning bit
 (45 0)  (99 336)  (99 336)  LC_0 Logic Functioning bit
 (47 0)  (101 336)  (101 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (90 337)  (90 337)  LC_0 Logic Functioning bit
 (37 1)  (91 337)  (91 337)  LC_0 Logic Functioning bit
 (38 1)  (92 337)  (92 337)  LC_0 Logic Functioning bit
 (39 1)  (93 337)  (93 337)  LC_0 Logic Functioning bit
 (48 1)  (102 337)  (102 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (105 337)  (105 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (54 338)  (54 338)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (1 2)  (55 338)  (55 338)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (2 2)  (56 338)  (56 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (85 338)  (85 338)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 338)  (86 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 338)  (87 338)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 338)  (90 338)  LC_1 Logic Functioning bit
 (37 2)  (91 338)  (91 338)  LC_1 Logic Functioning bit
 (38 2)  (92 338)  (92 338)  LC_1 Logic Functioning bit
 (39 2)  (93 338)  (93 338)  LC_1 Logic Functioning bit
 (45 2)  (99 338)  (99 338)  LC_1 Logic Functioning bit
 (0 3)  (54 339)  (54 339)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (31 3)  (85 339)  (85 339)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 339)  (90 339)  LC_1 Logic Functioning bit
 (37 3)  (91 339)  (91 339)  LC_1 Logic Functioning bit
 (38 3)  (92 339)  (92 339)  LC_1 Logic Functioning bit
 (39 3)  (93 339)  (93 339)  LC_1 Logic Functioning bit
 (0 4)  (54 340)  (54 340)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_7/cen
 (1 4)  (55 340)  (55 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (66 340)  (66 340)  routing T_1_21.sp4_v_b_11 <X> T_1_21.sp4_h_r_5
 (32 4)  (86 340)  (86 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 340)  (87 340)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 340)  (90 340)  LC_2 Logic Functioning bit
 (37 4)  (91 340)  (91 340)  LC_2 Logic Functioning bit
 (38 4)  (92 340)  (92 340)  LC_2 Logic Functioning bit
 (39 4)  (93 340)  (93 340)  LC_2 Logic Functioning bit
 (45 4)  (99 340)  (99 340)  LC_2 Logic Functioning bit
 (0 5)  (54 341)  (54 341)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_7/cen
 (1 5)  (55 341)  (55 341)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_7/cen
 (11 5)  (65 341)  (65 341)  routing T_1_21.sp4_v_b_11 <X> T_1_21.sp4_h_r_5
 (13 5)  (67 341)  (67 341)  routing T_1_21.sp4_v_b_11 <X> T_1_21.sp4_h_r_5
 (31 5)  (85 341)  (85 341)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 341)  (90 341)  LC_2 Logic Functioning bit
 (37 5)  (91 341)  (91 341)  LC_2 Logic Functioning bit
 (38 5)  (92 341)  (92 341)  LC_2 Logic Functioning bit
 (39 5)  (93 341)  (93 341)  LC_2 Logic Functioning bit
 (31 6)  (85 342)  (85 342)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 342)  (86 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 342)  (87 342)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 342)  (88 342)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 342)  (90 342)  LC_3 Logic Functioning bit
 (37 6)  (91 342)  (91 342)  LC_3 Logic Functioning bit
 (38 6)  (92 342)  (92 342)  LC_3 Logic Functioning bit
 (39 6)  (93 342)  (93 342)  LC_3 Logic Functioning bit
 (45 6)  (99 342)  (99 342)  LC_3 Logic Functioning bit
 (36 7)  (90 343)  (90 343)  LC_3 Logic Functioning bit
 (37 7)  (91 343)  (91 343)  LC_3 Logic Functioning bit
 (38 7)  (92 343)  (92 343)  LC_3 Logic Functioning bit
 (39 7)  (93 343)  (93 343)  LC_3 Logic Functioning bit
 (6 8)  (60 344)  (60 344)  routing T_1_21.sp4_h_r_1 <X> T_1_21.sp4_v_b_6
 (22 8)  (76 344)  (76 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (77 344)  (77 344)  routing T_1_21.sp4_v_t_30 <X> T_1_21.lc_trk_g2_3
 (24 8)  (78 344)  (78 344)  routing T_1_21.sp4_v_t_30 <X> T_1_21.lc_trk_g2_3
 (31 8)  (85 344)  (85 344)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 344)  (86 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 344)  (87 344)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 344)  (90 344)  LC_4 Logic Functioning bit
 (37 8)  (91 344)  (91 344)  LC_4 Logic Functioning bit
 (38 8)  (92 344)  (92 344)  LC_4 Logic Functioning bit
 (39 8)  (93 344)  (93 344)  LC_4 Logic Functioning bit
 (45 8)  (99 344)  (99 344)  LC_4 Logic Functioning bit
 (31 9)  (85 345)  (85 345)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 345)  (90 345)  LC_4 Logic Functioning bit
 (37 9)  (91 345)  (91 345)  LC_4 Logic Functioning bit
 (38 9)  (92 345)  (92 345)  LC_4 Logic Functioning bit
 (39 9)  (93 345)  (93 345)  LC_4 Logic Functioning bit
 (15 10)  (69 346)  (69 346)  routing T_1_21.sp4_h_l_16 <X> T_1_21.lc_trk_g2_5
 (16 10)  (70 346)  (70 346)  routing T_1_21.sp4_h_l_16 <X> T_1_21.lc_trk_g2_5
 (17 10)  (71 346)  (71 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (76 346)  (76 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (31 10)  (85 346)  (85 346)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 346)  (86 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 346)  (87 346)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 346)  (90 346)  LC_5 Logic Functioning bit
 (37 10)  (91 346)  (91 346)  LC_5 Logic Functioning bit
 (38 10)  (92 346)  (92 346)  LC_5 Logic Functioning bit
 (39 10)  (93 346)  (93 346)  LC_5 Logic Functioning bit
 (45 10)  (99 346)  (99 346)  LC_5 Logic Functioning bit
 (14 11)  (68 347)  (68 347)  routing T_1_21.sp4_h_l_17 <X> T_1_21.lc_trk_g2_4
 (15 11)  (69 347)  (69 347)  routing T_1_21.sp4_h_l_17 <X> T_1_21.lc_trk_g2_4
 (16 11)  (70 347)  (70 347)  routing T_1_21.sp4_h_l_17 <X> T_1_21.lc_trk_g2_4
 (17 11)  (71 347)  (71 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (72 347)  (72 347)  routing T_1_21.sp4_h_l_16 <X> T_1_21.lc_trk_g2_5
 (21 11)  (75 347)  (75 347)  routing T_1_21.sp4_r_v_b_39 <X> T_1_21.lc_trk_g2_7
 (22 11)  (76 347)  (76 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (77 347)  (77 347)  routing T_1_21.sp4_h_r_30 <X> T_1_21.lc_trk_g2_6
 (24 11)  (78 347)  (78 347)  routing T_1_21.sp4_h_r_30 <X> T_1_21.lc_trk_g2_6
 (25 11)  (79 347)  (79 347)  routing T_1_21.sp4_h_r_30 <X> T_1_21.lc_trk_g2_6
 (36 11)  (90 347)  (90 347)  LC_5 Logic Functioning bit
 (37 11)  (91 347)  (91 347)  LC_5 Logic Functioning bit
 (38 11)  (92 347)  (92 347)  LC_5 Logic Functioning bit
 (39 11)  (93 347)  (93 347)  LC_5 Logic Functioning bit
 (12 12)  (66 348)  (66 348)  routing T_1_21.sp4_v_b_5 <X> T_1_21.sp4_h_r_11
 (22 12)  (76 348)  (76 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (77 348)  (77 348)  routing T_1_21.sp4_h_r_27 <X> T_1_21.lc_trk_g3_3
 (24 12)  (78 348)  (78 348)  routing T_1_21.sp4_h_r_27 <X> T_1_21.lc_trk_g3_3
 (31 12)  (85 348)  (85 348)  routing T_1_21.lc_trk_g3_4 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 348)  (86 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 348)  (87 348)  routing T_1_21.lc_trk_g3_4 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 348)  (88 348)  routing T_1_21.lc_trk_g3_4 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 348)  (90 348)  LC_6 Logic Functioning bit
 (37 12)  (91 348)  (91 348)  LC_6 Logic Functioning bit
 (38 12)  (92 348)  (92 348)  LC_6 Logic Functioning bit
 (39 12)  (93 348)  (93 348)  LC_6 Logic Functioning bit
 (45 12)  (99 348)  (99 348)  LC_6 Logic Functioning bit
 (11 13)  (65 349)  (65 349)  routing T_1_21.sp4_v_b_5 <X> T_1_21.sp4_h_r_11
 (13 13)  (67 349)  (67 349)  routing T_1_21.sp4_v_b_5 <X> T_1_21.sp4_h_r_11
 (21 13)  (75 349)  (75 349)  routing T_1_21.sp4_h_r_27 <X> T_1_21.lc_trk_g3_3
 (36 13)  (90 349)  (90 349)  LC_6 Logic Functioning bit
 (37 13)  (91 349)  (91 349)  LC_6 Logic Functioning bit
 (38 13)  (92 349)  (92 349)  LC_6 Logic Functioning bit
 (39 13)  (93 349)  (93 349)  LC_6 Logic Functioning bit
 (0 14)  (54 350)  (54 350)  routing T_1_21.glb_netwk_6 <X> T_1_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 350)  (55 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 350)  (68 350)  routing T_1_21.sp4_v_b_36 <X> T_1_21.lc_trk_g3_4
 (17 14)  (71 350)  (71 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (75 350)  (75 350)  routing T_1_21.sp4_v_t_26 <X> T_1_21.lc_trk_g3_7
 (22 14)  (76 350)  (76 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (77 350)  (77 350)  routing T_1_21.sp4_v_t_26 <X> T_1_21.lc_trk_g3_7
 (31 14)  (85 350)  (85 350)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 350)  (86 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 350)  (87 350)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 350)  (88 350)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 350)  (90 350)  LC_7 Logic Functioning bit
 (37 14)  (91 350)  (91 350)  LC_7 Logic Functioning bit
 (38 14)  (92 350)  (92 350)  LC_7 Logic Functioning bit
 (39 14)  (93 350)  (93 350)  LC_7 Logic Functioning bit
 (45 14)  (99 350)  (99 350)  LC_7 Logic Functioning bit
 (0 15)  (54 351)  (54 351)  routing T_1_21.glb_netwk_6 <X> T_1_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (68 351)  (68 351)  routing T_1_21.sp4_v_b_36 <X> T_1_21.lc_trk_g3_4
 (16 15)  (70 351)  (70 351)  routing T_1_21.sp4_v_b_36 <X> T_1_21.lc_trk_g3_4
 (17 15)  (71 351)  (71 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (72 351)  (72 351)  routing T_1_21.sp4_r_v_b_45 <X> T_1_21.lc_trk_g3_5
 (21 15)  (75 351)  (75 351)  routing T_1_21.sp4_v_t_26 <X> T_1_21.lc_trk_g3_7
 (31 15)  (85 351)  (85 351)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 351)  (90 351)  LC_7 Logic Functioning bit
 (37 15)  (91 351)  (91 351)  LC_7 Logic Functioning bit
 (38 15)  (92 351)  (92 351)  LC_7 Logic Functioning bit
 (39 15)  (93 351)  (93 351)  LC_7 Logic Functioning bit


LogicTile_2_21

 (15 0)  (123 336)  (123 336)  routing T_2_21.bot_op_1 <X> T_2_21.lc_trk_g0_1
 (17 0)  (125 336)  (125 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (130 336)  (130 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (132 336)  (132 336)  routing T_2_21.bot_op_3 <X> T_2_21.lc_trk_g0_3
 (27 0)  (135 336)  (135 336)  routing T_2_21.lc_trk_g1_0 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 336)  (137 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (152 336)  (152 336)  LC_0 Logic Functioning bit
 (15 1)  (123 337)  (123 337)  routing T_2_21.bot_op_0 <X> T_2_21.lc_trk_g0_0
 (17 1)  (125 337)  (125 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (130 337)  (130 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (132 337)  (132 337)  routing T_2_21.top_op_2 <X> T_2_21.lc_trk_g0_2
 (25 1)  (133 337)  (133 337)  routing T_2_21.top_op_2 <X> T_2_21.lc_trk_g0_2
 (32 1)  (140 337)  (140 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (15 2)  (123 338)  (123 338)  routing T_2_21.bot_op_5 <X> T_2_21.lc_trk_g0_5
 (17 2)  (125 338)  (125 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (135 338)  (135 338)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 338)  (137 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 338)  (140 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 338)  (144 338)  LC_1 Logic Functioning bit
 (39 2)  (147 338)  (147 338)  LC_1 Logic Functioning bit
 (41 2)  (149 338)  (149 338)  LC_1 Logic Functioning bit
 (42 2)  (150 338)  (150 338)  LC_1 Logic Functioning bit
 (44 2)  (152 338)  (152 338)  LC_1 Logic Functioning bit
 (15 3)  (123 339)  (123 339)  routing T_2_21.bot_op_4 <X> T_2_21.lc_trk_g0_4
 (17 3)  (125 339)  (125 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (130 339)  (130 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (132 339)  (132 339)  routing T_2_21.bot_op_6 <X> T_2_21.lc_trk_g0_6
 (32 3)  (140 339)  (140 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 339)  (144 339)  LC_1 Logic Functioning bit
 (39 3)  (147 339)  (147 339)  LC_1 Logic Functioning bit
 (41 3)  (149 339)  (149 339)  LC_1 Logic Functioning bit
 (42 3)  (150 339)  (150 339)  LC_1 Logic Functioning bit
 (46 3)  (154 339)  (154 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (122 340)  (122 340)  routing T_2_21.lft_op_0 <X> T_2_21.lc_trk_g1_0
 (15 4)  (123 340)  (123 340)  routing T_2_21.lft_op_1 <X> T_2_21.lc_trk_g1_1
 (17 4)  (125 340)  (125 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (126 340)  (126 340)  routing T_2_21.lft_op_1 <X> T_2_21.lc_trk_g1_1
 (21 4)  (129 340)  (129 340)  routing T_2_21.lft_op_3 <X> T_2_21.lc_trk_g1_3
 (22 4)  (130 340)  (130 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (132 340)  (132 340)  routing T_2_21.lft_op_3 <X> T_2_21.lc_trk_g1_3
 (25 4)  (133 340)  (133 340)  routing T_2_21.lft_op_2 <X> T_2_21.lc_trk_g1_2
 (27 4)  (135 340)  (135 340)  routing T_2_21.lc_trk_g1_2 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 340)  (137 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 340)  (140 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 340)  (144 340)  LC_2 Logic Functioning bit
 (39 4)  (147 340)  (147 340)  LC_2 Logic Functioning bit
 (41 4)  (149 340)  (149 340)  LC_2 Logic Functioning bit
 (42 4)  (150 340)  (150 340)  LC_2 Logic Functioning bit
 (44 4)  (152 340)  (152 340)  LC_2 Logic Functioning bit
 (15 5)  (123 341)  (123 341)  routing T_2_21.lft_op_0 <X> T_2_21.lc_trk_g1_0
 (17 5)  (125 341)  (125 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (130 341)  (130 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (132 341)  (132 341)  routing T_2_21.lft_op_2 <X> T_2_21.lc_trk_g1_2
 (30 5)  (138 341)  (138 341)  routing T_2_21.lc_trk_g1_2 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 341)  (140 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (141 341)  (141 341)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.input_2_2
 (34 5)  (142 341)  (142 341)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.input_2_2
 (36 5)  (144 341)  (144 341)  LC_2 Logic Functioning bit
 (39 5)  (147 341)  (147 341)  LC_2 Logic Functioning bit
 (41 5)  (149 341)  (149 341)  LC_2 Logic Functioning bit
 (42 5)  (150 341)  (150 341)  LC_2 Logic Functioning bit
 (14 6)  (122 342)  (122 342)  routing T_2_21.lft_op_4 <X> T_2_21.lc_trk_g1_4
 (15 6)  (123 342)  (123 342)  routing T_2_21.lft_op_5 <X> T_2_21.lc_trk_g1_5
 (17 6)  (125 342)  (125 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (126 342)  (126 342)  routing T_2_21.lft_op_5 <X> T_2_21.lc_trk_g1_5
 (25 6)  (133 342)  (133 342)  routing T_2_21.lft_op_6 <X> T_2_21.lc_trk_g1_6
 (27 6)  (135 342)  (135 342)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 342)  (137 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 342)  (140 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 342)  (144 342)  LC_3 Logic Functioning bit
 (39 6)  (147 342)  (147 342)  LC_3 Logic Functioning bit
 (41 6)  (149 342)  (149 342)  LC_3 Logic Functioning bit
 (42 6)  (150 342)  (150 342)  LC_3 Logic Functioning bit
 (44 6)  (152 342)  (152 342)  LC_3 Logic Functioning bit
 (15 7)  (123 343)  (123 343)  routing T_2_21.lft_op_4 <X> T_2_21.lc_trk_g1_4
 (17 7)  (125 343)  (125 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (130 343)  (130 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (132 343)  (132 343)  routing T_2_21.lft_op_6 <X> T_2_21.lc_trk_g1_6
 (30 7)  (138 343)  (138 343)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 343)  (140 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 343)  (143 343)  routing T_2_21.lc_trk_g0_3 <X> T_2_21.input_2_3
 (36 7)  (144 343)  (144 343)  LC_3 Logic Functioning bit
 (39 7)  (147 343)  (147 343)  LC_3 Logic Functioning bit
 (41 7)  (149 343)  (149 343)  LC_3 Logic Functioning bit
 (42 7)  (150 343)  (150 343)  LC_3 Logic Functioning bit
 (12 8)  (120 344)  (120 344)  routing T_2_21.sp4_v_b_8 <X> T_2_21.sp4_h_r_8
 (27 8)  (135 344)  (135 344)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 344)  (137 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 344)  (138 344)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 344)  (140 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 344)  (143 344)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.input_2_4
 (36 8)  (144 344)  (144 344)  LC_4 Logic Functioning bit
 (39 8)  (147 344)  (147 344)  LC_4 Logic Functioning bit
 (41 8)  (149 344)  (149 344)  LC_4 Logic Functioning bit
 (42 8)  (150 344)  (150 344)  LC_4 Logic Functioning bit
 (44 8)  (152 344)  (152 344)  LC_4 Logic Functioning bit
 (11 9)  (119 345)  (119 345)  routing T_2_21.sp4_v_b_8 <X> T_2_21.sp4_h_r_8
 (32 9)  (140 345)  (140 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (144 345)  (144 345)  LC_4 Logic Functioning bit
 (39 9)  (147 345)  (147 345)  LC_4 Logic Functioning bit
 (41 9)  (149 345)  (149 345)  LC_4 Logic Functioning bit
 (42 9)  (150 345)  (150 345)  LC_4 Logic Functioning bit
 (27 10)  (135 346)  (135 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 346)  (137 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 346)  (138 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 346)  (140 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (143 346)  (143 346)  routing T_2_21.lc_trk_g0_5 <X> T_2_21.input_2_5
 (36 10)  (144 346)  (144 346)  LC_5 Logic Functioning bit
 (39 10)  (147 346)  (147 346)  LC_5 Logic Functioning bit
 (41 10)  (149 346)  (149 346)  LC_5 Logic Functioning bit
 (42 10)  (150 346)  (150 346)  LC_5 Logic Functioning bit
 (44 10)  (152 346)  (152 346)  LC_5 Logic Functioning bit
 (9 11)  (117 347)  (117 347)  routing T_2_21.sp4_v_b_11 <X> T_2_21.sp4_v_t_42
 (10 11)  (118 347)  (118 347)  routing T_2_21.sp4_v_b_11 <X> T_2_21.sp4_v_t_42
 (32 11)  (140 347)  (140 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 347)  (144 347)  LC_5 Logic Functioning bit
 (39 11)  (147 347)  (147 347)  LC_5 Logic Functioning bit
 (41 11)  (149 347)  (149 347)  LC_5 Logic Functioning bit
 (42 11)  (150 347)  (150 347)  LC_5 Logic Functioning bit
 (12 12)  (120 348)  (120 348)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_11
 (16 12)  (124 348)  (124 348)  routing T_2_21.sp4_v_t_12 <X> T_2_21.lc_trk_g3_1
 (17 12)  (125 348)  (125 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (126 348)  (126 348)  routing T_2_21.sp4_v_t_12 <X> T_2_21.lc_trk_g3_1
 (27 12)  (135 348)  (135 348)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 348)  (137 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 348)  (138 348)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 348)  (140 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (143 348)  (143 348)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.input_2_6
 (36 12)  (144 348)  (144 348)  LC_6 Logic Functioning bit
 (39 12)  (147 348)  (147 348)  LC_6 Logic Functioning bit
 (41 12)  (149 348)  (149 348)  LC_6 Logic Functioning bit
 (42 12)  (150 348)  (150 348)  LC_6 Logic Functioning bit
 (44 12)  (152 348)  (152 348)  LC_6 Logic Functioning bit
 (11 13)  (119 349)  (119 349)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_11
 (13 13)  (121 349)  (121 349)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_11
 (30 13)  (138 349)  (138 349)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 349)  (140 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (143 349)  (143 349)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.input_2_6
 (36 13)  (144 349)  (144 349)  LC_6 Logic Functioning bit
 (39 13)  (147 349)  (147 349)  LC_6 Logic Functioning bit
 (41 13)  (149 349)  (149 349)  LC_6 Logic Functioning bit
 (42 13)  (150 349)  (150 349)  LC_6 Logic Functioning bit
 (29 14)  (137 350)  (137 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 350)  (140 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 350)  (144 350)  LC_7 Logic Functioning bit
 (37 14)  (145 350)  (145 350)  LC_7 Logic Functioning bit
 (38 14)  (146 350)  (146 350)  LC_7 Logic Functioning bit
 (39 14)  (147 350)  (147 350)  LC_7 Logic Functioning bit
 (44 14)  (152 350)  (152 350)  LC_7 Logic Functioning bit
 (30 15)  (138 351)  (138 351)  routing T_2_21.lc_trk_g0_2 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (148 351)  (148 351)  LC_7 Logic Functioning bit
 (41 15)  (149 351)  (149 351)  LC_7 Logic Functioning bit
 (42 15)  (150 351)  (150 351)  LC_7 Logic Functioning bit
 (43 15)  (151 351)  (151 351)  LC_7 Logic Functioning bit


LogicTile_3_21

 (15 0)  (177 336)  (177 336)  routing T_3_21.lft_op_1 <X> T_3_21.lc_trk_g0_1
 (17 0)  (179 336)  (179 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (180 336)  (180 336)  routing T_3_21.lft_op_1 <X> T_3_21.lc_trk_g0_1
 (21 0)  (183 336)  (183 336)  routing T_3_21.lft_op_3 <X> T_3_21.lc_trk_g0_3
 (22 0)  (184 336)  (184 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (186 336)  (186 336)  routing T_3_21.lft_op_3 <X> T_3_21.lc_trk_g0_3
 (25 0)  (187 336)  (187 336)  routing T_3_21.lft_op_2 <X> T_3_21.lc_trk_g0_2
 (29 0)  (191 336)  (191 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (206 336)  (206 336)  LC_0 Logic Functioning bit
 (14 1)  (176 337)  (176 337)  routing T_3_21.sp4_h_r_0 <X> T_3_21.lc_trk_g0_0
 (15 1)  (177 337)  (177 337)  routing T_3_21.sp4_h_r_0 <X> T_3_21.lc_trk_g0_0
 (16 1)  (178 337)  (178 337)  routing T_3_21.sp4_h_r_0 <X> T_3_21.lc_trk_g0_0
 (17 1)  (179 337)  (179 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (184 337)  (184 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (186 337)  (186 337)  routing T_3_21.lft_op_2 <X> T_3_21.lc_trk_g0_2
 (32 1)  (194 337)  (194 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (162 338)  (162 338)  routing T_3_21.glb_netwk_7 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (1 2)  (163 338)  (163 338)  routing T_3_21.glb_netwk_7 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (164 338)  (164 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 338)  (176 338)  routing T_3_21.lft_op_4 <X> T_3_21.lc_trk_g0_4
 (15 2)  (177 338)  (177 338)  routing T_3_21.lft_op_5 <X> T_3_21.lc_trk_g0_5
 (17 2)  (179 338)  (179 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (180 338)  (180 338)  routing T_3_21.lft_op_5 <X> T_3_21.lc_trk_g0_5
 (21 2)  (183 338)  (183 338)  routing T_3_21.lft_op_7 <X> T_3_21.lc_trk_g0_7
 (22 2)  (184 338)  (184 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (186 338)  (186 338)  routing T_3_21.lft_op_7 <X> T_3_21.lc_trk_g0_7
 (25 2)  (187 338)  (187 338)  routing T_3_21.lft_op_6 <X> T_3_21.lc_trk_g0_6
 (29 2)  (191 338)  (191 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 338)  (194 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 338)  (198 338)  LC_1 Logic Functioning bit
 (39 2)  (201 338)  (201 338)  LC_1 Logic Functioning bit
 (41 2)  (203 338)  (203 338)  LC_1 Logic Functioning bit
 (42 2)  (204 338)  (204 338)  LC_1 Logic Functioning bit
 (44 2)  (206 338)  (206 338)  LC_1 Logic Functioning bit
 (45 2)  (207 338)  (207 338)  LC_1 Logic Functioning bit
 (0 3)  (162 339)  (162 339)  routing T_3_21.glb_netwk_7 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (9 3)  (171 339)  (171 339)  routing T_3_21.sp4_v_b_1 <X> T_3_21.sp4_v_t_36
 (15 3)  (177 339)  (177 339)  routing T_3_21.lft_op_4 <X> T_3_21.lc_trk_g0_4
 (17 3)  (179 339)  (179 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (184 339)  (184 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (186 339)  (186 339)  routing T_3_21.lft_op_6 <X> T_3_21.lc_trk_g0_6
 (30 3)  (192 339)  (192 339)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 339)  (194 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (198 339)  (198 339)  LC_1 Logic Functioning bit
 (39 3)  (201 339)  (201 339)  LC_1 Logic Functioning bit
 (41 3)  (203 339)  (203 339)  LC_1 Logic Functioning bit
 (42 3)  (204 339)  (204 339)  LC_1 Logic Functioning bit
 (53 3)  (215 339)  (215 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (163 340)  (163 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (165 340)  (165 340)  routing T_3_21.sp12_v_t_23 <X> T_3_21.sp12_h_r_0
 (10 4)  (172 340)  (172 340)  routing T_3_21.sp4_v_t_46 <X> T_3_21.sp4_h_r_4
 (29 4)  (191 340)  (191 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 340)  (194 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 340)  (198 340)  LC_2 Logic Functioning bit
 (39 4)  (201 340)  (201 340)  LC_2 Logic Functioning bit
 (41 4)  (203 340)  (203 340)  LC_2 Logic Functioning bit
 (42 4)  (204 340)  (204 340)  LC_2 Logic Functioning bit
 (44 4)  (206 340)  (206 340)  LC_2 Logic Functioning bit
 (45 4)  (207 340)  (207 340)  LC_2 Logic Functioning bit
 (53 4)  (215 340)  (215 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (162 341)  (162 341)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/cen
 (30 5)  (192 341)  (192 341)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 341)  (194 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 341)  (197 341)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.input_2_2
 (36 5)  (198 341)  (198 341)  LC_2 Logic Functioning bit
 (39 5)  (201 341)  (201 341)  LC_2 Logic Functioning bit
 (41 5)  (203 341)  (203 341)  LC_2 Logic Functioning bit
 (42 5)  (204 341)  (204 341)  LC_2 Logic Functioning bit
 (53 5)  (215 341)  (215 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (167 342)  (167 342)  routing T_3_21.sp4_v_t_44 <X> T_3_21.sp4_h_l_38
 (10 6)  (172 342)  (172 342)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_l_41
 (12 6)  (174 342)  (174 342)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_h_l_40
 (29 6)  (191 342)  (191 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 342)  (192 342)  routing T_3_21.lc_trk_g0_4 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 342)  (194 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 342)  (198 342)  LC_3 Logic Functioning bit
 (39 6)  (201 342)  (201 342)  LC_3 Logic Functioning bit
 (41 6)  (203 342)  (203 342)  LC_3 Logic Functioning bit
 (42 6)  (204 342)  (204 342)  LC_3 Logic Functioning bit
 (44 6)  (206 342)  (206 342)  LC_3 Logic Functioning bit
 (45 6)  (207 342)  (207 342)  LC_3 Logic Functioning bit
 (52 6)  (214 342)  (214 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (166 343)  (166 343)  routing T_3_21.sp4_v_t_44 <X> T_3_21.sp4_h_l_38
 (6 7)  (168 343)  (168 343)  routing T_3_21.sp4_v_t_44 <X> T_3_21.sp4_h_l_38
 (32 7)  (194 343)  (194 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 343)  (197 343)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.input_2_3
 (36 7)  (198 343)  (198 343)  LC_3 Logic Functioning bit
 (39 7)  (201 343)  (201 343)  LC_3 Logic Functioning bit
 (41 7)  (203 343)  (203 343)  LC_3 Logic Functioning bit
 (42 7)  (204 343)  (204 343)  LC_3 Logic Functioning bit
 (53 7)  (215 343)  (215 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (191 344)  (191 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 344)  (192 344)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 344)  (194 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 344)  (197 344)  routing T_3_21.lc_trk_g0_4 <X> T_3_21.input_2_4
 (36 8)  (198 344)  (198 344)  LC_4 Logic Functioning bit
 (39 8)  (201 344)  (201 344)  LC_4 Logic Functioning bit
 (41 8)  (203 344)  (203 344)  LC_4 Logic Functioning bit
 (42 8)  (204 344)  (204 344)  LC_4 Logic Functioning bit
 (44 8)  (206 344)  (206 344)  LC_4 Logic Functioning bit
 (45 8)  (207 344)  (207 344)  LC_4 Logic Functioning bit
 (46 8)  (208 344)  (208 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (176 345)  (176 345)  routing T_3_21.tnl_op_0 <X> T_3_21.lc_trk_g2_0
 (15 9)  (177 345)  (177 345)  routing T_3_21.tnl_op_0 <X> T_3_21.lc_trk_g2_0
 (17 9)  (179 345)  (179 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (32 9)  (194 345)  (194 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (198 345)  (198 345)  LC_4 Logic Functioning bit
 (39 9)  (201 345)  (201 345)  LC_4 Logic Functioning bit
 (41 9)  (203 345)  (203 345)  LC_4 Logic Functioning bit
 (42 9)  (204 345)  (204 345)  LC_4 Logic Functioning bit
 (53 9)  (215 345)  (215 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (29 10)  (191 346)  (191 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 346)  (192 346)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 346)  (194 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (197 346)  (197 346)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.input_2_5
 (36 10)  (198 346)  (198 346)  LC_5 Logic Functioning bit
 (39 10)  (201 346)  (201 346)  LC_5 Logic Functioning bit
 (41 10)  (203 346)  (203 346)  LC_5 Logic Functioning bit
 (42 10)  (204 346)  (204 346)  LC_5 Logic Functioning bit
 (44 10)  (206 346)  (206 346)  LC_5 Logic Functioning bit
 (45 10)  (207 346)  (207 346)  LC_5 Logic Functioning bit
 (53 10)  (215 346)  (215 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (166 347)  (166 347)  routing T_3_21.sp4_v_b_1 <X> T_3_21.sp4_h_l_43
 (30 11)  (192 347)  (192 347)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 347)  (194 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (198 347)  (198 347)  LC_5 Logic Functioning bit
 (39 11)  (201 347)  (201 347)  LC_5 Logic Functioning bit
 (41 11)  (203 347)  (203 347)  LC_5 Logic Functioning bit
 (42 11)  (204 347)  (204 347)  LC_5 Logic Functioning bit
 (53 11)  (215 347)  (215 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (29 12)  (191 348)  (191 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 348)  (192 348)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 348)  (194 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (197 348)  (197 348)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.input_2_6
 (36 12)  (198 348)  (198 348)  LC_6 Logic Functioning bit
 (39 12)  (201 348)  (201 348)  LC_6 Logic Functioning bit
 (41 12)  (203 348)  (203 348)  LC_6 Logic Functioning bit
 (42 12)  (204 348)  (204 348)  LC_6 Logic Functioning bit
 (44 12)  (206 348)  (206 348)  LC_6 Logic Functioning bit
 (45 12)  (207 348)  (207 348)  LC_6 Logic Functioning bit
 (30 13)  (192 349)  (192 349)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 349)  (194 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 349)  (197 349)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.input_2_6
 (36 13)  (198 349)  (198 349)  LC_6 Logic Functioning bit
 (39 13)  (201 349)  (201 349)  LC_6 Logic Functioning bit
 (41 13)  (203 349)  (203 349)  LC_6 Logic Functioning bit
 (42 13)  (204 349)  (204 349)  LC_6 Logic Functioning bit
 (47 13)  (209 349)  (209 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (162 350)  (162 350)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 350)  (163 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (190 350)  (190 350)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 350)  (191 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 350)  (194 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (197 350)  (197 350)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.input_2_7
 (36 14)  (198 350)  (198 350)  LC_7 Logic Functioning bit
 (39 14)  (201 350)  (201 350)  LC_7 Logic Functioning bit
 (41 14)  (203 350)  (203 350)  LC_7 Logic Functioning bit
 (42 14)  (204 350)  (204 350)  LC_7 Logic Functioning bit
 (44 14)  (206 350)  (206 350)  LC_7 Logic Functioning bit
 (45 14)  (207 350)  (207 350)  LC_7 Logic Functioning bit
 (0 15)  (162 351)  (162 351)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (32 15)  (194 351)  (194 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (197 351)  (197 351)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.input_2_7
 (36 15)  (198 351)  (198 351)  LC_7 Logic Functioning bit
 (39 15)  (201 351)  (201 351)  LC_7 Logic Functioning bit
 (41 15)  (203 351)  (203 351)  LC_7 Logic Functioning bit
 (42 15)  (204 351)  (204 351)  LC_7 Logic Functioning bit
 (53 15)  (215 351)  (215 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_21

 (0 2)  (216 338)  (216 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (1 2)  (217 338)  (217 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (218 338)  (218 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (227 338)  (227 338)  routing T_4_21.sp4_h_l_44 <X> T_4_21.sp4_v_t_39
 (21 2)  (237 338)  (237 338)  routing T_4_21.sp4_v_b_7 <X> T_4_21.lc_trk_g0_7
 (22 2)  (238 338)  (238 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (239 338)  (239 338)  routing T_4_21.sp4_v_b_7 <X> T_4_21.lc_trk_g0_7
 (26 2)  (242 338)  (242 338)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (252 338)  (252 338)  LC_1 Logic Functioning bit
 (38 2)  (254 338)  (254 338)  LC_1 Logic Functioning bit
 (41 2)  (257 338)  (257 338)  LC_1 Logic Functioning bit
 (43 2)  (259 338)  (259 338)  LC_1 Logic Functioning bit
 (45 2)  (261 338)  (261 338)  LC_1 Logic Functioning bit
 (47 2)  (263 338)  (263 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (267 338)  (267 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (268 338)  (268 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (216 339)  (216 339)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (26 3)  (242 339)  (242 339)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 339)  (244 339)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 339)  (245 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (253 339)  (253 339)  LC_1 Logic Functioning bit
 (39 3)  (255 339)  (255 339)  LC_1 Logic Functioning bit
 (40 3)  (256 339)  (256 339)  LC_1 Logic Functioning bit
 (42 3)  (258 339)  (258 339)  LC_1 Logic Functioning bit
 (51 3)  (267 339)  (267 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (269 339)  (269 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (233 340)  (233 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (234 340)  (234 340)  routing T_4_21.wire_logic_cluster/lc_1/out <X> T_4_21.lc_trk_g1_1
 (27 4)  (243 340)  (243 340)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 340)  (244 340)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 340)  (245 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 340)  (247 340)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 340)  (248 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 340)  (252 340)  LC_2 Logic Functioning bit
 (37 4)  (253 340)  (253 340)  LC_2 Logic Functioning bit
 (38 4)  (254 340)  (254 340)  LC_2 Logic Functioning bit
 (41 4)  (257 340)  (257 340)  LC_2 Logic Functioning bit
 (42 4)  (258 340)  (258 340)  LC_2 Logic Functioning bit
 (43 4)  (259 340)  (259 340)  LC_2 Logic Functioning bit
 (45 4)  (261 340)  (261 340)  LC_2 Logic Functioning bit
 (22 5)  (238 341)  (238 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (239 341)  (239 341)  routing T_4_21.sp4_v_b_18 <X> T_4_21.lc_trk_g1_2
 (24 5)  (240 341)  (240 341)  routing T_4_21.sp4_v_b_18 <X> T_4_21.lc_trk_g1_2
 (26 5)  (242 341)  (242 341)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 341)  (244 341)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 341)  (245 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 341)  (247 341)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 341)  (248 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (249 341)  (249 341)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.input_2_2
 (34 5)  (250 341)  (250 341)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.input_2_2
 (36 5)  (252 341)  (252 341)  LC_2 Logic Functioning bit
 (37 5)  (253 341)  (253 341)  LC_2 Logic Functioning bit
 (38 5)  (254 341)  (254 341)  LC_2 Logic Functioning bit
 (39 5)  (255 341)  (255 341)  LC_2 Logic Functioning bit
 (41 5)  (257 341)  (257 341)  LC_2 Logic Functioning bit
 (42 5)  (258 341)  (258 341)  LC_2 Logic Functioning bit
 (43 5)  (259 341)  (259 341)  LC_2 Logic Functioning bit
 (47 5)  (263 341)  (263 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (264 341)  (264 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (220 342)  (220 342)  routing T_4_21.sp4_v_b_7 <X> T_4_21.sp4_v_t_38
 (6 6)  (222 342)  (222 342)  routing T_4_21.sp4_v_b_7 <X> T_4_21.sp4_v_t_38
 (14 6)  (230 342)  (230 342)  routing T_4_21.wire_logic_cluster/lc_4/out <X> T_4_21.lc_trk_g1_4
 (22 6)  (238 342)  (238 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (17 7)  (233 343)  (233 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (241 344)  (241 344)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g2_2
 (27 8)  (243 344)  (243 344)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 344)  (245 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 344)  (247 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 344)  (248 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 344)  (250 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (254 344)  (254 344)  LC_4 Logic Functioning bit
 (39 8)  (255 344)  (255 344)  LC_4 Logic Functioning bit
 (45 8)  (261 344)  (261 344)  LC_4 Logic Functioning bit
 (14 9)  (230 345)  (230 345)  routing T_4_21.sp12_v_b_16 <X> T_4_21.lc_trk_g2_0
 (16 9)  (232 345)  (232 345)  routing T_4_21.sp12_v_b_16 <X> T_4_21.lc_trk_g2_0
 (17 9)  (233 345)  (233 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (238 345)  (238 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (244 345)  (244 345)  routing T_4_21.lc_trk_g2_0 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 345)  (245 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 345)  (246 345)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 345)  (248 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (250 345)  (250 345)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.input_2_4
 (36 9)  (252 345)  (252 345)  LC_4 Logic Functioning bit
 (37 9)  (253 345)  (253 345)  LC_4 Logic Functioning bit
 (38 9)  (254 345)  (254 345)  LC_4 Logic Functioning bit
 (39 9)  (255 345)  (255 345)  LC_4 Logic Functioning bit
 (42 9)  (258 345)  (258 345)  LC_4 Logic Functioning bit
 (43 9)  (259 345)  (259 345)  LC_4 Logic Functioning bit
 (44 9)  (260 345)  (260 345)  LC_4 Logic Functioning bit
 (46 9)  (262 345)  (262 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (230 346)  (230 346)  routing T_4_21.sp4_v_t_17 <X> T_4_21.lc_trk_g2_4
 (21 10)  (237 346)  (237 346)  routing T_4_21.wire_logic_cluster/lc_7/out <X> T_4_21.lc_trk_g2_7
 (22 10)  (238 346)  (238 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (16 11)  (232 347)  (232 347)  routing T_4_21.sp4_v_t_17 <X> T_4_21.lc_trk_g2_4
 (17 11)  (233 347)  (233 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (230 348)  (230 348)  routing T_4_21.sp4_h_l_21 <X> T_4_21.lc_trk_g3_0
 (16 12)  (232 348)  (232 348)  routing T_4_21.sp4_v_b_33 <X> T_4_21.lc_trk_g3_1
 (17 12)  (233 348)  (233 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (234 348)  (234 348)  routing T_4_21.sp4_v_b_33 <X> T_4_21.lc_trk_g3_1
 (25 12)  (241 348)  (241 348)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g3_2
 (15 13)  (231 349)  (231 349)  routing T_4_21.sp4_h_l_21 <X> T_4_21.lc_trk_g3_0
 (16 13)  (232 349)  (232 349)  routing T_4_21.sp4_h_l_21 <X> T_4_21.lc_trk_g3_0
 (17 13)  (233 349)  (233 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (234 349)  (234 349)  routing T_4_21.sp4_v_b_33 <X> T_4_21.lc_trk_g3_1
 (22 13)  (238 349)  (238 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (216 350)  (216 350)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 350)  (217 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (220 350)  (220 350)  routing T_4_21.sp4_v_b_9 <X> T_4_21.sp4_v_t_44
 (27 14)  (243 350)  (243 350)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 350)  (245 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 350)  (246 350)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 350)  (247 350)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 350)  (248 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 350)  (249 350)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (251 350)  (251 350)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.input_2_7
 (36 14)  (252 350)  (252 350)  LC_7 Logic Functioning bit
 (41 14)  (257 350)  (257 350)  LC_7 Logic Functioning bit
 (43 14)  (259 350)  (259 350)  LC_7 Logic Functioning bit
 (45 14)  (261 350)  (261 350)  LC_7 Logic Functioning bit
 (48 14)  (264 350)  (264 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (267 350)  (267 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (216 351)  (216 351)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (26 15)  (242 351)  (242 351)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (243 351)  (243 351)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 351)  (244 351)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 351)  (245 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 351)  (246 351)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 351)  (248 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (249 351)  (249 351)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.input_2_7
 (35 15)  (251 351)  (251 351)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.input_2_7
 (36 15)  (252 351)  (252 351)  LC_7 Logic Functioning bit
 (43 15)  (259 351)  (259 351)  LC_7 Logic Functioning bit


LogicTile_5_21

 (12 0)  (282 336)  (282 336)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_h_r_2
 (22 0)  (292 336)  (292 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (295 336)  (295 336)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g0_2
 (28 0)  (298 336)  (298 336)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 336)  (299 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 336)  (302 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 336)  (304 336)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 336)  (306 336)  LC_0 Logic Functioning bit
 (38 0)  (308 336)  (308 336)  LC_0 Logic Functioning bit
 (41 0)  (311 336)  (311 336)  LC_0 Logic Functioning bit
 (43 0)  (313 336)  (313 336)  LC_0 Logic Functioning bit
 (46 0)  (316 336)  (316 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (283 337)  (283 337)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_h_r_2
 (14 1)  (284 337)  (284 337)  routing T_5_21.sp12_h_r_16 <X> T_5_21.lc_trk_g0_0
 (16 1)  (286 337)  (286 337)  routing T_5_21.sp12_h_r_16 <X> T_5_21.lc_trk_g0_0
 (17 1)  (287 337)  (287 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (291 337)  (291 337)  routing T_5_21.sp4_r_v_b_32 <X> T_5_21.lc_trk_g0_3
 (22 1)  (292 337)  (292 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (296 337)  (296 337)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 337)  (299 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (307 337)  (307 337)  LC_0 Logic Functioning bit
 (39 1)  (309 337)  (309 337)  LC_0 Logic Functioning bit
 (41 1)  (311 337)  (311 337)  LC_0 Logic Functioning bit
 (43 1)  (313 337)  (313 337)  LC_0 Logic Functioning bit
 (0 2)  (270 338)  (270 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (1 2)  (271 338)  (271 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (272 338)  (272 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (301 338)  (301 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 338)  (302 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 338)  (303 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 338)  (304 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 338)  (306 338)  LC_1 Logic Functioning bit
 (37 2)  (307 338)  (307 338)  LC_1 Logic Functioning bit
 (38 2)  (308 338)  (308 338)  LC_1 Logic Functioning bit
 (39 2)  (309 338)  (309 338)  LC_1 Logic Functioning bit
 (45 2)  (315 338)  (315 338)  LC_1 Logic Functioning bit
 (0 3)  (270 339)  (270 339)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (5 3)  (275 339)  (275 339)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_v_t_37
 (31 3)  (301 339)  (301 339)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (306 339)  (306 339)  LC_1 Logic Functioning bit
 (37 3)  (307 339)  (307 339)  LC_1 Logic Functioning bit
 (38 3)  (308 339)  (308 339)  LC_1 Logic Functioning bit
 (39 3)  (309 339)  (309 339)  LC_1 Logic Functioning bit
 (0 4)  (270 340)  (270 340)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_7/cen
 (1 4)  (271 340)  (271 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (302 340)  (302 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 340)  (306 340)  LC_2 Logic Functioning bit
 (37 4)  (307 340)  (307 340)  LC_2 Logic Functioning bit
 (38 4)  (308 340)  (308 340)  LC_2 Logic Functioning bit
 (39 4)  (309 340)  (309 340)  LC_2 Logic Functioning bit
 (45 4)  (315 340)  (315 340)  LC_2 Logic Functioning bit
 (1 5)  (271 341)  (271 341)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_7/cen
 (11 5)  (281 341)  (281 341)  routing T_5_21.sp4_h_l_40 <X> T_5_21.sp4_h_r_5
 (14 5)  (284 341)  (284 341)  routing T_5_21.top_op_0 <X> T_5_21.lc_trk_g1_0
 (15 5)  (285 341)  (285 341)  routing T_5_21.top_op_0 <X> T_5_21.lc_trk_g1_0
 (17 5)  (287 341)  (287 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (31 5)  (301 341)  (301 341)  routing T_5_21.lc_trk_g0_3 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 341)  (306 341)  LC_2 Logic Functioning bit
 (37 5)  (307 341)  (307 341)  LC_2 Logic Functioning bit
 (38 5)  (308 341)  (308 341)  LC_2 Logic Functioning bit
 (39 5)  (309 341)  (309 341)  LC_2 Logic Functioning bit
 (3 8)  (273 344)  (273 344)  routing T_5_21.sp12_v_t_22 <X> T_5_21.sp12_v_b_1
 (17 8)  (287 344)  (287 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 344)  (288 344)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g2_1
 (25 8)  (295 344)  (295 344)  routing T_5_21.sp4_v_b_26 <X> T_5_21.lc_trk_g2_2
 (28 8)  (298 344)  (298 344)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 344)  (299 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 344)  (300 344)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 344)  (301 344)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 344)  (302 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 344)  (303 344)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 344)  (304 344)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (307 344)  (307 344)  LC_4 Logic Functioning bit
 (39 8)  (309 344)  (309 344)  LC_4 Logic Functioning bit
 (41 8)  (311 344)  (311 344)  LC_4 Logic Functioning bit
 (43 8)  (313 344)  (313 344)  LC_4 Logic Functioning bit
 (46 8)  (316 344)  (316 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (292 345)  (292 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (293 345)  (293 345)  routing T_5_21.sp4_v_b_26 <X> T_5_21.lc_trk_g2_2
 (29 9)  (299 345)  (299 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 345)  (300 345)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (301 345)  (301 345)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 345)  (306 345)  LC_4 Logic Functioning bit
 (38 9)  (308 345)  (308 345)  LC_4 Logic Functioning bit
 (40 9)  (310 345)  (310 345)  LC_4 Logic Functioning bit
 (42 9)  (312 345)  (312 345)  LC_4 Logic Functioning bit
 (4 10)  (274 346)  (274 346)  routing T_5_21.sp4_v_b_10 <X> T_5_21.sp4_v_t_43
 (6 10)  (276 346)  (276 346)  routing T_5_21.sp4_v_b_10 <X> T_5_21.sp4_v_t_43
 (21 10)  (291 346)  (291 346)  routing T_5_21.sp4_h_r_39 <X> T_5_21.lc_trk_g2_7
 (22 10)  (292 346)  (292 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (293 346)  (293 346)  routing T_5_21.sp4_h_r_39 <X> T_5_21.lc_trk_g2_7
 (24 10)  (294 346)  (294 346)  routing T_5_21.sp4_h_r_39 <X> T_5_21.lc_trk_g2_7
 (0 14)  (270 350)  (270 350)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 350)  (271 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (292 350)  (292 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (293 350)  (293 350)  routing T_5_21.sp12_v_b_23 <X> T_5_21.lc_trk_g3_7
 (25 14)  (295 350)  (295 350)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (0 15)  (270 351)  (270 351)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (3 15)  (273 351)  (273 351)  routing T_5_21.sp12_h_l_22 <X> T_5_21.sp12_v_t_22
 (21 15)  (291 351)  (291 351)  routing T_5_21.sp12_v_b_23 <X> T_5_21.lc_trk_g3_7
 (22 15)  (292 351)  (292 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (293 351)  (293 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (24 15)  (294 351)  (294 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (25 15)  (295 351)  (295 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6


RAM_Tile_6_21

 (10 7)  (334 343)  (334 343)  routing T_6_21.sp4_h_l_46 <X> T_6_21.sp4_v_t_41
 (4 10)  (328 346)  (328 346)  routing T_6_21.sp4_h_r_6 <X> T_6_21.sp4_v_t_43
 (5 11)  (329 347)  (329 347)  routing T_6_21.sp4_h_r_6 <X> T_6_21.sp4_v_t_43


LogicTile_7_21

 (12 0)  (378 336)  (378 336)  routing T_7_21.sp4_v_t_39 <X> T_7_21.sp4_h_r_2
 (22 0)  (388 336)  (388 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (391 336)  (391 336)  routing T_7_21.wire_logic_cluster/lc_2/out <X> T_7_21.lc_trk_g0_2
 (27 0)  (393 336)  (393 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 336)  (394 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 336)  (395 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 336)  (396 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 336)  (398 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (401 336)  (401 336)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.input_2_0
 (36 0)  (402 336)  (402 336)  LC_0 Logic Functioning bit
 (39 0)  (405 336)  (405 336)  LC_0 Logic Functioning bit
 (42 0)  (408 336)  (408 336)  LC_0 Logic Functioning bit
 (43 0)  (409 336)  (409 336)  LC_0 Logic Functioning bit
 (4 1)  (370 337)  (370 337)  routing T_7_21.sp4_h_l_41 <X> T_7_21.sp4_h_r_0
 (6 1)  (372 337)  (372 337)  routing T_7_21.sp4_h_l_41 <X> T_7_21.sp4_h_r_0
 (21 1)  (387 337)  (387 337)  routing T_7_21.sp4_r_v_b_32 <X> T_7_21.lc_trk_g0_3
 (22 1)  (388 337)  (388 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (392 337)  (392 337)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 337)  (395 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 337)  (396 337)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 337)  (397 337)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 337)  (398 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (402 337)  (402 337)  LC_0 Logic Functioning bit
 (39 1)  (405 337)  (405 337)  LC_0 Logic Functioning bit
 (40 1)  (406 337)  (406 337)  LC_0 Logic Functioning bit
 (41 1)  (407 337)  (407 337)  LC_0 Logic Functioning bit
 (22 2)  (388 338)  (388 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (32 2)  (398 338)  (398 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 338)  (400 338)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (404 338)  (404 338)  LC_1 Logic Functioning bit
 (39 2)  (405 338)  (405 338)  LC_1 Logic Functioning bit
 (42 2)  (408 338)  (408 338)  LC_1 Logic Functioning bit
 (43 2)  (409 338)  (409 338)  LC_1 Logic Functioning bit
 (50 2)  (416 338)  (416 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (418 338)  (418 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (380 339)  (380 339)  routing T_7_21.sp4_r_v_b_28 <X> T_7_21.lc_trk_g0_4
 (17 3)  (383 339)  (383 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (387 339)  (387 339)  routing T_7_21.sp4_r_v_b_31 <X> T_7_21.lc_trk_g0_7
 (22 3)  (388 339)  (388 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (389 339)  (389 339)  routing T_7_21.sp4_v_b_22 <X> T_7_21.lc_trk_g0_6
 (24 3)  (390 339)  (390 339)  routing T_7_21.sp4_v_b_22 <X> T_7_21.lc_trk_g0_6
 (38 3)  (404 339)  (404 339)  LC_1 Logic Functioning bit
 (39 3)  (405 339)  (405 339)  LC_1 Logic Functioning bit
 (42 3)  (408 339)  (408 339)  LC_1 Logic Functioning bit
 (43 3)  (409 339)  (409 339)  LC_1 Logic Functioning bit
 (9 4)  (375 340)  (375 340)  routing T_7_21.sp4_v_t_41 <X> T_7_21.sp4_h_r_4
 (15 4)  (381 340)  (381 340)  routing T_7_21.sp4_h_l_4 <X> T_7_21.lc_trk_g1_1
 (16 4)  (382 340)  (382 340)  routing T_7_21.sp4_h_l_4 <X> T_7_21.lc_trk_g1_1
 (17 4)  (383 340)  (383 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (384 340)  (384 340)  routing T_7_21.sp4_h_l_4 <X> T_7_21.lc_trk_g1_1
 (21 4)  (387 340)  (387 340)  routing T_7_21.sp4_h_r_19 <X> T_7_21.lc_trk_g1_3
 (22 4)  (388 340)  (388 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (389 340)  (389 340)  routing T_7_21.sp4_h_r_19 <X> T_7_21.lc_trk_g1_3
 (24 4)  (390 340)  (390 340)  routing T_7_21.sp4_h_r_19 <X> T_7_21.lc_trk_g1_3
 (26 4)  (392 340)  (392 340)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (393 340)  (393 340)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 340)  (394 340)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 340)  (395 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 340)  (397 340)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 340)  (398 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (401 340)  (401 340)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_2
 (36 4)  (402 340)  (402 340)  LC_2 Logic Functioning bit
 (37 4)  (403 340)  (403 340)  LC_2 Logic Functioning bit
 (38 4)  (404 340)  (404 340)  LC_2 Logic Functioning bit
 (39 4)  (405 340)  (405 340)  LC_2 Logic Functioning bit
 (41 4)  (407 340)  (407 340)  LC_2 Logic Functioning bit
 (43 4)  (409 340)  (409 340)  LC_2 Logic Functioning bit
 (4 5)  (370 341)  (370 341)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_h_r_3
 (18 5)  (384 341)  (384 341)  routing T_7_21.sp4_h_l_4 <X> T_7_21.lc_trk_g1_1
 (21 5)  (387 341)  (387 341)  routing T_7_21.sp4_h_r_19 <X> T_7_21.lc_trk_g1_3
 (26 5)  (392 341)  (392 341)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (393 341)  (393 341)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 341)  (394 341)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 341)  (395 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 341)  (397 341)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 341)  (398 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (399 341)  (399 341)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_2
 (34 5)  (400 341)  (400 341)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_2
 (36 5)  (402 341)  (402 341)  LC_2 Logic Functioning bit
 (37 5)  (403 341)  (403 341)  LC_2 Logic Functioning bit
 (38 5)  (404 341)  (404 341)  LC_2 Logic Functioning bit
 (39 5)  (405 341)  (405 341)  LC_2 Logic Functioning bit
 (40 5)  (406 341)  (406 341)  LC_2 Logic Functioning bit
 (41 5)  (407 341)  (407 341)  LC_2 Logic Functioning bit
 (43 5)  (409 341)  (409 341)  LC_2 Logic Functioning bit
 (9 8)  (375 344)  (375 344)  routing T_7_21.sp4_v_t_42 <X> T_7_21.sp4_h_r_7
 (14 8)  (380 344)  (380 344)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g2_0
 (15 8)  (381 344)  (381 344)  routing T_7_21.rgt_op_1 <X> T_7_21.lc_trk_g2_1
 (17 8)  (383 344)  (383 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (384 344)  (384 344)  routing T_7_21.rgt_op_1 <X> T_7_21.lc_trk_g2_1
 (21 8)  (387 344)  (387 344)  routing T_7_21.sp4_h_r_43 <X> T_7_21.lc_trk_g2_3
 (22 8)  (388 344)  (388 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (389 344)  (389 344)  routing T_7_21.sp4_h_r_43 <X> T_7_21.lc_trk_g2_3
 (24 8)  (390 344)  (390 344)  routing T_7_21.sp4_h_r_43 <X> T_7_21.lc_trk_g2_3
 (28 8)  (394 344)  (394 344)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 344)  (395 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 344)  (397 344)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 344)  (398 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 344)  (399 344)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 344)  (401 344)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_4
 (36 8)  (402 344)  (402 344)  LC_4 Logic Functioning bit
 (37 8)  (403 344)  (403 344)  LC_4 Logic Functioning bit
 (41 8)  (407 344)  (407 344)  LC_4 Logic Functioning bit
 (42 8)  (408 344)  (408 344)  LC_4 Logic Functioning bit
 (52 8)  (418 344)  (418 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (379 345)  (379 345)  routing T_7_21.sp4_v_t_38 <X> T_7_21.sp4_h_r_8
 (14 9)  (380 345)  (380 345)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g2_0
 (15 9)  (381 345)  (381 345)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g2_0
 (16 9)  (382 345)  (382 345)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g2_0
 (17 9)  (383 345)  (383 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (387 345)  (387 345)  routing T_7_21.sp4_h_r_43 <X> T_7_21.lc_trk_g2_3
 (26 9)  (392 345)  (392 345)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (393 345)  (393 345)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 345)  (395 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 345)  (396 345)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 345)  (397 345)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 345)  (398 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (401 345)  (401 345)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_4
 (36 9)  (402 345)  (402 345)  LC_4 Logic Functioning bit
 (37 9)  (403 345)  (403 345)  LC_4 Logic Functioning bit
 (42 9)  (408 345)  (408 345)  LC_4 Logic Functioning bit
 (43 9)  (409 345)  (409 345)  LC_4 Logic Functioning bit
 (22 10)  (388 346)  (388 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (389 346)  (389 346)  routing T_7_21.sp4_v_b_47 <X> T_7_21.lc_trk_g2_7
 (24 10)  (390 346)  (390 346)  routing T_7_21.sp4_v_b_47 <X> T_7_21.lc_trk_g2_7
 (14 11)  (380 347)  (380 347)  routing T_7_21.sp4_r_v_b_36 <X> T_7_21.lc_trk_g2_4
 (17 11)  (383 347)  (383 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (382 348)  (382 348)  routing T_7_21.sp12_v_t_14 <X> T_7_21.lc_trk_g3_1
 (17 12)  (383 348)  (383 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (391 348)  (391 348)  routing T_7_21.rgt_op_2 <X> T_7_21.lc_trk_g3_2
 (26 12)  (392 348)  (392 348)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 348)  (393 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 348)  (394 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 348)  (395 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 348)  (398 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 348)  (399 348)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (406 348)  (406 348)  LC_6 Logic Functioning bit
 (42 12)  (408 348)  (408 348)  LC_6 Logic Functioning bit
 (14 13)  (380 349)  (380 349)  routing T_7_21.sp12_v_b_16 <X> T_7_21.lc_trk_g3_0
 (16 13)  (382 349)  (382 349)  routing T_7_21.sp12_v_b_16 <X> T_7_21.lc_trk_g3_0
 (17 13)  (383 349)  (383 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (384 349)  (384 349)  routing T_7_21.sp12_v_t_14 <X> T_7_21.lc_trk_g3_1
 (22 13)  (388 349)  (388 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 349)  (390 349)  routing T_7_21.rgt_op_2 <X> T_7_21.lc_trk_g3_2
 (28 13)  (394 349)  (394 349)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 349)  (395 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 349)  (396 349)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (403 349)  (403 349)  LC_6 Logic Functioning bit
 (39 13)  (405 349)  (405 349)  LC_6 Logic Functioning bit
 (40 13)  (406 349)  (406 349)  LC_6 Logic Functioning bit
 (41 13)  (407 349)  (407 349)  LC_6 Logic Functioning bit
 (42 13)  (408 349)  (408 349)  LC_6 Logic Functioning bit
 (43 13)  (409 349)  (409 349)  LC_6 Logic Functioning bit
 (15 14)  (381 350)  (381 350)  routing T_7_21.sp4_h_r_45 <X> T_7_21.lc_trk_g3_5
 (16 14)  (382 350)  (382 350)  routing T_7_21.sp4_h_r_45 <X> T_7_21.lc_trk_g3_5
 (17 14)  (383 350)  (383 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (384 350)  (384 350)  routing T_7_21.sp4_h_r_45 <X> T_7_21.lc_trk_g3_5
 (21 14)  (387 350)  (387 350)  routing T_7_21.sp4_v_t_26 <X> T_7_21.lc_trk_g3_7
 (22 14)  (388 350)  (388 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (389 350)  (389 350)  routing T_7_21.sp4_v_t_26 <X> T_7_21.lc_trk_g3_7
 (27 14)  (393 350)  (393 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 350)  (394 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 350)  (395 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (398 350)  (398 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 350)  (399 350)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 350)  (402 350)  LC_7 Logic Functioning bit
 (38 14)  (404 350)  (404 350)  LC_7 Logic Functioning bit
 (39 14)  (405 350)  (405 350)  LC_7 Logic Functioning bit
 (40 14)  (406 350)  (406 350)  LC_7 Logic Functioning bit
 (50 14)  (416 350)  (416 350)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (384 351)  (384 351)  routing T_7_21.sp4_h_r_45 <X> T_7_21.lc_trk_g3_5
 (21 15)  (387 351)  (387 351)  routing T_7_21.sp4_v_t_26 <X> T_7_21.lc_trk_g3_7
 (22 15)  (388 351)  (388 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (391 351)  (391 351)  routing T_7_21.sp4_r_v_b_46 <X> T_7_21.lc_trk_g3_6
 (36 15)  (402 351)  (402 351)  LC_7 Logic Functioning bit
 (38 15)  (404 351)  (404 351)  LC_7 Logic Functioning bit
 (39 15)  (405 351)  (405 351)  LC_7 Logic Functioning bit
 (40 15)  (406 351)  (406 351)  LC_7 Logic Functioning bit


LogicTile_8_21

 (8 0)  (428 336)  (428 336)  routing T_8_21.sp4_v_b_1 <X> T_8_21.sp4_h_r_1
 (9 0)  (429 336)  (429 336)  routing T_8_21.sp4_v_b_1 <X> T_8_21.sp4_h_r_1
 (22 0)  (442 336)  (442 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (443 336)  (443 336)  routing T_8_21.sp12_h_r_11 <X> T_8_21.lc_trk_g0_3
 (31 0)  (451 336)  (451 336)  routing T_8_21.lc_trk_g0_5 <X> T_8_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 336)  (452 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (456 336)  (456 336)  LC_0 Logic Functioning bit
 (37 0)  (457 336)  (457 336)  LC_0 Logic Functioning bit
 (38 0)  (458 336)  (458 336)  LC_0 Logic Functioning bit
 (39 0)  (459 336)  (459 336)  LC_0 Logic Functioning bit
 (45 0)  (465 336)  (465 336)  LC_0 Logic Functioning bit
 (36 1)  (456 337)  (456 337)  LC_0 Logic Functioning bit
 (37 1)  (457 337)  (457 337)  LC_0 Logic Functioning bit
 (38 1)  (458 337)  (458 337)  LC_0 Logic Functioning bit
 (39 1)  (459 337)  (459 337)  LC_0 Logic Functioning bit
 (0 2)  (420 338)  (420 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (1 2)  (421 338)  (421 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (2 2)  (422 338)  (422 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (435 338)  (435 338)  routing T_8_21.sp4_h_r_13 <X> T_8_21.lc_trk_g0_5
 (16 2)  (436 338)  (436 338)  routing T_8_21.sp4_h_r_13 <X> T_8_21.lc_trk_g0_5
 (17 2)  (437 338)  (437 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (438 338)  (438 338)  routing T_8_21.sp4_h_r_13 <X> T_8_21.lc_trk_g0_5
 (32 2)  (452 338)  (452 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 338)  (453 338)  routing T_8_21.lc_trk_g2_0 <X> T_8_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 338)  (456 338)  LC_1 Logic Functioning bit
 (37 2)  (457 338)  (457 338)  LC_1 Logic Functioning bit
 (38 2)  (458 338)  (458 338)  LC_1 Logic Functioning bit
 (39 2)  (459 338)  (459 338)  LC_1 Logic Functioning bit
 (45 2)  (465 338)  (465 338)  LC_1 Logic Functioning bit
 (0 3)  (420 339)  (420 339)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (13 3)  (433 339)  (433 339)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_l_39
 (36 3)  (456 339)  (456 339)  LC_1 Logic Functioning bit
 (37 3)  (457 339)  (457 339)  LC_1 Logic Functioning bit
 (38 3)  (458 339)  (458 339)  LC_1 Logic Functioning bit
 (39 3)  (459 339)  (459 339)  LC_1 Logic Functioning bit
 (47 3)  (467 339)  (467 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (421 340)  (421 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (425 340)  (425 340)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (8 4)  (428 340)  (428 340)  routing T_8_21.sp4_h_l_45 <X> T_8_21.sp4_h_r_4
 (10 4)  (430 340)  (430 340)  routing T_8_21.sp4_h_l_45 <X> T_8_21.sp4_h_r_4
 (22 4)  (442 340)  (442 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (443 340)  (443 340)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g1_3
 (24 4)  (444 340)  (444 340)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g1_3
 (31 4)  (451 340)  (451 340)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 340)  (452 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 340)  (453 340)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 340)  (456 340)  LC_2 Logic Functioning bit
 (37 4)  (457 340)  (457 340)  LC_2 Logic Functioning bit
 (38 4)  (458 340)  (458 340)  LC_2 Logic Functioning bit
 (39 4)  (459 340)  (459 340)  LC_2 Logic Functioning bit
 (45 4)  (465 340)  (465 340)  LC_2 Logic Functioning bit
 (46 4)  (466 340)  (466 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (420 341)  (420 341)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.wire_logic_cluster/lc_7/cen
 (1 5)  (421 341)  (421 341)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.wire_logic_cluster/lc_7/cen
 (4 5)  (424 341)  (424 341)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (6 5)  (426 341)  (426 341)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (8 5)  (428 341)  (428 341)  routing T_8_21.sp4_v_t_36 <X> T_8_21.sp4_v_b_4
 (10 5)  (430 341)  (430 341)  routing T_8_21.sp4_v_t_36 <X> T_8_21.sp4_v_b_4
 (21 5)  (441 341)  (441 341)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g1_3
 (31 5)  (451 341)  (451 341)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 341)  (456 341)  LC_2 Logic Functioning bit
 (37 5)  (457 341)  (457 341)  LC_2 Logic Functioning bit
 (38 5)  (458 341)  (458 341)  LC_2 Logic Functioning bit
 (39 5)  (459 341)  (459 341)  LC_2 Logic Functioning bit
 (11 6)  (431 342)  (431 342)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_v_t_40
 (13 6)  (433 342)  (433 342)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_v_t_40
 (36 6)  (456 342)  (456 342)  LC_3 Logic Functioning bit
 (38 6)  (458 342)  (458 342)  LC_3 Logic Functioning bit
 (41 6)  (461 342)  (461 342)  LC_3 Logic Functioning bit
 (43 6)  (463 342)  (463 342)  LC_3 Logic Functioning bit
 (45 6)  (465 342)  (465 342)  LC_3 Logic Functioning bit
 (26 7)  (446 343)  (446 343)  routing T_8_21.lc_trk_g0_3 <X> T_8_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 343)  (449 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (457 343)  (457 343)  LC_3 Logic Functioning bit
 (39 7)  (459 343)  (459 343)  LC_3 Logic Functioning bit
 (40 7)  (460 343)  (460 343)  LC_3 Logic Functioning bit
 (42 7)  (462 343)  (462 343)  LC_3 Logic Functioning bit
 (48 7)  (468 343)  (468 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (13 8)  (433 344)  (433 344)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_v_b_8
 (14 8)  (434 344)  (434 344)  routing T_8_21.sp4_h_r_40 <X> T_8_21.lc_trk_g2_0
 (14 9)  (434 345)  (434 345)  routing T_8_21.sp4_h_r_40 <X> T_8_21.lc_trk_g2_0
 (15 9)  (435 345)  (435 345)  routing T_8_21.sp4_h_r_40 <X> T_8_21.lc_trk_g2_0
 (16 9)  (436 345)  (436 345)  routing T_8_21.sp4_h_r_40 <X> T_8_21.lc_trk_g2_0
 (17 9)  (437 345)  (437 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (5 10)  (425 346)  (425 346)  routing T_8_21.sp4_v_t_43 <X> T_8_21.sp4_h_l_43
 (21 10)  (441 346)  (441 346)  routing T_8_21.sp4_h_r_39 <X> T_8_21.lc_trk_g2_7
 (22 10)  (442 346)  (442 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (443 346)  (443 346)  routing T_8_21.sp4_h_r_39 <X> T_8_21.lc_trk_g2_7
 (24 10)  (444 346)  (444 346)  routing T_8_21.sp4_h_r_39 <X> T_8_21.lc_trk_g2_7
 (6 11)  (426 347)  (426 347)  routing T_8_21.sp4_v_t_43 <X> T_8_21.sp4_h_l_43
 (10 11)  (430 347)  (430 347)  routing T_8_21.sp4_h_l_39 <X> T_8_21.sp4_v_t_42
 (0 14)  (420 350)  (420 350)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 350)  (421 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 351)  (420 351)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_logic_cluster/lc_7/s_r


LogicTile_9_21

 (25 0)  (499 336)  (499 336)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g0_2
 (22 1)  (496 337)  (496 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (474 338)  (474 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (475 338)  (475 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (476 338)  (476 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (490 338)  (490 338)  routing T_9_21.sp12_h_l_18 <X> T_9_21.lc_trk_g0_5
 (17 2)  (491 338)  (491 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (0 3)  (474 339)  (474 339)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (18 3)  (492 339)  (492 339)  routing T_9_21.sp12_h_l_18 <X> T_9_21.lc_trk_g0_5
 (28 4)  (502 340)  (502 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 340)  (503 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 340)  (504 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (505 340)  (505 340)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 340)  (506 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (516 340)  (516 340)  LC_2 Logic Functioning bit
 (43 4)  (517 340)  (517 340)  LC_2 Logic Functioning bit
 (45 4)  (519 340)  (519 340)  LC_2 Logic Functioning bit
 (26 5)  (500 341)  (500 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (501 341)  (501 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 341)  (502 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 341)  (503 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 341)  (504 341)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 341)  (506 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (509 341)  (509 341)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.input_2_2
 (36 5)  (510 341)  (510 341)  LC_2 Logic Functioning bit
 (37 5)  (511 341)  (511 341)  LC_2 Logic Functioning bit
 (38 5)  (512 341)  (512 341)  LC_2 Logic Functioning bit
 (39 5)  (513 341)  (513 341)  LC_2 Logic Functioning bit
 (42 5)  (516 341)  (516 341)  LC_2 Logic Functioning bit
 (43 5)  (517 341)  (517 341)  LC_2 Logic Functioning bit
 (17 6)  (491 342)  (491 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 342)  (492 342)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g1_5
 (22 6)  (496 342)  (496 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 8)  (496 344)  (496 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (497 344)  (497 344)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g2_3
 (24 8)  (498 344)  (498 344)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g2_3
 (21 9)  (495 345)  (495 345)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g2_3
 (22 10)  (496 346)  (496 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (497 346)  (497 346)  routing T_9_21.sp4_h_r_31 <X> T_9_21.lc_trk_g2_7
 (24 10)  (498 346)  (498 346)  routing T_9_21.sp4_h_r_31 <X> T_9_21.lc_trk_g2_7
 (25 10)  (499 346)  (499 346)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g2_6
 (26 10)  (500 346)  (500 346)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (501 346)  (501 346)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (502 346)  (502 346)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 346)  (503 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 346)  (504 346)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 346)  (505 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 346)  (506 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 346)  (508 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (509 346)  (509 346)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.input_2_5
 (38 10)  (512 346)  (512 346)  LC_5 Logic Functioning bit
 (39 10)  (513 346)  (513 346)  LC_5 Logic Functioning bit
 (45 10)  (519 346)  (519 346)  LC_5 Logic Functioning bit
 (21 11)  (495 347)  (495 347)  routing T_9_21.sp4_h_r_31 <X> T_9_21.lc_trk_g2_7
 (22 11)  (496 347)  (496 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (501 347)  (501 347)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 347)  (502 347)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 347)  (503 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 347)  (504 347)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 347)  (506 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (510 347)  (510 347)  LC_5 Logic Functioning bit
 (37 11)  (511 347)  (511 347)  LC_5 Logic Functioning bit
 (38 11)  (512 347)  (512 347)  LC_5 Logic Functioning bit
 (39 11)  (513 347)  (513 347)  LC_5 Logic Functioning bit
 (42 11)  (516 347)  (516 347)  LC_5 Logic Functioning bit
 (43 11)  (517 347)  (517 347)  LC_5 Logic Functioning bit
 (22 12)  (496 348)  (496 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (497 348)  (497 348)  routing T_9_21.sp12_v_b_11 <X> T_9_21.lc_trk_g3_3
 (26 12)  (500 348)  (500 348)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (502 348)  (502 348)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 348)  (503 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 348)  (505 348)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 348)  (506 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (509 348)  (509 348)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (42 12)  (516 348)  (516 348)  LC_6 Logic Functioning bit
 (43 12)  (517 348)  (517 348)  LC_6 Logic Functioning bit
 (45 12)  (519 348)  (519 348)  LC_6 Logic Functioning bit
 (26 13)  (500 349)  (500 349)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 349)  (501 349)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 349)  (503 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 349)  (504 349)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (506 349)  (506 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (507 349)  (507 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (35 13)  (509 349)  (509 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (36 13)  (510 349)  (510 349)  LC_6 Logic Functioning bit
 (37 13)  (511 349)  (511 349)  LC_6 Logic Functioning bit
 (38 13)  (512 349)  (512 349)  LC_6 Logic Functioning bit
 (39 13)  (513 349)  (513 349)  LC_6 Logic Functioning bit
 (42 13)  (516 349)  (516 349)  LC_6 Logic Functioning bit
 (43 13)  (517 349)  (517 349)  LC_6 Logic Functioning bit
 (48 13)  (522 349)  (522 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (474 350)  (474 350)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 350)  (475 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (496 350)  (496 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (497 350)  (497 350)  routing T_9_21.sp12_v_t_12 <X> T_9_21.lc_trk_g3_7
 (0 15)  (474 351)  (474 351)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (488 351)  (488 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (15 15)  (489 351)  (489 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (16 15)  (490 351)  (490 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (17 15)  (491 351)  (491 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_10_21

 (26 0)  (554 336)  (554 336)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (555 336)  (555 336)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (556 336)  (556 336)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 336)  (557 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (559 336)  (559 336)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 336)  (560 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 336)  (561 336)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 336)  (563 336)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.input_2_0
 (36 0)  (564 336)  (564 336)  LC_0 Logic Functioning bit
 (37 0)  (565 336)  (565 336)  LC_0 Logic Functioning bit
 (38 0)  (566 336)  (566 336)  LC_0 Logic Functioning bit
 (42 0)  (570 336)  (570 336)  LC_0 Logic Functioning bit
 (43 0)  (571 336)  (571 336)  LC_0 Logic Functioning bit
 (26 1)  (554 337)  (554 337)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (555 337)  (555 337)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 337)  (556 337)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 337)  (557 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 337)  (558 337)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (559 337)  (559 337)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 337)  (560 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (562 337)  (562 337)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.input_2_0
 (35 1)  (563 337)  (563 337)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.input_2_0
 (36 1)  (564 337)  (564 337)  LC_0 Logic Functioning bit
 (37 1)  (565 337)  (565 337)  LC_0 Logic Functioning bit
 (42 1)  (570 337)  (570 337)  LC_0 Logic Functioning bit
 (43 1)  (571 337)  (571 337)  LC_0 Logic Functioning bit
 (51 1)  (579 337)  (579 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 4)  (543 340)  (543 340)  routing T_10_21.bot_op_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (545 340)  (545 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (554 340)  (554 340)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (555 340)  (555 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 340)  (556 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 340)  (557 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 340)  (560 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 340)  (561 340)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 340)  (564 340)  LC_2 Logic Functioning bit
 (37 4)  (565 340)  (565 340)  LC_2 Logic Functioning bit
 (42 4)  (570 340)  (570 340)  LC_2 Logic Functioning bit
 (43 4)  (571 340)  (571 340)  LC_2 Logic Functioning bit
 (53 4)  (581 340)  (581 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (554 341)  (554 341)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (555 341)  (555 341)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 341)  (556 341)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 341)  (557 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 341)  (558 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (560 341)  (560 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (562 341)  (562 341)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.input_2_2
 (36 5)  (564 341)  (564 341)  LC_2 Logic Functioning bit
 (37 5)  (565 341)  (565 341)  LC_2 Logic Functioning bit
 (41 5)  (569 341)  (569 341)  LC_2 Logic Functioning bit
 (42 5)  (570 341)  (570 341)  LC_2 Logic Functioning bit
 (43 5)  (571 341)  (571 341)  LC_2 Logic Functioning bit
 (6 6)  (534 342)  (534 342)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_t_38
 (8 6)  (536 342)  (536 342)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_h_l_41
 (9 6)  (537 342)  (537 342)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_h_l_41
 (21 6)  (549 342)  (549 342)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g1_7
 (22 6)  (550 342)  (550 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 8)  (543 344)  (543 344)  routing T_10_21.sp4_h_r_25 <X> T_10_21.lc_trk_g2_1
 (16 8)  (544 344)  (544 344)  routing T_10_21.sp4_h_r_25 <X> T_10_21.lc_trk_g2_1
 (17 8)  (545 344)  (545 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (546 345)  (546 345)  routing T_10_21.sp4_h_r_25 <X> T_10_21.lc_trk_g2_1
 (22 9)  (550 345)  (550 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (553 345)  (553 345)  routing T_10_21.sp4_r_v_b_34 <X> T_10_21.lc_trk_g2_2
 (5 10)  (533 346)  (533 346)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_l_43
 (15 10)  (543 346)  (543 346)  routing T_10_21.sp4_h_r_45 <X> T_10_21.lc_trk_g2_5
 (16 10)  (544 346)  (544 346)  routing T_10_21.sp4_h_r_45 <X> T_10_21.lc_trk_g2_5
 (17 10)  (545 346)  (545 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (546 346)  (546 346)  routing T_10_21.sp4_h_r_45 <X> T_10_21.lc_trk_g2_5
 (21 10)  (549 346)  (549 346)  routing T_10_21.sp4_h_r_39 <X> T_10_21.lc_trk_g2_7
 (22 10)  (550 346)  (550 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (551 346)  (551 346)  routing T_10_21.sp4_h_r_39 <X> T_10_21.lc_trk_g2_7
 (24 10)  (552 346)  (552 346)  routing T_10_21.sp4_h_r_39 <X> T_10_21.lc_trk_g2_7
 (6 11)  (534 347)  (534 347)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_l_43
 (14 11)  (542 347)  (542 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (15 11)  (543 347)  (543 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (16 11)  (544 347)  (544 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (17 11)  (545 347)  (545 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (546 347)  (546 347)  routing T_10_21.sp4_h_r_45 <X> T_10_21.lc_trk_g2_5
 (13 13)  (541 349)  (541 349)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_r_11
 (22 13)  (550 349)  (550 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (553 349)  (553 349)  routing T_10_21.sp4_r_v_b_42 <X> T_10_21.lc_trk_g3_2
 (21 14)  (549 350)  (549 350)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (22 14)  (550 350)  (550 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (551 350)  (551 350)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (26 14)  (554 350)  (554 350)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (556 350)  (556 350)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 350)  (557 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 350)  (558 350)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (560 350)  (560 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 350)  (561 350)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 350)  (563 350)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_7
 (21 15)  (549 351)  (549 351)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (22 15)  (550 351)  (550 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (553 351)  (553 351)  routing T_10_21.sp4_r_v_b_46 <X> T_10_21.lc_trk_g3_6
 (28 15)  (556 351)  (556 351)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 351)  (557 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (559 351)  (559 351)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (560 351)  (560 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (561 351)  (561 351)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_7
 (34 15)  (562 351)  (562 351)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_7
 (35 15)  (563 351)  (563 351)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_7
 (43 15)  (571 351)  (571 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (9 1)  (591 337)  (591 337)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_v_b_1
 (10 1)  (592 337)  (592 337)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_v_b_1
 (25 2)  (607 338)  (607 338)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g0_6
 (22 3)  (604 339)  (604 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (605 339)  (605 339)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g0_6
 (24 3)  (606 339)  (606 339)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g0_6
 (25 3)  (607 339)  (607 339)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g0_6
 (16 8)  (598 344)  (598 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (17 8)  (599 344)  (599 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (600 344)  (600 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (26 8)  (608 344)  (608 344)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (609 344)  (609 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 344)  (610 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 344)  (611 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (614 344)  (614 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 344)  (615 344)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (617 344)  (617 344)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.input_2_4
 (51 8)  (633 344)  (633 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (600 345)  (600 345)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (28 9)  (610 345)  (610 345)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 345)  (611 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (612 345)  (612 345)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (614 345)  (614 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (617 345)  (617 345)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.input_2_4
 (39 9)  (621 345)  (621 345)  LC_4 Logic Functioning bit
 (40 9)  (622 345)  (622 345)  LC_4 Logic Functioning bit
 (41 9)  (623 345)  (623 345)  LC_4 Logic Functioning bit
 (14 10)  (596 346)  (596 346)  routing T_11_21.sp4_v_b_36 <X> T_11_21.lc_trk_g2_4
 (14 11)  (596 347)  (596 347)  routing T_11_21.sp4_v_b_36 <X> T_11_21.lc_trk_g2_4
 (16 11)  (598 347)  (598 347)  routing T_11_21.sp4_v_b_36 <X> T_11_21.lc_trk_g2_4
 (17 11)  (599 347)  (599 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 13)  (604 349)  (604 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (605 349)  (605 349)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g3_2
 (24 13)  (606 349)  (606 349)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g3_2
 (5 15)  (587 351)  (587 351)  routing T_11_21.sp4_h_l_44 <X> T_11_21.sp4_v_t_44


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_1_20

 (14 0)  (68 320)  (68 320)  routing T_1_20.wire_logic_cluster/lc_0/out <X> T_1_20.lc_trk_g0_0
 (22 0)  (76 320)  (76 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (77 320)  (77 320)  routing T_1_20.sp4_v_b_19 <X> T_1_20.lc_trk_g0_3
 (24 0)  (78 320)  (78 320)  routing T_1_20.sp4_v_b_19 <X> T_1_20.lc_trk_g0_3
 (26 0)  (80 320)  (80 320)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (81 320)  (81 320)  routing T_1_20.lc_trk_g1_0 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 320)  (83 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 320)  (86 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 320)  (87 320)  routing T_1_20.lc_trk_g3_0 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 320)  (88 320)  routing T_1_20.lc_trk_g3_0 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 320)  (91 320)  LC_0 Logic Functioning bit
 (41 0)  (95 320)  (95 320)  LC_0 Logic Functioning bit
 (42 0)  (96 320)  (96 320)  LC_0 Logic Functioning bit
 (43 0)  (97 320)  (97 320)  LC_0 Logic Functioning bit
 (45 0)  (99 320)  (99 320)  LC_0 Logic Functioning bit
 (17 1)  (71 321)  (71 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (81 321)  (81 321)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 321)  (82 321)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 321)  (83 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 321)  (86 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (90 321)  (90 321)  LC_0 Logic Functioning bit
 (37 1)  (91 321)  (91 321)  LC_0 Logic Functioning bit
 (38 1)  (92 321)  (92 321)  LC_0 Logic Functioning bit
 (42 1)  (96 321)  (96 321)  LC_0 Logic Functioning bit
 (48 1)  (102 321)  (102 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (54 322)  (54 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (1 2)  (55 322)  (55 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (56 322)  (56 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (67 322)  (67 322)  routing T_1_20.sp4_h_r_2 <X> T_1_20.sp4_v_t_39
 (22 2)  (76 322)  (76 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (54 323)  (54 323)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (8 3)  (62 323)  (62 323)  routing T_1_20.sp4_h_r_1 <X> T_1_20.sp4_v_t_36
 (9 3)  (63 323)  (63 323)  routing T_1_20.sp4_h_r_1 <X> T_1_20.sp4_v_t_36
 (12 3)  (66 323)  (66 323)  routing T_1_20.sp4_h_r_2 <X> T_1_20.sp4_v_t_39
 (14 4)  (68 324)  (68 324)  routing T_1_20.sp4_h_l_5 <X> T_1_20.lc_trk_g1_0
 (14 5)  (68 325)  (68 325)  routing T_1_20.sp4_h_l_5 <X> T_1_20.lc_trk_g1_0
 (15 5)  (69 325)  (69 325)  routing T_1_20.sp4_h_l_5 <X> T_1_20.lc_trk_g1_0
 (16 5)  (70 325)  (70 325)  routing T_1_20.sp4_h_l_5 <X> T_1_20.lc_trk_g1_0
 (17 5)  (71 325)  (71 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (3 6)  (57 326)  (57 326)  routing T_1_20.sp12_h_r_0 <X> T_1_20.sp12_v_t_23
 (22 6)  (76 326)  (76 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (78 326)  (78 326)  routing T_1_20.bot_op_7 <X> T_1_20.lc_trk_g1_7
 (25 6)  (79 326)  (79 326)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (27 6)  (81 326)  (81 326)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 326)  (82 326)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 326)  (83 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 326)  (84 326)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 326)  (86 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 326)  (87 326)  routing T_1_20.lc_trk_g2_0 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (91 326)  (91 326)  LC_3 Logic Functioning bit
 (41 6)  (95 326)  (95 326)  LC_3 Logic Functioning bit
 (42 6)  (96 326)  (96 326)  LC_3 Logic Functioning bit
 (43 6)  (97 326)  (97 326)  LC_3 Logic Functioning bit
 (45 6)  (99 326)  (99 326)  LC_3 Logic Functioning bit
 (3 7)  (57 327)  (57 327)  routing T_1_20.sp12_h_r_0 <X> T_1_20.sp12_v_t_23
 (22 7)  (76 327)  (76 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (77 327)  (77 327)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (24 7)  (78 327)  (78 327)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (25 7)  (79 327)  (79 327)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (27 7)  (81 327)  (81 327)  routing T_1_20.lc_trk_g1_0 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 327)  (83 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 327)  (84 327)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (86 327)  (86 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (87 327)  (87 327)  routing T_1_20.lc_trk_g2_3 <X> T_1_20.input_2_3
 (35 7)  (89 327)  (89 327)  routing T_1_20.lc_trk_g2_3 <X> T_1_20.input_2_3
 (36 7)  (90 327)  (90 327)  LC_3 Logic Functioning bit
 (37 7)  (91 327)  (91 327)  LC_3 Logic Functioning bit
 (39 7)  (93 327)  (93 327)  LC_3 Logic Functioning bit
 (43 7)  (97 327)  (97 327)  LC_3 Logic Functioning bit
 (48 7)  (102 327)  (102 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (75 328)  (75 328)  routing T_1_20.wire_logic_cluster/lc_3/out <X> T_1_20.lc_trk_g2_3
 (22 8)  (76 328)  (76 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 9)  (68 329)  (68 329)  routing T_1_20.sp12_v_b_16 <X> T_1_20.lc_trk_g2_0
 (16 9)  (70 329)  (70 329)  routing T_1_20.sp12_v_b_16 <X> T_1_20.lc_trk_g2_0
 (17 9)  (71 329)  (71 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (4 10)  (58 330)  (58 330)  routing T_1_20.sp4_h_r_0 <X> T_1_20.sp4_v_t_43
 (6 10)  (60 330)  (60 330)  routing T_1_20.sp4_h_r_0 <X> T_1_20.sp4_v_t_43
 (21 10)  (75 330)  (75 330)  routing T_1_20.wire_logic_cluster/lc_7/out <X> T_1_20.lc_trk_g2_7
 (22 10)  (76 330)  (76 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (85 330)  (85 330)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 330)  (86 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 330)  (88 330)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 330)  (89 330)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.input_2_5
 (37 10)  (91 330)  (91 330)  LC_5 Logic Functioning bit
 (38 10)  (92 330)  (92 330)  LC_5 Logic Functioning bit
 (39 10)  (93 330)  (93 330)  LC_5 Logic Functioning bit
 (40 10)  (94 330)  (94 330)  LC_5 Logic Functioning bit
 (41 10)  (95 330)  (95 330)  LC_5 Logic Functioning bit
 (42 10)  (96 330)  (96 330)  LC_5 Logic Functioning bit
 (43 10)  (97 330)  (97 330)  LC_5 Logic Functioning bit
 (5 11)  (59 331)  (59 331)  routing T_1_20.sp4_h_r_0 <X> T_1_20.sp4_v_t_43
 (26 11)  (80 331)  (80 331)  routing T_1_20.lc_trk_g0_3 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 331)  (83 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 331)  (85 331)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (86 331)  (86 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (88 331)  (88 331)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.input_2_5
 (35 11)  (89 331)  (89 331)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.input_2_5
 (36 11)  (90 331)  (90 331)  LC_5 Logic Functioning bit
 (38 11)  (92 331)  (92 331)  LC_5 Logic Functioning bit
 (39 11)  (93 331)  (93 331)  LC_5 Logic Functioning bit
 (40 11)  (94 331)  (94 331)  LC_5 Logic Functioning bit
 (41 11)  (95 331)  (95 331)  LC_5 Logic Functioning bit
 (42 11)  (96 331)  (96 331)  LC_5 Logic Functioning bit
 (43 11)  (97 331)  (97 331)  LC_5 Logic Functioning bit
 (0 12)  (54 332)  (54 332)  routing T_1_20.glb_netwk_6 <X> T_1_20.glb2local_3
 (1 12)  (55 332)  (55 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (22 12)  (76 332)  (76 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (81 332)  (81 332)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 332)  (83 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 332)  (84 332)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (85 332)  (85 332)  routing T_1_20.lc_trk_g0_7 <X> T_1_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 332)  (86 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (90 332)  (90 332)  LC_6 Logic Functioning bit
 (37 12)  (91 332)  (91 332)  LC_6 Logic Functioning bit
 (38 12)  (92 332)  (92 332)  LC_6 Logic Functioning bit
 (39 12)  (93 332)  (93 332)  LC_6 Logic Functioning bit
 (41 12)  (95 332)  (95 332)  LC_6 Logic Functioning bit
 (43 12)  (97 332)  (97 332)  LC_6 Logic Functioning bit
 (1 13)  (55 333)  (55 333)  routing T_1_20.glb_netwk_6 <X> T_1_20.glb2local_3
 (14 13)  (68 333)  (68 333)  routing T_1_20.sp4_r_v_b_40 <X> T_1_20.lc_trk_g3_0
 (17 13)  (71 333)  (71 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (75 333)  (75 333)  routing T_1_20.sp4_r_v_b_43 <X> T_1_20.lc_trk_g3_3
 (30 13)  (84 333)  (84 333)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (85 333)  (85 333)  routing T_1_20.lc_trk_g0_7 <X> T_1_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 333)  (90 333)  LC_6 Logic Functioning bit
 (37 13)  (91 333)  (91 333)  LC_6 Logic Functioning bit
 (38 13)  (92 333)  (92 333)  LC_6 Logic Functioning bit
 (39 13)  (93 333)  (93 333)  LC_6 Logic Functioning bit
 (41 13)  (95 333)  (95 333)  LC_6 Logic Functioning bit
 (43 13)  (97 333)  (97 333)  LC_6 Logic Functioning bit
 (48 13)  (102 333)  (102 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (54 334)  (54 334)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 334)  (55 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (71 334)  (71 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (76 334)  (76 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (77 334)  (77 334)  routing T_1_20.sp12_v_t_12 <X> T_1_20.lc_trk_g3_7
 (26 14)  (80 334)  (80 334)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 334)  (81 334)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 334)  (82 334)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 334)  (83 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (85 334)  (85 334)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 334)  (86 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 334)  (88 334)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (94 334)  (94 334)  LC_7 Logic Functioning bit
 (41 14)  (95 334)  (95 334)  LC_7 Logic Functioning bit
 (42 14)  (96 334)  (96 334)  LC_7 Logic Functioning bit
 (43 14)  (97 334)  (97 334)  LC_7 Logic Functioning bit
 (0 15)  (54 335)  (54 335)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (72 335)  (72 335)  routing T_1_20.sp4_r_v_b_45 <X> T_1_20.lc_trk_g3_5
 (26 15)  (80 335)  (80 335)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 335)  (82 335)  routing T_1_20.lc_trk_g2_7 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 335)  (83 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 335)  (84 335)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 335)  (85 335)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (94 335)  (94 335)  LC_7 Logic Functioning bit
 (41 15)  (95 335)  (95 335)  LC_7 Logic Functioning bit
 (42 15)  (96 335)  (96 335)  LC_7 Logic Functioning bit
 (43 15)  (97 335)  (97 335)  LC_7 Logic Functioning bit


LogicTile_2_20

 (14 0)  (122 320)  (122 320)  routing T_2_20.sp4_h_r_8 <X> T_2_20.lc_trk_g0_0
 (32 0)  (140 320)  (140 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 320)  (141 320)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 320)  (142 320)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 320)  (144 320)  LC_0 Logic Functioning bit
 (37 0)  (145 320)  (145 320)  LC_0 Logic Functioning bit
 (38 0)  (146 320)  (146 320)  LC_0 Logic Functioning bit
 (39 0)  (147 320)  (147 320)  LC_0 Logic Functioning bit
 (45 0)  (153 320)  (153 320)  LC_0 Logic Functioning bit
 (15 1)  (123 321)  (123 321)  routing T_2_20.sp4_h_r_8 <X> T_2_20.lc_trk_g0_0
 (16 1)  (124 321)  (124 321)  routing T_2_20.sp4_h_r_8 <X> T_2_20.lc_trk_g0_0
 (17 1)  (125 321)  (125 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (36 1)  (144 321)  (144 321)  LC_0 Logic Functioning bit
 (37 1)  (145 321)  (145 321)  LC_0 Logic Functioning bit
 (38 1)  (146 321)  (146 321)  LC_0 Logic Functioning bit
 (39 1)  (147 321)  (147 321)  LC_0 Logic Functioning bit
 (48 1)  (156 321)  (156 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (161 321)  (161 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (108 322)  (108 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (1 2)  (109 322)  (109 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (110 322)  (110 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (121 322)  (121 322)  routing T_2_20.sp4_h_r_2 <X> T_2_20.sp4_v_t_39
 (31 2)  (139 322)  (139 322)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 322)  (140 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 322)  (141 322)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 322)  (144 322)  LC_1 Logic Functioning bit
 (37 2)  (145 322)  (145 322)  LC_1 Logic Functioning bit
 (38 2)  (146 322)  (146 322)  LC_1 Logic Functioning bit
 (39 2)  (147 322)  (147 322)  LC_1 Logic Functioning bit
 (45 2)  (153 322)  (153 322)  LC_1 Logic Functioning bit
 (0 3)  (108 323)  (108 323)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (12 3)  (120 323)  (120 323)  routing T_2_20.sp4_h_r_2 <X> T_2_20.sp4_v_t_39
 (31 3)  (139 323)  (139 323)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 323)  (144 323)  LC_1 Logic Functioning bit
 (37 3)  (145 323)  (145 323)  LC_1 Logic Functioning bit
 (38 3)  (146 323)  (146 323)  LC_1 Logic Functioning bit
 (39 3)  (147 323)  (147 323)  LC_1 Logic Functioning bit
 (0 4)  (108 324)  (108 324)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (1 4)  (109 324)  (109 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (116 324)  (116 324)  routing T_2_20.sp4_v_b_10 <X> T_2_20.sp4_h_r_4
 (9 4)  (117 324)  (117 324)  routing T_2_20.sp4_v_b_10 <X> T_2_20.sp4_h_r_4
 (10 4)  (118 324)  (118 324)  routing T_2_20.sp4_v_b_10 <X> T_2_20.sp4_h_r_4
 (31 4)  (139 324)  (139 324)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 324)  (140 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 324)  (141 324)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 324)  (142 324)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 324)  (144 324)  LC_2 Logic Functioning bit
 (37 4)  (145 324)  (145 324)  LC_2 Logic Functioning bit
 (38 4)  (146 324)  (146 324)  LC_2 Logic Functioning bit
 (39 4)  (147 324)  (147 324)  LC_2 Logic Functioning bit
 (45 4)  (153 324)  (153 324)  LC_2 Logic Functioning bit
 (1 5)  (109 325)  (109 325)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (22 5)  (130 325)  (130 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (131 325)  (131 325)  routing T_2_20.sp4_h_r_2 <X> T_2_20.lc_trk_g1_2
 (24 5)  (132 325)  (132 325)  routing T_2_20.sp4_h_r_2 <X> T_2_20.lc_trk_g1_2
 (25 5)  (133 325)  (133 325)  routing T_2_20.sp4_h_r_2 <X> T_2_20.lc_trk_g1_2
 (36 5)  (144 325)  (144 325)  LC_2 Logic Functioning bit
 (37 5)  (145 325)  (145 325)  LC_2 Logic Functioning bit
 (38 5)  (146 325)  (146 325)  LC_2 Logic Functioning bit
 (39 5)  (147 325)  (147 325)  LC_2 Logic Functioning bit
 (51 5)  (159 325)  (159 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (119 326)  (119 326)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_40
 (13 6)  (121 326)  (121 326)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_40
 (14 6)  (122 326)  (122 326)  routing T_2_20.sp4_h_l_1 <X> T_2_20.lc_trk_g1_4
 (29 6)  (137 326)  (137 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (144 326)  (144 326)  LC_3 Logic Functioning bit
 (38 6)  (146 326)  (146 326)  LC_3 Logic Functioning bit
 (41 6)  (149 326)  (149 326)  LC_3 Logic Functioning bit
 (43 6)  (151 326)  (151 326)  LC_3 Logic Functioning bit
 (45 6)  (153 326)  (153 326)  LC_3 Logic Functioning bit
 (12 7)  (120 327)  (120 327)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_40
 (15 7)  (123 327)  (123 327)  routing T_2_20.sp4_h_l_1 <X> T_2_20.lc_trk_g1_4
 (16 7)  (124 327)  (124 327)  routing T_2_20.sp4_h_l_1 <X> T_2_20.lc_trk_g1_4
 (17 7)  (125 327)  (125 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (36 7)  (144 327)  (144 327)  LC_3 Logic Functioning bit
 (38 7)  (146 327)  (146 327)  LC_3 Logic Functioning bit
 (41 7)  (149 327)  (149 327)  LC_3 Logic Functioning bit
 (43 7)  (151 327)  (151 327)  LC_3 Logic Functioning bit
 (25 8)  (133 328)  (133 328)  routing T_2_20.sp4_v_t_23 <X> T_2_20.lc_trk_g2_2
 (32 8)  (140 328)  (140 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 328)  (142 328)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 328)  (144 328)  LC_4 Logic Functioning bit
 (37 8)  (145 328)  (145 328)  LC_4 Logic Functioning bit
 (38 8)  (146 328)  (146 328)  LC_4 Logic Functioning bit
 (39 8)  (147 328)  (147 328)  LC_4 Logic Functioning bit
 (45 8)  (153 328)  (153 328)  LC_4 Logic Functioning bit
 (22 9)  (130 329)  (130 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (131 329)  (131 329)  routing T_2_20.sp4_v_t_23 <X> T_2_20.lc_trk_g2_2
 (25 9)  (133 329)  (133 329)  routing T_2_20.sp4_v_t_23 <X> T_2_20.lc_trk_g2_2
 (31 9)  (139 329)  (139 329)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 329)  (144 329)  LC_4 Logic Functioning bit
 (37 9)  (145 329)  (145 329)  LC_4 Logic Functioning bit
 (38 9)  (146 329)  (146 329)  LC_4 Logic Functioning bit
 (39 9)  (147 329)  (147 329)  LC_4 Logic Functioning bit
 (13 10)  (121 330)  (121 330)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_45
 (25 10)  (133 330)  (133 330)  routing T_2_20.rgt_op_6 <X> T_2_20.lc_trk_g2_6
 (32 10)  (140 330)  (140 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 330)  (141 330)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 330)  (142 330)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 330)  (144 330)  LC_5 Logic Functioning bit
 (37 10)  (145 330)  (145 330)  LC_5 Logic Functioning bit
 (38 10)  (146 330)  (146 330)  LC_5 Logic Functioning bit
 (39 10)  (147 330)  (147 330)  LC_5 Logic Functioning bit
 (45 10)  (153 330)  (153 330)  LC_5 Logic Functioning bit
 (12 11)  (120 331)  (120 331)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_45
 (22 11)  (130 331)  (130 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (132 331)  (132 331)  routing T_2_20.rgt_op_6 <X> T_2_20.lc_trk_g2_6
 (31 11)  (139 331)  (139 331)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 331)  (144 331)  LC_5 Logic Functioning bit
 (37 11)  (145 331)  (145 331)  LC_5 Logic Functioning bit
 (38 11)  (146 331)  (146 331)  LC_5 Logic Functioning bit
 (39 11)  (147 331)  (147 331)  LC_5 Logic Functioning bit
 (14 12)  (122 332)  (122 332)  routing T_2_20.rgt_op_0 <X> T_2_20.lc_trk_g3_0
 (21 12)  (129 332)  (129 332)  routing T_2_20.rgt_op_3 <X> T_2_20.lc_trk_g3_3
 (22 12)  (130 332)  (130 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 332)  (132 332)  routing T_2_20.rgt_op_3 <X> T_2_20.lc_trk_g3_3
 (31 12)  (139 332)  (139 332)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 332)  (140 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 332)  (142 332)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 332)  (144 332)  LC_6 Logic Functioning bit
 (37 12)  (145 332)  (145 332)  LC_6 Logic Functioning bit
 (38 12)  (146 332)  (146 332)  LC_6 Logic Functioning bit
 (39 12)  (147 332)  (147 332)  LC_6 Logic Functioning bit
 (45 12)  (153 332)  (153 332)  LC_6 Logic Functioning bit
 (15 13)  (123 333)  (123 333)  routing T_2_20.rgt_op_0 <X> T_2_20.lc_trk_g3_0
 (17 13)  (125 333)  (125 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (144 333)  (144 333)  LC_6 Logic Functioning bit
 (37 13)  (145 333)  (145 333)  LC_6 Logic Functioning bit
 (38 13)  (146 333)  (146 333)  LC_6 Logic Functioning bit
 (39 13)  (147 333)  (147 333)  LC_6 Logic Functioning bit
 (0 14)  (108 334)  (108 334)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 334)  (109 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (119 334)  (119 334)  routing T_2_20.sp4_h_r_5 <X> T_2_20.sp4_v_t_46
 (13 14)  (121 334)  (121 334)  routing T_2_20.sp4_h_r_5 <X> T_2_20.sp4_v_t_46
 (14 14)  (122 334)  (122 334)  routing T_2_20.rgt_op_4 <X> T_2_20.lc_trk_g3_4
 (15 14)  (123 334)  (123 334)  routing T_2_20.rgt_op_5 <X> T_2_20.lc_trk_g3_5
 (17 14)  (125 334)  (125 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (126 334)  (126 334)  routing T_2_20.rgt_op_5 <X> T_2_20.lc_trk_g3_5
 (31 14)  (139 334)  (139 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 334)  (140 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 334)  (141 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 334)  (142 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 334)  (144 334)  LC_7 Logic Functioning bit
 (37 14)  (145 334)  (145 334)  LC_7 Logic Functioning bit
 (38 14)  (146 334)  (146 334)  LC_7 Logic Functioning bit
 (39 14)  (147 334)  (147 334)  LC_7 Logic Functioning bit
 (45 14)  (153 334)  (153 334)  LC_7 Logic Functioning bit
 (51 14)  (159 334)  (159 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 335)  (108 335)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (120 335)  (120 335)  routing T_2_20.sp4_h_r_5 <X> T_2_20.sp4_v_t_46
 (15 15)  (123 335)  (123 335)  routing T_2_20.rgt_op_4 <X> T_2_20.lc_trk_g3_4
 (17 15)  (125 335)  (125 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (36 15)  (144 335)  (144 335)  LC_7 Logic Functioning bit
 (37 15)  (145 335)  (145 335)  LC_7 Logic Functioning bit
 (38 15)  (146 335)  (146 335)  LC_7 Logic Functioning bit
 (39 15)  (147 335)  (147 335)  LC_7 Logic Functioning bit


LogicTile_3_20

 (27 0)  (189 320)  (189 320)  routing T_3_20.lc_trk_g1_0 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 320)  (191 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 320)  (194 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 320)  (195 320)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 320)  (196 320)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 320)  (198 320)  LC_0 Logic Functioning bit
 (38 0)  (200 320)  (200 320)  LC_0 Logic Functioning bit
 (41 0)  (203 320)  (203 320)  LC_0 Logic Functioning bit
 (43 0)  (205 320)  (205 320)  LC_0 Logic Functioning bit
 (45 0)  (207 320)  (207 320)  LC_0 Logic Functioning bit
 (46 0)  (208 320)  (208 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (184 321)  (184 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (185 321)  (185 321)  routing T_3_20.sp4_v_b_18 <X> T_3_20.lc_trk_g0_2
 (24 1)  (186 321)  (186 321)  routing T_3_20.sp4_v_b_18 <X> T_3_20.lc_trk_g0_2
 (28 1)  (190 321)  (190 321)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 321)  (191 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (198 321)  (198 321)  LC_0 Logic Functioning bit
 (38 1)  (200 321)  (200 321)  LC_0 Logic Functioning bit
 (40 1)  (202 321)  (202 321)  LC_0 Logic Functioning bit
 (42 1)  (204 321)  (204 321)  LC_0 Logic Functioning bit
 (48 1)  (210 321)  (210 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (213 321)  (213 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (162 322)  (162 322)  routing T_3_20.glb_netwk_7 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (1 2)  (163 322)  (163 322)  routing T_3_20.glb_netwk_7 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (164 322)  (164 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (187 322)  (187 322)  routing T_3_20.sp4_v_b_6 <X> T_3_20.lc_trk_g0_6
 (27 2)  (189 322)  (189 322)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 322)  (191 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 322)  (194 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 322)  (195 322)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 322)  (202 322)  LC_1 Logic Functioning bit
 (42 2)  (204 322)  (204 322)  LC_1 Logic Functioning bit
 (0 3)  (162 323)  (162 323)  routing T_3_20.glb_netwk_7 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (22 3)  (184 323)  (184 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (185 323)  (185 323)  routing T_3_20.sp4_v_b_6 <X> T_3_20.lc_trk_g0_6
 (30 3)  (192 323)  (192 323)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (40 3)  (202 323)  (202 323)  LC_1 Logic Functioning bit
 (42 3)  (204 323)  (204 323)  LC_1 Logic Functioning bit
 (5 4)  (167 324)  (167 324)  routing T_3_20.sp4_v_t_38 <X> T_3_20.sp4_h_r_3
 (14 4)  (176 324)  (176 324)  routing T_3_20.sp4_v_b_8 <X> T_3_20.lc_trk_g1_0
 (15 4)  (177 324)  (177 324)  routing T_3_20.sp4_h_l_4 <X> T_3_20.lc_trk_g1_1
 (16 4)  (178 324)  (178 324)  routing T_3_20.sp4_h_l_4 <X> T_3_20.lc_trk_g1_1
 (17 4)  (179 324)  (179 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (180 324)  (180 324)  routing T_3_20.sp4_h_l_4 <X> T_3_20.lc_trk_g1_1
 (21 4)  (183 324)  (183 324)  routing T_3_20.wire_logic_cluster/lc_3/out <X> T_3_20.lc_trk_g1_3
 (22 4)  (184 324)  (184 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (190 324)  (190 324)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 324)  (191 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 324)  (192 324)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (193 324)  (193 324)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 324)  (194 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 324)  (196 324)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (50 4)  (212 324)  (212 324)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (176 325)  (176 325)  routing T_3_20.sp4_v_b_8 <X> T_3_20.lc_trk_g1_0
 (16 5)  (178 325)  (178 325)  routing T_3_20.sp4_v_b_8 <X> T_3_20.lc_trk_g1_0
 (17 5)  (179 325)  (179 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (180 325)  (180 325)  routing T_3_20.sp4_h_l_4 <X> T_3_20.lc_trk_g1_1
 (27 5)  (189 325)  (189 325)  routing T_3_20.lc_trk_g1_1 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 325)  (191 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (42 5)  (204 325)  (204 325)  LC_2 Logic Functioning bit
 (48 5)  (210 325)  (210 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (176 326)  (176 326)  routing T_3_20.wire_logic_cluster/lc_4/out <X> T_3_20.lc_trk_g1_4
 (29 6)  (191 326)  (191 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 326)  (194 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 326)  (196 326)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 326)  (198 326)  LC_3 Logic Functioning bit
 (37 6)  (199 326)  (199 326)  LC_3 Logic Functioning bit
 (38 6)  (200 326)  (200 326)  LC_3 Logic Functioning bit
 (39 6)  (201 326)  (201 326)  LC_3 Logic Functioning bit
 (41 6)  (203 326)  (203 326)  LC_3 Logic Functioning bit
 (43 6)  (205 326)  (205 326)  LC_3 Logic Functioning bit
 (45 6)  (207 326)  (207 326)  LC_3 Logic Functioning bit
 (46 6)  (208 326)  (208 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (179 327)  (179 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (189 327)  (189 327)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 327)  (190 327)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 327)  (191 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 327)  (192 327)  routing T_3_20.lc_trk_g0_2 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 327)  (193 327)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (198 327)  (198 327)  LC_3 Logic Functioning bit
 (38 7)  (200 327)  (200 327)  LC_3 Logic Functioning bit
 (48 7)  (210 327)  (210 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (213 327)  (213 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (176 328)  (176 328)  routing T_3_20.wire_logic_cluster/lc_0/out <X> T_3_20.lc_trk_g2_0
 (25 8)  (187 328)  (187 328)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g2_2
 (27 8)  (189 328)  (189 328)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 328)  (191 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 328)  (192 328)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 328)  (194 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 328)  (195 328)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 328)  (196 328)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 328)  (198 328)  LC_4 Logic Functioning bit
 (38 8)  (200 328)  (200 328)  LC_4 Logic Functioning bit
 (41 8)  (203 328)  (203 328)  LC_4 Logic Functioning bit
 (43 8)  (205 328)  (205 328)  LC_4 Logic Functioning bit
 (45 8)  (207 328)  (207 328)  LC_4 Logic Functioning bit
 (46 8)  (208 328)  (208 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (213 328)  (213 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (179 329)  (179 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (184 329)  (184 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (185 329)  (185 329)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g2_2
 (25 9)  (187 329)  (187 329)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g2_2
 (26 9)  (188 329)  (188 329)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 329)  (190 329)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 329)  (191 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (199 329)  (199 329)  LC_4 Logic Functioning bit
 (39 9)  (201 329)  (201 329)  LC_4 Logic Functioning bit
 (41 9)  (203 329)  (203 329)  LC_4 Logic Functioning bit
 (43 9)  (205 329)  (205 329)  LC_4 Logic Functioning bit
 (17 10)  (179 330)  (179 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (180 330)  (180 330)  routing T_3_20.wire_logic_cluster/lc_5/out <X> T_3_20.lc_trk_g2_5
 (31 10)  (193 330)  (193 330)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 330)  (194 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (197 330)  (197 330)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.input_2_5
 (36 10)  (198 330)  (198 330)  LC_5 Logic Functioning bit
 (37 10)  (199 330)  (199 330)  LC_5 Logic Functioning bit
 (38 10)  (200 330)  (200 330)  LC_5 Logic Functioning bit
 (42 10)  (204 330)  (204 330)  LC_5 Logic Functioning bit
 (45 10)  (207 330)  (207 330)  LC_5 Logic Functioning bit
 (46 10)  (208 330)  (208 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (213 330)  (213 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (184 331)  (184 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (185 331)  (185 331)  routing T_3_20.sp12_v_b_14 <X> T_3_20.lc_trk_g2_6
 (27 11)  (189 331)  (189 331)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 331)  (190 331)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 331)  (191 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 331)  (193 331)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 331)  (194 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 331)  (195 331)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.input_2_5
 (36 11)  (198 331)  (198 331)  LC_5 Logic Functioning bit
 (37 11)  (199 331)  (199 331)  LC_5 Logic Functioning bit
 (39 11)  (201 331)  (201 331)  LC_5 Logic Functioning bit
 (43 11)  (205 331)  (205 331)  LC_5 Logic Functioning bit
 (3 12)  (165 332)  (165 332)  routing T_3_20.sp12_v_t_22 <X> T_3_20.sp12_h_r_1
 (26 12)  (188 332)  (188 332)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 332)  (189 332)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 332)  (190 332)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 332)  (191 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 332)  (192 332)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 332)  (194 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 332)  (195 332)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 332)  (196 332)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 332)  (198 332)  LC_6 Logic Functioning bit
 (38 12)  (200 332)  (200 332)  LC_6 Logic Functioning bit
 (41 12)  (203 332)  (203 332)  LC_6 Logic Functioning bit
 (43 12)  (205 332)  (205 332)  LC_6 Logic Functioning bit
 (45 12)  (207 332)  (207 332)  LC_6 Logic Functioning bit
 (47 12)  (209 332)  (209 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (179 333)  (179 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (188 333)  (188 333)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 333)  (190 333)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 333)  (191 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 333)  (192 333)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (37 13)  (199 333)  (199 333)  LC_6 Logic Functioning bit
 (39 13)  (201 333)  (201 333)  LC_6 Logic Functioning bit
 (41 13)  (203 333)  (203 333)  LC_6 Logic Functioning bit
 (43 13)  (205 333)  (205 333)  LC_6 Logic Functioning bit
 (48 13)  (210 333)  (210 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (162 334)  (162 334)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 334)  (163 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (166 334)  (166 334)  routing T_3_20.sp4_h_r_9 <X> T_3_20.sp4_v_t_44
 (15 14)  (177 334)  (177 334)  routing T_3_20.sp4_h_r_45 <X> T_3_20.lc_trk_g3_5
 (16 14)  (178 334)  (178 334)  routing T_3_20.sp4_h_r_45 <X> T_3_20.lc_trk_g3_5
 (17 14)  (179 334)  (179 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (180 334)  (180 334)  routing T_3_20.sp4_h_r_45 <X> T_3_20.lc_trk_g3_5
 (25 14)  (187 334)  (187 334)  routing T_3_20.wire_logic_cluster/lc_6/out <X> T_3_20.lc_trk_g3_6
 (0 15)  (162 335)  (162 335)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (163 335)  (163 335)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (5 15)  (167 335)  (167 335)  routing T_3_20.sp4_h_r_9 <X> T_3_20.sp4_v_t_44
 (8 15)  (170 335)  (170 335)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_v_t_47
 (10 15)  (172 335)  (172 335)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_v_t_47
 (18 15)  (180 335)  (180 335)  routing T_3_20.sp4_h_r_45 <X> T_3_20.lc_trk_g3_5
 (22 15)  (184 335)  (184 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_4_20

 (26 0)  (242 320)  (242 320)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 320)  (243 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 320)  (244 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 320)  (245 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 320)  (248 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 320)  (250 320)  routing T_4_20.lc_trk_g1_0 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 320)  (252 320)  LC_0 Logic Functioning bit
 (38 0)  (254 320)  (254 320)  LC_0 Logic Functioning bit
 (41 0)  (257 320)  (257 320)  LC_0 Logic Functioning bit
 (43 0)  (259 320)  (259 320)  LC_0 Logic Functioning bit
 (45 0)  (261 320)  (261 320)  LC_0 Logic Functioning bit
 (22 1)  (238 321)  (238 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (241 321)  (241 321)  routing T_4_20.sp4_r_v_b_33 <X> T_4_20.lc_trk_g0_2
 (26 1)  (242 321)  (242 321)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 321)  (243 321)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 321)  (245 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (253 321)  (253 321)  LC_0 Logic Functioning bit
 (39 1)  (255 321)  (255 321)  LC_0 Logic Functioning bit
 (41 1)  (257 321)  (257 321)  LC_0 Logic Functioning bit
 (43 1)  (259 321)  (259 321)  LC_0 Logic Functioning bit
 (47 1)  (263 321)  (263 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (216 322)  (216 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (1 2)  (217 322)  (217 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (218 322)  (218 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (238 322)  (238 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (241 322)  (241 322)  routing T_4_20.sp4_v_b_6 <X> T_4_20.lc_trk_g0_6
 (0 3)  (216 323)  (216 323)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (22 3)  (238 323)  (238 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (239 323)  (239 323)  routing T_4_20.sp4_v_b_6 <X> T_4_20.lc_trk_g0_6
 (15 4)  (231 324)  (231 324)  routing T_4_20.sp4_v_b_17 <X> T_4_20.lc_trk_g1_1
 (16 4)  (232 324)  (232 324)  routing T_4_20.sp4_v_b_17 <X> T_4_20.lc_trk_g1_1
 (17 4)  (233 324)  (233 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (243 324)  (243 324)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 324)  (244 324)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 324)  (245 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 324)  (248 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 324)  (250 324)  routing T_4_20.lc_trk_g1_0 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 324)  (252 324)  LC_2 Logic Functioning bit
 (38 4)  (254 324)  (254 324)  LC_2 Logic Functioning bit
 (41 4)  (257 324)  (257 324)  LC_2 Logic Functioning bit
 (43 4)  (259 324)  (259 324)  LC_2 Logic Functioning bit
 (45 4)  (261 324)  (261 324)  LC_2 Logic Functioning bit
 (46 4)  (262 324)  (262 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (220 325)  (220 325)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_h_r_3
 (15 5)  (231 325)  (231 325)  routing T_4_20.sp4_v_t_5 <X> T_4_20.lc_trk_g1_0
 (16 5)  (232 325)  (232 325)  routing T_4_20.sp4_v_t_5 <X> T_4_20.lc_trk_g1_0
 (17 5)  (233 325)  (233 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (242 325)  (242 325)  routing T_4_20.lc_trk_g0_2 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 325)  (245 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 325)  (246 325)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (37 5)  (253 325)  (253 325)  LC_2 Logic Functioning bit
 (39 5)  (255 325)  (255 325)  LC_2 Logic Functioning bit
 (41 5)  (257 325)  (257 325)  LC_2 Logic Functioning bit
 (43 5)  (259 325)  (259 325)  LC_2 Logic Functioning bit
 (47 5)  (263 325)  (263 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (264 325)  (264 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (228 326)  (228 326)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_40
 (17 6)  (233 326)  (233 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 326)  (234 326)  routing T_4_20.wire_logic_cluster/lc_5/out <X> T_4_20.lc_trk_g1_5
 (21 6)  (237 326)  (237 326)  routing T_4_20.sp4_v_b_15 <X> T_4_20.lc_trk_g1_7
 (22 6)  (238 326)  (238 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (239 326)  (239 326)  routing T_4_20.sp4_v_b_15 <X> T_4_20.lc_trk_g1_7
 (25 6)  (241 326)  (241 326)  routing T_4_20.sp4_h_r_14 <X> T_4_20.lc_trk_g1_6
 (26 6)  (242 326)  (242 326)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (31 6)  (247 326)  (247 326)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 326)  (248 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (252 326)  (252 326)  LC_3 Logic Functioning bit
 (38 6)  (254 326)  (254 326)  LC_3 Logic Functioning bit
 (11 7)  (227 327)  (227 327)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_40
 (13 7)  (229 327)  (229 327)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_40
 (21 7)  (237 327)  (237 327)  routing T_4_20.sp4_v_b_15 <X> T_4_20.lc_trk_g1_7
 (22 7)  (238 327)  (238 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (239 327)  (239 327)  routing T_4_20.sp4_h_r_14 <X> T_4_20.lc_trk_g1_6
 (24 7)  (240 327)  (240 327)  routing T_4_20.sp4_h_r_14 <X> T_4_20.lc_trk_g1_6
 (26 7)  (242 327)  (242 327)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 327)  (243 327)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 327)  (245 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 327)  (247 327)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (253 327)  (253 327)  LC_3 Logic Functioning bit
 (39 7)  (255 327)  (255 327)  LC_3 Logic Functioning bit
 (48 7)  (264 327)  (264 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (9 8)  (225 328)  (225 328)  routing T_4_20.sp4_v_t_42 <X> T_4_20.sp4_h_r_7
 (31 8)  (247 328)  (247 328)  routing T_4_20.lc_trk_g0_7 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 328)  (248 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (252 328)  (252 328)  LC_4 Logic Functioning bit
 (37 8)  (253 328)  (253 328)  LC_4 Logic Functioning bit
 (38 8)  (254 328)  (254 328)  LC_4 Logic Functioning bit
 (39 8)  (255 328)  (255 328)  LC_4 Logic Functioning bit
 (42 8)  (258 328)  (258 328)  LC_4 Logic Functioning bit
 (43 8)  (259 328)  (259 328)  LC_4 Logic Functioning bit
 (50 8)  (266 328)  (266 328)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (269 328)  (269 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (31 9)  (247 329)  (247 329)  routing T_4_20.lc_trk_g0_7 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 329)  (252 329)  LC_4 Logic Functioning bit
 (37 9)  (253 329)  (253 329)  LC_4 Logic Functioning bit
 (38 9)  (254 329)  (254 329)  LC_4 Logic Functioning bit
 (39 9)  (255 329)  (255 329)  LC_4 Logic Functioning bit
 (42 9)  (258 329)  (258 329)  LC_4 Logic Functioning bit
 (43 9)  (259 329)  (259 329)  LC_4 Logic Functioning bit
 (27 10)  (243 330)  (243 330)  routing T_4_20.lc_trk_g1_1 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 330)  (245 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 330)  (247 330)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 330)  (248 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 330)  (250 330)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 330)  (252 330)  LC_5 Logic Functioning bit
 (37 10)  (253 330)  (253 330)  LC_5 Logic Functioning bit
 (38 10)  (254 330)  (254 330)  LC_5 Logic Functioning bit
 (39 10)  (255 330)  (255 330)  LC_5 Logic Functioning bit
 (41 10)  (257 330)  (257 330)  LC_5 Logic Functioning bit
 (43 10)  (259 330)  (259 330)  LC_5 Logic Functioning bit
 (45 10)  (261 330)  (261 330)  LC_5 Logic Functioning bit
 (46 10)  (262 330)  (262 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (13 11)  (229 331)  (229 331)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_h_l_45
 (27 11)  (243 331)  (243 331)  routing T_4_20.lc_trk_g1_0 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 331)  (245 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (252 331)  (252 331)  LC_5 Logic Functioning bit
 (38 11)  (254 331)  (254 331)  LC_5 Logic Functioning bit
 (53 11)  (269 331)  (269 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 12)  (216 332)  (216 332)  routing T_4_20.glb_netwk_6 <X> T_4_20.glb2local_3
 (1 12)  (217 332)  (217 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (14 12)  (230 332)  (230 332)  routing T_4_20.wire_logic_cluster/lc_0/out <X> T_4_20.lc_trk_g3_0
 (25 12)  (241 332)  (241 332)  routing T_4_20.wire_logic_cluster/lc_2/out <X> T_4_20.lc_trk_g3_2
 (1 13)  (217 333)  (217 333)  routing T_4_20.glb_netwk_6 <X> T_4_20.glb2local_3
 (17 13)  (233 333)  (233 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (238 333)  (238 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (216 334)  (216 334)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 334)  (217 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (232 334)  (232 334)  routing T_4_20.sp12_v_t_10 <X> T_4_20.lc_trk_g3_5
 (17 14)  (233 334)  (233 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (216 335)  (216 335)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (217 335)  (217 335)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (13 15)  (229 335)  (229 335)  routing T_4_20.sp4_v_b_6 <X> T_4_20.sp4_h_l_46


LogicTile_5_20

 (10 0)  (280 320)  (280 320)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_h_r_1
 (13 1)  (283 321)  (283 321)  routing T_5_20.sp4_v_t_44 <X> T_5_20.sp4_h_r_2
 (5 8)  (275 328)  (275 328)  routing T_5_20.sp4_v_t_43 <X> T_5_20.sp4_h_r_6
 (10 12)  (280 332)  (280 332)  routing T_5_20.sp4_v_t_40 <X> T_5_20.sp4_h_r_10
 (12 12)  (282 332)  (282 332)  routing T_5_20.sp4_v_t_46 <X> T_5_20.sp4_h_r_11


RAM_Tile_6_20

 (8 3)  (332 323)  (332 323)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_v_t_36
 (9 3)  (333 323)  (333 323)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_v_t_36
 (10 12)  (334 332)  (334 332)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_h_r_10


LogicTile_7_20

 (15 8)  (381 328)  (381 328)  routing T_7_20.sp4_h_r_25 <X> T_7_20.lc_trk_g2_1
 (16 8)  (382 328)  (382 328)  routing T_7_20.sp4_h_r_25 <X> T_7_20.lc_trk_g2_1
 (17 8)  (383 328)  (383 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (384 329)  (384 329)  routing T_7_20.sp4_h_r_25 <X> T_7_20.lc_trk_g2_1
 (22 9)  (388 329)  (388 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (389 329)  (389 329)  routing T_7_20.sp4_h_l_15 <X> T_7_20.lc_trk_g2_2
 (24 9)  (390 329)  (390 329)  routing T_7_20.sp4_h_l_15 <X> T_7_20.lc_trk_g2_2
 (25 9)  (391 329)  (391 329)  routing T_7_20.sp4_h_l_15 <X> T_7_20.lc_trk_g2_2
 (10 12)  (376 332)  (376 332)  routing T_7_20.sp4_v_t_40 <X> T_7_20.sp4_h_r_10
 (25 12)  (391 332)  (391 332)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g3_2
 (26 12)  (392 332)  (392 332)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 332)  (393 332)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 332)  (394 332)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 332)  (395 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 332)  (398 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 332)  (399 332)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 332)  (402 332)  LC_6 Logic Functioning bit
 (42 12)  (408 332)  (408 332)  LC_6 Logic Functioning bit
 (43 12)  (409 332)  (409 332)  LC_6 Logic Functioning bit
 (22 13)  (388 333)  (388 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (389 333)  (389 333)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g3_2
 (24 13)  (390 333)  (390 333)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g3_2
 (25 13)  (391 333)  (391 333)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g3_2
 (27 13)  (393 333)  (393 333)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 333)  (394 333)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 333)  (395 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 333)  (396 333)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 333)  (398 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (399 333)  (399 333)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.input_2_6
 (35 13)  (401 333)  (401 333)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.input_2_6
 (36 13)  (402 333)  (402 333)  LC_6 Logic Functioning bit
 (37 13)  (403 333)  (403 333)  LC_6 Logic Functioning bit
 (38 13)  (404 333)  (404 333)  LC_6 Logic Functioning bit
 (42 13)  (408 333)  (408 333)  LC_6 Logic Functioning bit
 (43 13)  (409 333)  (409 333)  LC_6 Logic Functioning bit
 (47 13)  (413 333)  (413 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (17 14)  (383 334)  (383 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_8_20

 (26 0)  (446 320)  (446 320)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (448 320)  (448 320)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 320)  (449 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 320)  (450 320)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 320)  (451 320)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 320)  (452 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 320)  (453 320)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 320)  (454 320)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_0/in_3
 (22 1)  (442 321)  (442 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (443 321)  (443 321)  routing T_8_20.sp12_h_r_10 <X> T_8_20.lc_trk_g0_2
 (26 1)  (446 321)  (446 321)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 321)  (448 321)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 321)  (449 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (457 321)  (457 321)  LC_0 Logic Functioning bit
 (39 1)  (459 321)  (459 321)  LC_0 Logic Functioning bit
 (0 2)  (420 322)  (420 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (1 2)  (421 322)  (421 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (2 2)  (422 322)  (422 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (446 322)  (446 322)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 322)  (447 322)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 322)  (449 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 322)  (450 322)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 322)  (451 322)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 322)  (452 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 322)  (454 322)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 322)  (455 322)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.input_2_1
 (36 2)  (456 322)  (456 322)  LC_1 Logic Functioning bit
 (37 2)  (457 322)  (457 322)  LC_1 Logic Functioning bit
 (43 2)  (463 322)  (463 322)  LC_1 Logic Functioning bit
 (0 3)  (420 323)  (420 323)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (27 3)  (447 323)  (447 323)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 323)  (448 323)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 323)  (449 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 323)  (450 323)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (452 323)  (452 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (453 323)  (453 323)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.input_2_1
 (36 3)  (456 323)  (456 323)  LC_1 Logic Functioning bit
 (14 4)  (434 324)  (434 324)  routing T_8_20.wire_logic_cluster/lc_0/out <X> T_8_20.lc_trk_g1_0
 (15 4)  (435 324)  (435 324)  routing T_8_20.sp4_v_b_17 <X> T_8_20.lc_trk_g1_1
 (16 4)  (436 324)  (436 324)  routing T_8_20.sp4_v_b_17 <X> T_8_20.lc_trk_g1_1
 (17 4)  (437 324)  (437 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (441 324)  (441 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (22 4)  (442 324)  (442 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (443 324)  (443 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (24 4)  (444 324)  (444 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (27 4)  (447 324)  (447 324)  routing T_8_20.lc_trk_g1_0 <X> T_8_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 324)  (449 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 324)  (452 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 324)  (453 324)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 324)  (454 324)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 324)  (456 324)  LC_2 Logic Functioning bit
 (37 4)  (457 324)  (457 324)  LC_2 Logic Functioning bit
 (38 4)  (458 324)  (458 324)  LC_2 Logic Functioning bit
 (41 4)  (461 324)  (461 324)  LC_2 Logic Functioning bit
 (42 4)  (462 324)  (462 324)  LC_2 Logic Functioning bit
 (43 4)  (463 324)  (463 324)  LC_2 Logic Functioning bit
 (50 4)  (470 324)  (470 324)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (437 325)  (437 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (446 325)  (446 325)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 325)  (448 325)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 325)  (449 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 325)  (451 325)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 325)  (456 325)  LC_2 Logic Functioning bit
 (37 5)  (457 325)  (457 325)  LC_2 Logic Functioning bit
 (38 5)  (458 325)  (458 325)  LC_2 Logic Functioning bit
 (39 5)  (459 325)  (459 325)  LC_2 Logic Functioning bit
 (41 5)  (461 325)  (461 325)  LC_2 Logic Functioning bit
 (42 5)  (462 325)  (462 325)  LC_2 Logic Functioning bit
 (43 5)  (463 325)  (463 325)  LC_2 Logic Functioning bit
 (17 6)  (437 326)  (437 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 326)  (438 326)  routing T_8_20.wire_logic_cluster/lc_5/out <X> T_8_20.lc_trk_g1_5
 (21 6)  (441 326)  (441 326)  routing T_8_20.wire_logic_cluster/lc_7/out <X> T_8_20.lc_trk_g1_7
 (22 6)  (442 326)  (442 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (446 326)  (446 326)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 326)  (447 326)  routing T_8_20.lc_trk_g3_1 <X> T_8_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 326)  (448 326)  routing T_8_20.lc_trk_g3_1 <X> T_8_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 326)  (449 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 326)  (451 326)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 326)  (452 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 326)  (453 326)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (454 326)  (454 326)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (460 326)  (460 326)  LC_3 Logic Functioning bit
 (41 6)  (461 326)  (461 326)  LC_3 Logic Functioning bit
 (50 6)  (470 326)  (470 326)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (442 327)  (442 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (445 327)  (445 327)  routing T_8_20.sp4_r_v_b_30 <X> T_8_20.lc_trk_g1_6
 (26 7)  (446 327)  (446 327)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 327)  (447 327)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 327)  (449 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (456 327)  (456 327)  LC_3 Logic Functioning bit
 (37 7)  (457 327)  (457 327)  LC_3 Logic Functioning bit
 (38 7)  (458 327)  (458 327)  LC_3 Logic Functioning bit
 (39 7)  (459 327)  (459 327)  LC_3 Logic Functioning bit
 (42 7)  (462 327)  (462 327)  LC_3 Logic Functioning bit
 (43 7)  (463 327)  (463 327)  LC_3 Logic Functioning bit
 (51 7)  (471 327)  (471 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (441 328)  (441 328)  routing T_8_20.sp4_h_r_43 <X> T_8_20.lc_trk_g2_3
 (22 8)  (442 328)  (442 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (443 328)  (443 328)  routing T_8_20.sp4_h_r_43 <X> T_8_20.lc_trk_g2_3
 (24 8)  (444 328)  (444 328)  routing T_8_20.sp4_h_r_43 <X> T_8_20.lc_trk_g2_3
 (21 9)  (441 329)  (441 329)  routing T_8_20.sp4_h_r_43 <X> T_8_20.lc_trk_g2_3
 (22 9)  (442 329)  (442 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (444 329)  (444 329)  routing T_8_20.tnr_op_2 <X> T_8_20.lc_trk_g2_2
 (16 10)  (436 330)  (436 330)  routing T_8_20.sp4_v_b_37 <X> T_8_20.lc_trk_g2_5
 (17 10)  (437 330)  (437 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (438 330)  (438 330)  routing T_8_20.sp4_v_b_37 <X> T_8_20.lc_trk_g2_5
 (21 10)  (441 330)  (441 330)  routing T_8_20.sp4_h_l_34 <X> T_8_20.lc_trk_g2_7
 (22 10)  (442 330)  (442 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (443 330)  (443 330)  routing T_8_20.sp4_h_l_34 <X> T_8_20.lc_trk_g2_7
 (24 10)  (444 330)  (444 330)  routing T_8_20.sp4_h_l_34 <X> T_8_20.lc_trk_g2_7
 (25 10)  (445 330)  (445 330)  routing T_8_20.wire_logic_cluster/lc_6/out <X> T_8_20.lc_trk_g2_6
 (26 10)  (446 330)  (446 330)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (449 330)  (449 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (451 330)  (451 330)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 330)  (452 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 330)  (454 330)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (458 330)  (458 330)  LC_5 Logic Functioning bit
 (39 10)  (459 330)  (459 330)  LC_5 Logic Functioning bit
 (45 10)  (465 330)  (465 330)  LC_5 Logic Functioning bit
 (18 11)  (438 331)  (438 331)  routing T_8_20.sp4_v_b_37 <X> T_8_20.lc_trk_g2_5
 (21 11)  (441 331)  (441 331)  routing T_8_20.sp4_h_l_34 <X> T_8_20.lc_trk_g2_7
 (22 11)  (442 331)  (442 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (446 331)  (446 331)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 331)  (448 331)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 331)  (449 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 331)  (450 331)  routing T_8_20.lc_trk_g0_2 <X> T_8_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (452 331)  (452 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (453 331)  (453 331)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input_2_5
 (34 11)  (454 331)  (454 331)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input_2_5
 (36 11)  (456 331)  (456 331)  LC_5 Logic Functioning bit
 (37 11)  (457 331)  (457 331)  LC_5 Logic Functioning bit
 (38 11)  (458 331)  (458 331)  LC_5 Logic Functioning bit
 (39 11)  (459 331)  (459 331)  LC_5 Logic Functioning bit
 (42 11)  (462 331)  (462 331)  LC_5 Logic Functioning bit
 (43 11)  (463 331)  (463 331)  LC_5 Logic Functioning bit
 (46 11)  (466 331)  (466 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (424 332)  (424 332)  routing T_8_20.sp4_h_l_38 <X> T_8_20.sp4_v_b_9
 (6 12)  (426 332)  (426 332)  routing T_8_20.sp4_h_l_38 <X> T_8_20.sp4_v_b_9
 (15 12)  (435 332)  (435 332)  routing T_8_20.sp4_h_r_25 <X> T_8_20.lc_trk_g3_1
 (16 12)  (436 332)  (436 332)  routing T_8_20.sp4_h_r_25 <X> T_8_20.lc_trk_g3_1
 (17 12)  (437 332)  (437 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (445 332)  (445 332)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g3_2
 (26 12)  (446 332)  (446 332)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (448 332)  (448 332)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 332)  (449 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 332)  (452 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 332)  (453 332)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 332)  (454 332)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (457 332)  (457 332)  LC_6 Logic Functioning bit
 (38 12)  (458 332)  (458 332)  LC_6 Logic Functioning bit
 (41 12)  (461 332)  (461 332)  LC_6 Logic Functioning bit
 (43 12)  (463 332)  (463 332)  LC_6 Logic Functioning bit
 (45 12)  (465 332)  (465 332)  LC_6 Logic Functioning bit
 (5 13)  (425 333)  (425 333)  routing T_8_20.sp4_h_l_38 <X> T_8_20.sp4_v_b_9
 (13 13)  (433 333)  (433 333)  routing T_8_20.sp4_v_t_43 <X> T_8_20.sp4_h_r_11
 (15 13)  (435 333)  (435 333)  routing T_8_20.sp4_v_t_29 <X> T_8_20.lc_trk_g3_0
 (16 13)  (436 333)  (436 333)  routing T_8_20.sp4_v_t_29 <X> T_8_20.lc_trk_g3_0
 (17 13)  (437 333)  (437 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (438 333)  (438 333)  routing T_8_20.sp4_h_r_25 <X> T_8_20.lc_trk_g3_1
 (22 13)  (442 333)  (442 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (443 333)  (443 333)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g3_2
 (24 13)  (444 333)  (444 333)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g3_2
 (26 13)  (446 333)  (446 333)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 333)  (448 333)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 333)  (449 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 333)  (450 333)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (452 333)  (452 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (454 333)  (454 333)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.input_2_6
 (35 13)  (455 333)  (455 333)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.input_2_6
 (37 13)  (457 333)  (457 333)  LC_6 Logic Functioning bit
 (38 13)  (458 333)  (458 333)  LC_6 Logic Functioning bit
 (40 13)  (460 333)  (460 333)  LC_6 Logic Functioning bit
 (42 13)  (462 333)  (462 333)  LC_6 Logic Functioning bit
 (48 13)  (468 333)  (468 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (420 334)  (420 334)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 334)  (421 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (434 334)  (434 334)  routing T_8_20.sp4_h_r_36 <X> T_8_20.lc_trk_g3_4
 (15 14)  (435 334)  (435 334)  routing T_8_20.sp4_v_t_32 <X> T_8_20.lc_trk_g3_5
 (16 14)  (436 334)  (436 334)  routing T_8_20.sp4_v_t_32 <X> T_8_20.lc_trk_g3_5
 (17 14)  (437 334)  (437 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (445 334)  (445 334)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6
 (26 14)  (446 334)  (446 334)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 334)  (447 334)  routing T_8_20.lc_trk_g1_1 <X> T_8_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 334)  (449 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (451 334)  (451 334)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 334)  (452 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (454 334)  (454 334)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (458 334)  (458 334)  LC_7 Logic Functioning bit
 (39 14)  (459 334)  (459 334)  LC_7 Logic Functioning bit
 (45 14)  (465 334)  (465 334)  LC_7 Logic Functioning bit
 (0 15)  (420 335)  (420 335)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_logic_cluster/lc_7/s_r
 (5 15)  (425 335)  (425 335)  routing T_8_20.sp4_h_l_44 <X> T_8_20.sp4_v_t_44
 (15 15)  (435 335)  (435 335)  routing T_8_20.sp4_h_r_36 <X> T_8_20.lc_trk_g3_4
 (16 15)  (436 335)  (436 335)  routing T_8_20.sp4_h_r_36 <X> T_8_20.lc_trk_g3_4
 (17 15)  (437 335)  (437 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (442 335)  (442 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (443 335)  (443 335)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6
 (24 15)  (444 335)  (444 335)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6
 (25 15)  (445 335)  (445 335)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6
 (26 15)  (446 335)  (446 335)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (447 335)  (447 335)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 335)  (448 335)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 335)  (449 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 335)  (451 335)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 335)  (452 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (453 335)  (453 335)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input_2_7
 (34 15)  (454 335)  (454 335)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input_2_7
 (36 15)  (456 335)  (456 335)  LC_7 Logic Functioning bit
 (37 15)  (457 335)  (457 335)  LC_7 Logic Functioning bit
 (38 15)  (458 335)  (458 335)  LC_7 Logic Functioning bit
 (39 15)  (459 335)  (459 335)  LC_7 Logic Functioning bit
 (42 15)  (462 335)  (462 335)  LC_7 Logic Functioning bit
 (43 15)  (463 335)  (463 335)  LC_7 Logic Functioning bit
 (46 15)  (466 335)  (466 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_20

 (8 3)  (482 323)  (482 323)  routing T_9_20.sp4_h_l_36 <X> T_9_20.sp4_v_t_36
 (9 4)  (483 324)  (483 324)  routing T_9_20.sp4_v_t_41 <X> T_9_20.sp4_h_r_4
 (10 12)  (484 332)  (484 332)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_r_10
 (4 13)  (478 333)  (478 333)  routing T_9_20.sp4_h_l_36 <X> T_9_20.sp4_h_r_9
 (6 13)  (480 333)  (480 333)  routing T_9_20.sp4_h_l_36 <X> T_9_20.sp4_h_r_9


LogicTile_10_20

 (15 0)  (543 320)  (543 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (16 0)  (544 320)  (544 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (17 0)  (545 320)  (545 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (546 320)  (546 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (26 0)  (554 320)  (554 320)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (556 320)  (556 320)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 320)  (557 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 320)  (558 320)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (560 320)  (560 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 320)  (561 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 320)  (562 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 320)  (563 320)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_0
 (42 0)  (570 320)  (570 320)  LC_0 Logic Functioning bit
 (18 1)  (546 321)  (546 321)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (26 1)  (554 321)  (554 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 321)  (556 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 321)  (557 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 321)  (558 321)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (559 321)  (559 321)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 321)  (560 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (561 321)  (561 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_0
 (34 1)  (562 321)  (562 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_0
 (35 1)  (563 321)  (563 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_0
 (36 1)  (564 321)  (564 321)  LC_0 Logic Functioning bit
 (42 1)  (570 321)  (570 321)  LC_0 Logic Functioning bit
 (43 1)  (571 321)  (571 321)  LC_0 Logic Functioning bit
 (8 2)  (536 322)  (536 322)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_h_l_36
 (9 2)  (537 322)  (537 322)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_h_l_36
 (10 2)  (538 322)  (538 322)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_h_l_36
 (14 2)  (542 322)  (542 322)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g0_4
 (21 2)  (549 322)  (549 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (22 2)  (550 322)  (550 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (551 322)  (551 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (24 2)  (552 322)  (552 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (28 2)  (556 322)  (556 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 322)  (557 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 322)  (558 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (560 322)  (560 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 322)  (561 322)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 322)  (564 322)  LC_1 Logic Functioning bit
 (37 2)  (565 322)  (565 322)  LC_1 Logic Functioning bit
 (41 2)  (569 322)  (569 322)  LC_1 Logic Functioning bit
 (42 2)  (570 322)  (570 322)  LC_1 Logic Functioning bit
 (43 2)  (571 322)  (571 322)  LC_1 Logic Functioning bit
 (50 2)  (578 322)  (578 322)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (542 323)  (542 323)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g0_4
 (15 3)  (543 323)  (543 323)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g0_4
 (16 3)  (544 323)  (544 323)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g0_4
 (17 3)  (545 323)  (545 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (549 323)  (549 323)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (31 3)  (559 323)  (559 323)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (564 323)  (564 323)  LC_1 Logic Functioning bit
 (37 3)  (565 323)  (565 323)  LC_1 Logic Functioning bit
 (41 3)  (569 323)  (569 323)  LC_1 Logic Functioning bit
 (42 3)  (570 323)  (570 323)  LC_1 Logic Functioning bit
 (43 3)  (571 323)  (571 323)  LC_1 Logic Functioning bit
 (19 7)  (547 327)  (547 327)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 9)  (550 329)  (550 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (552 329)  (552 329)  routing T_10_20.tnl_op_2 <X> T_10_20.lc_trk_g2_2
 (25 9)  (553 329)  (553 329)  routing T_10_20.tnl_op_2 <X> T_10_20.lc_trk_g2_2
 (15 10)  (543 330)  (543 330)  routing T_10_20.tnl_op_5 <X> T_10_20.lc_trk_g2_5
 (17 10)  (545 330)  (545 330)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (549 330)  (549 330)  routing T_10_20.sp4_h_l_34 <X> T_10_20.lc_trk_g2_7
 (22 10)  (550 330)  (550 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (551 330)  (551 330)  routing T_10_20.sp4_h_l_34 <X> T_10_20.lc_trk_g2_7
 (24 10)  (552 330)  (552 330)  routing T_10_20.sp4_h_l_34 <X> T_10_20.lc_trk_g2_7
 (25 10)  (553 330)  (553 330)  routing T_10_20.sp4_h_r_38 <X> T_10_20.lc_trk_g2_6
 (26 10)  (554 330)  (554 330)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (555 330)  (555 330)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (556 330)  (556 330)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 330)  (557 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (559 330)  (559 330)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 330)  (560 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (564 330)  (564 330)  LC_5 Logic Functioning bit
 (39 10)  (567 330)  (567 330)  LC_5 Logic Functioning bit
 (41 10)  (569 330)  (569 330)  LC_5 Logic Functioning bit
 (43 10)  (571 330)  (571 330)  LC_5 Logic Functioning bit
 (52 10)  (580 330)  (580 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (545 331)  (545 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (546 331)  (546 331)  routing T_10_20.tnl_op_5 <X> T_10_20.lc_trk_g2_5
 (21 11)  (549 331)  (549 331)  routing T_10_20.sp4_h_l_34 <X> T_10_20.lc_trk_g2_7
 (22 11)  (550 331)  (550 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (551 331)  (551 331)  routing T_10_20.sp4_h_r_38 <X> T_10_20.lc_trk_g2_6
 (24 11)  (552 331)  (552 331)  routing T_10_20.sp4_h_r_38 <X> T_10_20.lc_trk_g2_6
 (28 11)  (556 331)  (556 331)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 331)  (557 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (560 331)  (560 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (564 331)  (564 331)  LC_5 Logic Functioning bit
 (38 11)  (566 331)  (566 331)  LC_5 Logic Functioning bit
 (41 11)  (569 331)  (569 331)  LC_5 Logic Functioning bit
 (43 11)  (571 331)  (571 331)  LC_5 Logic Functioning bit
 (16 12)  (544 332)  (544 332)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g3_1
 (17 12)  (545 332)  (545 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (546 332)  (546 332)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g3_1
 (25 12)  (553 332)  (553 332)  routing T_10_20.sp4_h_r_34 <X> T_10_20.lc_trk_g3_2
 (26 12)  (554 332)  (554 332)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (557 332)  (557 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 332)  (558 332)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 332)  (559 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 332)  (560 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 332)  (561 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (563 332)  (563 332)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (41 12)  (569 332)  (569 332)  LC_6 Logic Functioning bit
 (51 12)  (579 332)  (579 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (546 333)  (546 333)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g3_1
 (22 13)  (550 333)  (550 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (551 333)  (551 333)  routing T_10_20.sp4_h_r_34 <X> T_10_20.lc_trk_g3_2
 (24 13)  (552 333)  (552 333)  routing T_10_20.sp4_h_r_34 <X> T_10_20.lc_trk_g3_2
 (28 13)  (556 333)  (556 333)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 333)  (557 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 333)  (558 333)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 333)  (559 333)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 333)  (560 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (561 333)  (561 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (34 13)  (562 333)  (562 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (35 13)  (563 333)  (563 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (22 14)  (550 334)  (550 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (8 15)  (536 335)  (536 335)  routing T_10_20.sp4_h_l_47 <X> T_10_20.sp4_v_t_47
 (21 15)  (549 335)  (549 335)  routing T_10_20.sp4_r_v_b_47 <X> T_10_20.lc_trk_g3_7


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_1_19

 (21 0)  (75 304)  (75 304)  routing T_1_19.wire_logic_cluster/lc_3/out <X> T_1_19.lc_trk_g0_3
 (22 0)  (76 304)  (76 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (83 304)  (83 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 304)  (84 304)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (44 0)  (98 304)  (98 304)  LC_0 Logic Functioning bit
 (30 1)  (84 305)  (84 305)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (50 1)  (104 305)  (104 305)  Carry_In_Mux bit 

 (0 2)  (54 306)  (54 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (1 2)  (55 306)  (55 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (56 306)  (56 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 306)  (68 306)  routing T_1_19.sp4_h_l_1 <X> T_1_19.lc_trk_g0_4
 (17 2)  (71 306)  (71 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (72 306)  (72 306)  routing T_1_19.wire_logic_cluster/lc_5/out <X> T_1_19.lc_trk_g0_5
 (22 2)  (76 306)  (76 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (78 306)  (78 306)  routing T_1_19.top_op_7 <X> T_1_19.lc_trk_g0_7
 (27 2)  (81 306)  (81 306)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 306)  (82 306)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 306)  (83 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (85 306)  (85 306)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 306)  (86 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 306)  (87 306)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (94 306)  (94 306)  LC_1 Logic Functioning bit
 (41 2)  (95 306)  (95 306)  LC_1 Logic Functioning bit
 (42 2)  (96 306)  (96 306)  LC_1 Logic Functioning bit
 (43 2)  (97 306)  (97 306)  LC_1 Logic Functioning bit
 (44 2)  (98 306)  (98 306)  LC_1 Logic Functioning bit
 (0 3)  (54 307)  (54 307)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (15 3)  (69 307)  (69 307)  routing T_1_19.sp4_h_l_1 <X> T_1_19.lc_trk_g0_4
 (16 3)  (70 307)  (70 307)  routing T_1_19.sp4_h_l_1 <X> T_1_19.lc_trk_g0_4
 (17 3)  (71 307)  (71 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (75 307)  (75 307)  routing T_1_19.top_op_7 <X> T_1_19.lc_trk_g0_7
 (22 3)  (76 307)  (76 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (77 307)  (77 307)  routing T_1_19.sp12_h_l_21 <X> T_1_19.lc_trk_g0_6
 (25 3)  (79 307)  (79 307)  routing T_1_19.sp12_h_l_21 <X> T_1_19.lc_trk_g0_6
 (40 3)  (94 307)  (94 307)  LC_1 Logic Functioning bit
 (41 3)  (95 307)  (95 307)  LC_1 Logic Functioning bit
 (42 3)  (96 307)  (96 307)  LC_1 Logic Functioning bit
 (43 3)  (97 307)  (97 307)  LC_1 Logic Functioning bit
 (25 4)  (79 308)  (79 308)  routing T_1_19.wire_logic_cluster/lc_2/out <X> T_1_19.lc_trk_g1_2
 (27 4)  (81 308)  (81 308)  routing T_1_19.lc_trk_g1_2 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 308)  (83 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 308)  (85 308)  routing T_1_19.lc_trk_g0_5 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 308)  (86 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (89 308)  (89 308)  routing T_1_19.lc_trk_g0_6 <X> T_1_19.input_2_2
 (40 4)  (94 308)  (94 308)  LC_2 Logic Functioning bit
 (41 4)  (95 308)  (95 308)  LC_2 Logic Functioning bit
 (42 4)  (96 308)  (96 308)  LC_2 Logic Functioning bit
 (43 4)  (97 308)  (97 308)  LC_2 Logic Functioning bit
 (44 4)  (98 308)  (98 308)  LC_2 Logic Functioning bit
 (22 5)  (76 309)  (76 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (84 309)  (84 309)  routing T_1_19.lc_trk_g1_2 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 309)  (86 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (89 309)  (89 309)  routing T_1_19.lc_trk_g0_6 <X> T_1_19.input_2_2
 (40 5)  (94 309)  (94 309)  LC_2 Logic Functioning bit
 (41 5)  (95 309)  (95 309)  LC_2 Logic Functioning bit
 (42 5)  (96 309)  (96 309)  LC_2 Logic Functioning bit
 (43 5)  (97 309)  (97 309)  LC_2 Logic Functioning bit
 (15 6)  (69 310)  (69 310)  routing T_1_19.top_op_5 <X> T_1_19.lc_trk_g1_5
 (17 6)  (71 310)  (71 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (75 310)  (75 310)  routing T_1_19.wire_logic_cluster/lc_7/out <X> T_1_19.lc_trk_g1_7
 (22 6)  (76 310)  (76 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (86 310)  (86 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 310)  (90 310)  LC_3 Logic Functioning bit
 (37 6)  (91 310)  (91 310)  LC_3 Logic Functioning bit
 (38 6)  (92 310)  (92 310)  LC_3 Logic Functioning bit
 (39 6)  (93 310)  (93 310)  LC_3 Logic Functioning bit
 (46 6)  (100 310)  (100 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (68 311)  (68 311)  routing T_1_19.sp4_h_r_4 <X> T_1_19.lc_trk_g1_4
 (15 7)  (69 311)  (69 311)  routing T_1_19.sp4_h_r_4 <X> T_1_19.lc_trk_g1_4
 (16 7)  (70 311)  (70 311)  routing T_1_19.sp4_h_r_4 <X> T_1_19.lc_trk_g1_4
 (17 7)  (71 311)  (71 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (72 311)  (72 311)  routing T_1_19.top_op_5 <X> T_1_19.lc_trk_g1_5
 (36 7)  (90 311)  (90 311)  LC_3 Logic Functioning bit
 (37 7)  (91 311)  (91 311)  LC_3 Logic Functioning bit
 (38 7)  (92 311)  (92 311)  LC_3 Logic Functioning bit
 (39 7)  (93 311)  (93 311)  LC_3 Logic Functioning bit
 (14 8)  (68 312)  (68 312)  routing T_1_19.sp4_v_t_21 <X> T_1_19.lc_trk_g2_0
 (26 8)  (80 312)  (80 312)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (85 312)  (85 312)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 312)  (86 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 312)  (87 312)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 312)  (88 312)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 312)  (89 312)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.input_2_4
 (40 8)  (94 312)  (94 312)  LC_4 Logic Functioning bit
 (43 8)  (97 312)  (97 312)  LC_4 Logic Functioning bit
 (45 8)  (99 312)  (99 312)  LC_4 Logic Functioning bit
 (14 9)  (68 313)  (68 313)  routing T_1_19.sp4_v_t_21 <X> T_1_19.lc_trk_g2_0
 (16 9)  (70 313)  (70 313)  routing T_1_19.sp4_v_t_21 <X> T_1_19.lc_trk_g2_0
 (17 9)  (71 313)  (71 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (82 313)  (82 313)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 313)  (83 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 313)  (85 313)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 313)  (86 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (88 313)  (88 313)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.input_2_4
 (41 9)  (95 313)  (95 313)  LC_4 Logic Functioning bit
 (42 9)  (96 313)  (96 313)  LC_4 Logic Functioning bit
 (14 10)  (68 314)  (68 314)  routing T_1_19.wire_logic_cluster/lc_4/out <X> T_1_19.lc_trk_g2_4
 (25 10)  (79 314)  (79 314)  routing T_1_19.sp4_v_b_30 <X> T_1_19.lc_trk_g2_6
 (26 10)  (80 314)  (80 314)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (81 314)  (81 314)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 314)  (83 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 314)  (84 314)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 314)  (85 314)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 314)  (86 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 314)  (87 314)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 314)  (89 314)  routing T_1_19.lc_trk_g0_5 <X> T_1_19.input_2_5
 (39 10)  (93 314)  (93 314)  LC_5 Logic Functioning bit
 (42 10)  (96 314)  (96 314)  LC_5 Logic Functioning bit
 (45 10)  (99 314)  (99 314)  LC_5 Logic Functioning bit
 (17 11)  (71 315)  (71 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (76 315)  (76 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (77 315)  (77 315)  routing T_1_19.sp4_v_b_30 <X> T_1_19.lc_trk_g2_6
 (26 11)  (80 315)  (80 315)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 315)  (81 315)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 315)  (82 315)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 315)  (83 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (86 315)  (86 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (90 315)  (90 315)  LC_5 Logic Functioning bit
 (43 11)  (97 315)  (97 315)  LC_5 Logic Functioning bit
 (17 12)  (71 316)  (71 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 316)  (72 316)  routing T_1_19.wire_logic_cluster/lc_1/out <X> T_1_19.lc_trk_g3_1
 (27 12)  (81 316)  (81 316)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 316)  (83 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 316)  (84 316)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 316)  (86 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (89 316)  (89 316)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.input_2_6
 (36 12)  (90 316)  (90 316)  LC_6 Logic Functioning bit
 (38 12)  (92 316)  (92 316)  LC_6 Logic Functioning bit
 (41 12)  (95 316)  (95 316)  LC_6 Logic Functioning bit
 (43 12)  (97 316)  (97 316)  LC_6 Logic Functioning bit
 (28 13)  (82 317)  (82 317)  routing T_1_19.lc_trk_g2_0 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 317)  (83 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 317)  (85 317)  routing T_1_19.lc_trk_g0_3 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 317)  (86 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (87 317)  (87 317)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.input_2_6
 (35 13)  (89 317)  (89 317)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.input_2_6
 (36 13)  (90 317)  (90 317)  LC_6 Logic Functioning bit
 (38 13)  (92 317)  (92 317)  LC_6 Logic Functioning bit
 (41 13)  (95 317)  (95 317)  LC_6 Logic Functioning bit
 (42 13)  (96 317)  (96 317)  LC_6 Logic Functioning bit
 (43 13)  (97 317)  (97 317)  LC_6 Logic Functioning bit
 (25 14)  (79 318)  (79 318)  routing T_1_19.wire_logic_cluster/lc_6/out <X> T_1_19.lc_trk_g3_6
 (29 14)  (83 318)  (83 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 318)  (84 318)  routing T_1_19.lc_trk_g0_4 <X> T_1_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 318)  (85 318)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 318)  (86 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 318)  (88 318)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (92 318)  (92 318)  LC_7 Logic Functioning bit
 (40 14)  (94 318)  (94 318)  LC_7 Logic Functioning bit
 (45 14)  (99 318)  (99 318)  LC_7 Logic Functioning bit
 (50 14)  (104 318)  (104 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (76 319)  (76 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (85 319)  (85 319)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (38 15)  (92 319)  (92 319)  LC_7 Logic Functioning bit
 (40 15)  (94 319)  (94 319)  LC_7 Logic Functioning bit


LogicTile_2_19

 (14 0)  (122 304)  (122 304)  routing T_2_19.wire_logic_cluster/lc_0/out <X> T_2_19.lc_trk_g0_0
 (26 0)  (134 304)  (134 304)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 304)  (135 304)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 304)  (137 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 304)  (138 304)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 304)  (140 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 304)  (141 304)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 304)  (142 304)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 304)  (143 304)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.input_2_0
 (40 0)  (148 304)  (148 304)  LC_0 Logic Functioning bit
 (42 0)  (150 304)  (150 304)  LC_0 Logic Functioning bit
 (17 1)  (125 305)  (125 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (130 305)  (130 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (131 305)  (131 305)  routing T_2_19.sp4_v_b_18 <X> T_2_19.lc_trk_g0_2
 (24 1)  (132 305)  (132 305)  routing T_2_19.sp4_v_b_18 <X> T_2_19.lc_trk_g0_2
 (27 1)  (135 305)  (135 305)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 305)  (137 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 305)  (139 305)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 305)  (140 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (142 305)  (142 305)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.input_2_0
 (35 1)  (143 305)  (143 305)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.input_2_0
 (40 1)  (148 305)  (148 305)  LC_0 Logic Functioning bit
 (41 1)  (149 305)  (149 305)  LC_0 Logic Functioning bit
 (43 1)  (151 305)  (151 305)  LC_0 Logic Functioning bit
 (51 1)  (159 305)  (159 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 306)  (108 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (1 2)  (109 306)  (109 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (110 306)  (110 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 307)  (108 307)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (14 6)  (122 310)  (122 310)  routing T_2_19.lft_op_4 <X> T_2_19.lc_trk_g1_4
 (15 6)  (123 310)  (123 310)  routing T_2_19.lft_op_5 <X> T_2_19.lc_trk_g1_5
 (17 6)  (125 310)  (125 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (126 310)  (126 310)  routing T_2_19.lft_op_5 <X> T_2_19.lc_trk_g1_5
 (21 6)  (129 310)  (129 310)  routing T_2_19.lft_op_7 <X> T_2_19.lc_trk_g1_7
 (22 6)  (130 310)  (130 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (132 310)  (132 310)  routing T_2_19.lft_op_7 <X> T_2_19.lc_trk_g1_7
 (25 6)  (133 310)  (133 310)  routing T_2_19.sp4_h_r_14 <X> T_2_19.lc_trk_g1_6
 (15 7)  (123 311)  (123 311)  routing T_2_19.lft_op_4 <X> T_2_19.lc_trk_g1_4
 (17 7)  (125 311)  (125 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (130 311)  (130 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (131 311)  (131 311)  routing T_2_19.sp4_h_r_14 <X> T_2_19.lc_trk_g1_6
 (24 7)  (132 311)  (132 311)  routing T_2_19.sp4_h_r_14 <X> T_2_19.lc_trk_g1_6
 (21 8)  (129 312)  (129 312)  routing T_2_19.rgt_op_3 <X> T_2_19.lc_trk_g2_3
 (22 8)  (130 312)  (130 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (132 312)  (132 312)  routing T_2_19.rgt_op_3 <X> T_2_19.lc_trk_g2_3
 (27 8)  (135 312)  (135 312)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 312)  (137 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 312)  (138 312)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 312)  (140 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 312)  (141 312)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 312)  (143 312)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.input_2_4
 (36 8)  (144 312)  (144 312)  LC_4 Logic Functioning bit
 (37 8)  (145 312)  (145 312)  LC_4 Logic Functioning bit
 (38 8)  (146 312)  (146 312)  LC_4 Logic Functioning bit
 (41 8)  (149 312)  (149 312)  LC_4 Logic Functioning bit
 (42 8)  (150 312)  (150 312)  LC_4 Logic Functioning bit
 (43 8)  (151 312)  (151 312)  LC_4 Logic Functioning bit
 (22 9)  (130 313)  (130 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (132 313)  (132 313)  routing T_2_19.tnr_op_2 <X> T_2_19.lc_trk_g2_2
 (26 9)  (134 313)  (134 313)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 313)  (136 313)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 313)  (137 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 313)  (138 313)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 313)  (139 313)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 313)  (140 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (141 313)  (141 313)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.input_2_4
 (34 9)  (142 313)  (142 313)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.input_2_4
 (36 9)  (144 313)  (144 313)  LC_4 Logic Functioning bit
 (37 9)  (145 313)  (145 313)  LC_4 Logic Functioning bit
 (38 9)  (146 313)  (146 313)  LC_4 Logic Functioning bit
 (42 9)  (150 313)  (150 313)  LC_4 Logic Functioning bit
 (43 9)  (151 313)  (151 313)  LC_4 Logic Functioning bit
 (3 10)  (111 314)  (111 314)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_h_l_22
 (4 10)  (112 314)  (112 314)  routing T_2_19.sp4_h_r_0 <X> T_2_19.sp4_v_t_43
 (6 10)  (114 314)  (114 314)  routing T_2_19.sp4_h_r_0 <X> T_2_19.sp4_v_t_43
 (26 10)  (134 314)  (134 314)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 314)  (137 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 314)  (140 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (148 314)  (148 314)  LC_5 Logic Functioning bit
 (45 10)  (153 314)  (153 314)  LC_5 Logic Functioning bit
 (50 10)  (158 314)  (158 314)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (111 315)  (111 315)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_h_l_22
 (5 11)  (113 315)  (113 315)  routing T_2_19.sp4_h_r_0 <X> T_2_19.sp4_v_t_43
 (8 11)  (116 315)  (116 315)  routing T_2_19.sp4_h_r_1 <X> T_2_19.sp4_v_t_42
 (9 11)  (117 315)  (117 315)  routing T_2_19.sp4_h_r_1 <X> T_2_19.sp4_v_t_42
 (10 11)  (118 315)  (118 315)  routing T_2_19.sp4_h_r_1 <X> T_2_19.sp4_v_t_42
 (27 11)  (135 315)  (135 315)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 315)  (136 315)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 315)  (137 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 315)  (139 315)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (39 11)  (147 315)  (147 315)  LC_5 Logic Functioning bit
 (40 11)  (148 315)  (148 315)  LC_5 Logic Functioning bit
 (44 11)  (152 315)  (152 315)  LC_5 Logic Functioning bit
 (46 11)  (154 315)  (154 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (25 12)  (133 316)  (133 316)  routing T_2_19.rgt_op_2 <X> T_2_19.lc_trk_g3_2
 (22 13)  (130 317)  (130 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (132 317)  (132 317)  routing T_2_19.rgt_op_2 <X> T_2_19.lc_trk_g3_2
 (0 14)  (108 318)  (108 318)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 318)  (109 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (111 318)  (111 318)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_v_t_22
 (14 14)  (122 318)  (122 318)  routing T_2_19.rgt_op_4 <X> T_2_19.lc_trk_g3_4
 (15 14)  (123 318)  (123 318)  routing T_2_19.rgt_op_5 <X> T_2_19.lc_trk_g3_5
 (17 14)  (125 318)  (125 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (126 318)  (126 318)  routing T_2_19.rgt_op_5 <X> T_2_19.lc_trk_g3_5
 (0 15)  (108 319)  (108 319)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (111 319)  (111 319)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_v_t_22
 (15 15)  (123 319)  (123 319)  routing T_2_19.rgt_op_4 <X> T_2_19.lc_trk_g3_4
 (17 15)  (125 319)  (125 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_3_19

 (25 0)  (187 304)  (187 304)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (28 0)  (190 304)  (190 304)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 304)  (191 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 304)  (192 304)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 304)  (193 304)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 304)  (194 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (202 304)  (202 304)  LC_0 Logic Functioning bit
 (41 0)  (203 304)  (203 304)  LC_0 Logic Functioning bit
 (42 0)  (204 304)  (204 304)  LC_0 Logic Functioning bit
 (43 0)  (205 304)  (205 304)  LC_0 Logic Functioning bit
 (22 1)  (184 305)  (184 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (185 305)  (185 305)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (24 1)  (186 305)  (186 305)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (25 1)  (187 305)  (187 305)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (26 1)  (188 305)  (188 305)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 305)  (191 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (193 305)  (193 305)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (41 1)  (203 305)  (203 305)  LC_0 Logic Functioning bit
 (43 1)  (205 305)  (205 305)  LC_0 Logic Functioning bit
 (0 2)  (162 306)  (162 306)  routing T_3_19.glb_netwk_7 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (1 2)  (163 306)  (163 306)  routing T_3_19.glb_netwk_7 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (164 306)  (164 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (179 306)  (179 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (180 306)  (180 306)  routing T_3_19.bnr_op_5 <X> T_3_19.lc_trk_g0_5
 (22 2)  (184 306)  (184 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (188 306)  (188 306)  routing T_3_19.lc_trk_g0_5 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 306)  (189 306)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 306)  (191 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 306)  (193 306)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 306)  (194 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 306)  (196 306)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 306)  (198 306)  LC_1 Logic Functioning bit
 (38 2)  (200 306)  (200 306)  LC_1 Logic Functioning bit
 (39 2)  (201 306)  (201 306)  LC_1 Logic Functioning bit
 (40 2)  (202 306)  (202 306)  LC_1 Logic Functioning bit
 (41 2)  (203 306)  (203 306)  LC_1 Logic Functioning bit
 (43 2)  (205 306)  (205 306)  LC_1 Logic Functioning bit
 (45 2)  (207 306)  (207 306)  LC_1 Logic Functioning bit
 (46 2)  (208 306)  (208 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (212 306)  (212 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (162 307)  (162 307)  routing T_3_19.glb_netwk_7 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (18 3)  (180 307)  (180 307)  routing T_3_19.bnr_op_5 <X> T_3_19.lc_trk_g0_5
 (29 3)  (191 307)  (191 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (199 307)  (199 307)  LC_1 Logic Functioning bit
 (38 3)  (200 307)  (200 307)  LC_1 Logic Functioning bit
 (39 3)  (201 307)  (201 307)  LC_1 Logic Functioning bit
 (40 3)  (202 307)  (202 307)  LC_1 Logic Functioning bit
 (41 3)  (203 307)  (203 307)  LC_1 Logic Functioning bit
 (17 4)  (179 308)  (179 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (189 308)  (189 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 308)  (190 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 308)  (191 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 308)  (192 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 308)  (194 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 308)  (196 308)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (199 308)  (199 308)  LC_2 Logic Functioning bit
 (39 4)  (201 308)  (201 308)  LC_2 Logic Functioning bit
 (40 4)  (202 308)  (202 308)  LC_2 Logic Functioning bit
 (41 4)  (203 308)  (203 308)  LC_2 Logic Functioning bit
 (42 4)  (204 308)  (204 308)  LC_2 Logic Functioning bit
 (43 4)  (205 308)  (205 308)  LC_2 Logic Functioning bit
 (22 5)  (184 309)  (184 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (185 309)  (185 309)  routing T_3_19.sp4_v_b_18 <X> T_3_19.lc_trk_g1_2
 (24 5)  (186 309)  (186 309)  routing T_3_19.sp4_v_b_18 <X> T_3_19.lc_trk_g1_2
 (31 5)  (193 309)  (193 309)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (199 309)  (199 309)  LC_2 Logic Functioning bit
 (39 5)  (201 309)  (201 309)  LC_2 Logic Functioning bit
 (40 5)  (202 309)  (202 309)  LC_2 Logic Functioning bit
 (41 5)  (203 309)  (203 309)  LC_2 Logic Functioning bit
 (42 5)  (204 309)  (204 309)  LC_2 Logic Functioning bit
 (43 5)  (205 309)  (205 309)  LC_2 Logic Functioning bit
 (47 5)  (209 309)  (209 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (176 310)  (176 310)  routing T_3_19.sp4_v_t_1 <X> T_3_19.lc_trk_g1_4
 (17 6)  (179 310)  (179 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (183 310)  (183 310)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (22 6)  (184 310)  (184 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (185 310)  (185 310)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (24 6)  (186 310)  (186 310)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (26 6)  (188 310)  (188 310)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 310)  (189 310)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (190 310)  (190 310)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 310)  (191 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 310)  (193 310)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 310)  (194 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 310)  (195 310)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 310)  (196 310)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (199 310)  (199 310)  LC_3 Logic Functioning bit
 (39 6)  (201 310)  (201 310)  LC_3 Logic Functioning bit
 (14 7)  (176 311)  (176 311)  routing T_3_19.sp4_v_t_1 <X> T_3_19.lc_trk_g1_4
 (16 7)  (178 311)  (178 311)  routing T_3_19.sp4_v_t_1 <X> T_3_19.lc_trk_g1_4
 (17 7)  (179 311)  (179 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (183 311)  (183 311)  routing T_3_19.sp4_h_l_10 <X> T_3_19.lc_trk_g1_7
 (27 7)  (189 311)  (189 311)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 311)  (190 311)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 311)  (191 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 311)  (193 311)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (26 8)  (188 312)  (188 312)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (193 312)  (193 312)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 312)  (194 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 312)  (195 312)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 312)  (196 312)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (203 312)  (203 312)  LC_4 Logic Functioning bit
 (26 9)  (188 313)  (188 313)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 313)  (189 313)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 313)  (191 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 313)  (194 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (195 313)  (195 313)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.input_2_4
 (34 9)  (196 313)  (196 313)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.input_2_4
 (40 9)  (202 313)  (202 313)  LC_4 Logic Functioning bit
 (17 10)  (179 314)  (179 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (189 314)  (189 314)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 314)  (190 314)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 314)  (191 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 314)  (193 314)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 314)  (194 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 314)  (196 314)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 314)  (197 314)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.input_2_5
 (26 11)  (188 315)  (188 315)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 315)  (189 315)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 315)  (191 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 315)  (193 315)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 315)  (194 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (195 315)  (195 315)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.input_2_5
 (34 11)  (196 315)  (196 315)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.input_2_5
 (40 11)  (202 315)  (202 315)  LC_5 Logic Functioning bit
 (0 12)  (162 316)  (162 316)  routing T_3_19.glb_netwk_6 <X> T_3_19.glb2local_3
 (1 12)  (163 316)  (163 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (17 12)  (179 316)  (179 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 316)  (180 316)  routing T_3_19.bnl_op_1 <X> T_3_19.lc_trk_g3_1
 (19 12)  (181 316)  (181 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (189 316)  (189 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 316)  (191 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 316)  (192 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 316)  (194 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 316)  (196 316)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 316)  (198 316)  LC_6 Logic Functioning bit
 (38 12)  (200 316)  (200 316)  LC_6 Logic Functioning bit
 (1 13)  (163 317)  (163 317)  routing T_3_19.glb_netwk_6 <X> T_3_19.glb2local_3
 (18 13)  (180 317)  (180 317)  routing T_3_19.bnl_op_1 <X> T_3_19.lc_trk_g3_1
 (31 13)  (193 317)  (193 317)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 317)  (198 317)  LC_6 Logic Functioning bit
 (38 13)  (200 317)  (200 317)  LC_6 Logic Functioning bit
 (46 13)  (208 317)  (208 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (184 318)  (184 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (189 318)  (189 318)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 318)  (191 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 318)  (192 318)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 318)  (193 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 318)  (194 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 318)  (195 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 318)  (196 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 318)  (198 318)  LC_7 Logic Functioning bit
 (38 14)  (200 318)  (200 318)  LC_7 Logic Functioning bit
 (14 15)  (176 319)  (176 319)  routing T_3_19.sp4_r_v_b_44 <X> T_3_19.lc_trk_g3_4
 (17 15)  (179 319)  (179 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (183 319)  (183 319)  routing T_3_19.sp4_r_v_b_47 <X> T_3_19.lc_trk_g3_7
 (30 15)  (192 319)  (192 319)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 319)  (193 319)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 319)  (198 319)  LC_7 Logic Functioning bit
 (38 15)  (200 319)  (200 319)  LC_7 Logic Functioning bit


LogicTile_4_19

 (19 0)  (235 304)  (235 304)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (242 304)  (242 304)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 304)  (243 304)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 304)  (245 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 304)  (246 304)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 304)  (248 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 304)  (250 304)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 304)  (252 304)  LC_0 Logic Functioning bit
 (14 1)  (230 305)  (230 305)  routing T_4_19.top_op_0 <X> T_4_19.lc_trk_g0_0
 (15 1)  (231 305)  (231 305)  routing T_4_19.top_op_0 <X> T_4_19.lc_trk_g0_0
 (17 1)  (233 305)  (233 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (243 305)  (243 305)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 305)  (245 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (248 305)  (248 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (249 305)  (249 305)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.input_2_0
 (48 1)  (264 305)  (264 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (216 306)  (216 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (1 2)  (217 306)  (217 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (218 306)  (218 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (231 306)  (231 306)  routing T_4_19.top_op_5 <X> T_4_19.lc_trk_g0_5
 (17 2)  (233 306)  (233 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (238 306)  (238 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (216 307)  (216 307)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (15 3)  (231 307)  (231 307)  routing T_4_19.bot_op_4 <X> T_4_19.lc_trk_g0_4
 (17 3)  (233 307)  (233 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (234 307)  (234 307)  routing T_4_19.top_op_5 <X> T_4_19.lc_trk_g0_5
 (15 4)  (231 308)  (231 308)  routing T_4_19.lft_op_1 <X> T_4_19.lc_trk_g1_1
 (17 4)  (233 308)  (233 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (234 308)  (234 308)  routing T_4_19.lft_op_1 <X> T_4_19.lc_trk_g1_1
 (22 4)  (238 308)  (238 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (239 308)  (239 308)  routing T_4_19.sp4_v_b_19 <X> T_4_19.lc_trk_g1_3
 (24 4)  (240 308)  (240 308)  routing T_4_19.sp4_v_b_19 <X> T_4_19.lc_trk_g1_3
 (32 4)  (248 308)  (248 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 308)  (250 308)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 308)  (252 308)  LC_2 Logic Functioning bit
 (38 4)  (254 308)  (254 308)  LC_2 Logic Functioning bit
 (4 5)  (220 309)  (220 309)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_r_3
 (15 5)  (231 309)  (231 309)  routing T_4_19.bot_op_0 <X> T_4_19.lc_trk_g1_0
 (17 5)  (233 309)  (233 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (238 309)  (238 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (240 309)  (240 309)  routing T_4_19.top_op_2 <X> T_4_19.lc_trk_g1_2
 (25 5)  (241 309)  (241 309)  routing T_4_19.top_op_2 <X> T_4_19.lc_trk_g1_2
 (29 5)  (245 309)  (245 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 309)  (247 309)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (253 309)  (253 309)  LC_2 Logic Functioning bit
 (39 5)  (255 309)  (255 309)  LC_2 Logic Functioning bit
 (14 6)  (230 310)  (230 310)  routing T_4_19.sp4_v_t_1 <X> T_4_19.lc_trk_g1_4
 (17 6)  (233 310)  (233 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (234 310)  (234 310)  routing T_4_19.bnr_op_5 <X> T_4_19.lc_trk_g1_5
 (25 6)  (241 310)  (241 310)  routing T_4_19.wire_logic_cluster/lc_6/out <X> T_4_19.lc_trk_g1_6
 (26 6)  (242 310)  (242 310)  routing T_4_19.lc_trk_g0_5 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 310)  (244 310)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 310)  (245 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 310)  (246 310)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 310)  (248 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 310)  (250 310)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 310)  (252 310)  LC_3 Logic Functioning bit
 (50 6)  (266 310)  (266 310)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (226 311)  (226 311)  routing T_4_19.sp4_h_l_46 <X> T_4_19.sp4_v_t_41
 (14 7)  (230 311)  (230 311)  routing T_4_19.sp4_v_t_1 <X> T_4_19.lc_trk_g1_4
 (16 7)  (232 311)  (232 311)  routing T_4_19.sp4_v_t_1 <X> T_4_19.lc_trk_g1_4
 (17 7)  (233 311)  (233 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (234 311)  (234 311)  routing T_4_19.bnr_op_5 <X> T_4_19.lc_trk_g1_5
 (22 7)  (238 311)  (238 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (245 311)  (245 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 311)  (246 311)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (247 311)  (247 311)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (47 7)  (263 311)  (263 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (267 311)  (267 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (230 312)  (230 312)  routing T_4_19.rgt_op_0 <X> T_4_19.lc_trk_g2_0
 (21 8)  (237 312)  (237 312)  routing T_4_19.sp12_v_t_0 <X> T_4_19.lc_trk_g2_3
 (22 8)  (238 312)  (238 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (240 312)  (240 312)  routing T_4_19.sp12_v_t_0 <X> T_4_19.lc_trk_g2_3
 (15 9)  (231 313)  (231 313)  routing T_4_19.rgt_op_0 <X> T_4_19.lc_trk_g2_0
 (17 9)  (233 313)  (233 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (237 313)  (237 313)  routing T_4_19.sp12_v_t_0 <X> T_4_19.lc_trk_g2_3
 (22 9)  (238 313)  (238 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (241 313)  (241 313)  routing T_4_19.sp4_r_v_b_34 <X> T_4_19.lc_trk_g2_2
 (22 11)  (238 315)  (238 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (240 315)  (240 315)  routing T_4_19.tnl_op_6 <X> T_4_19.lc_trk_g2_6
 (25 11)  (241 315)  (241 315)  routing T_4_19.tnl_op_6 <X> T_4_19.lc_trk_g2_6
 (0 12)  (216 316)  (216 316)  routing T_4_19.glb_netwk_6 <X> T_4_19.glb2local_3
 (1 12)  (217 316)  (217 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (21 12)  (237 316)  (237 316)  routing T_4_19.sp12_v_t_0 <X> T_4_19.lc_trk_g3_3
 (22 12)  (238 316)  (238 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (240 316)  (240 316)  routing T_4_19.sp12_v_t_0 <X> T_4_19.lc_trk_g3_3
 (27 12)  (243 316)  (243 316)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 316)  (245 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 316)  (246 316)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 316)  (247 316)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 316)  (248 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (43 12)  (259 316)  (259 316)  LC_6 Logic Functioning bit
 (45 12)  (261 316)  (261 316)  LC_6 Logic Functioning bit
 (52 12)  (268 316)  (268 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (1 13)  (217 317)  (217 317)  routing T_4_19.glb_netwk_6 <X> T_4_19.glb2local_3
 (21 13)  (237 317)  (237 317)  routing T_4_19.sp12_v_t_0 <X> T_4_19.lc_trk_g3_3
 (27 13)  (243 317)  (243 317)  routing T_4_19.lc_trk_g1_1 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 317)  (245 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 317)  (246 317)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 317)  (247 317)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 317)  (248 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (249 317)  (249 317)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.input_2_6
 (34 13)  (250 317)  (250 317)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.input_2_6
 (35 13)  (251 317)  (251 317)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.input_2_6
 (42 13)  (258 317)  (258 317)  LC_6 Logic Functioning bit
 (43 13)  (259 317)  (259 317)  LC_6 Logic Functioning bit
 (28 14)  (244 318)  (244 318)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 318)  (245 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 318)  (247 318)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 318)  (248 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 318)  (252 318)  LC_7 Logic Functioning bit
 (37 14)  (253 318)  (253 318)  LC_7 Logic Functioning bit
 (38 14)  (254 318)  (254 318)  LC_7 Logic Functioning bit
 (39 14)  (255 318)  (255 318)  LC_7 Logic Functioning bit
 (41 14)  (257 318)  (257 318)  LC_7 Logic Functioning bit
 (43 14)  (259 318)  (259 318)  LC_7 Logic Functioning bit
 (52 14)  (268 318)  (268 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (242 319)  (242 319)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 319)  (244 319)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 319)  (245 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 319)  (246 319)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 319)  (252 319)  LC_7 Logic Functioning bit
 (38 15)  (254 319)  (254 319)  LC_7 Logic Functioning bit
 (41 15)  (257 319)  (257 319)  LC_7 Logic Functioning bit
 (43 15)  (259 319)  (259 319)  LC_7 Logic Functioning bit
 (48 15)  (264 319)  (264 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_19

 (27 0)  (297 304)  (297 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 304)  (298 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 304)  (299 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 304)  (302 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (306 304)  (306 304)  LC_0 Logic Functioning bit
 (37 0)  (307 304)  (307 304)  LC_0 Logic Functioning bit
 (38 0)  (308 304)  (308 304)  LC_0 Logic Functioning bit
 (39 0)  (309 304)  (309 304)  LC_0 Logic Functioning bit
 (44 0)  (314 304)  (314 304)  LC_0 Logic Functioning bit
 (45 0)  (315 304)  (315 304)  LC_0 Logic Functioning bit
 (40 1)  (310 305)  (310 305)  LC_0 Logic Functioning bit
 (41 1)  (311 305)  (311 305)  LC_0 Logic Functioning bit
 (42 1)  (312 305)  (312 305)  LC_0 Logic Functioning bit
 (43 1)  (313 305)  (313 305)  LC_0 Logic Functioning bit
 (49 1)  (319 305)  (319 305)  Carry_In_Mux bit 

 (0 2)  (270 306)  (270 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (1 2)  (271 306)  (271 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (272 306)  (272 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (281 306)  (281 306)  routing T_5_19.sp4_h_r_8 <X> T_5_19.sp4_v_t_39
 (13 2)  (283 306)  (283 306)  routing T_5_19.sp4_h_r_8 <X> T_5_19.sp4_v_t_39
 (27 2)  (297 306)  (297 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 306)  (298 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 306)  (299 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 306)  (302 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (306 306)  (306 306)  LC_1 Logic Functioning bit
 (37 2)  (307 306)  (307 306)  LC_1 Logic Functioning bit
 (38 2)  (308 306)  (308 306)  LC_1 Logic Functioning bit
 (39 2)  (309 306)  (309 306)  LC_1 Logic Functioning bit
 (44 2)  (314 306)  (314 306)  LC_1 Logic Functioning bit
 (45 2)  (315 306)  (315 306)  LC_1 Logic Functioning bit
 (0 3)  (270 307)  (270 307)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (12 3)  (282 307)  (282 307)  routing T_5_19.sp4_h_r_8 <X> T_5_19.sp4_v_t_39
 (15 3)  (285 307)  (285 307)  routing T_5_19.bot_op_4 <X> T_5_19.lc_trk_g0_4
 (17 3)  (287 307)  (287 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (292 307)  (292 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (294 307)  (294 307)  routing T_5_19.bot_op_6 <X> T_5_19.lc_trk_g0_6
 (40 3)  (310 307)  (310 307)  LC_1 Logic Functioning bit
 (41 3)  (311 307)  (311 307)  LC_1 Logic Functioning bit
 (42 3)  (312 307)  (312 307)  LC_1 Logic Functioning bit
 (43 3)  (313 307)  (313 307)  LC_1 Logic Functioning bit
 (48 3)  (318 307)  (318 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (291 308)  (291 308)  routing T_5_19.wire_logic_cluster/lc_3/out <X> T_5_19.lc_trk_g1_3
 (22 4)  (292 308)  (292 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (297 308)  (297 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 308)  (298 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 308)  (299 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 308)  (302 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 308)  (306 308)  LC_2 Logic Functioning bit
 (37 4)  (307 308)  (307 308)  LC_2 Logic Functioning bit
 (38 4)  (308 308)  (308 308)  LC_2 Logic Functioning bit
 (39 4)  (309 308)  (309 308)  LC_2 Logic Functioning bit
 (44 4)  (314 308)  (314 308)  LC_2 Logic Functioning bit
 (45 4)  (315 308)  (315 308)  LC_2 Logic Functioning bit
 (30 5)  (300 309)  (300 309)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (310 309)  (310 309)  LC_2 Logic Functioning bit
 (41 5)  (311 309)  (311 309)  LC_2 Logic Functioning bit
 (42 5)  (312 309)  (312 309)  LC_2 Logic Functioning bit
 (43 5)  (313 309)  (313 309)  LC_2 Logic Functioning bit
 (8 6)  (278 310)  (278 310)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_41
 (9 6)  (279 310)  (279 310)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_41
 (10 6)  (280 310)  (280 310)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_41
 (27 6)  (297 310)  (297 310)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 310)  (299 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 310)  (302 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (306 310)  (306 310)  LC_3 Logic Functioning bit
 (37 6)  (307 310)  (307 310)  LC_3 Logic Functioning bit
 (38 6)  (308 310)  (308 310)  LC_3 Logic Functioning bit
 (39 6)  (309 310)  (309 310)  LC_3 Logic Functioning bit
 (44 6)  (314 310)  (314 310)  LC_3 Logic Functioning bit
 (45 6)  (315 310)  (315 310)  LC_3 Logic Functioning bit
 (48 6)  (318 310)  (318 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (300 311)  (300 311)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (310 311)  (310 311)  LC_3 Logic Functioning bit
 (41 7)  (311 311)  (311 311)  LC_3 Logic Functioning bit
 (42 7)  (312 311)  (312 311)  LC_3 Logic Functioning bit
 (43 7)  (313 311)  (313 311)  LC_3 Logic Functioning bit
 (27 8)  (297 312)  (297 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 312)  (298 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 312)  (299 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 312)  (300 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 312)  (302 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (307 312)  (307 312)  LC_4 Logic Functioning bit
 (39 8)  (309 312)  (309 312)  LC_4 Logic Functioning bit
 (41 8)  (311 312)  (311 312)  LC_4 Logic Functioning bit
 (43 8)  (313 312)  (313 312)  LC_4 Logic Functioning bit
 (45 8)  (315 312)  (315 312)  LC_4 Logic Functioning bit
 (37 9)  (307 313)  (307 313)  LC_4 Logic Functioning bit
 (39 9)  (309 313)  (309 313)  LC_4 Logic Functioning bit
 (41 9)  (311 313)  (311 313)  LC_4 Logic Functioning bit
 (43 9)  (313 313)  (313 313)  LC_4 Logic Functioning bit
 (29 10)  (299 314)  (299 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 314)  (300 314)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 314)  (301 314)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 314)  (302 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (305 314)  (305 314)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.input_2_5
 (40 10)  (310 314)  (310 314)  LC_5 Logic Functioning bit
 (26 11)  (296 315)  (296 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 315)  (297 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 315)  (298 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 315)  (299 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 315)  (300 315)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (302 315)  (302 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (303 315)  (303 315)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.input_2_5
 (34 11)  (304 315)  (304 315)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.input_2_5
 (48 11)  (318 315)  (318 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (284 316)  (284 316)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g3_0
 (17 12)  (287 316)  (287 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 316)  (288 316)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g3_1
 (25 12)  (295 316)  (295 316)  routing T_5_19.wire_logic_cluster/lc_2/out <X> T_5_19.lc_trk_g3_2
 (17 13)  (287 317)  (287 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (292 317)  (292 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (284 318)  (284 318)  routing T_5_19.wire_logic_cluster/lc_4/out <X> T_5_19.lc_trk_g3_4
 (9 15)  (279 319)  (279 319)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_v_t_47
 (10 15)  (280 319)  (280 319)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_v_t_47
 (17 15)  (287 319)  (287 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_7_19

 (27 0)  (393 304)  (393 304)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 304)  (394 304)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 304)  (395 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 304)  (396 304)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 304)  (397 304)  routing T_7_19.lc_trk_g0_5 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 304)  (398 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (402 304)  (402 304)  LC_0 Logic Functioning bit
 (37 0)  (403 304)  (403 304)  LC_0 Logic Functioning bit
 (38 0)  (404 304)  (404 304)  LC_0 Logic Functioning bit
 (39 0)  (405 304)  (405 304)  LC_0 Logic Functioning bit
 (41 0)  (407 304)  (407 304)  LC_0 Logic Functioning bit
 (43 0)  (409 304)  (409 304)  LC_0 Logic Functioning bit
 (30 1)  (396 305)  (396 305)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (402 305)  (402 305)  LC_0 Logic Functioning bit
 (37 1)  (403 305)  (403 305)  LC_0 Logic Functioning bit
 (38 1)  (404 305)  (404 305)  LC_0 Logic Functioning bit
 (39 1)  (405 305)  (405 305)  LC_0 Logic Functioning bit
 (41 1)  (407 305)  (407 305)  LC_0 Logic Functioning bit
 (43 1)  (409 305)  (409 305)  LC_0 Logic Functioning bit
 (47 1)  (413 305)  (413 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (419 305)  (419 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 2)  (383 306)  (383 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 8)  (366 312)  (366 312)  routing T_7_19.glb_netwk_6 <X> T_7_19.glb2local_1
 (1 8)  (367 312)  (367 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (367 313)  (367 313)  routing T_7_19.glb_netwk_6 <X> T_7_19.glb2local_1
 (25 14)  (391 318)  (391 318)  routing T_7_19.sp4_h_r_38 <X> T_7_19.lc_trk_g3_6
 (22 15)  (388 319)  (388 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (389 319)  (389 319)  routing T_7_19.sp4_h_r_38 <X> T_7_19.lc_trk_g3_6
 (24 15)  (390 319)  (390 319)  routing T_7_19.sp4_h_r_38 <X> T_7_19.lc_trk_g3_6


LogicTile_8_19

 (21 0)  (441 304)  (441 304)  routing T_8_19.sp4_h_r_11 <X> T_8_19.lc_trk_g0_3
 (22 0)  (442 304)  (442 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (443 304)  (443 304)  routing T_8_19.sp4_h_r_11 <X> T_8_19.lc_trk_g0_3
 (24 0)  (444 304)  (444 304)  routing T_8_19.sp4_h_r_11 <X> T_8_19.lc_trk_g0_3
 (0 2)  (420 306)  (420 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (1 2)  (421 306)  (421 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (2 2)  (422 306)  (422 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (446 306)  (446 306)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (448 306)  (448 306)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 306)  (449 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 306)  (450 306)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 306)  (452 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 306)  (453 306)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 306)  (454 306)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (458 306)  (458 306)  LC_1 Logic Functioning bit
 (39 2)  (459 306)  (459 306)  LC_1 Logic Functioning bit
 (45 2)  (465 306)  (465 306)  LC_1 Logic Functioning bit
 (52 2)  (472 306)  (472 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (420 307)  (420 307)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (27 3)  (447 307)  (447 307)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 307)  (449 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 307)  (452 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (455 307)  (455 307)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.input_2_1
 (36 3)  (456 307)  (456 307)  LC_1 Logic Functioning bit
 (37 3)  (457 307)  (457 307)  LC_1 Logic Functioning bit
 (38 3)  (458 307)  (458 307)  LC_1 Logic Functioning bit
 (39 3)  (459 307)  (459 307)  LC_1 Logic Functioning bit
 (42 3)  (462 307)  (462 307)  LC_1 Logic Functioning bit
 (43 3)  (463 307)  (463 307)  LC_1 Logic Functioning bit
 (44 3)  (464 307)  (464 307)  LC_1 Logic Functioning bit
 (47 3)  (467 307)  (467 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (29 4)  (449 308)  (449 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 308)  (452 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 308)  (453 308)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 308)  (454 308)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (457 308)  (457 308)  LC_2 Logic Functioning bit
 (39 4)  (459 308)  (459 308)  LC_2 Logic Functioning bit
 (45 4)  (465 308)  (465 308)  LC_2 Logic Functioning bit
 (46 4)  (466 308)  (466 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (472 308)  (472 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (30 5)  (450 309)  (450 309)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 309)  (451 309)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (457 309)  (457 309)  LC_2 Logic Functioning bit
 (39 5)  (459 309)  (459 309)  LC_2 Logic Functioning bit
 (44 5)  (464 309)  (464 309)  LC_2 Logic Functioning bit
 (11 6)  (431 310)  (431 310)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_t_40
 (13 6)  (433 310)  (433 310)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_t_40
 (12 7)  (432 311)  (432 311)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_t_40
 (15 7)  (435 311)  (435 311)  routing T_8_19.sp4_v_t_9 <X> T_8_19.lc_trk_g1_4
 (16 7)  (436 311)  (436 311)  routing T_8_19.sp4_v_t_9 <X> T_8_19.lc_trk_g1_4
 (17 7)  (437 311)  (437 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (15 11)  (435 315)  (435 315)  routing T_8_19.sp4_v_t_33 <X> T_8_19.lc_trk_g2_4
 (16 11)  (436 315)  (436 315)  routing T_8_19.sp4_v_t_33 <X> T_8_19.lc_trk_g2_4
 (17 11)  (437 315)  (437 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 12)  (437 316)  (437 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 316)  (438 316)  routing T_8_19.wire_logic_cluster/lc_1/out <X> T_8_19.lc_trk_g3_1
 (25 12)  (445 316)  (445 316)  routing T_8_19.wire_logic_cluster/lc_2/out <X> T_8_19.lc_trk_g3_2
 (11 13)  (431 317)  (431 317)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_h_r_11
 (13 13)  (433 317)  (433 317)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_h_r_11
 (22 13)  (442 317)  (442 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (420 318)  (420 318)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 318)  (421 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 319)  (420 319)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_logic_cluster/lc_7/s_r


LogicTile_9_19

 (36 6)  (510 310)  (510 310)  LC_3 Logic Functioning bit
 (37 6)  (511 310)  (511 310)  LC_3 Logic Functioning bit
 (38 6)  (512 310)  (512 310)  LC_3 Logic Functioning bit
 (39 6)  (513 310)  (513 310)  LC_3 Logic Functioning bit
 (40 6)  (514 310)  (514 310)  LC_3 Logic Functioning bit
 (41 6)  (515 310)  (515 310)  LC_3 Logic Functioning bit
 (42 6)  (516 310)  (516 310)  LC_3 Logic Functioning bit
 (43 6)  (517 310)  (517 310)  LC_3 Logic Functioning bit
 (47 6)  (521 310)  (521 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (510 311)  (510 311)  LC_3 Logic Functioning bit
 (37 7)  (511 311)  (511 311)  LC_3 Logic Functioning bit
 (38 7)  (512 311)  (512 311)  LC_3 Logic Functioning bit
 (39 7)  (513 311)  (513 311)  LC_3 Logic Functioning bit
 (40 7)  (514 311)  (514 311)  LC_3 Logic Functioning bit
 (41 7)  (515 311)  (515 311)  LC_3 Logic Functioning bit
 (42 7)  (516 311)  (516 311)  LC_3 Logic Functioning bit
 (43 7)  (517 311)  (517 311)  LC_3 Logic Functioning bit
 (51 7)  (525 311)  (525 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38


LogicTile_10_19

 (6 6)  (534 310)  (534 310)  routing T_10_19.sp4_h_l_47 <X> T_10_19.sp4_v_t_38


LogicTile_11_19

 (5 15)  (587 319)  (587 319)  routing T_11_19.sp4_h_l_44 <X> T_11_19.sp4_v_t_44


LogicTile_14_19

 (3 15)  (751 319)  (751 319)  routing T_14_19.sp12_h_l_22 <X> T_14_19.sp12_v_t_22


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


LogicTile_1_18

 (27 0)  (81 288)  (81 288)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 288)  (82 288)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 288)  (83 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 288)  (86 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 288)  (90 288)  LC_0 Logic Functioning bit
 (37 0)  (91 288)  (91 288)  LC_0 Logic Functioning bit
 (38 0)  (92 288)  (92 288)  LC_0 Logic Functioning bit
 (39 0)  (93 288)  (93 288)  LC_0 Logic Functioning bit
 (44 0)  (98 288)  (98 288)  LC_0 Logic Functioning bit
 (45 0)  (99 288)  (99 288)  LC_0 Logic Functioning bit
 (40 1)  (94 289)  (94 289)  LC_0 Logic Functioning bit
 (41 1)  (95 289)  (95 289)  LC_0 Logic Functioning bit
 (42 1)  (96 289)  (96 289)  LC_0 Logic Functioning bit
 (43 1)  (97 289)  (97 289)  LC_0 Logic Functioning bit
 (49 1)  (103 289)  (103 289)  Carry_In_Mux bit 

 (0 2)  (54 290)  (54 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (1 2)  (55 290)  (55 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (56 290)  (56 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 290)  (81 290)  routing T_1_18.lc_trk_g3_1 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 290)  (82 290)  routing T_1_18.lc_trk_g3_1 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 290)  (83 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 290)  (86 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 290)  (90 290)  LC_1 Logic Functioning bit
 (37 2)  (91 290)  (91 290)  LC_1 Logic Functioning bit
 (38 2)  (92 290)  (92 290)  LC_1 Logic Functioning bit
 (39 2)  (93 290)  (93 290)  LC_1 Logic Functioning bit
 (44 2)  (98 290)  (98 290)  LC_1 Logic Functioning bit
 (45 2)  (99 290)  (99 290)  LC_1 Logic Functioning bit
 (0 3)  (54 291)  (54 291)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (40 3)  (94 291)  (94 291)  LC_1 Logic Functioning bit
 (41 3)  (95 291)  (95 291)  LC_1 Logic Functioning bit
 (42 3)  (96 291)  (96 291)  LC_1 Logic Functioning bit
 (43 3)  (97 291)  (97 291)  LC_1 Logic Functioning bit
 (21 4)  (75 292)  (75 292)  routing T_1_18.wire_logic_cluster/lc_3/out <X> T_1_18.lc_trk_g1_3
 (22 4)  (76 292)  (76 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (79 292)  (79 292)  routing T_1_18.wire_logic_cluster/lc_2/out <X> T_1_18.lc_trk_g1_2
 (27 4)  (81 292)  (81 292)  routing T_1_18.lc_trk_g1_2 <X> T_1_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 292)  (83 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 292)  (86 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 292)  (90 292)  LC_2 Logic Functioning bit
 (37 4)  (91 292)  (91 292)  LC_2 Logic Functioning bit
 (38 4)  (92 292)  (92 292)  LC_2 Logic Functioning bit
 (39 4)  (93 292)  (93 292)  LC_2 Logic Functioning bit
 (44 4)  (98 292)  (98 292)  LC_2 Logic Functioning bit
 (45 4)  (99 292)  (99 292)  LC_2 Logic Functioning bit
 (22 5)  (76 293)  (76 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (84 293)  (84 293)  routing T_1_18.lc_trk_g1_2 <X> T_1_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (94 293)  (94 293)  LC_2 Logic Functioning bit
 (41 5)  (95 293)  (95 293)  LC_2 Logic Functioning bit
 (42 5)  (96 293)  (96 293)  LC_2 Logic Functioning bit
 (43 5)  (97 293)  (97 293)  LC_2 Logic Functioning bit
 (17 6)  (71 294)  (71 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 294)  (72 294)  routing T_1_18.wire_logic_cluster/lc_5/out <X> T_1_18.lc_trk_g1_5
 (21 6)  (75 294)  (75 294)  routing T_1_18.wire_logic_cluster/lc_7/out <X> T_1_18.lc_trk_g1_7
 (22 6)  (76 294)  (76 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (79 294)  (79 294)  routing T_1_18.wire_logic_cluster/lc_6/out <X> T_1_18.lc_trk_g1_6
 (27 6)  (81 294)  (81 294)  routing T_1_18.lc_trk_g1_3 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 294)  (83 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 294)  (86 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 294)  (90 294)  LC_3 Logic Functioning bit
 (37 6)  (91 294)  (91 294)  LC_3 Logic Functioning bit
 (38 6)  (92 294)  (92 294)  LC_3 Logic Functioning bit
 (39 6)  (93 294)  (93 294)  LC_3 Logic Functioning bit
 (44 6)  (98 294)  (98 294)  LC_3 Logic Functioning bit
 (45 6)  (99 294)  (99 294)  LC_3 Logic Functioning bit
 (22 7)  (76 295)  (76 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (84 295)  (84 295)  routing T_1_18.lc_trk_g1_3 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 295)  (94 295)  LC_3 Logic Functioning bit
 (41 7)  (95 295)  (95 295)  LC_3 Logic Functioning bit
 (42 7)  (96 295)  (96 295)  LC_3 Logic Functioning bit
 (43 7)  (97 295)  (97 295)  LC_3 Logic Functioning bit
 (27 8)  (81 296)  (81 296)  routing T_1_18.lc_trk_g3_4 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 296)  (82 296)  routing T_1_18.lc_trk_g3_4 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 296)  (83 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 296)  (84 296)  routing T_1_18.lc_trk_g3_4 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 296)  (86 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 296)  (90 296)  LC_4 Logic Functioning bit
 (37 8)  (91 296)  (91 296)  LC_4 Logic Functioning bit
 (38 8)  (92 296)  (92 296)  LC_4 Logic Functioning bit
 (39 8)  (93 296)  (93 296)  LC_4 Logic Functioning bit
 (44 8)  (98 296)  (98 296)  LC_4 Logic Functioning bit
 (45 8)  (99 296)  (99 296)  LC_4 Logic Functioning bit
 (40 9)  (94 297)  (94 297)  LC_4 Logic Functioning bit
 (41 9)  (95 297)  (95 297)  LC_4 Logic Functioning bit
 (42 9)  (96 297)  (96 297)  LC_4 Logic Functioning bit
 (43 9)  (97 297)  (97 297)  LC_4 Logic Functioning bit
 (14 10)  (68 298)  (68 298)  routing T_1_18.sp4_v_b_36 <X> T_1_18.lc_trk_g2_4
 (27 10)  (81 298)  (81 298)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 298)  (83 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 298)  (84 298)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 298)  (86 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 298)  (90 298)  LC_5 Logic Functioning bit
 (37 10)  (91 298)  (91 298)  LC_5 Logic Functioning bit
 (38 10)  (92 298)  (92 298)  LC_5 Logic Functioning bit
 (39 10)  (93 298)  (93 298)  LC_5 Logic Functioning bit
 (44 10)  (98 298)  (98 298)  LC_5 Logic Functioning bit
 (45 10)  (99 298)  (99 298)  LC_5 Logic Functioning bit
 (14 11)  (68 299)  (68 299)  routing T_1_18.sp4_v_b_36 <X> T_1_18.lc_trk_g2_4
 (16 11)  (70 299)  (70 299)  routing T_1_18.sp4_v_b_36 <X> T_1_18.lc_trk_g2_4
 (17 11)  (71 299)  (71 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (40 11)  (94 299)  (94 299)  LC_5 Logic Functioning bit
 (41 11)  (95 299)  (95 299)  LC_5 Logic Functioning bit
 (42 11)  (96 299)  (96 299)  LC_5 Logic Functioning bit
 (43 11)  (97 299)  (97 299)  LC_5 Logic Functioning bit
 (14 12)  (68 300)  (68 300)  routing T_1_18.wire_logic_cluster/lc_0/out <X> T_1_18.lc_trk_g3_0
 (17 12)  (71 300)  (71 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 300)  (72 300)  routing T_1_18.wire_logic_cluster/lc_1/out <X> T_1_18.lc_trk_g3_1
 (27 12)  (81 300)  (81 300)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 300)  (83 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 300)  (84 300)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 300)  (86 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 300)  (90 300)  LC_6 Logic Functioning bit
 (37 12)  (91 300)  (91 300)  LC_6 Logic Functioning bit
 (38 12)  (92 300)  (92 300)  LC_6 Logic Functioning bit
 (39 12)  (93 300)  (93 300)  LC_6 Logic Functioning bit
 (44 12)  (98 300)  (98 300)  LC_6 Logic Functioning bit
 (45 12)  (99 300)  (99 300)  LC_6 Logic Functioning bit
 (17 13)  (71 301)  (71 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (84 301)  (84 301)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 301)  (94 301)  LC_6 Logic Functioning bit
 (41 13)  (95 301)  (95 301)  LC_6 Logic Functioning bit
 (42 13)  (96 301)  (96 301)  LC_6 Logic Functioning bit
 (43 13)  (97 301)  (97 301)  LC_6 Logic Functioning bit
 (0 14)  (54 302)  (54 302)  routing T_1_18.lc_trk_g2_4 <X> T_1_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 302)  (55 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 302)  (68 302)  routing T_1_18.wire_logic_cluster/lc_4/out <X> T_1_18.lc_trk_g3_4
 (27 14)  (81 302)  (81 302)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 302)  (83 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 302)  (84 302)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 302)  (86 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (91 302)  (91 302)  LC_7 Logic Functioning bit
 (39 14)  (93 302)  (93 302)  LC_7 Logic Functioning bit
 (41 14)  (95 302)  (95 302)  LC_7 Logic Functioning bit
 (43 14)  (97 302)  (97 302)  LC_7 Logic Functioning bit
 (45 14)  (99 302)  (99 302)  LC_7 Logic Functioning bit
 (1 15)  (55 303)  (55 303)  routing T_1_18.lc_trk_g2_4 <X> T_1_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (71 303)  (71 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (84 303)  (84 303)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (91 303)  (91 303)  LC_7 Logic Functioning bit
 (39 15)  (93 303)  (93 303)  LC_7 Logic Functioning bit
 (41 15)  (95 303)  (95 303)  LC_7 Logic Functioning bit
 (43 15)  (97 303)  (97 303)  LC_7 Logic Functioning bit


LogicTile_2_18

 (0 2)  (108 290)  (108 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (1 2)  (109 290)  (109 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (110 290)  (110 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 290)  (122 290)  routing T_2_18.wire_logic_cluster/lc_4/out <X> T_2_18.lc_trk_g0_4
 (22 2)  (130 290)  (130 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (132 290)  (132 290)  routing T_2_18.bot_op_7 <X> T_2_18.lc_trk_g0_7
 (26 2)  (134 290)  (134 290)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 290)  (135 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 290)  (136 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 290)  (137 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 290)  (139 290)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 290)  (140 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 290)  (142 290)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 290)  (144 290)  LC_1 Logic Functioning bit
 (37 2)  (145 290)  (145 290)  LC_1 Logic Functioning bit
 (38 2)  (146 290)  (146 290)  LC_1 Logic Functioning bit
 (41 2)  (149 290)  (149 290)  LC_1 Logic Functioning bit
 (43 2)  (151 290)  (151 290)  LC_1 Logic Functioning bit
 (45 2)  (153 290)  (153 290)  LC_1 Logic Functioning bit
 (0 3)  (108 291)  (108 291)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (17 3)  (125 291)  (125 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (134 291)  (134 291)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 291)  (136 291)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 291)  (137 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (140 291)  (140 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (141 291)  (141 291)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.input_2_1
 (36 3)  (144 291)  (144 291)  LC_1 Logic Functioning bit
 (37 3)  (145 291)  (145 291)  LC_1 Logic Functioning bit
 (51 3)  (159 291)  (159 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 6)  (122 294)  (122 294)  routing T_2_18.wire_logic_cluster/lc_4/out <X> T_2_18.lc_trk_g1_4
 (15 6)  (123 294)  (123 294)  routing T_2_18.bot_op_5 <X> T_2_18.lc_trk_g1_5
 (17 6)  (125 294)  (125 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (130 294)  (130 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (17 7)  (125 295)  (125 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (129 295)  (129 295)  routing T_2_18.sp4_r_v_b_31 <X> T_2_18.lc_trk_g1_7
 (8 8)  (116 296)  (116 296)  routing T_2_18.sp4_v_b_1 <X> T_2_18.sp4_h_r_7
 (9 8)  (117 296)  (117 296)  routing T_2_18.sp4_v_b_1 <X> T_2_18.sp4_h_r_7
 (10 8)  (118 296)  (118 296)  routing T_2_18.sp4_v_b_1 <X> T_2_18.sp4_h_r_7
 (17 8)  (125 296)  (125 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 296)  (126 296)  routing T_2_18.wire_logic_cluster/lc_1/out <X> T_2_18.lc_trk_g2_1
 (26 8)  (134 296)  (134 296)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 296)  (135 296)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 296)  (137 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 296)  (138 296)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 296)  (139 296)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 296)  (140 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 296)  (141 296)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 296)  (142 296)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 296)  (144 296)  LC_4 Logic Functioning bit
 (37 8)  (145 296)  (145 296)  LC_4 Logic Functioning bit
 (38 8)  (146 296)  (146 296)  LC_4 Logic Functioning bit
 (41 8)  (149 296)  (149 296)  LC_4 Logic Functioning bit
 (43 8)  (151 296)  (151 296)  LC_4 Logic Functioning bit
 (45 8)  (153 296)  (153 296)  LC_4 Logic Functioning bit
 (27 9)  (135 297)  (135 297)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 297)  (137 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 297)  (140 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (141 297)  (141 297)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_4
 (34 9)  (142 297)  (142 297)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_4
 (36 9)  (144 297)  (144 297)  LC_4 Logic Functioning bit
 (37 9)  (145 297)  (145 297)  LC_4 Logic Functioning bit
 (22 10)  (130 298)  (130 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (132 298)  (132 298)  routing T_2_18.tnr_op_7 <X> T_2_18.lc_trk_g2_7
 (29 10)  (137 298)  (137 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 298)  (138 298)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 298)  (139 298)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 298)  (140 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 298)  (142 298)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 298)  (144 298)  LC_5 Logic Functioning bit
 (38 10)  (146 298)  (146 298)  LC_5 Logic Functioning bit
 (52 10)  (160 298)  (160 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (139 299)  (139 299)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 299)  (144 299)  LC_5 Logic Functioning bit
 (38 11)  (146 299)  (146 299)  LC_5 Logic Functioning bit
 (12 12)  (120 300)  (120 300)  routing T_2_18.sp4_v_b_5 <X> T_2_18.sp4_h_r_11
 (15 12)  (123 300)  (123 300)  routing T_2_18.sp4_h_r_33 <X> T_2_18.lc_trk_g3_1
 (16 12)  (124 300)  (124 300)  routing T_2_18.sp4_h_r_33 <X> T_2_18.lc_trk_g3_1
 (17 12)  (125 300)  (125 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (126 300)  (126 300)  routing T_2_18.sp4_h_r_33 <X> T_2_18.lc_trk_g3_1
 (11 13)  (119 301)  (119 301)  routing T_2_18.sp4_v_b_5 <X> T_2_18.sp4_h_r_11
 (13 13)  (121 301)  (121 301)  routing T_2_18.sp4_v_b_5 <X> T_2_18.sp4_h_r_11
 (0 14)  (108 302)  (108 302)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 302)  (109 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (129 302)  (129 302)  routing T_2_18.wire_logic_cluster/lc_7/out <X> T_2_18.lc_trk_g3_7
 (22 14)  (130 302)  (130 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (134 302)  (134 302)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 302)  (135 302)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 302)  (136 302)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 302)  (137 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 302)  (138 302)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 302)  (139 302)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 302)  (140 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 302)  (142 302)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 302)  (144 302)  LC_7 Logic Functioning bit
 (38 14)  (146 302)  (146 302)  LC_7 Logic Functioning bit
 (41 14)  (149 302)  (149 302)  LC_7 Logic Functioning bit
 (43 14)  (151 302)  (151 302)  LC_7 Logic Functioning bit
 (45 14)  (153 302)  (153 302)  LC_7 Logic Functioning bit
 (51 14)  (159 302)  (159 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 303)  (108 303)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (122 303)  (122 303)  routing T_2_18.sp4_r_v_b_44 <X> T_2_18.lc_trk_g3_4
 (17 15)  (125 303)  (125 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (134 303)  (134 303)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 303)  (137 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 303)  (138 303)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (144 303)  (144 303)  LC_7 Logic Functioning bit
 (37 15)  (145 303)  (145 303)  LC_7 Logic Functioning bit
 (38 15)  (146 303)  (146 303)  LC_7 Logic Functioning bit
 (39 15)  (147 303)  (147 303)  LC_7 Logic Functioning bit
 (40 15)  (148 303)  (148 303)  LC_7 Logic Functioning bit
 (42 15)  (150 303)  (150 303)  LC_7 Logic Functioning bit


LogicTile_3_18

 (21 0)  (183 288)  (183 288)  routing T_3_18.wire_logic_cluster/lc_3/out <X> T_3_18.lc_trk_g0_3
 (22 0)  (184 288)  (184 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 288)  (187 288)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g0_2
 (27 0)  (189 288)  (189 288)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 288)  (191 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 288)  (194 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 288)  (196 288)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 288)  (198 288)  LC_0 Logic Functioning bit
 (37 0)  (199 288)  (199 288)  LC_0 Logic Functioning bit
 (41 0)  (203 288)  (203 288)  LC_0 Logic Functioning bit
 (42 0)  (204 288)  (204 288)  LC_0 Logic Functioning bit
 (43 0)  (205 288)  (205 288)  LC_0 Logic Functioning bit
 (45 0)  (207 288)  (207 288)  LC_0 Logic Functioning bit
 (17 1)  (179 289)  (179 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (184 289)  (184 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (191 289)  (191 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 289)  (192 289)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 289)  (194 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (195 289)  (195 289)  routing T_3_18.lc_trk_g2_0 <X> T_3_18.input_2_0
 (36 1)  (198 289)  (198 289)  LC_0 Logic Functioning bit
 (37 1)  (199 289)  (199 289)  LC_0 Logic Functioning bit
 (42 1)  (204 289)  (204 289)  LC_0 Logic Functioning bit
 (51 1)  (213 289)  (213 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (162 290)  (162 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (1 2)  (163 290)  (163 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (164 290)  (164 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (177 290)  (177 290)  routing T_3_18.sp4_v_b_21 <X> T_3_18.lc_trk_g0_5
 (16 2)  (178 290)  (178 290)  routing T_3_18.sp4_v_b_21 <X> T_3_18.lc_trk_g0_5
 (17 2)  (179 290)  (179 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (187 290)  (187 290)  routing T_3_18.sp4_v_t_3 <X> T_3_18.lc_trk_g0_6
 (29 2)  (191 290)  (191 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 290)  (194 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 290)  (196 290)  routing T_3_18.lc_trk_g1_1 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (197 290)  (197 290)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.input_2_1
 (36 2)  (198 290)  (198 290)  LC_1 Logic Functioning bit
 (38 2)  (200 290)  (200 290)  LC_1 Logic Functioning bit
 (39 2)  (201 290)  (201 290)  LC_1 Logic Functioning bit
 (45 2)  (207 290)  (207 290)  LC_1 Logic Functioning bit
 (52 2)  (214 290)  (214 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (162 291)  (162 291)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (15 3)  (177 291)  (177 291)  routing T_3_18.sp4_v_t_9 <X> T_3_18.lc_trk_g0_4
 (16 3)  (178 291)  (178 291)  routing T_3_18.sp4_v_t_9 <X> T_3_18.lc_trk_g0_4
 (17 3)  (179 291)  (179 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (184 291)  (184 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (185 291)  (185 291)  routing T_3_18.sp4_v_t_3 <X> T_3_18.lc_trk_g0_6
 (25 3)  (187 291)  (187 291)  routing T_3_18.sp4_v_t_3 <X> T_3_18.lc_trk_g0_6
 (27 3)  (189 291)  (189 291)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 291)  (191 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (194 291)  (194 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (198 291)  (198 291)  LC_1 Logic Functioning bit
 (37 3)  (199 291)  (199 291)  LC_1 Logic Functioning bit
 (38 3)  (200 291)  (200 291)  LC_1 Logic Functioning bit
 (39 3)  (201 291)  (201 291)  LC_1 Logic Functioning bit
 (43 3)  (205 291)  (205 291)  LC_1 Logic Functioning bit
 (14 4)  (176 292)  (176 292)  routing T_3_18.bnr_op_0 <X> T_3_18.lc_trk_g1_0
 (17 4)  (179 292)  (179 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (180 292)  (180 292)  routing T_3_18.wire_logic_cluster/lc_1/out <X> T_3_18.lc_trk_g1_1
 (27 4)  (189 292)  (189 292)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 292)  (190 292)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 292)  (191 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 292)  (192 292)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 292)  (194 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 292)  (196 292)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 292)  (198 292)  LC_2 Logic Functioning bit
 (37 4)  (199 292)  (199 292)  LC_2 Logic Functioning bit
 (41 4)  (203 292)  (203 292)  LC_2 Logic Functioning bit
 (42 4)  (204 292)  (204 292)  LC_2 Logic Functioning bit
 (43 4)  (205 292)  (205 292)  LC_2 Logic Functioning bit
 (45 4)  (207 292)  (207 292)  LC_2 Logic Functioning bit
 (14 5)  (176 293)  (176 293)  routing T_3_18.bnr_op_0 <X> T_3_18.lc_trk_g1_0
 (17 5)  (179 293)  (179 293)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (184 293)  (184 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (185 293)  (185 293)  routing T_3_18.sp4_v_b_18 <X> T_3_18.lc_trk_g1_2
 (24 5)  (186 293)  (186 293)  routing T_3_18.sp4_v_b_18 <X> T_3_18.lc_trk_g1_2
 (29 5)  (191 293)  (191 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 293)  (192 293)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 293)  (194 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 293)  (197 293)  routing T_3_18.lc_trk_g0_2 <X> T_3_18.input_2_2
 (36 5)  (198 293)  (198 293)  LC_2 Logic Functioning bit
 (37 5)  (199 293)  (199 293)  LC_2 Logic Functioning bit
 (42 5)  (204 293)  (204 293)  LC_2 Logic Functioning bit
 (46 5)  (208 293)  (208 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (16 6)  (178 294)  (178 294)  routing T_3_18.sp12_h_r_13 <X> T_3_18.lc_trk_g1_5
 (17 6)  (179 294)  (179 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (183 294)  (183 294)  routing T_3_18.wire_logic_cluster/lc_7/out <X> T_3_18.lc_trk_g1_7
 (22 6)  (184 294)  (184 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (187 294)  (187 294)  routing T_3_18.wire_logic_cluster/lc_6/out <X> T_3_18.lc_trk_g1_6
 (29 6)  (191 294)  (191 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 294)  (193 294)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 294)  (194 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 294)  (198 294)  LC_3 Logic Functioning bit
 (42 6)  (204 294)  (204 294)  LC_3 Logic Functioning bit
 (43 6)  (205 294)  (205 294)  LC_3 Logic Functioning bit
 (45 6)  (207 294)  (207 294)  LC_3 Logic Functioning bit
 (22 7)  (184 295)  (184 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (189 295)  (189 295)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 295)  (191 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (194 295)  (194 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 295)  (197 295)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.input_2_3
 (36 7)  (198 295)  (198 295)  LC_3 Logic Functioning bit
 (37 7)  (199 295)  (199 295)  LC_3 Logic Functioning bit
 (38 7)  (200 295)  (200 295)  LC_3 Logic Functioning bit
 (42 7)  (204 295)  (204 295)  LC_3 Logic Functioning bit
 (43 7)  (205 295)  (205 295)  LC_3 Logic Functioning bit
 (53 7)  (215 295)  (215 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (176 296)  (176 296)  routing T_3_18.wire_logic_cluster/lc_0/out <X> T_3_18.lc_trk_g2_0
 (15 8)  (177 296)  (177 296)  routing T_3_18.rgt_op_1 <X> T_3_18.lc_trk_g2_1
 (17 8)  (179 296)  (179 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (180 296)  (180 296)  routing T_3_18.rgt_op_1 <X> T_3_18.lc_trk_g2_1
 (28 8)  (190 296)  (190 296)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 296)  (191 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 296)  (194 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 296)  (196 296)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 296)  (197 296)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.input_2_4
 (36 8)  (198 296)  (198 296)  LC_4 Logic Functioning bit
 (37 8)  (199 296)  (199 296)  LC_4 Logic Functioning bit
 (41 8)  (203 296)  (203 296)  LC_4 Logic Functioning bit
 (42 8)  (204 296)  (204 296)  LC_4 Logic Functioning bit
 (43 8)  (205 296)  (205 296)  LC_4 Logic Functioning bit
 (45 8)  (207 296)  (207 296)  LC_4 Logic Functioning bit
 (17 9)  (179 297)  (179 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (191 297)  (191 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 297)  (194 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 297)  (195 297)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.input_2_4
 (36 9)  (198 297)  (198 297)  LC_4 Logic Functioning bit
 (37 9)  (199 297)  (199 297)  LC_4 Logic Functioning bit
 (42 9)  (204 297)  (204 297)  LC_4 Logic Functioning bit
 (53 9)  (215 297)  (215 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (176 298)  (176 298)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g2_4
 (17 10)  (179 298)  (179 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (180 298)  (180 298)  routing T_3_18.wire_logic_cluster/lc_5/out <X> T_3_18.lc_trk_g2_5
 (29 10)  (191 298)  (191 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 298)  (193 298)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 298)  (194 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (197 298)  (197 298)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.input_2_5
 (36 10)  (198 298)  (198 298)  LC_5 Logic Functioning bit
 (42 10)  (204 298)  (204 298)  LC_5 Logic Functioning bit
 (43 10)  (205 298)  (205 298)  LC_5 Logic Functioning bit
 (45 10)  (207 298)  (207 298)  LC_5 Logic Functioning bit
 (51 10)  (213 298)  (213 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (179 299)  (179 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (189 299)  (189 299)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 299)  (191 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 299)  (193 299)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 299)  (194 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 299)  (195 299)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.input_2_5
 (36 11)  (198 299)  (198 299)  LC_5 Logic Functioning bit
 (37 11)  (199 299)  (199 299)  LC_5 Logic Functioning bit
 (38 11)  (200 299)  (200 299)  LC_5 Logic Functioning bit
 (42 11)  (204 299)  (204 299)  LC_5 Logic Functioning bit
 (43 11)  (205 299)  (205 299)  LC_5 Logic Functioning bit
 (17 12)  (179 300)  (179 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (189 300)  (189 300)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 300)  (191 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 300)  (192 300)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 300)  (194 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 300)  (196 300)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 300)  (198 300)  LC_6 Logic Functioning bit
 (38 12)  (200 300)  (200 300)  LC_6 Logic Functioning bit
 (43 12)  (205 300)  (205 300)  LC_6 Logic Functioning bit
 (45 12)  (207 300)  (207 300)  LC_6 Logic Functioning bit
 (46 12)  (208 300)  (208 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (189 301)  (189 301)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 301)  (190 301)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 301)  (191 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 301)  (192 301)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 301)  (194 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (198 301)  (198 301)  LC_6 Logic Functioning bit
 (38 13)  (200 301)  (200 301)  LC_6 Logic Functioning bit
 (41 13)  (203 301)  (203 301)  LC_6 Logic Functioning bit
 (42 13)  (204 301)  (204 301)  LC_6 Logic Functioning bit
 (43 13)  (205 301)  (205 301)  LC_6 Logic Functioning bit
 (1 14)  (163 302)  (163 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (187 302)  (187 302)  routing T_3_18.rgt_op_6 <X> T_3_18.lc_trk_g3_6
 (29 14)  (191 302)  (191 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 302)  (193 302)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 302)  (194 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 302)  (196 302)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 302)  (197 302)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.input_2_7
 (36 14)  (198 302)  (198 302)  LC_7 Logic Functioning bit
 (38 14)  (200 302)  (200 302)  LC_7 Logic Functioning bit
 (39 14)  (201 302)  (201 302)  LC_7 Logic Functioning bit
 (45 14)  (207 302)  (207 302)  LC_7 Logic Functioning bit
 (0 15)  (162 303)  (162 303)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (163 303)  (163 303)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (170 303)  (170 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (9 15)  (171 303)  (171 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (10 15)  (172 303)  (172 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (16 15)  (178 303)  (178 303)  routing T_3_18.sp12_v_b_12 <X> T_3_18.lc_trk_g3_4
 (17 15)  (179 303)  (179 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (184 303)  (184 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (186 303)  (186 303)  routing T_3_18.rgt_op_6 <X> T_3_18.lc_trk_g3_6
 (27 15)  (189 303)  (189 303)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 303)  (191 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 303)  (193 303)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 303)  (194 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (195 303)  (195 303)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.input_2_7
 (34 15)  (196 303)  (196 303)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.input_2_7
 (36 15)  (198 303)  (198 303)  LC_7 Logic Functioning bit
 (37 15)  (199 303)  (199 303)  LC_7 Logic Functioning bit
 (38 15)  (200 303)  (200 303)  LC_7 Logic Functioning bit
 (39 15)  (201 303)  (201 303)  LC_7 Logic Functioning bit
 (43 15)  (205 303)  (205 303)  LC_7 Logic Functioning bit
 (51 15)  (213 303)  (213 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_18

 (21 0)  (237 288)  (237 288)  routing T_4_18.sp4_v_b_11 <X> T_4_18.lc_trk_g0_3
 (22 0)  (238 288)  (238 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (239 288)  (239 288)  routing T_4_18.sp4_v_b_11 <X> T_4_18.lc_trk_g0_3
 (32 0)  (248 288)  (248 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 288)  (249 288)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 288)  (250 288)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 288)  (252 288)  LC_0 Logic Functioning bit
 (38 0)  (254 288)  (254 288)  LC_0 Logic Functioning bit
 (21 1)  (237 289)  (237 289)  routing T_4_18.sp4_v_b_11 <X> T_4_18.lc_trk_g0_3
 (22 1)  (238 289)  (238 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (239 289)  (239 289)  routing T_4_18.sp4_v_b_18 <X> T_4_18.lc_trk_g0_2
 (24 1)  (240 289)  (240 289)  routing T_4_18.sp4_v_b_18 <X> T_4_18.lc_trk_g0_2
 (27 1)  (243 289)  (243 289)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 289)  (244 289)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 289)  (245 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 289)  (247 289)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (253 289)  (253 289)  LC_0 Logic Functioning bit
 (39 1)  (255 289)  (255 289)  LC_0 Logic Functioning bit
 (0 2)  (216 290)  (216 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (1 2)  (217 290)  (217 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (218 290)  (218 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (232 290)  (232 290)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g0_5
 (17 2)  (233 290)  (233 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (234 290)  (234 290)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g0_5
 (31 2)  (247 290)  (247 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 290)  (248 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 290)  (249 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 290)  (250 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (39 2)  (255 290)  (255 290)  LC_1 Logic Functioning bit
 (0 3)  (216 291)  (216 291)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (18 3)  (234 291)  (234 291)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g0_5
 (22 3)  (238 291)  (238 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (243 291)  (243 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 291)  (244 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 291)  (245 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 291)  (247 291)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 291)  (248 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (249 291)  (249 291)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_1
 (35 3)  (251 291)  (251 291)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_1
 (38 3)  (254 291)  (254 291)  LC_1 Logic Functioning bit
 (21 4)  (237 292)  (237 292)  routing T_4_18.bnr_op_3 <X> T_4_18.lc_trk_g1_3
 (22 4)  (238 292)  (238 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (244 292)  (244 292)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 292)  (245 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 292)  (246 292)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 292)  (247 292)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 292)  (248 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 292)  (249 292)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 292)  (250 292)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (251 292)  (251 292)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.input_2_2
 (15 5)  (231 293)  (231 293)  routing T_4_18.sp4_v_t_5 <X> T_4_18.lc_trk_g1_0
 (16 5)  (232 293)  (232 293)  routing T_4_18.sp4_v_t_5 <X> T_4_18.lc_trk_g1_0
 (17 5)  (233 293)  (233 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (237 293)  (237 293)  routing T_4_18.bnr_op_3 <X> T_4_18.lc_trk_g1_3
 (26 5)  (242 293)  (242 293)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 293)  (243 293)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 293)  (245 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 293)  (246 293)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 293)  (247 293)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 293)  (248 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (250 293)  (250 293)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.input_2_2
 (35 5)  (251 293)  (251 293)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.input_2_2
 (39 5)  (255 293)  (255 293)  LC_2 Logic Functioning bit
 (48 5)  (264 293)  (264 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (232 294)  (232 294)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g1_5
 (17 6)  (233 294)  (233 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (234 294)  (234 294)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g1_5
 (22 6)  (238 294)  (238 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (242 294)  (242 294)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (243 294)  (243 294)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 294)  (245 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 294)  (246 294)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 294)  (247 294)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 294)  (248 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (252 294)  (252 294)  LC_3 Logic Functioning bit
 (37 6)  (253 294)  (253 294)  LC_3 Logic Functioning bit
 (38 6)  (254 294)  (254 294)  LC_3 Logic Functioning bit
 (39 6)  (255 294)  (255 294)  LC_3 Logic Functioning bit
 (40 6)  (256 294)  (256 294)  LC_3 Logic Functioning bit
 (42 6)  (258 294)  (258 294)  LC_3 Logic Functioning bit
 (47 6)  (263 294)  (263 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (234 295)  (234 295)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g1_5
 (21 7)  (237 295)  (237 295)  routing T_4_18.sp4_r_v_b_31 <X> T_4_18.lc_trk_g1_7
 (28 7)  (244 295)  (244 295)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 295)  (245 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 295)  (247 295)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 295)  (252 295)  LC_3 Logic Functioning bit
 (37 7)  (253 295)  (253 295)  LC_3 Logic Functioning bit
 (38 7)  (254 295)  (254 295)  LC_3 Logic Functioning bit
 (39 7)  (255 295)  (255 295)  LC_3 Logic Functioning bit
 (17 8)  (233 296)  (233 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (237 296)  (237 296)  routing T_4_18.sp4_h_r_35 <X> T_4_18.lc_trk_g2_3
 (22 8)  (238 296)  (238 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (239 296)  (239 296)  routing T_4_18.sp4_h_r_35 <X> T_4_18.lc_trk_g2_3
 (24 8)  (240 296)  (240 296)  routing T_4_18.sp4_h_r_35 <X> T_4_18.lc_trk_g2_3
 (26 8)  (242 296)  (242 296)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (244 296)  (244 296)  routing T_4_18.lc_trk_g2_1 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 296)  (245 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 296)  (248 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 296)  (250 296)  routing T_4_18.lc_trk_g1_0 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 296)  (252 296)  LC_4 Logic Functioning bit
 (38 8)  (254 296)  (254 296)  LC_4 Logic Functioning bit
 (41 8)  (257 296)  (257 296)  LC_4 Logic Functioning bit
 (43 8)  (259 296)  (259 296)  LC_4 Logic Functioning bit
 (51 8)  (267 296)  (267 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (238 297)  (238 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (239 297)  (239 297)  routing T_4_18.sp12_v_b_18 <X> T_4_18.lc_trk_g2_2
 (25 9)  (241 297)  (241 297)  routing T_4_18.sp12_v_b_18 <X> T_4_18.lc_trk_g2_2
 (27 9)  (243 297)  (243 297)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 297)  (244 297)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 297)  (245 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (253 297)  (253 297)  LC_4 Logic Functioning bit
 (39 9)  (255 297)  (255 297)  LC_4 Logic Functioning bit
 (0 10)  (216 298)  (216 298)  routing T_4_18.glb_netwk_6 <X> T_4_18.glb2local_2
 (1 10)  (217 298)  (217 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (17 10)  (233 298)  (233 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 298)  (234 298)  routing T_4_18.wire_logic_cluster/lc_5/out <X> T_4_18.lc_trk_g2_5
 (21 10)  (237 298)  (237 298)  routing T_4_18.rgt_op_7 <X> T_4_18.lc_trk_g2_7
 (22 10)  (238 298)  (238 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (240 298)  (240 298)  routing T_4_18.rgt_op_7 <X> T_4_18.lc_trk_g2_7
 (26 10)  (242 298)  (242 298)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 298)  (244 298)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 298)  (245 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 298)  (248 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (252 298)  (252 298)  LC_5 Logic Functioning bit
 (37 10)  (253 298)  (253 298)  LC_5 Logic Functioning bit
 (38 10)  (254 298)  (254 298)  LC_5 Logic Functioning bit
 (39 10)  (255 298)  (255 298)  LC_5 Logic Functioning bit
 (45 10)  (261 298)  (261 298)  LC_5 Logic Functioning bit
 (1 11)  (217 299)  (217 299)  routing T_4_18.glb_netwk_6 <X> T_4_18.glb2local_2
 (29 11)  (245 299)  (245 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 299)  (246 299)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 299)  (247 299)  routing T_4_18.lc_trk_g0_2 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 299)  (248 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (251 299)  (251 299)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.input_2_5
 (36 11)  (252 299)  (252 299)  LC_5 Logic Functioning bit
 (37 11)  (253 299)  (253 299)  LC_5 Logic Functioning bit
 (38 11)  (254 299)  (254 299)  LC_5 Logic Functioning bit
 (39 11)  (255 299)  (255 299)  LC_5 Logic Functioning bit
 (42 11)  (258 299)  (258 299)  LC_5 Logic Functioning bit
 (48 11)  (264 299)  (264 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (268 299)  (268 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (231 300)  (231 300)  routing T_4_18.rgt_op_1 <X> T_4_18.lc_trk_g3_1
 (17 12)  (233 300)  (233 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 300)  (234 300)  routing T_4_18.rgt_op_1 <X> T_4_18.lc_trk_g3_1
 (25 12)  (241 300)  (241 300)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g3_2
 (26 12)  (242 300)  (242 300)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (244 300)  (244 300)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 300)  (245 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 300)  (248 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 300)  (249 300)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 300)  (250 300)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (17 13)  (233 301)  (233 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (238 301)  (238 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (240 301)  (240 301)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g3_2
 (26 13)  (242 301)  (242 301)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 301)  (243 301)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 301)  (244 301)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 301)  (245 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 301)  (246 301)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (257 301)  (257 301)  LC_6 Logic Functioning bit
 (43 13)  (259 301)  (259 301)  LC_6 Logic Functioning bit
 (5 14)  (221 302)  (221 302)  routing T_4_18.sp4_v_t_38 <X> T_4_18.sp4_h_l_44
 (17 14)  (233 302)  (233 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (234 302)  (234 302)  routing T_4_18.wire_logic_cluster/lc_5/out <X> T_4_18.lc_trk_g3_5
 (22 14)  (238 302)  (238 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (239 302)  (239 302)  routing T_4_18.sp4_h_r_31 <X> T_4_18.lc_trk_g3_7
 (24 14)  (240 302)  (240 302)  routing T_4_18.sp4_h_r_31 <X> T_4_18.lc_trk_g3_7
 (4 15)  (220 303)  (220 303)  routing T_4_18.sp4_v_t_38 <X> T_4_18.sp4_h_l_44
 (6 15)  (222 303)  (222 303)  routing T_4_18.sp4_v_t_38 <X> T_4_18.sp4_h_l_44
 (21 15)  (237 303)  (237 303)  routing T_4_18.sp4_h_r_31 <X> T_4_18.lc_trk_g3_7
 (22 15)  (238 303)  (238 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (239 303)  (239 303)  routing T_4_18.sp12_v_b_14 <X> T_4_18.lc_trk_g3_6


LogicTile_5_18

 (27 0)  (297 288)  (297 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 288)  (298 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 288)  (299 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 288)  (302 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (306 288)  (306 288)  LC_0 Logic Functioning bit
 (37 0)  (307 288)  (307 288)  LC_0 Logic Functioning bit
 (38 0)  (308 288)  (308 288)  LC_0 Logic Functioning bit
 (39 0)  (309 288)  (309 288)  LC_0 Logic Functioning bit
 (44 0)  (314 288)  (314 288)  LC_0 Logic Functioning bit
 (45 0)  (315 288)  (315 288)  LC_0 Logic Functioning bit
 (40 1)  (310 289)  (310 289)  LC_0 Logic Functioning bit
 (41 1)  (311 289)  (311 289)  LC_0 Logic Functioning bit
 (42 1)  (312 289)  (312 289)  LC_0 Logic Functioning bit
 (43 1)  (313 289)  (313 289)  LC_0 Logic Functioning bit
 (49 1)  (319 289)  (319 289)  Carry_In_Mux bit 

 (0 2)  (270 290)  (270 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (1 2)  (271 290)  (271 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (272 290)  (272 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (297 290)  (297 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 290)  (298 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 290)  (299 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 290)  (302 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (306 290)  (306 290)  LC_1 Logic Functioning bit
 (37 2)  (307 290)  (307 290)  LC_1 Logic Functioning bit
 (38 2)  (308 290)  (308 290)  LC_1 Logic Functioning bit
 (39 2)  (309 290)  (309 290)  LC_1 Logic Functioning bit
 (44 2)  (314 290)  (314 290)  LC_1 Logic Functioning bit
 (45 2)  (315 290)  (315 290)  LC_1 Logic Functioning bit
 (0 3)  (270 291)  (270 291)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (40 3)  (310 291)  (310 291)  LC_1 Logic Functioning bit
 (41 3)  (311 291)  (311 291)  LC_1 Logic Functioning bit
 (42 3)  (312 291)  (312 291)  LC_1 Logic Functioning bit
 (43 3)  (313 291)  (313 291)  LC_1 Logic Functioning bit
 (21 4)  (291 292)  (291 292)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g1_3
 (22 4)  (292 292)  (292 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 292)  (295 292)  routing T_5_18.wire_logic_cluster/lc_2/out <X> T_5_18.lc_trk_g1_2
 (27 4)  (297 292)  (297 292)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 292)  (299 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 292)  (302 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 292)  (306 292)  LC_2 Logic Functioning bit
 (37 4)  (307 292)  (307 292)  LC_2 Logic Functioning bit
 (38 4)  (308 292)  (308 292)  LC_2 Logic Functioning bit
 (39 4)  (309 292)  (309 292)  LC_2 Logic Functioning bit
 (44 4)  (314 292)  (314 292)  LC_2 Logic Functioning bit
 (45 4)  (315 292)  (315 292)  LC_2 Logic Functioning bit
 (22 5)  (292 293)  (292 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (300 293)  (300 293)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (310 293)  (310 293)  LC_2 Logic Functioning bit
 (41 5)  (311 293)  (311 293)  LC_2 Logic Functioning bit
 (42 5)  (312 293)  (312 293)  LC_2 Logic Functioning bit
 (43 5)  (313 293)  (313 293)  LC_2 Logic Functioning bit
 (17 6)  (287 294)  (287 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 294)  (288 294)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g1_5
 (25 6)  (295 294)  (295 294)  routing T_5_18.wire_logic_cluster/lc_6/out <X> T_5_18.lc_trk_g1_6
 (27 6)  (297 294)  (297 294)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 294)  (299 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 294)  (302 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (306 294)  (306 294)  LC_3 Logic Functioning bit
 (37 6)  (307 294)  (307 294)  LC_3 Logic Functioning bit
 (38 6)  (308 294)  (308 294)  LC_3 Logic Functioning bit
 (39 6)  (309 294)  (309 294)  LC_3 Logic Functioning bit
 (44 6)  (314 294)  (314 294)  LC_3 Logic Functioning bit
 (45 6)  (315 294)  (315 294)  LC_3 Logic Functioning bit
 (22 7)  (292 295)  (292 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (300 295)  (300 295)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (310 295)  (310 295)  LC_3 Logic Functioning bit
 (41 7)  (311 295)  (311 295)  LC_3 Logic Functioning bit
 (42 7)  (312 295)  (312 295)  LC_3 Logic Functioning bit
 (43 7)  (313 295)  (313 295)  LC_3 Logic Functioning bit
 (27 8)  (297 296)  (297 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 296)  (298 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 296)  (299 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 296)  (300 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 296)  (302 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (306 296)  (306 296)  LC_4 Logic Functioning bit
 (37 8)  (307 296)  (307 296)  LC_4 Logic Functioning bit
 (38 8)  (308 296)  (308 296)  LC_4 Logic Functioning bit
 (39 8)  (309 296)  (309 296)  LC_4 Logic Functioning bit
 (44 8)  (314 296)  (314 296)  LC_4 Logic Functioning bit
 (45 8)  (315 296)  (315 296)  LC_4 Logic Functioning bit
 (40 9)  (310 297)  (310 297)  LC_4 Logic Functioning bit
 (41 9)  (311 297)  (311 297)  LC_4 Logic Functioning bit
 (42 9)  (312 297)  (312 297)  LC_4 Logic Functioning bit
 (43 9)  (313 297)  (313 297)  LC_4 Logic Functioning bit
 (27 10)  (297 298)  (297 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 298)  (299 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 298)  (300 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 298)  (302 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (306 298)  (306 298)  LC_5 Logic Functioning bit
 (37 10)  (307 298)  (307 298)  LC_5 Logic Functioning bit
 (38 10)  (308 298)  (308 298)  LC_5 Logic Functioning bit
 (39 10)  (309 298)  (309 298)  LC_5 Logic Functioning bit
 (44 10)  (314 298)  (314 298)  LC_5 Logic Functioning bit
 (45 10)  (315 298)  (315 298)  LC_5 Logic Functioning bit
 (40 11)  (310 299)  (310 299)  LC_5 Logic Functioning bit
 (41 11)  (311 299)  (311 299)  LC_5 Logic Functioning bit
 (42 11)  (312 299)  (312 299)  LC_5 Logic Functioning bit
 (43 11)  (313 299)  (313 299)  LC_5 Logic Functioning bit
 (14 12)  (284 300)  (284 300)  routing T_5_18.wire_logic_cluster/lc_0/out <X> T_5_18.lc_trk_g3_0
 (17 12)  (287 300)  (287 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 300)  (288 300)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g3_1
 (27 12)  (297 300)  (297 300)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 300)  (299 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 300)  (300 300)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 300)  (302 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (306 300)  (306 300)  LC_6 Logic Functioning bit
 (37 12)  (307 300)  (307 300)  LC_6 Logic Functioning bit
 (38 12)  (308 300)  (308 300)  LC_6 Logic Functioning bit
 (39 12)  (309 300)  (309 300)  LC_6 Logic Functioning bit
 (44 12)  (314 300)  (314 300)  LC_6 Logic Functioning bit
 (45 12)  (315 300)  (315 300)  LC_6 Logic Functioning bit
 (17 13)  (287 301)  (287 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (300 301)  (300 301)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (310 301)  (310 301)  LC_6 Logic Functioning bit
 (41 13)  (311 301)  (311 301)  LC_6 Logic Functioning bit
 (42 13)  (312 301)  (312 301)  LC_6 Logic Functioning bit
 (43 13)  (313 301)  (313 301)  LC_6 Logic Functioning bit
 (6 14)  (276 302)  (276 302)  routing T_5_18.sp4_h_l_41 <X> T_5_18.sp4_v_t_44
 (14 14)  (284 302)  (284 302)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g3_4
 (21 14)  (291 302)  (291 302)  routing T_5_18.wire_logic_cluster/lc_7/out <X> T_5_18.lc_trk_g3_7
 (22 14)  (292 302)  (292 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (297 302)  (297 302)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 302)  (298 302)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 302)  (299 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 302)  (300 302)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 302)  (302 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (306 302)  (306 302)  LC_7 Logic Functioning bit
 (37 14)  (307 302)  (307 302)  LC_7 Logic Functioning bit
 (38 14)  (308 302)  (308 302)  LC_7 Logic Functioning bit
 (39 14)  (309 302)  (309 302)  LC_7 Logic Functioning bit
 (44 14)  (314 302)  (314 302)  LC_7 Logic Functioning bit
 (45 14)  (315 302)  (315 302)  LC_7 Logic Functioning bit
 (17 15)  (287 303)  (287 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (300 303)  (300 303)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (310 303)  (310 303)  LC_7 Logic Functioning bit
 (41 15)  (311 303)  (311 303)  LC_7 Logic Functioning bit
 (42 15)  (312 303)  (312 303)  LC_7 Logic Functioning bit
 (43 15)  (313 303)  (313 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (3 0)  (639 288)  (639 288)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_v_b_0


LogicTile_1_17

 (27 0)  (81 272)  (81 272)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 272)  (83 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 272)  (86 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 272)  (87 272)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 272)  (90 272)  LC_0 Logic Functioning bit
 (37 0)  (91 272)  (91 272)  LC_0 Logic Functioning bit
 (38 0)  (92 272)  (92 272)  LC_0 Logic Functioning bit
 (39 0)  (93 272)  (93 272)  LC_0 Logic Functioning bit
 (44 0)  (98 272)  (98 272)  LC_0 Logic Functioning bit
 (45 0)  (99 272)  (99 272)  LC_0 Logic Functioning bit
 (31 1)  (85 273)  (85 273)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 273)  (86 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (87 273)  (87 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_0
 (34 1)  (88 273)  (88 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_0
 (35 1)  (89 273)  (89 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_0
 (40 1)  (94 273)  (94 273)  LC_0 Logic Functioning bit
 (41 1)  (95 273)  (95 273)  LC_0 Logic Functioning bit
 (42 1)  (96 273)  (96 273)  LC_0 Logic Functioning bit
 (43 1)  (97 273)  (97 273)  LC_0 Logic Functioning bit
 (0 2)  (54 274)  (54 274)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (1 2)  (55 274)  (55 274)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (56 274)  (56 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 274)  (68 274)  routing T_1_17.sp4_v_b_4 <X> T_1_17.lc_trk_g0_4
 (27 2)  (81 274)  (81 274)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 274)  (82 274)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 274)  (83 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 274)  (86 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 274)  (90 274)  LC_1 Logic Functioning bit
 (37 2)  (91 274)  (91 274)  LC_1 Logic Functioning bit
 (38 2)  (92 274)  (92 274)  LC_1 Logic Functioning bit
 (39 2)  (93 274)  (93 274)  LC_1 Logic Functioning bit
 (44 2)  (98 274)  (98 274)  LC_1 Logic Functioning bit
 (45 2)  (99 274)  (99 274)  LC_1 Logic Functioning bit
 (0 3)  (54 275)  (54 275)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (16 3)  (70 275)  (70 275)  routing T_1_17.sp4_v_b_4 <X> T_1_17.lc_trk_g0_4
 (17 3)  (71 275)  (71 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (40 3)  (94 275)  (94 275)  LC_1 Logic Functioning bit
 (41 3)  (95 275)  (95 275)  LC_1 Logic Functioning bit
 (42 3)  (96 275)  (96 275)  LC_1 Logic Functioning bit
 (43 3)  (97 275)  (97 275)  LC_1 Logic Functioning bit
 (14 4)  (68 276)  (68 276)  routing T_1_17.wire_logic_cluster/lc_0/out <X> T_1_17.lc_trk_g1_0
 (21 4)  (75 276)  (75 276)  routing T_1_17.wire_logic_cluster/lc_3/out <X> T_1_17.lc_trk_g1_3
 (22 4)  (76 276)  (76 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (79 276)  (79 276)  routing T_1_17.wire_logic_cluster/lc_2/out <X> T_1_17.lc_trk_g1_2
 (27 4)  (81 276)  (81 276)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 276)  (83 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 276)  (86 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 276)  (90 276)  LC_2 Logic Functioning bit
 (37 4)  (91 276)  (91 276)  LC_2 Logic Functioning bit
 (38 4)  (92 276)  (92 276)  LC_2 Logic Functioning bit
 (39 4)  (93 276)  (93 276)  LC_2 Logic Functioning bit
 (44 4)  (98 276)  (98 276)  LC_2 Logic Functioning bit
 (45 4)  (99 276)  (99 276)  LC_2 Logic Functioning bit
 (8 5)  (62 277)  (62 277)  routing T_1_17.sp4_v_t_36 <X> T_1_17.sp4_v_b_4
 (10 5)  (64 277)  (64 277)  routing T_1_17.sp4_v_t_36 <X> T_1_17.sp4_v_b_4
 (17 5)  (71 277)  (71 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (76 277)  (76 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (84 277)  (84 277)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (94 277)  (94 277)  LC_2 Logic Functioning bit
 (41 5)  (95 277)  (95 277)  LC_2 Logic Functioning bit
 (42 5)  (96 277)  (96 277)  LC_2 Logic Functioning bit
 (43 5)  (97 277)  (97 277)  LC_2 Logic Functioning bit
 (17 6)  (71 278)  (71 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 278)  (72 278)  routing T_1_17.wire_logic_cluster/lc_5/out <X> T_1_17.lc_trk_g1_5
 (25 6)  (79 278)  (79 278)  routing T_1_17.wire_logic_cluster/lc_6/out <X> T_1_17.lc_trk_g1_6
 (27 6)  (81 278)  (81 278)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 278)  (83 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 278)  (86 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 278)  (90 278)  LC_3 Logic Functioning bit
 (37 6)  (91 278)  (91 278)  LC_3 Logic Functioning bit
 (38 6)  (92 278)  (92 278)  LC_3 Logic Functioning bit
 (39 6)  (93 278)  (93 278)  LC_3 Logic Functioning bit
 (44 6)  (98 278)  (98 278)  LC_3 Logic Functioning bit
 (45 6)  (99 278)  (99 278)  LC_3 Logic Functioning bit
 (22 7)  (76 279)  (76 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (84 279)  (84 279)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 279)  (94 279)  LC_3 Logic Functioning bit
 (41 7)  (95 279)  (95 279)  LC_3 Logic Functioning bit
 (42 7)  (96 279)  (96 279)  LC_3 Logic Functioning bit
 (43 7)  (97 279)  (97 279)  LC_3 Logic Functioning bit
 (21 8)  (75 280)  (75 280)  routing T_1_17.rgt_op_3 <X> T_1_17.lc_trk_g2_3
 (22 8)  (76 280)  (76 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 280)  (78 280)  routing T_1_17.rgt_op_3 <X> T_1_17.lc_trk_g2_3
 (27 8)  (81 280)  (81 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 280)  (82 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 280)  (83 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 280)  (84 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 280)  (86 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 280)  (90 280)  LC_4 Logic Functioning bit
 (37 8)  (91 280)  (91 280)  LC_4 Logic Functioning bit
 (38 8)  (92 280)  (92 280)  LC_4 Logic Functioning bit
 (39 8)  (93 280)  (93 280)  LC_4 Logic Functioning bit
 (44 8)  (98 280)  (98 280)  LC_4 Logic Functioning bit
 (45 8)  (99 280)  (99 280)  LC_4 Logic Functioning bit
 (40 9)  (94 281)  (94 281)  LC_4 Logic Functioning bit
 (41 9)  (95 281)  (95 281)  LC_4 Logic Functioning bit
 (42 9)  (96 281)  (96 281)  LC_4 Logic Functioning bit
 (43 9)  (97 281)  (97 281)  LC_4 Logic Functioning bit
 (11 10)  (65 282)  (65 282)  routing T_1_17.sp4_h_r_2 <X> T_1_17.sp4_v_t_45
 (13 10)  (67 282)  (67 282)  routing T_1_17.sp4_h_r_2 <X> T_1_17.sp4_v_t_45
 (27 10)  (81 282)  (81 282)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 282)  (83 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 282)  (84 282)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 282)  (86 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 282)  (90 282)  LC_5 Logic Functioning bit
 (37 10)  (91 282)  (91 282)  LC_5 Logic Functioning bit
 (38 10)  (92 282)  (92 282)  LC_5 Logic Functioning bit
 (39 10)  (93 282)  (93 282)  LC_5 Logic Functioning bit
 (44 10)  (98 282)  (98 282)  LC_5 Logic Functioning bit
 (45 10)  (99 282)  (99 282)  LC_5 Logic Functioning bit
 (12 11)  (66 283)  (66 283)  routing T_1_17.sp4_h_r_2 <X> T_1_17.sp4_v_t_45
 (40 11)  (94 283)  (94 283)  LC_5 Logic Functioning bit
 (41 11)  (95 283)  (95 283)  LC_5 Logic Functioning bit
 (42 11)  (96 283)  (96 283)  LC_5 Logic Functioning bit
 (43 11)  (97 283)  (97 283)  LC_5 Logic Functioning bit
 (17 12)  (71 284)  (71 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 284)  (72 284)  routing T_1_17.wire_logic_cluster/lc_1/out <X> T_1_17.lc_trk_g3_1
 (21 12)  (75 284)  (75 284)  routing T_1_17.rgt_op_3 <X> T_1_17.lc_trk_g3_3
 (22 12)  (76 284)  (76 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (78 284)  (78 284)  routing T_1_17.rgt_op_3 <X> T_1_17.lc_trk_g3_3
 (27 12)  (81 284)  (81 284)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 284)  (83 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 284)  (84 284)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 284)  (86 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 284)  (90 284)  LC_6 Logic Functioning bit
 (37 12)  (91 284)  (91 284)  LC_6 Logic Functioning bit
 (38 12)  (92 284)  (92 284)  LC_6 Logic Functioning bit
 (39 12)  (93 284)  (93 284)  LC_6 Logic Functioning bit
 (44 12)  (98 284)  (98 284)  LC_6 Logic Functioning bit
 (45 12)  (99 284)  (99 284)  LC_6 Logic Functioning bit
 (30 13)  (84 285)  (84 285)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 285)  (94 285)  LC_6 Logic Functioning bit
 (41 13)  (95 285)  (95 285)  LC_6 Logic Functioning bit
 (42 13)  (96 285)  (96 285)  LC_6 Logic Functioning bit
 (43 13)  (97 285)  (97 285)  LC_6 Logic Functioning bit
 (1 14)  (55 286)  (55 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 286)  (68 286)  routing T_1_17.wire_logic_cluster/lc_4/out <X> T_1_17.lc_trk_g3_4
 (21 14)  (75 286)  (75 286)  routing T_1_17.wire_logic_cluster/lc_7/out <X> T_1_17.lc_trk_g3_7
 (22 14)  (76 286)  (76 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (81 286)  (81 286)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 286)  (82 286)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 286)  (83 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 286)  (84 286)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 286)  (86 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 286)  (90 286)  LC_7 Logic Functioning bit
 (37 14)  (91 286)  (91 286)  LC_7 Logic Functioning bit
 (38 14)  (92 286)  (92 286)  LC_7 Logic Functioning bit
 (39 14)  (93 286)  (93 286)  LC_7 Logic Functioning bit
 (44 14)  (98 286)  (98 286)  LC_7 Logic Functioning bit
 (45 14)  (99 286)  (99 286)  LC_7 Logic Functioning bit
 (1 15)  (55 287)  (55 287)  routing T_1_17.lc_trk_g0_4 <X> T_1_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (71 287)  (71 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (84 287)  (84 287)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (94 287)  (94 287)  LC_7 Logic Functioning bit
 (41 15)  (95 287)  (95 287)  LC_7 Logic Functioning bit
 (42 15)  (96 287)  (96 287)  LC_7 Logic Functioning bit
 (43 15)  (97 287)  (97 287)  LC_7 Logic Functioning bit


LogicTile_2_17

 (25 0)  (133 272)  (133 272)  routing T_2_17.wire_logic_cluster/lc_2/out <X> T_2_17.lc_trk_g0_2
 (26 0)  (134 272)  (134 272)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (136 272)  (136 272)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 272)  (137 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 272)  (140 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 272)  (141 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 272)  (142 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (148 272)  (148 272)  LC_0 Logic Functioning bit
 (42 0)  (150 272)  (150 272)  LC_0 Logic Functioning bit
 (22 1)  (130 273)  (130 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (136 273)  (136 273)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 273)  (137 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 273)  (138 273)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (0 2)  (108 274)  (108 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (1 2)  (109 274)  (109 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (110 274)  (110 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (123 274)  (123 274)  routing T_2_17.lft_op_5 <X> T_2_17.lc_trk_g0_5
 (17 2)  (125 274)  (125 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (126 274)  (126 274)  routing T_2_17.lft_op_5 <X> T_2_17.lc_trk_g0_5
 (25 2)  (133 274)  (133 274)  routing T_2_17.lft_op_6 <X> T_2_17.lc_trk_g0_6
 (28 2)  (136 274)  (136 274)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 274)  (137 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 274)  (139 274)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 274)  (140 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 274)  (141 274)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 274)  (143 274)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.input_2_1
 (38 2)  (146 274)  (146 274)  LC_1 Logic Functioning bit
 (39 2)  (147 274)  (147 274)  LC_1 Logic Functioning bit
 (40 2)  (148 274)  (148 274)  LC_1 Logic Functioning bit
 (41 2)  (149 274)  (149 274)  LC_1 Logic Functioning bit
 (42 2)  (150 274)  (150 274)  LC_1 Logic Functioning bit
 (0 3)  (108 275)  (108 275)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (22 3)  (130 275)  (130 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (132 275)  (132 275)  routing T_2_17.lft_op_6 <X> T_2_17.lc_trk_g0_6
 (26 3)  (134 275)  (134 275)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 275)  (136 275)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 275)  (137 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 275)  (138 275)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 275)  (140 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (141 275)  (141 275)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.input_2_1
 (38 3)  (146 275)  (146 275)  LC_1 Logic Functioning bit
 (39 3)  (147 275)  (147 275)  LC_1 Logic Functioning bit
 (40 3)  (148 275)  (148 275)  LC_1 Logic Functioning bit
 (41 3)  (149 275)  (149 275)  LC_1 Logic Functioning bit
 (14 4)  (122 276)  (122 276)  routing T_2_17.wire_logic_cluster/lc_0/out <X> T_2_17.lc_trk_g1_0
 (27 4)  (135 276)  (135 276)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 276)  (136 276)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 276)  (137 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 276)  (138 276)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 276)  (140 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 276)  (142 276)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (146 276)  (146 276)  LC_2 Logic Functioning bit
 (39 4)  (147 276)  (147 276)  LC_2 Logic Functioning bit
 (40 4)  (148 276)  (148 276)  LC_2 Logic Functioning bit
 (41 4)  (149 276)  (149 276)  LC_2 Logic Functioning bit
 (50 4)  (158 276)  (158 276)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (125 277)  (125 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (135 277)  (135 277)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 277)  (136 277)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 277)  (137 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (39 5)  (147 277)  (147 277)  LC_2 Logic Functioning bit
 (40 5)  (148 277)  (148 277)  LC_2 Logic Functioning bit
 (41 5)  (149 277)  (149 277)  LC_2 Logic Functioning bit
 (14 6)  (122 278)  (122 278)  routing T_2_17.lft_op_4 <X> T_2_17.lc_trk_g1_4
 (15 6)  (123 278)  (123 278)  routing T_2_17.top_op_5 <X> T_2_17.lc_trk_g1_5
 (17 6)  (125 278)  (125 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (129 278)  (129 278)  routing T_2_17.lft_op_7 <X> T_2_17.lc_trk_g1_7
 (22 6)  (130 278)  (130 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (132 278)  (132 278)  routing T_2_17.lft_op_7 <X> T_2_17.lc_trk_g1_7
 (25 6)  (133 278)  (133 278)  routing T_2_17.wire_logic_cluster/lc_6/out <X> T_2_17.lc_trk_g1_6
 (27 6)  (135 278)  (135 278)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 278)  (136 278)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 278)  (137 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 278)  (138 278)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 278)  (139 278)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 278)  (140 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 278)  (141 278)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (145 278)  (145 278)  LC_3 Logic Functioning bit
 (39 6)  (147 278)  (147 278)  LC_3 Logic Functioning bit
 (40 6)  (148 278)  (148 278)  LC_3 Logic Functioning bit
 (41 6)  (149 278)  (149 278)  LC_3 Logic Functioning bit
 (42 6)  (150 278)  (150 278)  LC_3 Logic Functioning bit
 (50 6)  (158 278)  (158 278)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (123 279)  (123 279)  routing T_2_17.lft_op_4 <X> T_2_17.lc_trk_g1_4
 (17 7)  (125 279)  (125 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (126 279)  (126 279)  routing T_2_17.top_op_5 <X> T_2_17.lc_trk_g1_5
 (22 7)  (130 279)  (130 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (138 279)  (138 279)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 279)  (139 279)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (145 279)  (145 279)  LC_3 Logic Functioning bit
 (39 7)  (147 279)  (147 279)  LC_3 Logic Functioning bit
 (40 7)  (148 279)  (148 279)  LC_3 Logic Functioning bit
 (41 7)  (149 279)  (149 279)  LC_3 Logic Functioning bit
 (42 7)  (150 279)  (150 279)  LC_3 Logic Functioning bit
 (22 8)  (130 280)  (130 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (132 280)  (132 280)  routing T_2_17.tnl_op_3 <X> T_2_17.lc_trk_g2_3
 (26 8)  (134 280)  (134 280)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (137 280)  (137 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 280)  (138 280)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 280)  (139 280)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 280)  (140 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 280)  (142 280)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 280)  (143 280)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.input_2_4
 (40 8)  (148 280)  (148 280)  LC_4 Logic Functioning bit
 (21 9)  (129 281)  (129 281)  routing T_2_17.tnl_op_3 <X> T_2_17.lc_trk_g2_3
 (22 9)  (130 281)  (130 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (132 281)  (132 281)  routing T_2_17.tnl_op_2 <X> T_2_17.lc_trk_g2_2
 (25 9)  (133 281)  (133 281)  routing T_2_17.tnl_op_2 <X> T_2_17.lc_trk_g2_2
 (26 9)  (134 281)  (134 281)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 281)  (137 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 281)  (140 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (142 281)  (142 281)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.input_2_4
 (35 9)  (143 281)  (143 281)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.input_2_4
 (15 10)  (123 282)  (123 282)  routing T_2_17.tnl_op_5 <X> T_2_17.lc_trk_g2_5
 (17 10)  (125 282)  (125 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (130 282)  (130 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (132 282)  (132 282)  routing T_2_17.tnl_op_7 <X> T_2_17.lc_trk_g2_7
 (26 10)  (134 282)  (134 282)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 282)  (135 282)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 282)  (136 282)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 282)  (137 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 282)  (138 282)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 282)  (140 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (143 282)  (143 282)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_5
 (37 10)  (145 282)  (145 282)  LC_5 Logic Functioning bit
 (39 10)  (147 282)  (147 282)  LC_5 Logic Functioning bit
 (40 10)  (148 282)  (148 282)  LC_5 Logic Functioning bit
 (42 10)  (150 282)  (150 282)  LC_5 Logic Functioning bit
 (46 10)  (154 282)  (154 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (159 282)  (159 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (122 283)  (122 283)  routing T_2_17.tnl_op_4 <X> T_2_17.lc_trk_g2_4
 (15 11)  (123 283)  (123 283)  routing T_2_17.tnl_op_4 <X> T_2_17.lc_trk_g2_4
 (17 11)  (125 283)  (125 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (126 283)  (126 283)  routing T_2_17.tnl_op_5 <X> T_2_17.lc_trk_g2_5
 (21 11)  (129 283)  (129 283)  routing T_2_17.tnl_op_7 <X> T_2_17.lc_trk_g2_7
 (22 11)  (130 283)  (130 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (132 283)  (132 283)  routing T_2_17.tnl_op_6 <X> T_2_17.lc_trk_g2_6
 (25 11)  (133 283)  (133 283)  routing T_2_17.tnl_op_6 <X> T_2_17.lc_trk_g2_6
 (26 11)  (134 283)  (134 283)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 283)  (136 283)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 283)  (137 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 283)  (139 283)  routing T_2_17.lc_trk_g0_2 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 283)  (140 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (141 283)  (141 283)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_5
 (34 11)  (142 283)  (142 283)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_5
 (35 11)  (143 283)  (143 283)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_5
 (40 11)  (148 283)  (148 283)  LC_5 Logic Functioning bit
 (15 12)  (123 284)  (123 284)  routing T_2_17.tnl_op_1 <X> T_2_17.lc_trk_g3_1
 (17 12)  (125 284)  (125 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (134 284)  (134 284)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (139 284)  (139 284)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 284)  (140 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 284)  (142 284)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 284)  (144 284)  LC_6 Logic Functioning bit
 (37 12)  (145 284)  (145 284)  LC_6 Logic Functioning bit
 (38 12)  (146 284)  (146 284)  LC_6 Logic Functioning bit
 (41 12)  (149 284)  (149 284)  LC_6 Logic Functioning bit
 (43 12)  (151 284)  (151 284)  LC_6 Logic Functioning bit
 (45 12)  (153 284)  (153 284)  LC_6 Logic Functioning bit
 (50 12)  (158 284)  (158 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (122 285)  (122 285)  routing T_2_17.tnl_op_0 <X> T_2_17.lc_trk_g3_0
 (15 13)  (123 285)  (123 285)  routing T_2_17.tnl_op_0 <X> T_2_17.lc_trk_g3_0
 (17 13)  (125 285)  (125 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (126 285)  (126 285)  routing T_2_17.tnl_op_1 <X> T_2_17.lc_trk_g3_1
 (27 13)  (135 285)  (135 285)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 285)  (137 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 285)  (139 285)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (144 285)  (144 285)  LC_6 Logic Functioning bit
 (37 13)  (145 285)  (145 285)  LC_6 Logic Functioning bit
 (39 13)  (147 285)  (147 285)  LC_6 Logic Functioning bit
 (40 13)  (148 285)  (148 285)  LC_6 Logic Functioning bit
 (42 13)  (150 285)  (150 285)  LC_6 Logic Functioning bit
 (0 14)  (108 286)  (108 286)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 286)  (109 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (122 286)  (122 286)  routing T_2_17.wire_logic_cluster/lc_4/out <X> T_2_17.lc_trk_g3_4
 (15 14)  (123 286)  (123 286)  routing T_2_17.rgt_op_5 <X> T_2_17.lc_trk_g3_5
 (17 14)  (125 286)  (125 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (126 286)  (126 286)  routing T_2_17.rgt_op_5 <X> T_2_17.lc_trk_g3_5
 (22 14)  (130 286)  (130 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (132 286)  (132 286)  routing T_2_17.tnl_op_7 <X> T_2_17.lc_trk_g3_7
 (26 14)  (134 286)  (134 286)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (31 14)  (139 286)  (139 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 286)  (140 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 286)  (141 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 286)  (142 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 286)  (144 286)  LC_7 Logic Functioning bit
 (38 14)  (146 286)  (146 286)  LC_7 Logic Functioning bit
 (52 14)  (160 286)  (160 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (108 287)  (108 287)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (125 287)  (125 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (129 287)  (129 287)  routing T_2_17.tnl_op_7 <X> T_2_17.lc_trk_g3_7
 (22 15)  (130 287)  (130 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (132 287)  (132 287)  routing T_2_17.tnl_op_6 <X> T_2_17.lc_trk_g3_6
 (25 15)  (133 287)  (133 287)  routing T_2_17.tnl_op_6 <X> T_2_17.lc_trk_g3_6
 (26 15)  (134 287)  (134 287)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 287)  (135 287)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 287)  (137 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (145 287)  (145 287)  LC_7 Logic Functioning bit
 (39 15)  (147 287)  (147 287)  LC_7 Logic Functioning bit


LogicTile_3_17

 (0 2)  (162 274)  (162 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (1 2)  (163 274)  (163 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (164 274)  (164 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 274)  (176 274)  routing T_3_17.bnr_op_4 <X> T_3_17.lc_trk_g0_4
 (15 2)  (177 274)  (177 274)  routing T_3_17.lft_op_5 <X> T_3_17.lc_trk_g0_5
 (17 2)  (179 274)  (179 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (180 274)  (180 274)  routing T_3_17.lft_op_5 <X> T_3_17.lc_trk_g0_5
 (0 3)  (162 275)  (162 275)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (14 3)  (176 275)  (176 275)  routing T_3_17.bnr_op_4 <X> T_3_17.lc_trk_g0_4
 (17 3)  (179 275)  (179 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (17 4)  (179 276)  (179 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (188 276)  (188 276)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 276)  (189 276)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 276)  (190 276)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 276)  (191 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 276)  (193 276)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 276)  (194 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (198 276)  (198 276)  LC_2 Logic Functioning bit
 (38 4)  (200 276)  (200 276)  LC_2 Logic Functioning bit
 (41 4)  (203 276)  (203 276)  LC_2 Logic Functioning bit
 (43 4)  (205 276)  (205 276)  LC_2 Logic Functioning bit
 (45 4)  (207 276)  (207 276)  LC_2 Logic Functioning bit
 (18 5)  (180 277)  (180 277)  routing T_3_17.sp4_r_v_b_25 <X> T_3_17.lc_trk_g1_1
 (26 5)  (188 277)  (188 277)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 277)  (190 277)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 277)  (191 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 277)  (192 277)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (198 277)  (198 277)  LC_2 Logic Functioning bit
 (37 5)  (199 277)  (199 277)  LC_2 Logic Functioning bit
 (38 5)  (200 277)  (200 277)  LC_2 Logic Functioning bit
 (39 5)  (201 277)  (201 277)  LC_2 Logic Functioning bit
 (40 5)  (202 277)  (202 277)  LC_2 Logic Functioning bit
 (42 5)  (204 277)  (204 277)  LC_2 Logic Functioning bit
 (51 5)  (213 277)  (213 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 8)  (179 280)  (179 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (15 10)  (177 282)  (177 282)  routing T_3_17.tnr_op_5 <X> T_3_17.lc_trk_g2_5
 (17 10)  (179 282)  (179 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (187 282)  (187 282)  routing T_3_17.sp4_h_r_46 <X> T_3_17.lc_trk_g2_6
 (26 10)  (188 282)  (188 282)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (189 282)  (189 282)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 282)  (191 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 282)  (193 282)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 282)  (194 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (198 282)  (198 282)  LC_5 Logic Functioning bit
 (43 10)  (205 282)  (205 282)  LC_5 Logic Functioning bit
 (45 10)  (207 282)  (207 282)  LC_5 Logic Functioning bit
 (46 10)  (208 282)  (208 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (213 282)  (213 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (184 283)  (184 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (185 283)  (185 283)  routing T_3_17.sp4_h_r_46 <X> T_3_17.lc_trk_g2_6
 (24 11)  (186 283)  (186 283)  routing T_3_17.sp4_h_r_46 <X> T_3_17.lc_trk_g2_6
 (25 11)  (187 283)  (187 283)  routing T_3_17.sp4_h_r_46 <X> T_3_17.lc_trk_g2_6
 (28 11)  (190 283)  (190 283)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 283)  (191 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (194 283)  (194 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (195 283)  (195 283)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.input_2_5
 (37 11)  (199 283)  (199 283)  LC_5 Logic Functioning bit
 (53 11)  (215 283)  (215 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (187 284)  (187 284)  routing T_3_17.wire_logic_cluster/lc_2/out <X> T_3_17.lc_trk_g3_2
 (22 13)  (184 285)  (184 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (162 286)  (162 286)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 286)  (163 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (162 287)  (162 287)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r


LogicTile_4_17

 (17 0)  (233 272)  (233 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (243 272)  (243 272)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 272)  (245 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 272)  (247 272)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 272)  (248 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 272)  (250 272)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 272)  (251 272)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.input_2_0
 (37 0)  (253 272)  (253 272)  LC_0 Logic Functioning bit
 (41 0)  (257 272)  (257 272)  LC_0 Logic Functioning bit
 (42 0)  (258 272)  (258 272)  LC_0 Logic Functioning bit
 (43 0)  (259 272)  (259 272)  LC_0 Logic Functioning bit
 (18 1)  (234 273)  (234 273)  routing T_4_17.sp4_r_v_b_34 <X> T_4_17.lc_trk_g0_1
 (22 1)  (238 273)  (238 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (240 273)  (240 273)  routing T_4_17.top_op_2 <X> T_4_17.lc_trk_g0_2
 (25 1)  (241 273)  (241 273)  routing T_4_17.top_op_2 <X> T_4_17.lc_trk_g0_2
 (26 1)  (242 273)  (242 273)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 273)  (244 273)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 273)  (245 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 273)  (246 273)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 273)  (248 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (250 273)  (250 273)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.input_2_0
 (37 1)  (253 273)  (253 273)  LC_0 Logic Functioning bit
 (39 1)  (255 273)  (255 273)  LC_0 Logic Functioning bit
 (40 1)  (256 273)  (256 273)  LC_0 Logic Functioning bit
 (42 1)  (258 273)  (258 273)  LC_0 Logic Functioning bit
 (43 1)  (259 273)  (259 273)  LC_0 Logic Functioning bit
 (0 2)  (216 274)  (216 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (1 2)  (217 274)  (217 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (218 274)  (218 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 274)  (230 274)  routing T_4_17.wire_logic_cluster/lc_4/out <X> T_4_17.lc_trk_g0_4
 (29 2)  (245 274)  (245 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (247 274)  (247 274)  routing T_4_17.lc_trk_g0_4 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 274)  (248 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (254 274)  (254 274)  LC_1 Logic Functioning bit
 (41 2)  (257 274)  (257 274)  LC_1 Logic Functioning bit
 (43 2)  (259 274)  (259 274)  LC_1 Logic Functioning bit
 (45 2)  (261 274)  (261 274)  LC_1 Logic Functioning bit
 (0 3)  (216 275)  (216 275)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (17 3)  (233 275)  (233 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (244 275)  (244 275)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 275)  (245 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 275)  (246 275)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (248 275)  (248 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (253 275)  (253 275)  LC_1 Logic Functioning bit
 (39 3)  (255 275)  (255 275)  LC_1 Logic Functioning bit
 (40 3)  (256 275)  (256 275)  LC_1 Logic Functioning bit
 (42 3)  (258 275)  (258 275)  LC_1 Logic Functioning bit
 (22 4)  (238 276)  (238 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (242 276)  (242 276)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (243 276)  (243 276)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 276)  (244 276)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 276)  (245 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 276)  (246 276)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 276)  (247 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 276)  (248 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 276)  (249 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 276)  (250 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 276)  (252 276)  LC_2 Logic Functioning bit
 (21 5)  (237 277)  (237 277)  routing T_4_17.sp4_r_v_b_27 <X> T_4_17.lc_trk_g1_3
 (22 5)  (238 277)  (238 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (240 277)  (240 277)  routing T_4_17.bot_op_2 <X> T_4_17.lc_trk_g1_2
 (26 5)  (242 277)  (242 277)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 277)  (243 277)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 277)  (244 277)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 277)  (245 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 277)  (246 277)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (248 277)  (248 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (249 277)  (249 277)  routing T_4_17.lc_trk_g2_0 <X> T_4_17.input_2_2
 (51 5)  (267 277)  (267 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (231 278)  (231 278)  routing T_4_17.top_op_5 <X> T_4_17.lc_trk_g1_5
 (17 6)  (233 278)  (233 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (243 278)  (243 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 278)  (244 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 278)  (245 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 278)  (246 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 278)  (248 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 278)  (249 278)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 278)  (250 278)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (251 278)  (251 278)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.input_2_3
 (42 6)  (258 278)  (258 278)  LC_3 Logic Functioning bit
 (15 7)  (231 279)  (231 279)  routing T_4_17.sp4_v_t_9 <X> T_4_17.lc_trk_g1_4
 (16 7)  (232 279)  (232 279)  routing T_4_17.sp4_v_t_9 <X> T_4_17.lc_trk_g1_4
 (17 7)  (233 279)  (233 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (234 279)  (234 279)  routing T_4_17.top_op_5 <X> T_4_17.lc_trk_g1_5
 (22 7)  (238 279)  (238 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (241 279)  (241 279)  routing T_4_17.sp4_r_v_b_30 <X> T_4_17.lc_trk_g1_6
 (26 7)  (242 279)  (242 279)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 279)  (243 279)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 279)  (244 279)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 279)  (245 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (248 279)  (248 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (250 279)  (250 279)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.input_2_3
 (35 7)  (251 279)  (251 279)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.input_2_3
 (15 8)  (231 280)  (231 280)  routing T_4_17.rgt_op_1 <X> T_4_17.lc_trk_g2_1
 (17 8)  (233 280)  (233 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (234 280)  (234 280)  routing T_4_17.rgt_op_1 <X> T_4_17.lc_trk_g2_1
 (25 8)  (241 280)  (241 280)  routing T_4_17.bnl_op_2 <X> T_4_17.lc_trk_g2_2
 (28 8)  (244 280)  (244 280)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 280)  (245 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 280)  (246 280)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 280)  (248 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 280)  (249 280)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 280)  (250 280)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (50 8)  (266 280)  (266 280)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (231 281)  (231 281)  routing T_4_17.tnr_op_0 <X> T_4_17.lc_trk_g2_0
 (17 9)  (233 281)  (233 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (238 281)  (238 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (241 281)  (241 281)  routing T_4_17.bnl_op_2 <X> T_4_17.lc_trk_g2_2
 (26 9)  (242 281)  (242 281)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (243 281)  (243 281)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 281)  (244 281)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 281)  (245 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (252 281)  (252 281)  LC_4 Logic Functioning bit
 (17 10)  (233 282)  (233 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 282)  (234 282)  routing T_4_17.wire_logic_cluster/lc_5/out <X> T_4_17.lc_trk_g2_5
 (27 10)  (243 282)  (243 282)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 282)  (245 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 282)  (248 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (252 282)  (252 282)  LC_5 Logic Functioning bit
 (37 10)  (253 282)  (253 282)  LC_5 Logic Functioning bit
 (39 10)  (255 282)  (255 282)  LC_5 Logic Functioning bit
 (40 10)  (256 282)  (256 282)  LC_5 Logic Functioning bit
 (42 10)  (258 282)  (258 282)  LC_5 Logic Functioning bit
 (45 10)  (261 282)  (261 282)  LC_5 Logic Functioning bit
 (50 10)  (266 282)  (266 282)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (269 282)  (269 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (10 11)  (226 283)  (226 283)  routing T_4_17.sp4_h_l_39 <X> T_4_17.sp4_v_t_42
 (29 11)  (245 283)  (245 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 283)  (246 283)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 283)  (247 283)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (253 283)  (253 283)  LC_5 Logic Functioning bit
 (39 11)  (255 283)  (255 283)  LC_5 Logic Functioning bit
 (40 11)  (256 283)  (256 283)  LC_5 Logic Functioning bit
 (42 11)  (258 283)  (258 283)  LC_5 Logic Functioning bit
 (17 12)  (233 284)  (233 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 284)  (234 284)  routing T_4_17.wire_logic_cluster/lc_1/out <X> T_4_17.lc_trk_g3_1
 (22 12)  (238 284)  (238 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (240 284)  (240 284)  routing T_4_17.tnr_op_3 <X> T_4_17.lc_trk_g3_3
 (25 12)  (241 284)  (241 284)  routing T_4_17.rgt_op_2 <X> T_4_17.lc_trk_g3_2
 (15 13)  (231 285)  (231 285)  routing T_4_17.sp4_v_t_29 <X> T_4_17.lc_trk_g3_0
 (16 13)  (232 285)  (232 285)  routing T_4_17.sp4_v_t_29 <X> T_4_17.lc_trk_g3_0
 (17 13)  (233 285)  (233 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (238 285)  (238 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (240 285)  (240 285)  routing T_4_17.rgt_op_2 <X> T_4_17.lc_trk_g3_2
 (12 14)  (228 286)  (228 286)  routing T_4_17.sp4_v_t_46 <X> T_4_17.sp4_h_l_46
 (14 14)  (230 286)  (230 286)  routing T_4_17.rgt_op_4 <X> T_4_17.lc_trk_g3_4
 (15 14)  (231 286)  (231 286)  routing T_4_17.rgt_op_5 <X> T_4_17.lc_trk_g3_5
 (17 14)  (233 286)  (233 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (234 286)  (234 286)  routing T_4_17.rgt_op_5 <X> T_4_17.lc_trk_g3_5
 (21 14)  (237 286)  (237 286)  routing T_4_17.rgt_op_7 <X> T_4_17.lc_trk_g3_7
 (22 14)  (238 286)  (238 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (240 286)  (240 286)  routing T_4_17.rgt_op_7 <X> T_4_17.lc_trk_g3_7
 (25 14)  (241 286)  (241 286)  routing T_4_17.rgt_op_6 <X> T_4_17.lc_trk_g3_6
 (11 15)  (227 287)  (227 287)  routing T_4_17.sp4_v_t_46 <X> T_4_17.sp4_h_l_46
 (15 15)  (231 287)  (231 287)  routing T_4_17.rgt_op_4 <X> T_4_17.lc_trk_g3_4
 (17 15)  (233 287)  (233 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (238 287)  (238 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (240 287)  (240 287)  routing T_4_17.rgt_op_6 <X> T_4_17.lc_trk_g3_6


LogicTile_5_17

 (29 0)  (299 272)  (299 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 272)  (300 272)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (314 272)  (314 272)  LC_0 Logic Functioning bit
 (32 1)  (302 273)  (302 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (303 273)  (303 273)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.input_2_0
 (34 1)  (304 273)  (304 273)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.input_2_0
 (0 2)  (270 274)  (270 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (1 2)  (271 274)  (271 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (272 274)  (272 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 274)  (285 274)  routing T_5_17.lft_op_5 <X> T_5_17.lc_trk_g0_5
 (17 2)  (287 274)  (287 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (288 274)  (288 274)  routing T_5_17.lft_op_5 <X> T_5_17.lc_trk_g0_5
 (27 2)  (297 274)  (297 274)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 274)  (299 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 274)  (302 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (306 274)  (306 274)  LC_1 Logic Functioning bit
 (37 2)  (307 274)  (307 274)  LC_1 Logic Functioning bit
 (38 2)  (308 274)  (308 274)  LC_1 Logic Functioning bit
 (39 2)  (309 274)  (309 274)  LC_1 Logic Functioning bit
 (44 2)  (314 274)  (314 274)  LC_1 Logic Functioning bit
 (0 3)  (270 275)  (270 275)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (40 3)  (310 275)  (310 275)  LC_1 Logic Functioning bit
 (41 3)  (311 275)  (311 275)  LC_1 Logic Functioning bit
 (42 3)  (312 275)  (312 275)  LC_1 Logic Functioning bit
 (43 3)  (313 275)  (313 275)  LC_1 Logic Functioning bit
 (15 4)  (285 276)  (285 276)  routing T_5_17.lft_op_1 <X> T_5_17.lc_trk_g1_1
 (17 4)  (287 276)  (287 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (288 276)  (288 276)  routing T_5_17.lft_op_1 <X> T_5_17.lc_trk_g1_1
 (21 4)  (291 276)  (291 276)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g1_3
 (22 4)  (292 276)  (292 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 276)  (295 276)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g1_2
 (27 4)  (297 276)  (297 276)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 276)  (299 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 276)  (302 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 276)  (306 276)  LC_2 Logic Functioning bit
 (37 4)  (307 276)  (307 276)  LC_2 Logic Functioning bit
 (38 4)  (308 276)  (308 276)  LC_2 Logic Functioning bit
 (39 4)  (309 276)  (309 276)  LC_2 Logic Functioning bit
 (44 4)  (314 276)  (314 276)  LC_2 Logic Functioning bit
 (45 4)  (315 276)  (315 276)  LC_2 Logic Functioning bit
 (22 5)  (292 277)  (292 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (300 277)  (300 277)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (310 277)  (310 277)  LC_2 Logic Functioning bit
 (41 5)  (311 277)  (311 277)  LC_2 Logic Functioning bit
 (42 5)  (312 277)  (312 277)  LC_2 Logic Functioning bit
 (43 5)  (313 277)  (313 277)  LC_2 Logic Functioning bit
 (17 6)  (287 278)  (287 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 278)  (288 278)  routing T_5_17.wire_logic_cluster/lc_5/out <X> T_5_17.lc_trk_g1_5
 (25 6)  (295 278)  (295 278)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g1_6
 (27 6)  (297 278)  (297 278)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 278)  (299 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 278)  (302 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (306 278)  (306 278)  LC_3 Logic Functioning bit
 (37 6)  (307 278)  (307 278)  LC_3 Logic Functioning bit
 (38 6)  (308 278)  (308 278)  LC_3 Logic Functioning bit
 (39 6)  (309 278)  (309 278)  LC_3 Logic Functioning bit
 (44 6)  (314 278)  (314 278)  LC_3 Logic Functioning bit
 (45 6)  (315 278)  (315 278)  LC_3 Logic Functioning bit
 (22 7)  (292 279)  (292 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (300 279)  (300 279)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (310 279)  (310 279)  LC_3 Logic Functioning bit
 (41 7)  (311 279)  (311 279)  LC_3 Logic Functioning bit
 (42 7)  (312 279)  (312 279)  LC_3 Logic Functioning bit
 (43 7)  (313 279)  (313 279)  LC_3 Logic Functioning bit
 (27 8)  (297 280)  (297 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 280)  (298 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 280)  (299 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 280)  (300 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 280)  (302 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (306 280)  (306 280)  LC_4 Logic Functioning bit
 (37 8)  (307 280)  (307 280)  LC_4 Logic Functioning bit
 (38 8)  (308 280)  (308 280)  LC_4 Logic Functioning bit
 (39 8)  (309 280)  (309 280)  LC_4 Logic Functioning bit
 (44 8)  (314 280)  (314 280)  LC_4 Logic Functioning bit
 (45 8)  (315 280)  (315 280)  LC_4 Logic Functioning bit
 (40 9)  (310 281)  (310 281)  LC_4 Logic Functioning bit
 (41 9)  (311 281)  (311 281)  LC_4 Logic Functioning bit
 (42 9)  (312 281)  (312 281)  LC_4 Logic Functioning bit
 (43 9)  (313 281)  (313 281)  LC_4 Logic Functioning bit
 (27 10)  (297 282)  (297 282)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 282)  (299 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 282)  (300 282)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 282)  (302 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (306 282)  (306 282)  LC_5 Logic Functioning bit
 (37 10)  (307 282)  (307 282)  LC_5 Logic Functioning bit
 (38 10)  (308 282)  (308 282)  LC_5 Logic Functioning bit
 (39 10)  (309 282)  (309 282)  LC_5 Logic Functioning bit
 (44 10)  (314 282)  (314 282)  LC_5 Logic Functioning bit
 (45 10)  (315 282)  (315 282)  LC_5 Logic Functioning bit
 (10 11)  (280 283)  (280 283)  routing T_5_17.sp4_h_l_39 <X> T_5_17.sp4_v_t_42
 (40 11)  (310 283)  (310 283)  LC_5 Logic Functioning bit
 (41 11)  (311 283)  (311 283)  LC_5 Logic Functioning bit
 (42 11)  (312 283)  (312 283)  LC_5 Logic Functioning bit
 (43 11)  (313 283)  (313 283)  LC_5 Logic Functioning bit
 (17 12)  (287 284)  (287 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (288 284)  (288 284)  routing T_5_17.bnl_op_1 <X> T_5_17.lc_trk_g3_1
 (27 12)  (297 284)  (297 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 284)  (299 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 284)  (300 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 284)  (302 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (306 284)  (306 284)  LC_6 Logic Functioning bit
 (37 12)  (307 284)  (307 284)  LC_6 Logic Functioning bit
 (38 12)  (308 284)  (308 284)  LC_6 Logic Functioning bit
 (39 12)  (309 284)  (309 284)  LC_6 Logic Functioning bit
 (44 12)  (314 284)  (314 284)  LC_6 Logic Functioning bit
 (45 12)  (315 284)  (315 284)  LC_6 Logic Functioning bit
 (18 13)  (288 285)  (288 285)  routing T_5_17.bnl_op_1 <X> T_5_17.lc_trk_g3_1
 (30 13)  (300 285)  (300 285)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (310 285)  (310 285)  LC_6 Logic Functioning bit
 (41 13)  (311 285)  (311 285)  LC_6 Logic Functioning bit
 (42 13)  (312 285)  (312 285)  LC_6 Logic Functioning bit
 (43 13)  (313 285)  (313 285)  LC_6 Logic Functioning bit
 (14 14)  (284 286)  (284 286)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g3_4
 (21 14)  (291 286)  (291 286)  routing T_5_17.wire_logic_cluster/lc_7/out <X> T_5_17.lc_trk_g3_7
 (22 14)  (292 286)  (292 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (297 286)  (297 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 286)  (298 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 286)  (299 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 286)  (300 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 286)  (302 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (306 286)  (306 286)  LC_7 Logic Functioning bit
 (37 14)  (307 286)  (307 286)  LC_7 Logic Functioning bit
 (38 14)  (308 286)  (308 286)  LC_7 Logic Functioning bit
 (39 14)  (309 286)  (309 286)  LC_7 Logic Functioning bit
 (44 14)  (314 286)  (314 286)  LC_7 Logic Functioning bit
 (45 14)  (315 286)  (315 286)  LC_7 Logic Functioning bit
 (9 15)  (279 287)  (279 287)  routing T_5_17.sp4_v_b_10 <X> T_5_17.sp4_v_t_47
 (17 15)  (287 287)  (287 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (300 287)  (300 287)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (310 287)  (310 287)  LC_7 Logic Functioning bit
 (41 15)  (311 287)  (311 287)  LC_7 Logic Functioning bit
 (42 15)  (312 287)  (312 287)  LC_7 Logic Functioning bit
 (43 15)  (313 287)  (313 287)  LC_7 Logic Functioning bit


LogicTile_2_16

 (26 0)  (134 256)  (134 256)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 256)  (135 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 256)  (136 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 256)  (137 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 256)  (139 256)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 256)  (140 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 256)  (142 256)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (41 0)  (149 256)  (149 256)  LC_0 Logic Functioning bit
 (43 0)  (151 256)  (151 256)  LC_0 Logic Functioning bit
 (22 1)  (130 257)  (130 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (132 257)  (132 257)  routing T_2_16.bot_op_2 <X> T_2_16.lc_trk_g0_2
 (26 1)  (134 257)  (134 257)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 257)  (135 257)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 257)  (136 257)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 257)  (137 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 257)  (138 257)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (139 257)  (139 257)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (148 257)  (148 257)  LC_0 Logic Functioning bit
 (41 1)  (149 257)  (149 257)  LC_0 Logic Functioning bit
 (42 1)  (150 257)  (150 257)  LC_0 Logic Functioning bit
 (43 1)  (151 257)  (151 257)  LC_0 Logic Functioning bit
 (15 5)  (123 261)  (123 261)  routing T_2_16.bot_op_0 <X> T_2_16.lc_trk_g1_0
 (17 5)  (125 261)  (125 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (25 6)  (133 262)  (133 262)  routing T_2_16.sp4_h_r_14 <X> T_2_16.lc_trk_g1_6
 (15 7)  (123 263)  (123 263)  routing T_2_16.bot_op_4 <X> T_2_16.lc_trk_g1_4
 (17 7)  (125 263)  (125 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (130 263)  (130 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (131 263)  (131 263)  routing T_2_16.sp4_h_r_14 <X> T_2_16.lc_trk_g1_6
 (24 7)  (132 263)  (132 263)  routing T_2_16.sp4_h_r_14 <X> T_2_16.lc_trk_g1_6
 (25 12)  (133 268)  (133 268)  routing T_2_16.rgt_op_2 <X> T_2_16.lc_trk_g3_2
 (27 12)  (135 268)  (135 268)  routing T_2_16.lc_trk_g1_4 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 268)  (137 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 268)  (138 268)  routing T_2_16.lc_trk_g1_4 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 268)  (140 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 268)  (142 268)  routing T_2_16.lc_trk_g1_0 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (145 268)  (145 268)  LC_6 Logic Functioning bit
 (39 12)  (147 268)  (147 268)  LC_6 Logic Functioning bit
 (22 13)  (130 269)  (130 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (132 269)  (132 269)  routing T_2_16.rgt_op_2 <X> T_2_16.lc_trk_g3_2
 (26 13)  (134 269)  (134 269)  routing T_2_16.lc_trk_g0_2 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 269)  (137 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (53 13)  (161 269)  (161 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (129 270)  (129 270)  routing T_2_16.rgt_op_7 <X> T_2_16.lc_trk_g3_7
 (22 14)  (130 270)  (130 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (132 270)  (132 270)  routing T_2_16.rgt_op_7 <X> T_2_16.lc_trk_g3_7


LogicTile_3_16

 (17 0)  (179 256)  (179 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (180 256)  (180 256)  routing T_3_16.bnr_op_1 <X> T_3_16.lc_trk_g0_1
 (27 0)  (189 256)  (189 256)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 256)  (190 256)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 256)  (191 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 256)  (192 256)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 256)  (194 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 256)  (195 256)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 256)  (196 256)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 256)  (198 256)  LC_0 Logic Functioning bit
 (38 0)  (200 256)  (200 256)  LC_0 Logic Functioning bit
 (52 0)  (214 256)  (214 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (180 257)  (180 257)  routing T_3_16.bnr_op_1 <X> T_3_16.lc_trk_g0_1
 (26 1)  (188 257)  (188 257)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 257)  (190 257)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 257)  (191 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (0 2)  (162 258)  (162 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (1 2)  (163 258)  (163 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (164 258)  (164 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (189 258)  (189 258)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 258)  (190 258)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 258)  (191 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 258)  (192 258)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 258)  (193 258)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 258)  (194 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 258)  (196 258)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (43 2)  (205 258)  (205 258)  LC_1 Logic Functioning bit
 (50 2)  (212 258)  (212 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (162 259)  (162 259)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (28 3)  (190 259)  (190 259)  routing T_3_16.lc_trk_g2_1 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 259)  (191 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 259)  (192 259)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 259)  (193 259)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (53 3)  (215 259)  (215 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (176 260)  (176 260)  routing T_3_16.lft_op_0 <X> T_3_16.lc_trk_g1_0
 (17 4)  (179 260)  (179 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (180 260)  (180 260)  routing T_3_16.bnr_op_1 <X> T_3_16.lc_trk_g1_1
 (27 4)  (189 260)  (189 260)  routing T_3_16.lc_trk_g1_0 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 260)  (191 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 260)  (193 260)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 260)  (194 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 260)  (195 260)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (203 260)  (203 260)  LC_2 Logic Functioning bit
 (43 4)  (205 260)  (205 260)  LC_2 Logic Functioning bit
 (45 4)  (207 260)  (207 260)  LC_2 Logic Functioning bit
 (50 4)  (212 260)  (212 260)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (177 261)  (177 261)  routing T_3_16.lft_op_0 <X> T_3_16.lc_trk_g1_0
 (17 5)  (179 261)  (179 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (180 261)  (180 261)  routing T_3_16.bnr_op_1 <X> T_3_16.lc_trk_g1_1
 (27 5)  (189 261)  (189 261)  routing T_3_16.lc_trk_g1_1 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 261)  (191 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 261)  (193 261)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (203 261)  (203 261)  LC_2 Logic Functioning bit
 (53 5)  (215 261)  (215 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (183 262)  (183 262)  routing T_3_16.bnr_op_7 <X> T_3_16.lc_trk_g1_7
 (22 6)  (184 262)  (184 262)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (190 262)  (190 262)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 262)  (191 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 262)  (193 262)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 262)  (194 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 262)  (195 262)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (203 262)  (203 262)  LC_3 Logic Functioning bit
 (43 6)  (205 262)  (205 262)  LC_3 Logic Functioning bit
 (21 7)  (183 263)  (183 263)  routing T_3_16.bnr_op_7 <X> T_3_16.lc_trk_g1_7
 (27 7)  (189 263)  (189 263)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 263)  (190 263)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 263)  (191 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 263)  (192 263)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (51 7)  (213 263)  (213 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (177 264)  (177 264)  routing T_3_16.sp4_h_r_25 <X> T_3_16.lc_trk_g2_1
 (16 8)  (178 264)  (178 264)  routing T_3_16.sp4_h_r_25 <X> T_3_16.lc_trk_g2_1
 (17 8)  (179 264)  (179 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (187 264)  (187 264)  routing T_3_16.bnl_op_2 <X> T_3_16.lc_trk_g2_2
 (27 8)  (189 264)  (189 264)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 264)  (190 264)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 264)  (191 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 264)  (192 264)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 264)  (194 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 264)  (195 264)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 264)  (196 264)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (203 264)  (203 264)  LC_4 Logic Functioning bit
 (43 8)  (205 264)  (205 264)  LC_4 Logic Functioning bit
 (18 9)  (180 265)  (180 265)  routing T_3_16.sp4_h_r_25 <X> T_3_16.lc_trk_g2_1
 (22 9)  (184 265)  (184 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (187 265)  (187 265)  routing T_3_16.bnl_op_2 <X> T_3_16.lc_trk_g2_2
 (26 9)  (188 265)  (188 265)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 265)  (190 265)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 265)  (191 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (53 9)  (215 265)  (215 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (176 266)  (176 266)  routing T_3_16.bnl_op_4 <X> T_3_16.lc_trk_g2_4
 (21 10)  (183 266)  (183 266)  routing T_3_16.rgt_op_7 <X> T_3_16.lc_trk_g2_7
 (22 10)  (184 266)  (184 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (186 266)  (186 266)  routing T_3_16.rgt_op_7 <X> T_3_16.lc_trk_g2_7
 (28 10)  (190 266)  (190 266)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 266)  (191 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 266)  (193 266)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 266)  (194 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 266)  (195 266)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (202 266)  (202 266)  LC_5 Logic Functioning bit
 (42 10)  (204 266)  (204 266)  LC_5 Logic Functioning bit
 (51 10)  (213 266)  (213 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (176 267)  (176 267)  routing T_3_16.bnl_op_4 <X> T_3_16.lc_trk_g2_4
 (17 11)  (179 267)  (179 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (189 267)  (189 267)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 267)  (190 267)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 267)  (191 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 267)  (192 267)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (14 12)  (176 268)  (176 268)  routing T_3_16.bnl_op_0 <X> T_3_16.lc_trk_g3_0
 (15 12)  (177 268)  (177 268)  routing T_3_16.sp4_h_r_25 <X> T_3_16.lc_trk_g3_1
 (16 12)  (178 268)  (178 268)  routing T_3_16.sp4_h_r_25 <X> T_3_16.lc_trk_g3_1
 (17 12)  (179 268)  (179 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (189 268)  (189 268)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 268)  (190 268)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 268)  (191 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 268)  (192 268)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 268)  (194 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 268)  (195 268)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 268)  (196 268)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (51 12)  (213 268)  (213 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (176 269)  (176 269)  routing T_3_16.bnl_op_0 <X> T_3_16.lc_trk_g3_0
 (17 13)  (179 269)  (179 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (180 269)  (180 269)  routing T_3_16.sp4_h_r_25 <X> T_3_16.lc_trk_g3_1
 (26 13)  (188 269)  (188 269)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 269)  (190 269)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 269)  (191 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (198 269)  (198 269)  LC_6 Logic Functioning bit
 (38 13)  (200 269)  (200 269)  LC_6 Logic Functioning bit
 (14 14)  (176 270)  (176 270)  routing T_3_16.bnl_op_4 <X> T_3_16.lc_trk_g3_4
 (21 14)  (183 270)  (183 270)  routing T_3_16.sp4_v_t_26 <X> T_3_16.lc_trk_g3_7
 (22 14)  (184 270)  (184 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (185 270)  (185 270)  routing T_3_16.sp4_v_t_26 <X> T_3_16.lc_trk_g3_7
 (27 14)  (189 270)  (189 270)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 270)  (190 270)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 270)  (191 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 270)  (193 270)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 270)  (194 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 270)  (195 270)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 270)  (196 270)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 270)  (198 270)  LC_7 Logic Functioning bit
 (38 14)  (200 270)  (200 270)  LC_7 Logic Functioning bit
 (14 15)  (176 271)  (176 271)  routing T_3_16.bnl_op_4 <X> T_3_16.lc_trk_g3_4
 (17 15)  (179 271)  (179 271)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (183 271)  (183 271)  routing T_3_16.sp4_v_t_26 <X> T_3_16.lc_trk_g3_7
 (29 15)  (191 271)  (191 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 271)  (193 271)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3


LogicTile_4_16

 (21 0)  (237 256)  (237 256)  routing T_4_16.bnr_op_3 <X> T_4_16.lc_trk_g0_3
 (22 0)  (238 256)  (238 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (241 256)  (241 256)  routing T_4_16.bnr_op_2 <X> T_4_16.lc_trk_g0_2
 (29 0)  (245 256)  (245 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 256)  (246 256)  routing T_4_16.lc_trk_g0_5 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 256)  (248 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 256)  (249 256)  routing T_4_16.lc_trk_g2_1 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 256)  (252 256)  LC_0 Logic Functioning bit
 (39 0)  (255 256)  (255 256)  LC_0 Logic Functioning bit
 (41 0)  (257 256)  (257 256)  LC_0 Logic Functioning bit
 (42 0)  (258 256)  (258 256)  LC_0 Logic Functioning bit
 (21 1)  (237 257)  (237 257)  routing T_4_16.bnr_op_3 <X> T_4_16.lc_trk_g0_3
 (22 1)  (238 257)  (238 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (241 257)  (241 257)  routing T_4_16.bnr_op_2 <X> T_4_16.lc_trk_g0_2
 (36 1)  (252 257)  (252 257)  LC_0 Logic Functioning bit
 (39 1)  (255 257)  (255 257)  LC_0 Logic Functioning bit
 (41 1)  (257 257)  (257 257)  LC_0 Logic Functioning bit
 (42 1)  (258 257)  (258 257)  LC_0 Logic Functioning bit
 (0 2)  (216 258)  (216 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (1 2)  (217 258)  (217 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (218 258)  (218 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 258)  (230 258)  routing T_4_16.bnr_op_4 <X> T_4_16.lc_trk_g0_4
 (15 2)  (231 258)  (231 258)  routing T_4_16.top_op_5 <X> T_4_16.lc_trk_g0_5
 (17 2)  (233 258)  (233 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (241 258)  (241 258)  routing T_4_16.bnr_op_6 <X> T_4_16.lc_trk_g0_6
 (26 2)  (242 258)  (242 258)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 258)  (243 258)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 258)  (244 258)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 258)  (245 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 258)  (246 258)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 258)  (247 258)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 258)  (248 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 258)  (249 258)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 258)  (252 258)  LC_1 Logic Functioning bit
 (37 2)  (253 258)  (253 258)  LC_1 Logic Functioning bit
 (38 2)  (254 258)  (254 258)  LC_1 Logic Functioning bit
 (42 2)  (258 258)  (258 258)  LC_1 Logic Functioning bit
 (43 2)  (259 258)  (259 258)  LC_1 Logic Functioning bit
 (45 2)  (261 258)  (261 258)  LC_1 Logic Functioning bit
 (50 2)  (266 258)  (266 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (268 258)  (268 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (216 259)  (216 259)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (14 3)  (230 259)  (230 259)  routing T_4_16.bnr_op_4 <X> T_4_16.lc_trk_g0_4
 (17 3)  (233 259)  (233 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (234 259)  (234 259)  routing T_4_16.top_op_5 <X> T_4_16.lc_trk_g0_5
 (22 3)  (238 259)  (238 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (241 259)  (241 259)  routing T_4_16.bnr_op_6 <X> T_4_16.lc_trk_g0_6
 (27 3)  (243 259)  (243 259)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 259)  (245 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 259)  (246 259)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (252 259)  (252 259)  LC_1 Logic Functioning bit
 (37 3)  (253 259)  (253 259)  LC_1 Logic Functioning bit
 (42 3)  (258 259)  (258 259)  LC_1 Logic Functioning bit
 (43 3)  (259 259)  (259 259)  LC_1 Logic Functioning bit
 (17 4)  (233 260)  (233 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (234 260)  (234 260)  routing T_4_16.bnr_op_1 <X> T_4_16.lc_trk_g1_1
 (25 4)  (241 260)  (241 260)  routing T_4_16.lft_op_2 <X> T_4_16.lc_trk_g1_2
 (26 4)  (242 260)  (242 260)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (244 260)  (244 260)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 260)  (245 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 260)  (248 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 260)  (249 260)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 260)  (250 260)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (251 260)  (251 260)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.input_2_2
 (18 5)  (234 261)  (234 261)  routing T_4_16.bnr_op_1 <X> T_4_16.lc_trk_g1_1
 (22 5)  (238 261)  (238 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (240 261)  (240 261)  routing T_4_16.lft_op_2 <X> T_4_16.lc_trk_g1_2
 (29 5)  (245 261)  (245 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 261)  (246 261)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 261)  (247 261)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 261)  (248 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (250 261)  (250 261)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.input_2_2
 (37 5)  (253 261)  (253 261)  LC_2 Logic Functioning bit
 (17 6)  (233 262)  (233 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (234 262)  (234 262)  routing T_4_16.bnr_op_5 <X> T_4_16.lc_trk_g1_5
 (26 6)  (242 262)  (242 262)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (243 262)  (243 262)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 262)  (244 262)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 262)  (245 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 262)  (246 262)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 262)  (247 262)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 262)  (248 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 262)  (249 262)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (253 262)  (253 262)  LC_3 Logic Functioning bit
 (39 6)  (255 262)  (255 262)  LC_3 Logic Functioning bit
 (40 6)  (256 262)  (256 262)  LC_3 Logic Functioning bit
 (41 6)  (257 262)  (257 262)  LC_3 Logic Functioning bit
 (42 6)  (258 262)  (258 262)  LC_3 Logic Functioning bit
 (43 6)  (259 262)  (259 262)  LC_3 Logic Functioning bit
 (45 6)  (261 262)  (261 262)  LC_3 Logic Functioning bit
 (48 6)  (264 262)  (264 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (268 262)  (268 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (269 262)  (269 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (230 263)  (230 263)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g1_4
 (15 7)  (231 263)  (231 263)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g1_4
 (17 7)  (233 263)  (233 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (234 263)  (234 263)  routing T_4_16.bnr_op_5 <X> T_4_16.lc_trk_g1_5
 (22 7)  (238 263)  (238 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (240 263)  (240 263)  routing T_4_16.bot_op_6 <X> T_4_16.lc_trk_g1_6
 (27 7)  (243 263)  (243 263)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 263)  (245 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 263)  (246 263)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 263)  (252 263)  LC_3 Logic Functioning bit
 (37 7)  (253 263)  (253 263)  LC_3 Logic Functioning bit
 (38 7)  (254 263)  (254 263)  LC_3 Logic Functioning bit
 (39 7)  (255 263)  (255 263)  LC_3 Logic Functioning bit
 (40 7)  (256 263)  (256 263)  LC_3 Logic Functioning bit
 (41 7)  (257 263)  (257 263)  LC_3 Logic Functioning bit
 (42 7)  (258 263)  (258 263)  LC_3 Logic Functioning bit
 (43 7)  (259 263)  (259 263)  LC_3 Logic Functioning bit
 (47 7)  (263 263)  (263 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (269 263)  (269 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (233 264)  (233 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 264)  (234 264)  routing T_4_16.wire_logic_cluster/lc_1/out <X> T_4_16.lc_trk_g2_1
 (19 8)  (235 264)  (235 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (238 264)  (238 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (242 264)  (242 264)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 264)  (243 264)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 264)  (245 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 264)  (246 264)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 264)  (248 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (251 264)  (251 264)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.input_2_4
 (36 8)  (252 264)  (252 264)  LC_4 Logic Functioning bit
 (43 8)  (259 264)  (259 264)  LC_4 Logic Functioning bit
 (51 8)  (267 264)  (267 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (237 265)  (237 265)  routing T_4_16.sp4_r_v_b_35 <X> T_4_16.lc_trk_g2_3
 (29 9)  (245 265)  (245 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 265)  (246 265)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (247 265)  (247 265)  routing T_4_16.lc_trk_g0_3 <X> T_4_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 265)  (248 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (250 265)  (250 265)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.input_2_4
 (37 9)  (253 265)  (253 265)  LC_4 Logic Functioning bit
 (27 10)  (243 266)  (243 266)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 266)  (244 266)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 266)  (245 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 266)  (247 266)  routing T_4_16.lc_trk_g0_6 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 266)  (248 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (50 10)  (266 266)  (266 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (267 266)  (267 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (231 267)  (231 267)  routing T_4_16.sp4_v_t_33 <X> T_4_16.lc_trk_g2_4
 (16 11)  (232 267)  (232 267)  routing T_4_16.sp4_v_t_33 <X> T_4_16.lc_trk_g2_4
 (17 11)  (233 267)  (233 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (242 267)  (242 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 267)  (244 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 267)  (245 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 267)  (246 267)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 267)  (247 267)  routing T_4_16.lc_trk_g0_6 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (256 267)  (256 267)  LC_5 Logic Functioning bit
 (21 12)  (237 268)  (237 268)  routing T_4_16.wire_logic_cluster/lc_3/out <X> T_4_16.lc_trk_g3_3
 (22 12)  (238 268)  (238 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (241 268)  (241 268)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g3_2
 (26 12)  (242 268)  (242 268)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (32 12)  (248 268)  (248 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 268)  (250 268)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (256 268)  (256 268)  LC_6 Logic Functioning bit
 (42 12)  (258 268)  (258 268)  LC_6 Logic Functioning bit
 (22 13)  (238 269)  (238 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (240 269)  (240 269)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g3_2
 (29 13)  (245 269)  (245 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 269)  (247 269)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (41 13)  (257 269)  (257 269)  LC_6 Logic Functioning bit
 (43 13)  (259 269)  (259 269)  LC_6 Logic Functioning bit
 (22 14)  (238 270)  (238 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (245 270)  (245 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 270)  (248 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 270)  (250 270)  routing T_4_16.lc_trk_g1_1 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (253 270)  (253 270)  LC_7 Logic Functioning bit
 (42 14)  (258 270)  (258 270)  LC_7 Logic Functioning bit
 (43 14)  (259 270)  (259 270)  LC_7 Logic Functioning bit
 (50 14)  (266 270)  (266 270)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (237 271)  (237 271)  routing T_4_16.sp4_r_v_b_47 <X> T_4_16.lc_trk_g3_7
 (26 15)  (242 271)  (242 271)  routing T_4_16.lc_trk_g0_3 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 271)  (245 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 271)  (246 271)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 271)  (252 271)  LC_7 Logic Functioning bit
 (37 15)  (253 271)  (253 271)  LC_7 Logic Functioning bit
 (42 15)  (258 271)  (258 271)  LC_7 Logic Functioning bit
 (43 15)  (259 271)  (259 271)  LC_7 Logic Functioning bit


LogicTile_5_16

 (16 0)  (286 256)  (286 256)  routing T_5_16.sp4_v_b_9 <X> T_5_16.lc_trk_g0_1
 (17 0)  (287 256)  (287 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (288 256)  (288 256)  routing T_5_16.sp4_v_b_9 <X> T_5_16.lc_trk_g0_1
 (22 0)  (292 256)  (292 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (294 256)  (294 256)  routing T_5_16.bot_op_3 <X> T_5_16.lc_trk_g0_3
 (18 1)  (288 257)  (288 257)  routing T_5_16.sp4_v_b_9 <X> T_5_16.lc_trk_g0_1
 (9 2)  (279 258)  (279 258)  routing T_5_16.sp4_v_b_1 <X> T_5_16.sp4_h_l_36
 (29 4)  (299 260)  (299 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 260)  (302 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (310 260)  (310 260)  LC_2 Logic Functioning bit
 (42 4)  (312 260)  (312 260)  LC_2 Logic Functioning bit
 (31 5)  (301 261)  (301 261)  routing T_5_16.lc_trk_g0_3 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (310 261)  (310 261)  LC_2 Logic Functioning bit
 (42 5)  (312 261)  (312 261)  LC_2 Logic Functioning bit


DSP_Tile_0_15



LogicTile_1_15

 (7 14)  (61 254)  (61 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (61 255)  (61 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_15

 (26 0)  (134 240)  (134 240)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 240)  (135 240)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 240)  (137 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 240)  (140 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 240)  (142 240)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (149 240)  (149 240)  LC_0 Logic Functioning bit
 (43 0)  (151 240)  (151 240)  LC_0 Logic Functioning bit
 (45 0)  (153 240)  (153 240)  LC_0 Logic Functioning bit
 (46 0)  (154 240)  (154 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (135 241)  (135 241)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 241)  (136 241)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 241)  (137 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 241)  (139 241)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (145 241)  (145 241)  LC_0 Logic Functioning bit
 (39 1)  (147 241)  (147 241)  LC_0 Logic Functioning bit
 (41 1)  (149 241)  (149 241)  LC_0 Logic Functioning bit
 (43 1)  (151 241)  (151 241)  LC_0 Logic Functioning bit
 (0 2)  (108 242)  (108 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (1 2)  (109 242)  (109 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (110 242)  (110 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 242)  (122 242)  routing T_2_15.wire_logic_cluster/lc_4/out <X> T_2_15.lc_trk_g0_4
 (0 3)  (108 243)  (108 243)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (17 3)  (125 243)  (125 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (122 244)  (122 244)  routing T_2_15.sp4_h_l_5 <X> T_2_15.lc_trk_g1_0
 (27 4)  (135 244)  (135 244)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 244)  (137 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 244)  (140 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 244)  (141 244)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 244)  (143 244)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_2
 (37 4)  (145 244)  (145 244)  LC_2 Logic Functioning bit
 (39 4)  (147 244)  (147 244)  LC_2 Logic Functioning bit
 (43 4)  (151 244)  (151 244)  LC_2 Logic Functioning bit
 (45 4)  (153 244)  (153 244)  LC_2 Logic Functioning bit
 (14 5)  (122 245)  (122 245)  routing T_2_15.sp4_h_l_5 <X> T_2_15.lc_trk_g1_0
 (15 5)  (123 245)  (123 245)  routing T_2_15.sp4_h_l_5 <X> T_2_15.lc_trk_g1_0
 (16 5)  (124 245)  (124 245)  routing T_2_15.sp4_h_l_5 <X> T_2_15.lc_trk_g1_0
 (17 5)  (125 245)  (125 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (130 245)  (130 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (131 245)  (131 245)  routing T_2_15.sp4_h_r_2 <X> T_2_15.lc_trk_g1_2
 (24 5)  (132 245)  (132 245)  routing T_2_15.sp4_h_r_2 <X> T_2_15.lc_trk_g1_2
 (25 5)  (133 245)  (133 245)  routing T_2_15.sp4_h_r_2 <X> T_2_15.lc_trk_g1_2
 (26 5)  (134 245)  (134 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 245)  (136 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 245)  (137 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 245)  (138 245)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 245)  (140 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (141 245)  (141 245)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_2
 (34 5)  (142 245)  (142 245)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_2
 (36 5)  (144 245)  (144 245)  LC_2 Logic Functioning bit
 (40 5)  (148 245)  (148 245)  LC_2 Logic Functioning bit
 (42 5)  (150 245)  (150 245)  LC_2 Logic Functioning bit
 (51 5)  (159 245)  (159 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 8)  (123 248)  (123 248)  routing T_2_15.rgt_op_1 <X> T_2_15.lc_trk_g2_1
 (17 8)  (125 248)  (125 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (126 248)  (126 248)  routing T_2_15.rgt_op_1 <X> T_2_15.lc_trk_g2_1
 (25 8)  (133 248)  (133 248)  routing T_2_15.wire_logic_cluster/lc_2/out <X> T_2_15.lc_trk_g2_2
 (26 8)  (134 248)  (134 248)  routing T_2_15.lc_trk_g0_4 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 248)  (135 248)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 248)  (137 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 248)  (140 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 248)  (142 248)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 248)  (143 248)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_4
 (41 8)  (149 248)  (149 248)  LC_4 Logic Functioning bit
 (43 8)  (151 248)  (151 248)  LC_4 Logic Functioning bit
 (45 8)  (153 248)  (153 248)  LC_4 Logic Functioning bit
 (51 8)  (159 248)  (159 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (130 249)  (130 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (137 249)  (137 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 249)  (139 249)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 249)  (140 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (141 249)  (141 249)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_4
 (34 9)  (142 249)  (142 249)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_4
 (36 9)  (144 249)  (144 249)  LC_4 Logic Functioning bit
 (37 9)  (145 249)  (145 249)  LC_4 Logic Functioning bit
 (40 9)  (148 249)  (148 249)  LC_4 Logic Functioning bit
 (42 9)  (150 249)  (150 249)  LC_4 Logic Functioning bit
 (0 14)  (108 254)  (108 254)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 254)  (109 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 254)  (115 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (123 254)  (123 254)  routing T_2_15.rgt_op_5 <X> T_2_15.lc_trk_g3_5
 (17 14)  (125 254)  (125 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (126 254)  (126 254)  routing T_2_15.rgt_op_5 <X> T_2_15.lc_trk_g3_5
 (0 15)  (108 255)  (108 255)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (115 255)  (115 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_15

 (14 0)  (176 240)  (176 240)  routing T_3_15.lft_op_0 <X> T_3_15.lc_trk_g0_0
 (15 1)  (177 241)  (177 241)  routing T_3_15.lft_op_0 <X> T_3_15.lc_trk_g0_0
 (17 1)  (179 241)  (179 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (184 241)  (184 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (186 241)  (186 241)  routing T_3_15.top_op_2 <X> T_3_15.lc_trk_g0_2
 (25 1)  (187 241)  (187 241)  routing T_3_15.top_op_2 <X> T_3_15.lc_trk_g0_2
 (13 2)  (175 242)  (175 242)  routing T_3_15.sp4_h_r_2 <X> T_3_15.sp4_v_t_39
 (26 2)  (188 242)  (188 242)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (191 242)  (191 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 242)  (193 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 242)  (194 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 242)  (195 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 242)  (196 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 242)  (198 242)  LC_1 Logic Functioning bit
 (38 2)  (200 242)  (200 242)  LC_1 Logic Functioning bit
 (12 3)  (174 243)  (174 243)  routing T_3_15.sp4_h_r_2 <X> T_3_15.sp4_v_t_39
 (27 3)  (189 243)  (189 243)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 243)  (191 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (25 4)  (187 244)  (187 244)  routing T_3_15.lft_op_2 <X> T_3_15.lc_trk_g1_2
 (22 5)  (184 245)  (184 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (186 245)  (186 245)  routing T_3_15.lft_op_2 <X> T_3_15.lc_trk_g1_2
 (14 6)  (176 246)  (176 246)  routing T_3_15.lft_op_4 <X> T_3_15.lc_trk_g1_4
 (15 7)  (177 247)  (177 247)  routing T_3_15.lft_op_4 <X> T_3_15.lc_trk_g1_4
 (17 7)  (179 247)  (179 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 10)  (188 250)  (188 250)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (191 250)  (191 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 250)  (194 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (199 250)  (199 250)  LC_5 Logic Functioning bit
 (38 10)  (200 250)  (200 250)  LC_5 Logic Functioning bit
 (39 10)  (201 250)  (201 250)  LC_5 Logic Functioning bit
 (27 11)  (189 251)  (189 251)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 251)  (191 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 251)  (193 251)  routing T_3_15.lc_trk_g0_2 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 251)  (194 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (196 251)  (196 251)  routing T_3_15.lc_trk_g1_2 <X> T_3_15.input_2_5
 (35 11)  (197 251)  (197 251)  routing T_3_15.lc_trk_g1_2 <X> T_3_15.input_2_5
 (36 11)  (198 251)  (198 251)  LC_5 Logic Functioning bit
 (37 11)  (199 251)  (199 251)  LC_5 Logic Functioning bit
 (38 11)  (200 251)  (200 251)  LC_5 Logic Functioning bit
 (39 11)  (201 251)  (201 251)  LC_5 Logic Functioning bit
 (7 14)  (169 254)  (169 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (177 254)  (177 254)  routing T_3_15.rgt_op_5 <X> T_3_15.lc_trk_g3_5
 (17 14)  (179 254)  (179 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (180 254)  (180 254)  routing T_3_15.rgt_op_5 <X> T_3_15.lc_trk_g3_5
 (7 15)  (169 255)  (169 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_4_15

 (5 0)  (221 240)  (221 240)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_0
 (22 0)  (238 240)  (238 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (240 240)  (240 240)  routing T_4_15.bot_op_3 <X> T_4_15.lc_trk_g0_3
 (28 0)  (244 240)  (244 240)  routing T_4_15.lc_trk_g2_1 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 240)  (245 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 240)  (248 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 240)  (249 240)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 240)  (250 240)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (256 240)  (256 240)  LC_0 Logic Functioning bit
 (42 0)  (258 240)  (258 240)  LC_0 Logic Functioning bit
 (4 1)  (220 241)  (220 241)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_0
 (6 1)  (222 241)  (222 241)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_0
 (31 1)  (247 241)  (247 241)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (256 241)  (256 241)  LC_0 Logic Functioning bit
 (42 1)  (258 241)  (258 241)  LC_0 Logic Functioning bit
 (0 2)  (216 242)  (216 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (1 2)  (217 242)  (217 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (218 242)  (218 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 242)  (230 242)  routing T_4_15.wire_logic_cluster/lc_4/out <X> T_4_15.lc_trk_g0_4
 (29 2)  (245 242)  (245 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 242)  (246 242)  routing T_4_15.lc_trk_g0_4 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 242)  (248 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 242)  (250 242)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (256 242)  (256 242)  LC_1 Logic Functioning bit
 (42 2)  (258 242)  (258 242)  LC_1 Logic Functioning bit
 (45 2)  (261 242)  (261 242)  LC_1 Logic Functioning bit
 (0 3)  (216 243)  (216 243)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (8 3)  (224 243)  (224 243)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_t_36
 (9 3)  (225 243)  (225 243)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_t_36
 (17 3)  (233 243)  (233 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (242 243)  (242 243)  routing T_4_15.lc_trk_g0_3 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 243)  (245 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 243)  (247 243)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 243)  (248 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (249 243)  (249 243)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_1
 (34 3)  (250 243)  (250 243)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_1
 (43 3)  (259 243)  (259 243)  LC_1 Logic Functioning bit
 (11 4)  (227 244)  (227 244)  routing T_4_15.sp4_h_r_0 <X> T_4_15.sp4_v_b_5
 (14 4)  (230 244)  (230 244)  routing T_4_15.wire_logic_cluster/lc_0/out <X> T_4_15.lc_trk_g1_0
 (22 4)  (238 244)  (238 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (240 244)  (240 244)  routing T_4_15.top_op_3 <X> T_4_15.lc_trk_g1_3
 (26 4)  (242 244)  (242 244)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (31 4)  (247 244)  (247 244)  routing T_4_15.lc_trk_g1_4 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 244)  (248 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 244)  (250 244)  routing T_4_15.lc_trk_g1_4 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (251 244)  (251 244)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.input_2_2
 (42 4)  (258 244)  (258 244)  LC_2 Logic Functioning bit
 (17 5)  (233 245)  (233 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (237 245)  (237 245)  routing T_4_15.top_op_3 <X> T_4_15.lc_trk_g1_3
 (26 5)  (242 245)  (242 245)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 245)  (244 245)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 245)  (245 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (248 245)  (248 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (249 245)  (249 245)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.input_2_2
 (34 5)  (250 245)  (250 245)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.input_2_2
 (35 5)  (251 245)  (251 245)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.input_2_2
 (43 5)  (259 245)  (259 245)  LC_2 Logic Functioning bit
 (25 6)  (241 246)  (241 246)  routing T_4_15.sp4_v_t_3 <X> T_4_15.lc_trk_g1_6
 (29 6)  (245 246)  (245 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 246)  (246 246)  routing T_4_15.lc_trk_g0_4 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 246)  (248 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 246)  (250 246)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 246)  (252 246)  LC_3 Logic Functioning bit
 (37 6)  (253 246)  (253 246)  LC_3 Logic Functioning bit
 (38 6)  (254 246)  (254 246)  LC_3 Logic Functioning bit
 (39 6)  (255 246)  (255 246)  LC_3 Logic Functioning bit
 (41 6)  (257 246)  (257 246)  LC_3 Logic Functioning bit
 (48 6)  (264 246)  (264 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (266 246)  (266 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (230 247)  (230 247)  routing T_4_15.top_op_4 <X> T_4_15.lc_trk_g1_4
 (15 7)  (231 247)  (231 247)  routing T_4_15.top_op_4 <X> T_4_15.lc_trk_g1_4
 (17 7)  (233 247)  (233 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (238 247)  (238 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (239 247)  (239 247)  routing T_4_15.sp4_v_t_3 <X> T_4_15.lc_trk_g1_6
 (25 7)  (241 247)  (241 247)  routing T_4_15.sp4_v_t_3 <X> T_4_15.lc_trk_g1_6
 (27 7)  (243 247)  (243 247)  routing T_4_15.lc_trk_g1_0 <X> T_4_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 247)  (245 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 247)  (247 247)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 247)  (252 247)  LC_3 Logic Functioning bit
 (37 7)  (253 247)  (253 247)  LC_3 Logic Functioning bit
 (38 7)  (254 247)  (254 247)  LC_3 Logic Functioning bit
 (39 7)  (255 247)  (255 247)  LC_3 Logic Functioning bit
 (40 7)  (256 247)  (256 247)  LC_3 Logic Functioning bit
 (41 7)  (257 247)  (257 247)  LC_3 Logic Functioning bit
 (47 7)  (263 247)  (263 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (233 248)  (233 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 248)  (234 248)  routing T_4_15.wire_logic_cluster/lc_1/out <X> T_4_15.lc_trk_g2_1
 (21 8)  (237 248)  (237 248)  routing T_4_15.rgt_op_3 <X> T_4_15.lc_trk_g2_3
 (22 8)  (238 248)  (238 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (240 248)  (240 248)  routing T_4_15.rgt_op_3 <X> T_4_15.lc_trk_g2_3
 (25 8)  (241 248)  (241 248)  routing T_4_15.rgt_op_2 <X> T_4_15.lc_trk_g2_2
 (26 8)  (242 248)  (242 248)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (244 248)  (244 248)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 248)  (245 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 248)  (246 248)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 248)  (247 248)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 248)  (248 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 248)  (249 248)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (257 248)  (257 248)  LC_4 Logic Functioning bit
 (43 8)  (259 248)  (259 248)  LC_4 Logic Functioning bit
 (22 9)  (238 249)  (238 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (240 249)  (240 249)  routing T_4_15.rgt_op_2 <X> T_4_15.lc_trk_g2_2
 (26 9)  (242 249)  (242 249)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 249)  (244 249)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 249)  (245 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 249)  (247 249)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (15 10)  (231 250)  (231 250)  routing T_4_15.rgt_op_5 <X> T_4_15.lc_trk_g2_5
 (17 10)  (233 250)  (233 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (234 250)  (234 250)  routing T_4_15.rgt_op_5 <X> T_4_15.lc_trk_g2_5
 (21 10)  (237 250)  (237 250)  routing T_4_15.wire_logic_cluster/lc_7/out <X> T_4_15.lc_trk_g2_7
 (22 10)  (238 250)  (238 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (241 250)  (241 250)  routing T_4_15.rgt_op_6 <X> T_4_15.lc_trk_g2_6
 (31 10)  (247 250)  (247 250)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 250)  (248 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 250)  (249 250)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 250)  (250 250)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (256 250)  (256 250)  LC_5 Logic Functioning bit
 (42 10)  (258 250)  (258 250)  LC_5 Logic Functioning bit
 (43 10)  (259 250)  (259 250)  LC_5 Logic Functioning bit
 (46 10)  (262 250)  (262 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (266 250)  (266 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (238 251)  (238 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (240 251)  (240 251)  routing T_4_15.rgt_op_6 <X> T_4_15.lc_trk_g2_6
 (26 11)  (242 251)  (242 251)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 251)  (243 251)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 251)  (244 251)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 251)  (245 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 251)  (247 251)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (41 11)  (257 251)  (257 251)  LC_5 Logic Functioning bit
 (42 11)  (258 251)  (258 251)  LC_5 Logic Functioning bit
 (43 11)  (259 251)  (259 251)  LC_5 Logic Functioning bit
 (14 12)  (230 252)  (230 252)  routing T_4_15.sp4_v_t_21 <X> T_4_15.lc_trk_g3_0
 (15 12)  (231 252)  (231 252)  routing T_4_15.rgt_op_1 <X> T_4_15.lc_trk_g3_1
 (17 12)  (233 252)  (233 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 252)  (234 252)  routing T_4_15.rgt_op_1 <X> T_4_15.lc_trk_g3_1
 (31 12)  (247 252)  (247 252)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 252)  (248 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 252)  (250 252)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 252)  (252 252)  LC_6 Logic Functioning bit
 (51 12)  (267 252)  (267 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (230 253)  (230 253)  routing T_4_15.sp4_v_t_21 <X> T_4_15.lc_trk_g3_0
 (16 13)  (232 253)  (232 253)  routing T_4_15.sp4_v_t_21 <X> T_4_15.lc_trk_g3_0
 (17 13)  (233 253)  (233 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (238 253)  (238 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (240 253)  (240 253)  routing T_4_15.tnl_op_2 <X> T_4_15.lc_trk_g3_2
 (25 13)  (241 253)  (241 253)  routing T_4_15.tnl_op_2 <X> T_4_15.lc_trk_g3_2
 (27 13)  (243 253)  (243 253)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 253)  (244 253)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 253)  (245 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 253)  (247 253)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 253)  (248 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (249 253)  (249 253)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_6
 (35 13)  (251 253)  (251 253)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_6
 (37 13)  (253 253)  (253 253)  LC_6 Logic Functioning bit
 (7 14)  (223 254)  (223 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (230 254)  (230 254)  routing T_4_15.rgt_op_4 <X> T_4_15.lc_trk_g3_4
 (22 14)  (238 254)  (238 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (239 254)  (239 254)  routing T_4_15.sp4_v_b_47 <X> T_4_15.lc_trk_g3_7
 (24 14)  (240 254)  (240 254)  routing T_4_15.sp4_v_b_47 <X> T_4_15.lc_trk_g3_7
 (28 14)  (244 254)  (244 254)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 254)  (245 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 254)  (248 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 254)  (249 254)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 254)  (250 254)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (251 254)  (251 254)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.input_2_7
 (39 14)  (255 254)  (255 254)  LC_7 Logic Functioning bit
 (40 14)  (256 254)  (256 254)  LC_7 Logic Functioning bit
 (41 14)  (257 254)  (257 254)  LC_7 Logic Functioning bit
 (7 15)  (223 255)  (223 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (231 255)  (231 255)  routing T_4_15.rgt_op_4 <X> T_4_15.lc_trk_g3_4
 (17 15)  (233 255)  (233 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (242 255)  (242 255)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 255)  (244 255)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 255)  (245 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 255)  (246 255)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 255)  (248 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (249 255)  (249 255)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.input_2_7
 (34 15)  (250 255)  (250 255)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.input_2_7
 (38 15)  (254 255)  (254 255)  LC_7 Logic Functioning bit
 (39 15)  (255 255)  (255 255)  LC_7 Logic Functioning bit
 (40 15)  (256 255)  (256 255)  LC_7 Logic Functioning bit
 (41 15)  (257 255)  (257 255)  LC_7 Logic Functioning bit


LogicTile_5_15

 (29 0)  (299 240)  (299 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 240)  (300 240)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (35 0)  (305 240)  (305 240)  routing T_5_15.lc_trk_g0_4 <X> T_5_15.input_2_0
 (44 0)  (314 240)  (314 240)  LC_0 Logic Functioning bit
 (30 1)  (300 241)  (300 241)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (302 241)  (302 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (270 242)  (270 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (1 2)  (271 242)  (271 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (272 242)  (272 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (291 242)  (291 242)  routing T_5_15.sp4_v_b_15 <X> T_5_15.lc_trk_g0_7
 (22 2)  (292 242)  (292 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (293 242)  (293 242)  routing T_5_15.sp4_v_b_15 <X> T_5_15.lc_trk_g0_7
 (27 2)  (297 242)  (297 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 242)  (298 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 242)  (299 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 242)  (302 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (306 242)  (306 242)  LC_1 Logic Functioning bit
 (37 2)  (307 242)  (307 242)  LC_1 Logic Functioning bit
 (38 2)  (308 242)  (308 242)  LC_1 Logic Functioning bit
 (39 2)  (309 242)  (309 242)  LC_1 Logic Functioning bit
 (44 2)  (314 242)  (314 242)  LC_1 Logic Functioning bit
 (45 2)  (315 242)  (315 242)  LC_1 Logic Functioning bit
 (0 3)  (270 243)  (270 243)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (15 3)  (285 243)  (285 243)  routing T_5_15.sp4_v_t_9 <X> T_5_15.lc_trk_g0_4
 (16 3)  (286 243)  (286 243)  routing T_5_15.sp4_v_t_9 <X> T_5_15.lc_trk_g0_4
 (17 3)  (287 243)  (287 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (291 243)  (291 243)  routing T_5_15.sp4_v_b_15 <X> T_5_15.lc_trk_g0_7
 (40 3)  (310 243)  (310 243)  LC_1 Logic Functioning bit
 (41 3)  (311 243)  (311 243)  LC_1 Logic Functioning bit
 (42 3)  (312 243)  (312 243)  LC_1 Logic Functioning bit
 (43 3)  (313 243)  (313 243)  LC_1 Logic Functioning bit
 (21 4)  (291 244)  (291 244)  routing T_5_15.wire_logic_cluster/lc_3/out <X> T_5_15.lc_trk_g1_3
 (22 4)  (292 244)  (292 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 244)  (295 244)  routing T_5_15.wire_logic_cluster/lc_2/out <X> T_5_15.lc_trk_g1_2
 (27 4)  (297 244)  (297 244)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 244)  (299 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 244)  (302 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 244)  (306 244)  LC_2 Logic Functioning bit
 (37 4)  (307 244)  (307 244)  LC_2 Logic Functioning bit
 (38 4)  (308 244)  (308 244)  LC_2 Logic Functioning bit
 (39 4)  (309 244)  (309 244)  LC_2 Logic Functioning bit
 (44 4)  (314 244)  (314 244)  LC_2 Logic Functioning bit
 (45 4)  (315 244)  (315 244)  LC_2 Logic Functioning bit
 (10 5)  (280 245)  (280 245)  routing T_5_15.sp4_h_r_11 <X> T_5_15.sp4_v_b_4
 (22 5)  (292 245)  (292 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (300 245)  (300 245)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (310 245)  (310 245)  LC_2 Logic Functioning bit
 (41 5)  (311 245)  (311 245)  LC_2 Logic Functioning bit
 (42 5)  (312 245)  (312 245)  LC_2 Logic Functioning bit
 (43 5)  (313 245)  (313 245)  LC_2 Logic Functioning bit
 (15 6)  (285 246)  (285 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (16 6)  (286 246)  (286 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (17 6)  (287 246)  (287 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (288 246)  (288 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (27 6)  (297 246)  (297 246)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 246)  (299 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 246)  (302 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (306 246)  (306 246)  LC_3 Logic Functioning bit
 (37 6)  (307 246)  (307 246)  LC_3 Logic Functioning bit
 (38 6)  (308 246)  (308 246)  LC_3 Logic Functioning bit
 (39 6)  (309 246)  (309 246)  LC_3 Logic Functioning bit
 (44 6)  (314 246)  (314 246)  LC_3 Logic Functioning bit
 (45 6)  (315 246)  (315 246)  LC_3 Logic Functioning bit
 (12 7)  (282 247)  (282 247)  routing T_5_15.sp4_h_l_40 <X> T_5_15.sp4_v_t_40
 (30 7)  (300 247)  (300 247)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (310 247)  (310 247)  LC_3 Logic Functioning bit
 (41 7)  (311 247)  (311 247)  LC_3 Logic Functioning bit
 (42 7)  (312 247)  (312 247)  LC_3 Logic Functioning bit
 (43 7)  (313 247)  (313 247)  LC_3 Logic Functioning bit
 (27 8)  (297 248)  (297 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 248)  (298 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 248)  (299 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 248)  (300 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 248)  (302 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (306 248)  (306 248)  LC_4 Logic Functioning bit
 (37 8)  (307 248)  (307 248)  LC_4 Logic Functioning bit
 (38 8)  (308 248)  (308 248)  LC_4 Logic Functioning bit
 (39 8)  (309 248)  (309 248)  LC_4 Logic Functioning bit
 (44 8)  (314 248)  (314 248)  LC_4 Logic Functioning bit
 (45 8)  (315 248)  (315 248)  LC_4 Logic Functioning bit
 (40 9)  (310 249)  (310 249)  LC_4 Logic Functioning bit
 (41 9)  (311 249)  (311 249)  LC_4 Logic Functioning bit
 (42 9)  (312 249)  (312 249)  LC_4 Logic Functioning bit
 (43 9)  (313 249)  (313 249)  LC_4 Logic Functioning bit
 (27 10)  (297 250)  (297 250)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 250)  (298 250)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 250)  (299 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 250)  (300 250)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 250)  (302 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (306 250)  (306 250)  LC_5 Logic Functioning bit
 (37 10)  (307 250)  (307 250)  LC_5 Logic Functioning bit
 (38 10)  (308 250)  (308 250)  LC_5 Logic Functioning bit
 (39 10)  (309 250)  (309 250)  LC_5 Logic Functioning bit
 (44 10)  (314 250)  (314 250)  LC_5 Logic Functioning bit
 (45 10)  (315 250)  (315 250)  LC_5 Logic Functioning bit
 (46 10)  (316 250)  (316 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (310 251)  (310 251)  LC_5 Logic Functioning bit
 (41 11)  (311 251)  (311 251)  LC_5 Logic Functioning bit
 (42 11)  (312 251)  (312 251)  LC_5 Logic Functioning bit
 (43 11)  (313 251)  (313 251)  LC_5 Logic Functioning bit
 (17 12)  (287 252)  (287 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 252)  (288 252)  routing T_5_15.wire_logic_cluster/lc_1/out <X> T_5_15.lc_trk_g3_1
 (27 12)  (297 252)  (297 252)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 252)  (298 252)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 252)  (299 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 252)  (300 252)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 252)  (302 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (307 252)  (307 252)  LC_6 Logic Functioning bit
 (39 12)  (309 252)  (309 252)  LC_6 Logic Functioning bit
 (41 12)  (311 252)  (311 252)  LC_6 Logic Functioning bit
 (43 12)  (313 252)  (313 252)  LC_6 Logic Functioning bit
 (45 12)  (315 252)  (315 252)  LC_6 Logic Functioning bit
 (51 12)  (321 252)  (321 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (281 253)  (281 253)  routing T_5_15.sp4_h_l_38 <X> T_5_15.sp4_h_r_11
 (13 13)  (283 253)  (283 253)  routing T_5_15.sp4_h_l_38 <X> T_5_15.sp4_h_r_11
 (30 13)  (300 253)  (300 253)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (307 253)  (307 253)  LC_6 Logic Functioning bit
 (39 13)  (309 253)  (309 253)  LC_6 Logic Functioning bit
 (41 13)  (311 253)  (311 253)  LC_6 Logic Functioning bit
 (43 13)  (313 253)  (313 253)  LC_6 Logic Functioning bit
 (46 13)  (316 253)  (316 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (318 253)  (318 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (271 254)  (271 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 254)  (277 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (284 254)  (284 254)  routing T_5_15.wire_logic_cluster/lc_4/out <X> T_5_15.lc_trk_g3_4
 (17 14)  (287 254)  (287 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (288 254)  (288 254)  routing T_5_15.wire_logic_cluster/lc_5/out <X> T_5_15.lc_trk_g3_5
 (25 14)  (295 254)  (295 254)  routing T_5_15.wire_logic_cluster/lc_6/out <X> T_5_15.lc_trk_g3_6
 (0 15)  (270 255)  (270 255)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (271 255)  (271 255)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (287 255)  (287 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (292 255)  (292 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_6_15



LogicTile_7_15

 (7 15)  (373 255)  (373 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_15

 (7 14)  (427 254)  (427 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (427 255)  (427 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_15

 (19 11)  (493 251)  (493 251)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_10_15



LogicTile_11_15



LogicTile_12_15



LogicTile_13_15



LogicTile_14_15



LogicTile_15_15



LogicTile_16_15



LogicTile_17_15



LogicTile_18_15



RAM_Tile_19_15



LogicTile_20_15



LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14



LogicTile_2_14



LogicTile_3_14



LogicTile_4_14

 (0 2)  (216 226)  (216 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (1 2)  (217 226)  (217 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (218 226)  (218 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 227)  (216 227)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (15 4)  (231 228)  (231 228)  routing T_4_14.top_op_1 <X> T_4_14.lc_trk_g1_1
 (17 4)  (233 228)  (233 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (234 229)  (234 229)  routing T_4_14.top_op_1 <X> T_4_14.lc_trk_g1_1
 (25 6)  (241 230)  (241 230)  routing T_4_14.wire_logic_cluster/lc_6/out <X> T_4_14.lc_trk_g1_6
 (26 6)  (242 230)  (242 230)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (243 230)  (243 230)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 230)  (244 230)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 230)  (245 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 230)  (246 230)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 230)  (248 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 230)  (250 230)  routing T_4_14.lc_trk_g1_1 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 230)  (252 230)  LC_3 Logic Functioning bit
 (38 6)  (254 230)  (254 230)  LC_3 Logic Functioning bit
 (40 6)  (256 230)  (256 230)  LC_3 Logic Functioning bit
 (41 6)  (257 230)  (257 230)  LC_3 Logic Functioning bit
 (42 6)  (258 230)  (258 230)  LC_3 Logic Functioning bit
 (43 6)  (259 230)  (259 230)  LC_3 Logic Functioning bit
 (22 7)  (238 231)  (238 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (242 231)  (242 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 231)  (243 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 231)  (245 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 231)  (246 231)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (256 231)  (256 231)  LC_3 Logic Functioning bit
 (42 7)  (258 231)  (258 231)  LC_3 Logic Functioning bit
 (32 12)  (248 236)  (248 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 236)  (249 236)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 236)  (250 236)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 236)  (252 236)  LC_6 Logic Functioning bit
 (37 12)  (253 236)  (253 236)  LC_6 Logic Functioning bit
 (38 12)  (254 236)  (254 236)  LC_6 Logic Functioning bit
 (39 12)  (255 236)  (255 236)  LC_6 Logic Functioning bit
 (45 12)  (261 236)  (261 236)  LC_6 Logic Functioning bit
 (51 12)  (267 236)  (267 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (268 236)  (268 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (232 237)  (232 237)  routing T_4_14.sp12_v_b_8 <X> T_4_14.lc_trk_g3_0
 (17 13)  (233 237)  (233 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (36 13)  (252 237)  (252 237)  LC_6 Logic Functioning bit
 (37 13)  (253 237)  (253 237)  LC_6 Logic Functioning bit
 (38 13)  (254 237)  (254 237)  LC_6 Logic Functioning bit
 (39 13)  (255 237)  (255 237)  LC_6 Logic Functioning bit
 (7 14)  (223 238)  (223 238)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (238 238)  (238 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (239 238)  (239 238)  routing T_4_14.sp12_v_b_23 <X> T_4_14.lc_trk_g3_7
 (21 15)  (237 239)  (237 239)  routing T_4_14.sp12_v_b_23 <X> T_4_14.lc_trk_g3_7


LogicTile_5_14

 (7 14)  (277 238)  (277 238)  Column buffer control bit: LH_colbuf_cntl_7



RAM_Tile_6_14



LogicTile_7_14



LogicTile_8_14



LogicTile_9_14



LogicTile_10_14



LogicTile_11_14



LogicTile_12_14

 (7 15)  (643 239)  (643 239)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_14



LogicTile_14_14



LogicTile_15_14



LogicTile_16_14



LogicTile_17_14



LogicTile_18_14



RAM_Tile_19_14



LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



LogicTile_4_13

 (0 2)  (216 210)  (216 210)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (1 2)  (217 210)  (217 210)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (218 210)  (218 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 211)  (216 211)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (21 4)  (237 212)  (237 212)  routing T_4_13.wire_logic_cluster/lc_3/out <X> T_4_13.lc_trk_g1_3
 (22 4)  (238 212)  (238 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 6)  (244 214)  (244 214)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 214)  (245 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 214)  (246 214)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 214)  (248 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 214)  (250 214)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 214)  (252 214)  LC_3 Logic Functioning bit
 (39 6)  (255 214)  (255 214)  LC_3 Logic Functioning bit
 (41 6)  (257 214)  (257 214)  LC_3 Logic Functioning bit
 (42 6)  (258 214)  (258 214)  LC_3 Logic Functioning bit
 (45 6)  (261 214)  (261 214)  LC_3 Logic Functioning bit
 (30 7)  (246 215)  (246 215)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (247 215)  (247 215)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 215)  (252 215)  LC_3 Logic Functioning bit
 (39 7)  (255 215)  (255 215)  LC_3 Logic Functioning bit
 (41 7)  (257 215)  (257 215)  LC_3 Logic Functioning bit
 (42 7)  (258 215)  (258 215)  LC_3 Logic Functioning bit
 (51 7)  (267 215)  (267 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (269 215)  (269 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 10)  (241 218)  (241 218)  routing T_4_13.rgt_op_6 <X> T_4_13.lc_trk_g2_6
 (22 11)  (238 219)  (238 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (240 219)  (240 219)  routing T_4_13.rgt_op_6 <X> T_4_13.lc_trk_g2_6
 (0 14)  (216 222)  (216 222)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 222)  (217 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (232 222)  (232 222)  routing T_4_13.sp4_v_t_16 <X> T_4_13.lc_trk_g3_5
 (17 14)  (233 222)  (233 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (234 222)  (234 222)  routing T_4_13.sp4_v_t_16 <X> T_4_13.lc_trk_g3_5
 (0 15)  (216 223)  (216 223)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (217 223)  (217 223)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/s_r


LogicTile_5_13

 (0 2)  (270 210)  (270 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (1 2)  (271 210)  (271 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (272 210)  (272 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 211)  (270 211)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (14 10)  (284 218)  (284 218)  routing T_5_13.sp4_v_t_17 <X> T_5_13.lc_trk_g2_4
 (16 11)  (286 219)  (286 219)  routing T_5_13.sp4_v_t_17 <X> T_5_13.lc_trk_g2_4
 (17 11)  (287 219)  (287 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (31 12)  (301 220)  (301 220)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 220)  (302 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 220)  (303 220)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 220)  (304 220)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (40 12)  (310 220)  (310 220)  LC_6 Logic Functioning bit
 (41 12)  (311 220)  (311 220)  LC_6 Logic Functioning bit
 (42 12)  (312 220)  (312 220)  LC_6 Logic Functioning bit
 (43 12)  (313 220)  (313 220)  LC_6 Logic Functioning bit
 (45 12)  (315 220)  (315 220)  LC_6 Logic Functioning bit
 (51 12)  (321 220)  (321 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (301 221)  (301 221)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (40 13)  (310 221)  (310 221)  LC_6 Logic Functioning bit
 (41 13)  (311 221)  (311 221)  LC_6 Logic Functioning bit
 (42 13)  (312 221)  (312 221)  LC_6 Logic Functioning bit
 (43 13)  (313 221)  (313 221)  LC_6 Logic Functioning bit
 (0 14)  (270 222)  (270 222)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 222)  (271 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (295 222)  (295 222)  routing T_5_13.wire_logic_cluster/lc_6/out <X> T_5_13.lc_trk_g3_6
 (1 15)  (271 223)  (271 223)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (292 223)  (292 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_4_12

 (4 8)  (220 200)  (220 200)  routing T_4_12.sp4_v_t_43 <X> T_4_12.sp4_v_b_6


LogicTile_9_12

 (10 4)  (484 196)  (484 196)  routing T_9_12.sp4_v_t_46 <X> T_9_12.sp4_h_r_4


LogicTile_12_12

 (22 3)  (658 195)  (658 195)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (0 10)  (636 202)  (636 202)  routing T_12_12.glb_netwk_6 <X> T_12_12.glb2local_2
 (1 10)  (637 202)  (637 202)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (1 11)  (637 203)  (637 203)  routing T_12_12.glb_netwk_6 <X> T_12_12.glb2local_2
 (15 12)  (651 204)  (651 204)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (16 12)  (652 204)  (652 204)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (17 12)  (653 204)  (653 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (654 204)  (654 204)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (18 13)  (654 205)  (654 205)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (29 14)  (665 206)  (665 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 206)  (666 206)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 206)  (668 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 206)  (669 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (670 206)  (670 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (672 206)  (672 206)  LC_7 Logic Functioning bit
 (38 14)  (674 206)  (674 206)  LC_7 Logic Functioning bit
 (40 14)  (676 206)  (676 206)  LC_7 Logic Functioning bit
 (41 14)  (677 206)  (677 206)  LC_7 Logic Functioning bit
 (42 14)  (678 206)  (678 206)  LC_7 Logic Functioning bit
 (43 14)  (679 206)  (679 206)  LC_7 Logic Functioning bit
 (52 14)  (688 206)  (688 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (30 15)  (666 207)  (666 207)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (672 207)  (672 207)  LC_7 Logic Functioning bit
 (38 15)  (674 207)  (674 207)  LC_7 Logic Functioning bit
 (40 15)  (676 207)  (676 207)  LC_7 Logic Functioning bit
 (41 15)  (677 207)  (677 207)  LC_7 Logic Functioning bit
 (42 15)  (678 207)  (678 207)  LC_7 Logic Functioning bit
 (43 15)  (679 207)  (679 207)  LC_7 Logic Functioning bit


LogicTile_4_10

 (32 0)  (248 160)  (248 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 160)  (250 160)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 160)  (252 160)  LC_0 Logic Functioning bit
 (37 0)  (253 160)  (253 160)  LC_0 Logic Functioning bit
 (38 0)  (254 160)  (254 160)  LC_0 Logic Functioning bit
 (39 0)  (255 160)  (255 160)  LC_0 Logic Functioning bit
 (45 0)  (261 160)  (261 160)  LC_0 Logic Functioning bit
 (52 0)  (268 160)  (268 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (247 161)  (247 161)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (252 161)  (252 161)  LC_0 Logic Functioning bit
 (37 1)  (253 161)  (253 161)  LC_0 Logic Functioning bit
 (38 1)  (254 161)  (254 161)  LC_0 Logic Functioning bit
 (39 1)  (255 161)  (255 161)  LC_0 Logic Functioning bit
 (0 2)  (216 162)  (216 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (1 2)  (217 162)  (217 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (2 2)  (218 162)  (218 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 163)  (216 163)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (22 5)  (238 165)  (238 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (240 165)  (240 165)  routing T_4_10.bot_op_2 <X> T_4_10.lc_trk_g1_2


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_4_9

 (0 2)  (216 146)  (216 146)  routing T_4_9.glb_netwk_7 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (1 2)  (217 146)  (217 146)  routing T_4_9.glb_netwk_7 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (2 2)  (218 146)  (218 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 147)  (216 147)  routing T_4_9.glb_netwk_7 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (25 4)  (241 148)  (241 148)  routing T_4_9.bnr_op_2 <X> T_4_9.lc_trk_g1_2
 (32 4)  (248 148)  (248 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 148)  (250 148)  routing T_4_9.lc_trk_g1_2 <X> T_4_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 148)  (252 148)  LC_2 Logic Functioning bit
 (37 4)  (253 148)  (253 148)  LC_2 Logic Functioning bit
 (38 4)  (254 148)  (254 148)  LC_2 Logic Functioning bit
 (39 4)  (255 148)  (255 148)  LC_2 Logic Functioning bit
 (45 4)  (261 148)  (261 148)  LC_2 Logic Functioning bit
 (22 5)  (238 149)  (238 149)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (241 149)  (241 149)  routing T_4_9.bnr_op_2 <X> T_4_9.lc_trk_g1_2
 (31 5)  (247 149)  (247 149)  routing T_4_9.lc_trk_g1_2 <X> T_4_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 149)  (252 149)  LC_2 Logic Functioning bit
 (37 5)  (253 149)  (253 149)  LC_2 Logic Functioning bit
 (38 5)  (254 149)  (254 149)  LC_2 Logic Functioning bit
 (39 5)  (255 149)  (255 149)  LC_2 Logic Functioning bit


LogicTile_5_9

 (3 12)  (273 156)  (273 156)  routing T_5_9.sp12_v_t_22 <X> T_5_9.sp12_h_r_1


LogicTile_17_9

 (3 9)  (913 153)  (913 153)  routing T_17_9.sp12_h_l_22 <X> T_17_9.sp12_v_b_1


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


LogicTile_4_8

 (6 12)  (222 140)  (222 140)  routing T_4_8.sp4_v_t_43 <X> T_4_8.sp4_v_b_9
 (5 13)  (221 141)  (221 141)  routing T_4_8.sp4_v_t_43 <X> T_4_8.sp4_v_b_9


LogicTile_5_8

 (22 0)  (292 128)  (292 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (270 130)  (270 130)  routing T_5_8.glb_netwk_7 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (1 2)  (271 130)  (271 130)  routing T_5_8.glb_netwk_7 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (2 2)  (272 130)  (272 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 131)  (270 131)  routing T_5_8.glb_netwk_7 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (32 4)  (302 132)  (302 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 132)  (306 132)  LC_2 Logic Functioning bit
 (37 4)  (307 132)  (307 132)  LC_2 Logic Functioning bit
 (38 4)  (308 132)  (308 132)  LC_2 Logic Functioning bit
 (39 4)  (309 132)  (309 132)  LC_2 Logic Functioning bit
 (45 4)  (315 132)  (315 132)  LC_2 Logic Functioning bit
 (31 5)  (301 133)  (301 133)  routing T_5_8.lc_trk_g0_3 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 133)  (306 133)  LC_2 Logic Functioning bit
 (37 5)  (307 133)  (307 133)  LC_2 Logic Functioning bit
 (38 5)  (308 133)  (308 133)  LC_2 Logic Functioning bit
 (39 5)  (309 133)  (309 133)  LC_2 Logic Functioning bit


LogicTile_12_7

 (3 8)  (639 120)  (639 120)  routing T_12_7.sp12_v_t_22 <X> T_12_7.sp12_v_b_1
 (19 10)  (655 122)  (655 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_6_6

 (4 6)  (328 102)  (328 102)  routing T_6_6.sp4_h_r_9 <X> T_6_6.sp4_v_t_38
 (6 6)  (330 102)  (330 102)  routing T_6_6.sp4_h_r_9 <X> T_6_6.sp4_v_t_38
 (5 7)  (329 103)  (329 103)  routing T_6_6.sp4_h_r_9 <X> T_6_6.sp4_v_t_38


LogicTile_7_6

 (0 2)  (366 98)  (366 98)  routing T_7_6.glb_netwk_7 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (1 2)  (367 98)  (367 98)  routing T_7_6.glb_netwk_7 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (368 98)  (368 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 99)  (366 99)  routing T_7_6.glb_netwk_7 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (32 4)  (398 100)  (398 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 100)  (399 100)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 100)  (400 100)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 100)  (402 100)  LC_2 Logic Functioning bit
 (37 4)  (403 100)  (403 100)  LC_2 Logic Functioning bit
 (38 4)  (404 100)  (404 100)  LC_2 Logic Functioning bit
 (39 4)  (405 100)  (405 100)  LC_2 Logic Functioning bit
 (45 4)  (411 100)  (411 100)  LC_2 Logic Functioning bit
 (46 4)  (412 100)  (412 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (397 101)  (397 101)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 101)  (402 101)  LC_2 Logic Functioning bit
 (37 5)  (403 101)  (403 101)  LC_2 Logic Functioning bit
 (38 5)  (404 101)  (404 101)  LC_2 Logic Functioning bit
 (39 5)  (405 101)  (405 101)  LC_2 Logic Functioning bit
 (25 12)  (391 108)  (391 108)  routing T_7_6.sp4_h_r_34 <X> T_7_6.lc_trk_g3_2
 (22 13)  (388 109)  (388 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 109)  (389 109)  routing T_7_6.sp4_h_r_34 <X> T_7_6.lc_trk_g3_2
 (24 13)  (390 109)  (390 109)  routing T_7_6.sp4_h_r_34 <X> T_7_6.lc_trk_g3_2


LogicTile_9_6

 (10 14)  (484 110)  (484 110)  routing T_9_6.sp4_v_b_5 <X> T_9_6.sp4_h_l_47


DSP_Tile_0_5



LogicTile_1_5



LogicTile_2_5



LogicTile_3_5



LogicTile_4_5

 (7 14)  (223 94)  (223 94)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_5_5

 (7 14)  (277 94)  (277 94)  Column buffer control bit: LH_colbuf_cntl_7



RAM_Tile_6_5



LogicTile_7_5

 (7 14)  (373 94)  (373 94)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_8_5



LogicTile_9_5



LogicTile_10_5



LogicTile_11_5



LogicTile_12_5



LogicTile_13_5



LogicTile_14_5



LogicTile_15_5



LogicTile_16_5



LogicTile_17_5



LogicTile_18_5



RAM_Tile_19_5



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4



LogicTile_4_4

 (6 0)  (222 64)  (222 64)  routing T_4_4.sp4_v_t_44 <X> T_4_4.sp4_v_b_0
 (5 1)  (221 65)  (221 65)  routing T_4_4.sp4_v_t_44 <X> T_4_4.sp4_v_b_0


LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



LogicTile_10_4



LogicTile_11_4



LogicTile_12_4

 (4 8)  (640 72)  (640 72)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_v_b_6
 (6 8)  (642 72)  (642 72)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_v_b_6


LogicTile_13_4



LogicTile_14_4



LogicTile_15_4



LogicTile_16_4



LogicTile_17_4



LogicTile_18_4



RAM_Tile_19_4



LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


LogicTile_9_2

 (13 6)  (487 38)  (487 38)  routing T_9_2.sp4_v_b_5 <X> T_9_2.sp4_v_t_40


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (13 7)  (251 9)  (251 9)  routing T_4_0.span4_vert_37 <X> T_4_0.span4_horz_r_2
 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (306 1)  (306 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_6_0

 (14 4)  (360 11)  (360 11)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_gbuf/in
 (15 4)  (361 11)  (361 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (360 10)  (360 10)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_gbuf/in
 (4 10)  (340 4)  (340 4)  routing T_6_0.span4_horz_r_10 <X> T_6_0.lc_trk_g1_2
 (5 11)  (341 5)  (341 5)  routing T_6_0.span4_horz_r_10 <X> T_6_0.lc_trk_g1_2
 (7 11)  (343 5)  (343 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1

 (14 15)  (360 1)  (360 1)  IO control bit: GIOLEFT1_extra_padeb_test_0



IO_Tile_7_0

 (15 14)  (403 0)  (403 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (402 1)  (402 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_8_0

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (456 1)  (456 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_9_0

 (0 0)  (497 15)  (497 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (501 14)  (501 14)  IO control bit: IODOWN_REN_0

 (1 3)  (499 13)  (499 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (479 13)  (479 13)  IOB_0 IO Functioning bit
 (3 6)  (501 8)  (501 8)  IO control bit: IODOWN_IE_0

 (15 6)  (511 8)  (511 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (511 0)  (511 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (6 4)  (654 11)  (654 11)  routing T_12_0.span12_vert_13 <X> T_12_0.lc_trk_g0_5
 (7 4)  (655 11)  (655 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (15 4)  (673 11)  (673 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (673 10)  (673 10)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_gbuf/in
 (13 13)  (671 2)  (671 2)  routing T_12_0.span4_vert_43 <X> T_12_0.span4_horz_r_3
 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (14 1)  (730 14)  (730 14)  routing T_13_0.span4_horz_l_12 <X> T_13_0.span4_horz_r_0
 (2 6)  (720 8)  (720 8)  IO control bit: GIODOWN0_REN_1

 (5 6)  (711 8)  (711 8)  routing T_13_0.span4_horz_r_7 <X> T_13_0.lc_trk_g0_7
 (7 6)  (713 8)  (713 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (714 9)  (714 9)  routing T_13_0.span4_horz_r_7 <X> T_13_0.lc_trk_g0_7
 (13 10)  (729 4)  (729 4)  routing T_13_0.lc_trk_g0_7 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (698 4)  (698 4)  IOB_1 IO Functioning bit
 (12 11)  (728 5)  (728 5)  routing T_13_0.lc_trk_g0_7 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (729 5)  (729 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (731 3)  (731 3)  IO control bit: GIODOWN0_cf_bit_39

 (17 13)  (699 2)  (699 2)  IOB_1 IO Functioning bit
 (16 14)  (698 0)  (698 0)  IOB_1 IO Functioning bit
 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (838 1)  (838 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_16_0

 (16 0)  (860 15)  (860 15)  IOB_0 IO Functioning bit
 (3 1)  (883 14)  (883 14)  IO control bit: IODOWN_REN_0

 (17 3)  (861 13)  (861 13)  IOB_0 IO Functioning bit
 (4 4)  (872 11)  (872 11)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g0_4
 (13 4)  (891 11)  (891 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (860 11)  (860 11)  IOB_0 IO Functioning bit
 (5 5)  (873 10)  (873 10)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g0_4
 (7 5)  (875 10)  (875 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (891 10)  (891 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (893 8)  (893 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_17_0

 (16 0)  (914 15)  (914 15)  IOB_0 IO Functioning bit
 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (12 4)  (944 11)  (944 11)  routing T_17_0.lc_trk_g1_1 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (914 11)  (914 11)  IOB_0 IO Functioning bit
 (13 5)  (945 10)  (945 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (6 8)  (928 7)  (928 7)  routing T_17_0.span12_vert_17 <X> T_17_0.lc_trk_g1_1
 (7 8)  (929 7)  (929 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (930 6)  (930 6)  routing T_17_0.span12_vert_17 <X> T_17_0.lc_trk_g1_1
 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_18_0

 (15 14)  (1001 0)  (1001 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (15 14)  (1055 0)  (1055 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (15 14)  (1151 0)  (1151 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (15 14)  (1205 0)  (1205 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


