// Seed: 1609465121
module module_0;
  logic [7:0] id_2;
  wire id_3;
  wand id_4;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  int id_9;
  assign id_6 = (id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  reg id_10;
  always
    if (1)
      if (id_5) id_10 <= 1'b0;
      else id_9 <= id_5;
  assign id_10 = id_10;
endmodule
