simSeconds 0.054140810819
simTicks 54140712680.18951
finalTick 21428910374494.84
simFreq 1000001000000.0
hostSeconds 233.90108030000002
hostTickRate 234178835.39705402
hostMemory 52601052.903748
simInsts 110000129.508428
simOps 115822168.09898801
hostInstRate 480144.668988
hostOpRate 505179.858684
system.clk_domain.clock 1000.0010000000001
system.cpu_clk_domain.clock 500.00050000000005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandHits::switch_cpus.inst 472273.831963
system.l2.demandHits::switch_cpus.data 580455.195824
system.l2.demandHits::total 1052729.027787
system.l2.overallHits::switch_cpus.inst 472273.831963
system.l2.overallHits::switch_cpus.data 580455.195824
system.l2.overallHits::total 1052729.027787
system.l2.demandMisses::cpu.inst 2.866763
system.l2.demandMisses::cpu.data 3.3499320000000004
system.l2.demandMisses::switch_cpus.inst 1524.563393
system.l2.demandMisses::switch_cpus.data 202155.645609
system.l2.demandMisses::total 203680.20900200002
system.l2.overallMisses::cpu.inst 2.866763
system.l2.overallMisses::cpu.data 3.3499320000000004
system.l2.overallMisses::switch_cpus.inst 1524.563393
system.l2.overallMisses::switch_cpus.data 202155.645609
system.l2.overallMisses::total 203680.20900200002
system.l2.demandMissLatency::switch_cpus.inst 130628776.14150003
system.l2.demandMissLatency::switch_cpus.data 17193684500.814003
system.l2.demandMissLatency::total 17324313276.955498
system.l2.overallMissLatency::switch_cpus.inst 130628776.14150003
system.l2.overallMissLatency::switch_cpus.data 17193684500.814003
system.l2.overallMissLatency::total 17324313276.955498
system.l2.demandAccesses::cpu.inst 2.866763
system.l2.demandAccesses::cpu.data 3.3499320000000004
system.l2.demandAccesses::switch_cpus.inst 473798.39535600005
system.l2.demandAccesses::switch_cpus.data 782610.8414329999
system.l2.demandAccesses::total 1256409.2367890002
system.l2.overallAccesses::cpu.inst 2.866763
system.l2.overallAccesses::cpu.data 3.3499320000000004
system.l2.overallAccesses::switch_cpus.inst 473798.39535600005
system.l2.overallAccesses::switch_cpus.data 782610.8414329999
system.l2.overallAccesses::total 1256409.2367890002
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.88289
system.l2.demandMissRate::switch_cpus.inst 0.0030515788569999997
system.l2.demandMissRate::switch_cpus.data 0.261950115195
system.l2.demandMissRate::total 0.171646493046
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.88289
system.l2.overallMissRate::switch_cpus.inst 0.0030515788569999997
system.l2.overallMissRate::switch_cpus.data 0.261950115195
system.l2.overallMissRate::total 0.171646493046
system.l2.demandAvgMissLatency::switch_cpus.inst 85597.76085339529
system.l2.demandAvgMissLatency::switch_cpus.data 84240.542099171
system.l2.demandAvgMissLatency::total 84242.06765340113
system.l2.overallAvgMissLatency::switch_cpus.inst 85597.76085339529
system.l2.overallAvgMissLatency::switch_cpus.data 84240.542099171
system.l2.overallAvgMissLatency::total 84242.06765340113
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 72306.902039
system.l2.writebacks::total 72306.902039
system.l2.demandMshrMisses::switch_cpus.inst 1524.563393
system.l2.demandMshrMisses::switch_cpus.data 202155.645609
system.l2.demandMshrMisses::total 203680.20900200002
system.l2.overallMshrMisses::switch_cpus.inst 1524.563393
system.l2.overallMshrMisses::switch_cpus.data 202155.645609
system.l2.overallMshrMisses::total 203680.20900200002
system.l2.demandMshrMissLatency::switch_cpus.inst 115383073.62494802
system.l2.demandMshrMissLatency::switch_cpus.data 15172125541.213999
system.l2.demandMshrMissLatency::total 15287508614.838947
system.l2.overallMshrMissLatency::switch_cpus.inst 115383073.62494802
system.l2.overallMshrMissLatency::switch_cpus.data 15172125541.213999
system.l2.overallMshrMissLatency::total 15287508614.838947
system.l2.demandMshrMissRate::switch_cpus.inst 0.0030515788569999997
system.l2.demandMshrMissRate::switch_cpus.data 0.261950115195
system.l2.demandMshrMissRate::total 0.171646493046
system.l2.overallMshrMissRate::switch_cpus.inst 0.0030515788569999997
system.l2.overallMshrMissRate::switch_cpus.data 0.261950115195
system.l2.overallMshrMissRate::total 0.171646493046
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75597.69962580358
system.l2.demandAvgMshrMissLatency::switch_cpus.data 74240.49884402279
system.l2.demandAvgMshrMissLatency::total 74242.0240249333
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75597.69962580358
system.l2.overallAvgMshrMissLatency::switch_cpus.data 74240.49884402279
system.l2.overallAvgMshrMissLatency::total 74242.0240249333
system.l2.replacements 190017.138247
system.l2.ReadCleanReq.hits::switch_cpus.inst 472273.831963
system.l2.ReadCleanReq.hits::total 472273.831963
system.l2.ReadCleanReq.misses::cpu.inst 2.866763
system.l2.ReadCleanReq.misses::switch_cpus.inst 1524.563393
system.l2.ReadCleanReq.misses::total 1524.563393
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 130628776.14150003
system.l2.ReadCleanReq.missLatency::total 130628776.14150003
system.l2.ReadCleanReq.accesses::cpu.inst 2.866763
system.l2.ReadCleanReq.accesses::switch_cpus.inst 473798.39535600005
system.l2.ReadCleanReq.accesses::total 473798.39535600005
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0030515788569999997
system.l2.ReadCleanReq.missRate::total 0.0030515788569999997
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85597.76085339529
system.l2.ReadCleanReq.avgMissLatency::total 85597.76085339529
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1524.563393
system.l2.ReadCleanReq.mshrMisses::total 1524.563393
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 115383073.62494802
system.l2.ReadCleanReq.mshrMissLatency::total 115383073.62494802
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0030515788569999997
system.l2.ReadCleanReq.mshrMissRate::total 0.0030515788569999997
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75597.69962580358
system.l2.ReadCleanReq.avgMshrMissLatency::total 75597.69962580358
system.l2.ReadExReq.hits::switch_cpus.data 142390.71687300003
system.l2.ReadExReq.hits::total 142390.71687300003
system.l2.ReadExReq.misses::cpu.data 0.8730719999999998
system.l2.ReadExReq.misses::switch_cpus.data 73914.802568
system.l2.ReadExReq.misses::total 73914.802568
system.l2.ReadExReq.missLatency::switch_cpus.data 6311252452.3515
system.l2.ReadExReq.missLatency::total 6311252452.3515
system.l2.ReadExReq.accesses::cpu.data 0.8730719999999998
system.l2.ReadExReq.accesses::switch_cpus.data 216305.519441
system.l2.ReadExReq.accesses::total 216305.519441
system.l2.ReadExReq.missRate::cpu.data 0.32959299999999997
system.l2.ReadExReq.missRate::switch_cpus.data 0.28729409814499995
system.l2.ReadExReq.missRate::total 0.28729409814499995
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86353.79026724644
system.l2.ReadExReq.avgMissLatency::total 86353.79026724644
system.l2.ReadExReq.mshrMisses::switch_cpus.data 73914.802568
system.l2.ReadExReq.mshrMisses::total 73914.802568
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 5572105120.921501
system.l2.ReadExReq.mshrMissLatency::total 5572105120.921501
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.28729409814499995
system.l2.ReadExReq.mshrMissRate::total 0.28729409814499995
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76353.78492004052
system.l2.ReadExReq.avgMshrMissLatency::total 76353.78492004052
system.l2.ReadSharedReq.hits::switch_cpus.data 438064.47895099997
system.l2.ReadSharedReq.hits::total 438064.47895099997
system.l2.ReadSharedReq.misses::cpu.data 2.47686
system.l2.ReadSharedReq.misses::switch_cpus.data 128240.84304099999
system.l2.ReadSharedReq.misses::total 128240.84304099999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 10882432048.4625
system.l2.ReadSharedReq.missLatency::total 10882432048.4625
system.l2.ReadSharedReq.accesses::cpu.data 2.47686
system.l2.ReadSharedReq.accesses::switch_cpus.data 566305.321992
system.l2.ReadSharedReq.accesses::total 566305.321992
system.l2.ReadSharedReq.missRate::cpu.data 0.8148679999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23760331916499997
system.l2.ReadSharedReq.missRate::total 0.23760331916499997
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 84236.22882699993
system.l2.ReadSharedReq.avgMissLatency::total 84236.22882699993
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 128240.84304099999
system.l2.ReadSharedReq.mshrMisses::total 128240.84304099999
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 9600020420.292501
system.l2.ReadSharedReq.mshrMissLatency::total 9600020420.292501
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23760331916499997
system.l2.ReadSharedReq.mshrMissRate::total 0.23760331916499997
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 74236.18116469082
system.l2.ReadSharedReq.avgMshrMissLatency::total 74236.18116469082
system.l2.WritebackClean.hits::writebacks 473736.35479899996
system.l2.WritebackClean.hits::total 473736.35479899996
system.l2.WritebackClean.accesses::writebacks 473736.35479899996
system.l2.WritebackClean.accesses::total 473736.35479899996
system.l2.WritebackDirty.hits::writebacks 323976.308107
system.l2.WritebackDirty.hits::total 323976.308107
system.l2.WritebackDirty.accesses::writebacks 323976.308107
system.l2.WritebackDirty.accesses::total 323976.308107
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.l2.tags.tagsInUse 30775.021714410897
system.l2.tags.totalRefs 2756829.2139749997
system.l2.tags.sampledRefs 222785.793034
system.l2.tags.avgRefs 12.665302420835
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.09258800321
system.l2.tags.occupancies::cpu.data 1.554227432244
system.l2.tags.occupancies::switch_cpus.inst 587.5549348419979
system.l2.tags.occupancies::switch_cpus.data 29980.48777316089
system.l2.tags.avgOccs::cpu.inst 3.3359817999999994e-05
system.l2.tags.avgOccs::cpu.data 4.7454500999999994e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.017930828918999997
system.l2.tags.avgOccs::switch_cpus.data 0.914931848488
system.l2.tags.avgOccs::total 0.93917913489
system.l2.tags.occupanciesTaskId::1024 32767.887605000004
system.l2.tags.ageTaskId_1024::0 45.361279999999994
system.l2.tags.ageTaskId_1024::1 315.190563
system.l2.tags.ageTaskId_1024::2 3316.101038
system.l2.tags.ageTaskId_1024::3 19423.790666999997
system.l2.tags.ratioOccsTaskId::1024 0.999996529401
system.l2.tags.tagAccesses 20319688.9365
system.l2.tags.dataAccesses 20319688.9365
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.mem_ctrls.avgPriority_writebacks::samples 72306.86066399999
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1524.563393
system.mem_ctrls.avgPriority_switch_cpus.data::samples 202127.86511400004
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.005877482358509251
system.mem_ctrls.numReadWriteTurnArounds 4362.648062
system.mem_ctrls.numWriteReadTurnArounds 4362.648062
system.mem_ctrls.numStayReadState 476291.10981200007
system.mem_ctrls.numStayWriteState 68038.85516400001
system.mem_ctrls.readReqs 203680.30016600003
system.mem_ctrls.writeReqs 72306.86066399999
system.mem_ctrls.readBursts 203680.30016600003
system.mem_ctrls.writeBursts 72306.86066399999
system.mem_ctrls.servicedByWrQ 27.871658999999998
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.62859888
system.mem_ctrls.avgWrQLen 23.373242250000004
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 203680.30016600003
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 72306.86066399999
system.mem_ctrls.rdQLenPdf::0 113856.78960200002
system.mem_ctrls.rdQLenPdf::1 53749.98647799999
system.mem_ctrls.rdQLenPdf::2 22182.314051
system.mem_ctrls.rdQLenPdf::3 13843.923208000002
system.mem_ctrls.rdQLenPdf::4 18.389221
system.mem_ctrls.rdQLenPdf::5 1.025947
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.583451
system.mem_ctrls.wrQLenPdf::1 0.583451
system.mem_ctrls.wrQLenPdf::2 0.583451
system.mem_ctrls.wrQLenPdf::3 0.583451
system.mem_ctrls.wrQLenPdf::4 0.583451
system.mem_ctrls.wrQLenPdf::5 0.583451
system.mem_ctrls.wrQLenPdf::6 0.583451
system.mem_ctrls.wrQLenPdf::7 0.583451
system.mem_ctrls.wrQLenPdf::8 0.583451
system.mem_ctrls.wrQLenPdf::9 0.583451
system.mem_ctrls.wrQLenPdf::10 0.583451
system.mem_ctrls.wrQLenPdf::11 0.652876
system.mem_ctrls.wrQLenPdf::12 0.652876
system.mem_ctrls.wrQLenPdf::13 0.652876
system.mem_ctrls.wrQLenPdf::14 0.652876
system.mem_ctrls.wrQLenPdf::15 875.0595380000001
system.mem_ctrls.wrQLenPdf::16 903.789593
system.mem_ctrls.wrQLenPdf::17 3058.597423
system.mem_ctrls.wrQLenPdf::18 3925.0659530000003
system.mem_ctrls.wrQLenPdf::19 4281.577797
system.mem_ctrls.wrQLenPdf::20 4425.792692
system.mem_ctrls.wrQLenPdf::21 4466.107634999999
system.mem_ctrls.wrQLenPdf::22 4447.672772
system.mem_ctrls.wrQLenPdf::23 4450.003767
system.mem_ctrls.wrQLenPdf::24 4455.479941
system.mem_ctrls.wrQLenPdf::25 4485.704280000001
system.mem_ctrls.wrQLenPdf::26 4504.825022999999
system.mem_ctrls.wrQLenPdf::27 4523.996865
system.mem_ctrls.wrQLenPdf::28 4581.164557
system.mem_ctrls.wrQLenPdf::29 4961.9716880000005
system.mem_ctrls.wrQLenPdf::30 4501.3551290000005
system.mem_ctrls.wrQLenPdf::31 4934.029557
system.mem_ctrls.wrQLenPdf::32 4498.018456000001
system.mem_ctrls.wrQLenPdf::33 11.497212000000001
system.mem_ctrls.wrQLenPdf::34 4.7854149999999995
system.mem_ctrls.wrQLenPdf::35 1.13184
system.mem_ctrls.wrQLenPdf::36 0.136044
system.mem_ctrls.wrQLenPdf::37 0.068022
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 4362.648062
system.mem_ctrls.rdPerTurnAround::mean 218.93786435141297
system.mem_ctrls.rdPerTurnAround::gmean 112.75835462798199
system.mem_ctrls.rdPerTurnAround::stdev 765.6989240016178
system.mem_ctrls.rdPerTurnAround::0-1023 2166.6005680000003
system.mem_ctrls.rdPerTurnAround::20480-21503 0.204067
system.mem_ctrls.rdPerTurnAround::total 4362.648062
system.mem_ctrls.wrPerTurnAround::samples 4362.648062
system.mem_ctrls.wrPerTurnAround::mean 16.700006530149
system.mem_ctrls.wrPerTurnAround::gmean 16.659058608658995
system.mem_ctrls.wrPerTurnAround::stdev 1.2050581782309997
system.mem_ctrls.wrPerTurnAround::16 3441.094757
system.mem_ctrls.wrPerTurnAround::17 31.283369
system.mem_ctrls.wrPerTurnAround::18 485.563968
system.mem_ctrls.wrPerTurnAround::total 4362.648062
system.mem_ctrls.bytesReadWrQ 1783.7861759999998
system.mem_ctrls.bytesReadSys 13035539.210624002
system.mem_ctrls.bytesWrittenSys 4627639.0824959995
system.mem_ctrls.avgRdBWSys 229863457.50680962
system.mem_ctrls.avgWrBWSys 79033874.22299147
system.mem_ctrls.totGap 54139798220.362
system.mem_ctrls.avgGap 313658.97144699993
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 97572.057152
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12936183.367296003
system.mem_ctrls.requestorWriteBytes::writebacks 4626706.861888001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1680719.298622341
system.mem_ctrls.requestorReadRate::switch_cpus.data 228149288.5163908
system.mem_ctrls.requestorWriteRate::writebacks 79015613.25774081
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1524.563393
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 202155.736773
system.mem_ctrls.requestorWriteAccesses::writebacks 72306.86066399999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 52643193.85300001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 6850890341.166748
system.mem_ctrls.requestorWriteTotalLat::writebacks 1211725996945.6133
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 34442.82762471
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 33094.435125879994
system.mem_ctrls.requestorWriteAvgLat::writebacks 133072937.85295428
system.mem_ctrls.dram.bytesRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesRead::cpu.data 214.39564800000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 97572.057152
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12937974.379264
system.mem_ctrls.dram.bytesRead::total 13035546.436416002
system.mem_ctrls.dram.bytesInstRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 97572.057152
system.mem_ctrls.dram.bytesInstRead::total 97572.057152
system.mem_ctrls.dram.bytesWritten::writebacks 4627639.0824959995
system.mem_ctrls.dram.bytesWritten::total 4627639.0824959995
system.mem_ctrls.dram.numReads::cpu.inst 2.866763
system.mem_ctrls.dram.numReads::cpu.data 3.3499320000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1524.563393
system.mem_ctrls.dram.numReads::switch_cpus.data 202155.849676
system.mem_ctrls.dram.numReads::total 203680.41306900003
system.mem_ctrls.dram.numWrites::writebacks 72306.86066399999
system.mem_ctrls.dram.numWrites::total 72306.86066399999
system.mem_ctrls.dram.bwRead::cpu.inst 34664.620948
system.mem_ctrls.dram.bwRead::cpu.data 39226.774982
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1680719.286855
system.mem_ctrls.dram.bwRead::switch_cpus.data 228182913.82151702
system.mem_ctrls.dram.bwRead::total 229863633.20163998
system.mem_ctrls.dram.bwInstRead::cpu.inst 34664.620948
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1680719.286855
system.mem_ctrls.dram.bwInstRead::total 1680719.286855
system.mem_ctrls.dram.bwWrite::writebacks 79033874.1451
system.mem_ctrls.dram.bwWrite::total 79033874.1451
system.mem_ctrls.dram.bwTotal::writebacks 79033874.1451
system.mem_ctrls.dram.bwTotal::cpu.inst 34664.620948
system.mem_ctrls.dram.bwTotal::cpu.data 39226.774982
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1680719.286855
system.mem_ctrls.dram.bwTotal::switch_cpus.data 228182913.82151702
system.mem_ctrls.dram.bwTotal::total 308897507.5248601
system.mem_ctrls.dram.readBursts 203652.428507
system.mem_ctrls.dram.writeBursts 72292.29471700001
system.mem_ctrls.dram.perBankRdBursts::0 12432.603255
system.mem_ctrls.dram.perBankRdBursts::1 12743.774522
system.mem_ctrls.dram.perBankRdBursts::2 12407.17318
system.mem_ctrls.dram.perBankRdBursts::3 12945.497288999999
system.mem_ctrls.dram.perBankRdBursts::4 12474.298461
system.mem_ctrls.dram.perBankRdBursts::5 12710.961426999998
system.mem_ctrls.dram.perBankRdBursts::6 12828.422567000001
system.mem_ctrls.dram.perBankRdBursts::7 12900.521986
system.mem_ctrls.dram.perBankRdBursts::8 12487.446107
system.mem_ctrls.dram.perBankRdBursts::9 13314.879931000001
system.mem_ctrls.dram.perBankRdBursts::10 12707.730351
system.mem_ctrls.dram.perBankRdBursts::11 12945.651399999999
system.mem_ctrls.dram.perBankRdBursts::12 12537.029942
system.mem_ctrls.dram.perBankRdBursts::13 12967.077737000001
system.mem_ctrls.dram.perBankRdBursts::14 12348.83579
system.mem_ctrls.dram.perBankRdBursts::15 12900.524561999999
system.mem_ctrls.dram.perBankWrBursts::0 4304.658139
system.mem_ctrls.dram.perBankWrBursts::1 4361.987356
system.mem_ctrls.dram.perBankWrBursts::2 4485.168375
system.mem_ctrls.dram.perBankWrBursts::3 4687.5222650000005
system.mem_ctrls.dram.perBankWrBursts::4 4650.904254
system.mem_ctrls.dram.perBankWrBursts::5 4465.357747
system.mem_ctrls.dram.perBankWrBursts::6 4573.950514
system.mem_ctrls.dram.perBankWrBursts::7 4516.290129
system.mem_ctrls.dram.perBankWrBursts::8 4506.115576
system.mem_ctrls.dram.perBankWrBursts::9 4836.363051
system.mem_ctrls.dram.perBankWrBursts::10 4513.584776000001
system.mem_ctrls.dram.perBankWrBursts::11 4517.346799999999
system.mem_ctrls.dram.perBankWrBursts::12 4476.719488000001
system.mem_ctrls.dram.perBankWrBursts::13 4591.049183000001
system.mem_ctrls.dram.perBankWrBursts::14 4351.690126
system.mem_ctrls.dram.perBankWrBursts::15 4453.5869379999995
system.mem_ctrls.dram.totQLat 3085050500.5135
system.mem_ctrls.dram.totBusLat 1018262142.535
system.mem_ctrls.dram.totMemAccLat 6903533535.01975
system.mem_ctrls.dram.avgQLat 14352.154228709998
system.mem_ctrls.dram.avgBusLat 5000.005000000001
system.mem_ctrls.dram.avgMemAccLat 33102.17297871
system.mem_ctrls.dram.readRowHits 152356.237067
system.mem_ctrls.dram.writeRowHits 48117.802703
system.mem_ctrls.dram.readRowHitRate 74.21667637
system.mem_ctrls.dram.writeRowHitRate 71.0187476
system.mem_ctrls.dram.bytesPerActivate::samples 75470.759889
system.mem_ctrls.dram.bytesPerActivate::mean 235.40081614148102
system.mem_ctrls.dram.bytesPerActivate::gmean 162.73911988772102
system.mem_ctrls.dram.bytesPerActivate::stdev 224.830244641151
system.mem_ctrls.dram.bytesPerActivate::0-127 26316.978296
system.mem_ctrls.dram.bytesPerActivate::128-255 24066.756040999997
system.mem_ctrls.dram.bytesPerActivate::256-383 9375.581801
system.mem_ctrls.dram.bytesPerActivate::384-511 7790.6863429999985
system.mem_ctrls.dram.bytesPerActivate::512-639 1728.595617
system.mem_ctrls.dram.bytesPerActivate::640-767 1382.417261
system.mem_ctrls.dram.bytesPerActivate::768-895 1030.866958
system.mem_ctrls.dram.bytesPerActivate::896-1023 668.315339
system.mem_ctrls.dram.bytesPerActivate::1024-1151 3110.562233
system.mem_ctrls.dram.bytesPerActivate::total 75470.759889
system.mem_ctrls.dram.dramBytesRead 13033755.424448
system.mem_ctrls.dram.dramBytesWritten 4626706.861888001
system.mem_ctrls.dram.avgRdBW 229.83000779205702
system.mem_ctrls.dram.avgWrBW 79.01561331108401
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 2.41221211
system.mem_ctrls.dram.busUtilRead 1.7962292599999998
system.mem_ctrls.dram.busUtilWrite 0.6180726000000001
system.mem_ctrls.dram.pageHitRate 72.611722
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.mem_ctrls.dram.rank0.actEnergy 266966262.35621998
system.mem_ctrls.dram.rank0.preEnergy 141895670.08782
system.mem_ctrls.dram.rank0.readEnergy 724304824.18518
system.mem_ctrls.dram.rank0.writeEnergy 188159278.42637998
system.mem_ctrls.dram.rank0.refreshEnergy 4273797285.9753604
system.mem_ctrls.dram.rank0.actBackEnergy 13423106277.443039
system.mem_ctrls.dram.rank0.preBackEnergy 9486365247.6504
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 28504594846.124397
system.mem_ctrls.dram.rank0.averagePower 524.5004077802371
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 24513927154.96275
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1807867637.4875
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 27818917887.739246
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 271894417.50534
system.mem_ctrls.dram.rank1.preEnergy 144515863.69093502
system.mem_ctrls.dram.rank1.readEnergy 729773515.3548
system.mem_ctrls.dram.rank1.writeEnergy 189206499.99636
system.mem_ctrls.dram.rank1.refreshEnergy 4273797285.9753604
system.mem_ctrls.dram.rank1.actBackEnergy 13495218311.69733
system.mem_ctrls.dram.rank1.preBackEnergy 9425639324.06784
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 28530045218.287964
system.mem_ctrls.dram.rank1.averagePower 524.9085610251581
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 24354384732.87525
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1807867637.4875
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 27978460309.82675
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.membus.transDist::ReadResp 129765.72621000002
system.membus.transDist::WritebackDirty 72306.86066399999
system.membus.transDist::CleanEvict 117006.191625
system.membus.transDist::ReadExReq 73914.802568
system.membus.transDist::ReadExResp 73914.733143
system.membus.transDist::ReadSharedReq 129765.49759800003
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 597461.07987
system.membus.pktCount::total 597461.07987
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 17663188.481088
system.membus.pktSize::total 17663188.481088
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 204467.568228
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 204467.568228
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 204467.568228
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.membus.reqLayer0.occupancy 719703237.5415
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 1076211739.0779998
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 393780.620517
system.membus.snoop_filter.hitSingleRequests 189313.052289
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 108281426.19628398
system.switch_cpus.cpi 1.082536360292
system.switch_cpus.ipc 0.937206785775
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107467608.436839
system.switch_cpus.instsIssued 107558043.85974099
system.switch_cpus.squashedInstsIssued 7644.514679000001
system.switch_cpus.squashedInstsExamined 2167709.2889509997
system.switch_cpus.squashedOperandsExamined 1386440.4727979999
system.switch_cpus.numIssuedDist::samples 106174565.38642399
system.switch_cpus.numIssuedDist::mean 1.024734387239
system.switch_cpus.numIssuedDist::stdev 1.194503990073
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 49222521.55271201
system.switch_cpus.numIssuedDist::1 26591006.159467004
system.switch_cpus.numIssuedDist::2 13710053.645450002
system.switch_cpus.numIssuedDist::3 14543014.417359002
system.switch_cpus.numIssuedDist::4 1272490.8880200002
system.switch_cpus.numIssuedDist::5 431444.78521100007
system.switch_cpus.numIssuedDist::6 233246.86048499995
system.switch_cpus.numIssuedDist::7 95078.10550800001
system.switch_cpus.numIssuedDist::8 75708.97221200001
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000008000000001
system.switch_cpus.numIssuedDist::total 106174565.38642399
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 27205.45632
system.switch_cpus.statFuBusy::IntDiv 17780.266739999995
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 4128.264338999999
system.switch_cpus.statFuBusy::SimdAddAcc 2091.769136
system.switch_cpus.statFuBusy::SimdAlu 793.7060429999999
system.switch_cpus.statFuBusy::SimdCmp 6309.104561
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 63.809017999999995
system.switch_cpus.statFuBusy::SimdMult 750.071897
system.switch_cpus.statFuBusy::SimdMultAcc 3243.050496
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 2766.144918
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 94313.668229
system.switch_cpus.statFuBusy::MemWrite 6732.624996999999
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 78858.152184
system.switch_cpus.statIssuedInstType_0::IntAlu 50650569.35276101
system.switch_cpus.statIssuedInstType_0::IntMult 1036329.0961819999
system.switch_cpus.statIssuedInstType_0::IntDiv 33660.335579
system.switch_cpus.statIssuedInstType_0::FloatAdd 15489.034301
system.switch_cpus.statIssuedInstType_0::FloatCmp 17.115715
system.switch_cpus.statIssuedInstType_0::FloatCvt 8373.985541999999
system.switch_cpus.statIssuedInstType_0::FloatMult 2558.55095
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 4719.553199
system.switch_cpus.statIssuedInstType_0::FloatDiv 34.97828700000001
system.switch_cpus.statIssuedInstType_0::FloatMisc 500182.66955900006
system.switch_cpus.statIssuedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.statIssuedInstType_0::SimdAdd 9097143.498424
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 2962917.7764300006
system.switch_cpus.statIssuedInstType_0::SimdAlu 5642566.619127
system.switch_cpus.statIssuedInstType_0::SimdCmp 1864160.1399029999
system.switch_cpus.statIssuedInstType_0::SimdCvt 2903.2713
system.switch_cpus.statIssuedInstType_0::SimdMisc 1157896.17909
system.switch_cpus.statIssuedInstType_0::SimdMult 982956.123189
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 1002854.1143449999
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 2265233.643766
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 2485.64141
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20975223.728986
system.switch_cpus.statIssuedInstType_0::MemWrite 9270904.253229002
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107558043.85974099
system.switch_cpus.issueRate 1.006957021647
system.switch_cpus.fuBusy 166177.936694
system.switch_cpus.fuBusyRate 0.001541588841
system.switch_cpus.intInstQueueReads 250386580.814938
system.switch_cpus.intInstQueueWrites 74628042.501824
system.switch_cpus.intInstQueueWakeupAccesses 71495025.216454
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 71077895.616817
system.switch_cpus.vecInstQueueWrites 35007283.20574699
system.switch_cpus.vecInstQueueWakeupAccesses 34936968.853331
system.switch_cpus.intAluAccesses 72146329.24986699
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 35499034.394384004
system.switch_cpus.numSquashedInsts 276946.195372
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 391868.887829
system.switch_cpus.idleCycles 2106860.80986
system.switch_cpus.MemDepUnit__0.insertedLoads 20373992.988118995
system.switch_cpus.MemDepUnit__0.insertedStores 9397952.489317002
system.switch_cpus.MemDepUnit__0.conflictingLoads 3290201.703285
system.switch_cpus.MemDepUnit__0.conflictingStores 3.5462919999999998
system.switch_cpus.MemDepUnit__0.MDPLookups 10888004.954455
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 9485988.033664001
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 3038474.565301
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 154124.40275500002
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 575231.4954149999
system.switch_cpus.branchPred.lookups_0::CallDirect 163398.991482
system.switch_cpus.branchPred.lookups_0::CallIndirect 423496.78240400006
system.switch_cpus.branchPred.lookups_0::DirectCond 6161104.912756
system.switch_cpus.branchPred.lookups_0::DirectUncond 818715.930658
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 27336.535014
system.switch_cpus.branchPred.lookups_0::total 8169284.647729
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 17183.797169999998
system.switch_cpus.branchPred.squashes_0::CallDirect 14361.403707
system.switch_cpus.branchPred.squashes_0::CallIndirect 14486.829717999997
system.switch_cpus.branchPred.squashes_0::DirectCond 261722.67807800003
system.switch_cpus.branchPred.squashes_0::DirectUncond 27641.46037
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 3336.6299049999993
system.switch_cpus.branchPred.squashes_0::total 338732.79894799995
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 13.308552
system.switch_cpus.branchPred.corrected_0::CallDirect 4316.186965999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 14633.086765
system.switch_cpus.branchPred.corrected_0::DirectCond 175052.010414
system.switch_cpus.branchPred.corrected_0::DirectUncond 4175.194452999999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 709.458622
system.switch_cpus.branchPred.corrected_0::total 198899.245772
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 558047.6933370001
system.switch_cpus.branchPred.committed_0::CallDirect 149037.587775
system.switch_cpus.branchPred.committed_0::CallIndirect 409009.9947620001
system.switch_cpus.branchPred.committed_0::DirectCond 5899381.656835001
system.switch_cpus.branchPred.committed_0::DirectUncond 791074.31601
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 23999.905109
system.switch_cpus.branchPred.committed_0::total 7830551.153828
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 2.8513290000000002
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3835.8393159999996
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 14417.194478000001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 171969.895177
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 3981.8770450000006
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 708.0406670000001
system.switch_cpus.branchPred.mispredicted_0::total 194915.69801199995
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3441978.347158
system.switch_cpus.branchPred.targetProvider_0::BTB 3725911.2504060003
system.switch_cpus.branchPred.targetProvider_0::RAS 575230.271011
system.switch_cpus.branchPred.targetProvider_0::Indirect 426164.779154
system.switch_cpus.branchPred.targetProvider_0::total 8169284.647729
system.switch_cpus.branchPred.targetWrong_0::NoBranch 118766.79049700001
system.switch_cpus.branchPred.targetWrong_0::Return 79113.515645
system.switch_cpus.branchPred.targetWrong_0::CallDirect 12.159182999999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1006.7804469999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 198899.245772
system.switch_cpus.branchPred.condPredicted 6161104.912756
system.switch_cpus.branchPred.condPredictedTaken 2783365.6455930006
system.switch_cpus.branchPred.condIncorrect 198899.245772
system.switch_cpus.branchPred.predTakenBTBMiss 23261.488867
system.switch_cpus.branchPred.NotTakenMispredicted 119785.73012699999
system.switch_cpus.branchPred.TakenMispredicted 79113.515645
system.switch_cpus.branchPred.BTBLookups 8169284.647729
system.switch_cpus.branchPred.BTBUpdates 104429.87618800001
system.switch_cpus.branchPred.BTBHits 5543356.523887
system.switch_cpus.branchPred.BTBHitRatio 0.6754401706840001
system.switch_cpus.branchPred.BTBMispredicted 25802.246031
system.switch_cpus.branchPred.indirectLookups 450833.31741799996
system.switch_cpus.branchPred.indirectHits 426164.779154
system.switch_cpus.branchPred.indirectMisses 24668.538264000003
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 575231.4954149999
system.switch_cpus.branchPred.btb.lookups::CallDirect 163398.991482
system.switch_cpus.branchPred.btb.lookups::CallIndirect 423496.78240400006
system.switch_cpus.branchPred.btb.lookups::DirectCond 6161104.912756
system.switch_cpus.branchPred.btb.lookups::DirectUncond 818715.930658
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 27336.535014
system.switch_cpus.branchPred.btb.lookups::total 8169284.647729
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 575231.4954149999
system.switch_cpus.branchPred.btb.misses::CallDirect 5041.907762000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 423496.78240400006
system.switch_cpus.branchPred.btb.misses::DirectCond 1590184.9920849998
system.switch_cpus.branchPred.btb.misses::DirectUncond 4636.411162
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 27336.535014
system.switch_cpus.branchPred.btb.misses::total 2625928.123842
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4316.186965999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 95938.49476900001
system.switch_cpus.branchPred.btb.updates::DirectUncond 4175.194452999999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 104429.87618800001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4316.186965999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 95938.49476900001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 4175.194452999999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 104429.87618800001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.switch_cpus.branchPred.indirectBranchPred.lookups 450833.31741799996
system.switch_cpus.branchPred.indirectBranchPred.hits 426164.779154
system.switch_cpus.branchPred.indirectBranchPred.misses 24668.538264000003
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 15342.545387
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 466175.8628050001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 604079.571056
system.switch_cpus.branchPred.ras.pops 604079.7288399999
system.switch_cpus.branchPred.ras.squashes 46032.030595
system.switch_cpus.branchPred.ras.used 558047.6933370001
system.switch_cpus.branchPred.ras.correct 558044.842008
system.switch_cpus.branchPred.ras.incorrect 2.8513290000000002
system.switch_cpus.commit.commitSquashedInsts 2168923.087095
system.switch_cpus.commit.branchMispredicts 190416.995519
system.switch_cpus.commit.numCommittedDist::samples 105347846.401446
system.switch_cpus.commit.numCommittedDist::mean 1.0115962030380001
system.switch_cpus.commit.numCommittedDist::stdev 1.160663902027
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 50572038.224868
system.switch_cpus.commit.numCommittedDist::1 25073151.795141
system.switch_cpus.commit.numCommittedDist::2 8857396.596431
system.switch_cpus.commit.numCommittedDist::3 20845259.785006005
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 105347846.401446
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 558047.5825370001
system.switch_cpus.commit.committedInstType_0::No_OpClass 78845.177409
system.switch_cpus.commit.committedInstType_0::IntAlu 49773653.53144699
system.switch_cpus.commit.committedInstType_0::IntMult 1024690.9916959997
system.switch_cpus.commit.committedInstType_0::IntDiv 33653.508086
system.switch_cpus.commit.committedInstType_0::FloatAdd 15471.673124
system.switch_cpus.commit.committedInstType_0::FloatCmp 15.492995
system.switch_cpus.commit.committedInstType_0::FloatCvt 8352.338957
system.switch_cpus.commit.committedInstType_0::FloatMult 2557.696814
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 4719.036368
system.switch_cpus.commit.committedInstType_0::FloatDiv 18.163399000000002
system.switch_cpus.commit.committedInstType_0::FloatMisc 497572.84431599994
system.switch_cpus.commit.committedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.commit.committedInstType_0::SimdAdd 9094674.764951002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 2962865.563169
system.switch_cpus.commit.committedInstType_0::SimdAlu 5642448.493464
system.switch_cpus.commit.committedInstType_0::SimdCmp 1864010.142497
system.switch_cpus.commit.committedInstType_0::SimdCvt 2902.347035
system.switch_cpus.commit.committedInstType_0::SimdMisc 1156876.3179799998
system.switch_cpus.commit.committedInstType_0::SimdMult 981002.8437130001
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 1001607.686799
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 2264847.670401
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 2485.238183
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19699114.938876
system.switch_cpus.commit.committedInstType_0::MemWrite 9211331.835059
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105323724.34302099
system.switch_cpus.commit.commitEligibleSamples 20845259.785006005
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 107213.03103800002
system.switch_cpus.commitStats0.numInsts 100023915.33605604
system.switch_cpus.commitStats0.numOps 105323724.34302099
system.switch_cpus.commitStats0.numInstsNotNOP 100000099.793126
system.switch_cpus.commitStats0.numOpsNotNOP 105299908.80009098
system.switch_cpus.commitStats0.cpi 1.082536360292
system.switch_cpus.commitStats0.ipc 0.937206785775
system.switch_cpus.commitStats0.numMemRefs 28910446.773935
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75742116.773964
system.switch_cpus.commitStats0.numLoadInsts 19699114.938876
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 9211331.835059
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 34922343.385901995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 78845.177409
system.switch_cpus.commitStats0.committedInstType::IntAlu 49773653.53144699
system.switch_cpus.commitStats0.committedInstType::IntMult 1024690.9916959997
system.switch_cpus.commitStats0.committedInstType::IntDiv 33653.508086
system.switch_cpus.commitStats0.committedInstType::FloatAdd 15471.673124
system.switch_cpus.commitStats0.committedInstType::FloatCmp 15.492995
system.switch_cpus.commitStats0.committedInstType::FloatCvt 8352.338957
system.switch_cpus.commitStats0.committedInstType::FloatMult 2557.696814
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 4719.036368
system.switch_cpus.commitStats0.committedInstType::FloatDiv 18.163399000000002
system.switch_cpus.commitStats0.committedInstType::FloatMisc 497572.84431599994
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 3.1318339999999996
system.switch_cpus.commitStats0.committedInstType::SimdAdd 9094674.764951002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 2962865.563169
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5642448.493464
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1864010.142497
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2902.347035
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1156876.3179799998
system.switch_cpus.commitStats0.committedInstType::SimdMult 981002.8437130001
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 1001607.686799
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 2264847.670401
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 2485.238183
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 1.1016840000000003
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19699114.938876
system.switch_cpus.commitStats0.committedInstType::MemWrite 9211331.835059
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105323724.34302099
system.switch_cpus.commitStats0.committedControl::IsControl 7830551.323534001
system.switch_cpus.commitStats0.committedControl::IsDirectControl 6839493.730326
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 991057.593208
system.switch_cpus.commitStats0.committedControl::IsCondControl 5899381.740286
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1931169.583248
system.switch_cpus.commitStats0.committedControl::IsCall 558047.5825370001
system.switch_cpus.commitStats0.committedControl::IsReturn 558047.6933370001
system.switch_cpus.decode.idleCycles 36417307.36623601
system.switch_cpus.decode.blockedCycles 17507242.922534
system.switch_cpus.decode.runCycles 50909956.574945
system.switch_cpus.decode.unblockCycles 1041325.4002019998
system.switch_cpus.decode.squashCycles 298733.122507
system.switch_cpus.decode.branchResolved 3696449.3490850003
system.switch_cpus.decode.branchMispred 8620.669891
system.switch_cpus.decode.decodedInsts 108611114.804499
system.switch_cpus.decode.squashedInsts 6622.775533999999
system.switch_cpus.executeStats0.numInsts 107281098.538845
system.switch_cpus.executeStats0.numNop 23847.183976
system.switch_cpus.executeStats0.numBranches 7918704.295337
system.switch_cpus.executeStats0.numLoadInsts 20874099.610593
system.switch_cpus.executeStats0.numStoreInsts 9239092.644109001
system.switch_cpus.executeStats0.instRate 1.004346271198
system.switch_cpus.executeStats0.numCCRegReads 20561151.725253
system.switch_cpus.executeStats0.numCCRegWrites 20140184.710859
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 108565091.38887501
system.switch_cpus.executeStats0.numIntRegWrites 52983780.753383994
system.switch_cpus.executeStats0.numMemRefs 30113192.254702
system.switch_cpus.executeStats0.numMiscRegReads 75217323.85671999
system.switch_cpus.executeStats0.numMiscRegWrites 36525.463730999996
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 119632.505541
system.switch_cpus.executeStats0.numVecPredRegWrites 39887.741936
system.switch_cpus.executeStats0.numVecRegReads 51767553.146564
system.switch_cpus.executeStats0.numVecRegWrites 32476991.417708002
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4727306.300570999
system.switch_cpus.fetch.cycles 66967490.79780999
system.switch_cpus.fetch.squashCycles 614449.007852
system.switch_cpus.fetch.miscStallCycles 10.999333
system.switch_cpus.fetch.pendingTrapStallCycles 90.187363
system.switch_cpus.fetch.cacheLines 29629614.618907996
system.switch_cpus.fetch.icacheSquashes 134655.515345
system.switch_cpus.fetch.nisnDist::samples 106174565.38642399
system.switch_cpus.fetch.nisnDist::mean 1.041257486473
system.switch_cpus.fetch.nisnDist::stdev 1.2250439542560003
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 52657345.973271005
system.switch_cpus.fetch.nisnDist::1 23718228.330736
system.switch_cpus.fetch.nisnDist::2 3844179.951942
system.switch_cpus.fetch.nisnDist::3 25954811.130475003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 106174565.38642399
system.switch_cpus.fetchStats0.numInsts 103845731.40475
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.973527004929
system.switch_cpus.fetchStats0.numBranches 8169284.647729
system.switch_cpus.fetchStats0.branchRate 0.07680887563000001
system.switch_cpus.fetchStats0.icacheStallCycles 38899748.429554
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 298733.122507
system.switch_cpus.iew.blockCycles 2087774.9596350002
system.switch_cpus.iew.unblockCycles 2875537.586258
system.switch_cpus.iew.dispatchedInsts 107491463.60259601
system.switch_cpus.iew.dispSquashedInsts 107185.756167
system.switch_cpus.iew.dispLoadInsts 20373992.988118995
system.switch_cpus.iew.dispStoreInsts 9397952.489317002
system.switch_cpus.iew.dispNonSpecInsts 7.981781
system.switch_cpus.iew.iqFullEvents 9640.239270000002
system.switch_cpus.iew.lsqFullEvents 2825323.40793
system.switch_cpus.iew.predictedTakenIncorrect 82593.609354
system.switch_cpus.iew.predictedNotTakenIncorrect 114536.9334
system.switch_cpus.iew.branchMispredicts 197130.542754
system.switch_cpus.iew.instsToCommit 106491718.35458201
system.switch_cpus.iew.writebackCount 106431994.06978501
system.switch_cpus.iew.producerInst 38511054.951596
system.switch_cpus.iew.consumerInst 55856760.676665
system.switch_cpus.iew.wbRate 0.9964684559840001
system.switch_cpus.iew.wbFanout 0.692560010723
system.switch_cpus.lsq0.forwLoads 79688.571839
system.switch_cpus.lsq0.squashedLoads 674880.291182
system.switch_cpus.lsq0.ignoredResponses 311.797341
system.switch_cpus.lsq0.memOrderViolation 109076.55215900001
system.switch_cpus.lsq0.squashedStores 186619.83377600004
system.switch_cpus.lsq0.rescheduledLoads 17445.082949
system.switch_cpus.lsq0.blockedByCache 105840.65195600002
system.switch_cpus.lsq0.loadToUse::samples 19670907.592130996
system.switch_cpus.lsq0.loadToUse::mean 7.504663828352999
system.switch_cpus.lsq0.loadToUse::stdev 28.975330157173
system.switch_cpus.lsq0.loadToUse::0-9 18599224.395875
system.switch_cpus.lsq0.loadToUse::10-19 116801.86590199999
system.switch_cpus.lsq0.loadToUse::20-29 535840.38928
system.switch_cpus.lsq0.loadToUse::30-39 38408.793918
system.switch_cpus.lsq0.loadToUse::40-49 9343.864000000001
system.switch_cpus.lsq0.loadToUse::50-59 5448.534540000001
system.switch_cpus.lsq0.loadToUse::60-69 3513.684112
system.switch_cpus.lsq0.loadToUse::70-79 2733.487739
system.switch_cpus.lsq0.loadToUse::80-89 2540.257825
system.switch_cpus.lsq0.loadToUse::90-99 5393.924852
system.switch_cpus.lsq0.loadToUse::100-109 6848.588774000002
system.switch_cpus.lsq0.loadToUse::110-119 13180.455544999999
system.switch_cpus.lsq0.loadToUse::120-129 29192.858640000002
system.switch_cpus.lsq0.loadToUse::130-139 29324.771351
system.switch_cpus.lsq0.loadToUse::140-149 90471.306014
system.switch_cpus.lsq0.loadToUse::150-159 26298.51717
system.switch_cpus.lsq0.loadToUse::160-169 14595.087554
system.switch_cpus.lsq0.loadToUse::170-179 30957.245549
system.switch_cpus.lsq0.loadToUse::180-189 13219.349624999999
system.switch_cpus.lsq0.loadToUse::190-199 11169.209068999999
system.switch_cpus.lsq0.loadToUse::200-209 14007.124171000001
system.switch_cpus.lsq0.loadToUse::210-219 3780.264237
system.switch_cpus.lsq0.loadToUse::220-229 1662.0917209999998
system.switch_cpus.lsq0.loadToUse::230-239 1060.247365
system.switch_cpus.lsq0.loadToUse::240-249 1741.1687920000004
system.switch_cpus.lsq0.loadToUse::250-259 2586.587693
system.switch_cpus.lsq0.loadToUse::260-269 2888.998519
system.switch_cpus.lsq0.loadToUse::270-279 3348.699517
system.switch_cpus.lsq0.loadToUse::280-289 5486.419781000001
system.switch_cpus.lsq0.loadToUse::290-299 5356.219433
system.switch_cpus.lsq0.loadToUse::overflows 44483.18356800001
system.switch_cpus.lsq0.loadToUse::min_value 1.281207
system.switch_cpus.lsq0.loadToUse::max_value 1636.4667289999998
system.switch_cpus.lsq0.loadToUse::total 19670907.592130996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 54140712680.18951
system.switch_cpus.rename.squashCycles 298733.122507
system.switch_cpus.rename.idleCycles 36935164.538544
system.switch_cpus.rename.blockCycles 9371810.384587
system.switch_cpus.rename.serializeStallCycles 41017.372451
system.switch_cpus.rename.runCycles 51265019.18704101
system.switch_cpus.rename.unblockCycles 8262820.781294
system.switch_cpus.rename.renamedInsts 108158047.42897499
system.switch_cpus.rename.ROBFullEvents 137426.111076
system.switch_cpus.rename.IQFullEvents 609135.3781000001
system.switch_cpus.rename.LQFullEvents 583398.0994899999
system.switch_cpus.rename.SQFullEvents 5666170.134359
system.switch_cpus.rename.fullRegistersEvents 1037781.2912240002
system.switch_cpus.rename.renamedOperands 112636226.783219
system.switch_cpus.rename.lookups 257768652.40386105
system.switch_cpus.rename.intLookups 109725807.511782
system.switch_cpus.rename.vecLookups 51800549.461054
system.switch_cpus.rename.vecPredLookups 79848.676146
system.switch_cpus.rename.committedMaps 109807852.677281
system.switch_cpus.rename.undoneMaps 2828374.089834
system.switch_cpus.rename.serializing 166.535354
system.switch_cpus.rename.tempSerializing 4.9488199999999996
system.switch_cpus.rename.skidInsts 2152607.561266
system.switch_cpus.rob.reads 191995161.944747
system.switch_cpus.rob.writes 215812307.094421
system.switch_cpus.rob.squashedLoads 683189.375966
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 188048.214867
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000099.793126
system.switch_cpus.thread_0.numOps 105299908.80009098
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1040103.9115980001
system.tol2bus.transDist::WritebackDirty 396283.21014599997
system.tol2bus.transDist::WritebackClean 473736.4698059999
system.tol2bus.transDist::CleanEvict 577132.973082
system.tol2bus.transDist::ReadExReq 216305.519441
system.tol2bus.transDist::ReadExResp 216305.40864100005
system.tol2bus.transDist::ReadCleanReq 473798.39535600005
system.tol2bus.transDist::ReadSharedReq 566305.321992
system.tol2bus.pktCount::total 3771530.142303
system.tol2bus.pktSize::total 131463814.28172798
system.tol2bus.snoops 190017.138247
system.tol2bus.snoopTraffic 4627641.730496
system.tol2bus.snoopFanout::samples 1447214.41028
system.tol2bus.snoopFanout::mean 0.000557627045
system.tol2bus.snoopFanout::stdev 0.023000081223
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1446509.7682210002
system.tol2bus.snoopFanout::1 704.642059
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 1447214.41028
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 54140712680.18951
system.tol2bus.reqLayer0.occupancy 2054879171.323
system.tol2bus.reqLayer0.utilization 0.035554100000000005
system.tol2bus.respLayer0.occupancy 711658277.720378
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1174409969.984176
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2514332.78682
system.tol2bus.snoop_filter.hitSingleRequests 1257135.514787
system.tol2bus.snoop_filter.hitMultiRequests 0.40533
system.tol2bus.snoop_filter.totSnoops 704.236729
system.tol2bus.snoop_filter.hitSingleSnoops 704.236729
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.misses::switch_cpus.data 787.268062
system.l2.InvalidateReq.misses::total 787.268062
system.l2.InvalidateReq.accesses::switch_cpus.data 788.0352440000001
system.l2.InvalidateReq.accesses::total 788.0352440000001
system.l2.InvalidateReq.missRate::switch_cpus.data 0.9807306229460001
system.l2.InvalidateReq.missRate::total 0.9807306229460001
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 787.268062
system.l2.InvalidateReq.mshrMisses::total 787.268062
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 15007180.206999999
system.l2.InvalidateReq.mshrMissLatency::total 15007180.206999999
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.9807306229460001
system.l2.InvalidateReq.mshrMissRate::total 0.9807306229460001
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18805.517782843082
system.l2.InvalidateReq.avgMshrMissLatency::total 18805.517782843082
system.l2.tags.occupancies::writebacks 204.65439977882798
system.l2.tags.avgOccs::writebacks 0.006245472855
system.l2.tags.ageTaskId_1024::4 9672.106749999997
system.mem_ctrls.rdPerTurnAround::0-127 721.3053870000001
system.mem_ctrls.rdPerTurnAround::128-255 19.958574000000002
system.mem_ctrls.rdPerTurnAround::256-383 4.584842
system.mem_ctrls.rdPerTurnAround::384-511 1.508413
system.mem_ctrls.rdPerTurnAround::512-639 0.7138840000000001
system.mem_ctrls.rdPerTurnAround::640-767 0.443898
system.mem_ctrls.rdPerTurnAround::768-895 0.575736
system.mem_ctrls.rdPerTurnAround::896-1023 0.33239799999999997
system.mem_ctrls.rdPerTurnAround::1024-1151 0.253155
system.mem_ctrls.rdPerTurnAround::2176-2303 0.037868
system.mem_ctrls.rdPerTurnAround::2816-2943 0.037868
system.mem_ctrls.wrPerTurnAround::19 179.27165199999996
system.mem_ctrls.wrPerTurnAround::20 183.27647299999998
system.mem_ctrls.wrPerTurnAround::21 39.528807
system.mem_ctrls.wrPerTurnAround::22 0.816972
system.mem_ctrls.wrPerTurnAround::23 0.6872379999999999
system.mem_ctrls.wrPerTurnAround::24 1.02735
system.mem_ctrls.wrPerTurnAround::25 0.191446
system.membus.transDist::InvalidateReq 787.268062
system.switch_cpus.nonSpecInstsAdded 7.981781
system.switch_cpus.squashedNonSpecRemoved 3.180227
system.switch_cpus.commit.commitNonSpecStalls 4.801553999999999
system.tol2bus.transDist::InvalidateReq 788.0352440000001
system.tol2bus.transDist::InvalidateResp 788.0352440000001
system.mem_ctrls.rdPerTurnAround::1024-2047 4.441793
system.mem_ctrls.rdPerTurnAround::22528-23551 0.056803000000000006
system.mem_ctrls.rdPerTurnAround::24576-25599 0.176018
system.mem_ctrls.rdPerTurnAround::1152-1279 0.151473
system.mem_ctrls.rdPerTurnAround::3200-3327 0.023142
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044179
system.mem_ctrls.rdPerTurnAround::1664-1791 0.044179
system.mem_ctrls.rdPerTurnAround::2304-2431 0.044179
system.mem_ctrls.rdPerTurnAround::2048-3071 0.324684
system.l2.InvalidateReq.hits::switch_cpus.data 0.767182
system.l2.InvalidateReq.hits::total 0.767182
system.mem_ctrls.rdPerTurnAround::3072-4095 0.260168
system.mem_ctrls.rdPerTurnAround::30720-31743 0.068022
system.mem_ctrls.rdPerTurnAround::28672-29695 0.07223
system.mem_ctrls.rdPerTurnAround::0-511 2.961456
system.mem_ctrls.rdPerTurnAround::512-1023 0.603792
system.mem_ctrls.rdPerTurnAround::1024-1535 0.230016
system.mem_ctrls.rdPerTurnAround::1536-2047 0.172512
system.mem_ctrls.rdPerTurnAround::2048-2559 0.028752
system.mem_ctrls.rdPerTurnAround::2560-3071 0.14376
system.mem_ctrls.rdPerTurnAround::4096-4607 0.057504
system.mem_ctrls.rdPerTurnAround::15872-16383 0.028752
system.l2.CleanEvict.mshrMisses::writebacks 0.192146
system.l2.CleanEvict.mshrMisses::total 0.192146
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::5120-6143 0.075035
system.mem_ctrls.rdPerTurnAround::0-63 1381.1796140000001
system.mem_ctrls.rdPerTurnAround::64-127 176.430753
system.mem_ctrls.rdPerTurnAround::128-191 12.229348000000002
system.mem_ctrls.rdPerTurnAround::192-255 4.1816390000000006
system.mem_ctrls.rdPerTurnAround::256-319 2.206875
system.mem_ctrls.rdPerTurnAround::320-383 0.566622
system.mem_ctrls.rdPerTurnAround::384-447 0.845022
system.mem_ctrls.rdPerTurnAround::448-511 0.755963
system.mem_ctrls.rdPerTurnAround::512-575 0.424264
system.mem_ctrls.rdPerTurnAround::704-767 0.236326
system.mem_ctrls.rdPerTurnAround::1280-1343 0.042076
system.mem_ctrls.rdPerTurnAround::1600-1663 0.042076
system.mem_ctrls.rdPerTurnAround::21504-22527 0.042076
system.mem_ctrls.rdPerTurnAround::640-703 0.110098
system.mem_ctrls.rdPerTurnAround::768-831 0.152174
system.mem_ctrls.rdPerTurnAround::896-959 0.089061
system.mem_ctrls.rdPerTurnAround::1088-1151 0.136046
system.mem_ctrls.rdPerTurnAround::1472-1535 0.089061
system.mem_ctrls.rdPerTurnAround::1664-1727 0.042076
system.switch_cpus.fetch.icacheWaitRetryStallCycles 4.082059
system.mem_ctrls.rdPerTurnAround::960-1023 0.115007
system.mem_ctrls.rdPerTurnAround::25600-26623 0.086255
system.mem_ctrls.rdPerTurnAround::23552-24575 0.17882199999999998
system.switch_cpus.rename.matLookups 0.47615399999999997
system.mem_ctrls.rdPerTurnAround::576-639 0.068022
system.mem_ctrls.rdPerTurnAround::1152-1215 0.068022
system.mem_ctrls.rdPerTurnAround::1408-1471 0.068022
system.mem_ctrls.rdPerTurnAround::1536-1599 0.068022
system.mem_ctrls.rdPerTurnAround::1792-1855 0.068022
system.mem_ctrls.rdPerTurnAround::16384-17407 0.042777
system.mem_ctrls.rdPerTurnAround::1280-1407 0.042777
system.mem_ctrls.rdPerTurnAround::1408-1535 0.042777
system.mem_ctrls.rdPerTurnAround::1536-1663 0.042777
system.mem_ctrls.rdPerTurnAround::2048-2175 0.042777
system.mem_ctrls.rdPerTurnAround::3072-3199 0.042777
CPI 1.0828131813897173

Per-Address PND Load Violations:
