$date
	Tue Jun  2 15:21:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu64bittb $end
$var wire 1 ! branch $end
$var wire 64 " ALU_result [63:0] $end
$var reg 1 # aa $end
$var reg 5 $ bi [4:0] $end
$var reg 5 % bo [4:0] $end
$var reg 14 & ds [13:0] $end
$var reg 6 ' opcode [5:0] $end
$var reg 5 ( rs [4:0] $end
$var reg 5 ) rt [4:0] $end
$var reg 16 * si [15:0] $end
$var reg 2 + xods [1:0] $end
$var reg 10 , xox [9:0] $end
$var reg 9 - xoxo [8:0] $end
$scope module testerboi $end
$var wire 1 # aa $end
$var wire 5 . bi [4:0] $end
$var wire 5 / bo [4:0] $end
$var wire 14 0 ds [13:0] $end
$var wire 6 1 opcode [5:0] $end
$var wire 5 2 rs [4:0] $end
$var wire 5 3 rt [4:0] $end
$var wire 16 4 si [15:0] $end
$var wire 2 5 xods [1:0] $end
$var wire 10 6 xox [9:0] $end
$var wire 9 7 xoxo [8:0] $end
$var reg 64 8 ALU_result [63:0] $end
$var reg 1 ! Branch $end
$var reg 64 9 signExtendSI [63:0] $end
$var reg 64 : signed_rs [63:0] $end
$var reg 64 ; signed_rt [63:0] $end
$var reg 64 < zeroExtendDS [63:0] $end
$var reg 64 = zeroExtendSI [63:0] $end
$upscope $end
$upscope $end
$scope module ins_parsetb $end
$var wire 9 > xoxo [8:0] $end
$var wire 10 ? xox [9:0] $end
$var wire 2 @ xods [1:0] $end
$var wire 16 A si [15:0] $end
$var wire 5 B rt [4:0] $end
$var wire 5 C rs [4:0] $end
$var wire 5 D rd [4:0] $end
$var wire 1 E rc $end
$var wire 6 F opcode [5:0] $end
$var wire 1 G oe $end
$var wire 1 H lk $end
$var wire 24 I li [23:0] $end
$var wire 14 J ds [13:0] $end
$var wire 5 K bo [4:0] $end
$var wire 5 L bi [4:0] $end
$var wire 14 M bd [13:0] $end
$var wire 1 N aa $end
$var reg 32 O instruction [31:0] $end
$var reg 32 P p_count [31:0] $end
$scope module instructionParser $end
$var wire 32 Q instruction [31:0] $end
$var wire 32 R p_count [31:0] $end
$var wire 6 S opcode [5:0] $end
$var reg 1 N aa $end
$var reg 14 T bd [13:0] $end
$var reg 5 U bi [4:0] $end
$var reg 5 V bo [4:0] $end
$var reg 14 W ds [13:0] $end
$var reg 24 X li [23:0] $end
$var reg 1 H lk $end
$var reg 1 G oe $end
$var reg 1 E rc $end
$var reg 5 Y rd [4:0] $end
$var reg 5 Z rs [4:0] $end
$var reg 5 [ rt [4:0] $end
$var reg 16 \ si [15:0] $end
$var reg 2 ] xods [1:0] $end
$var reg 10 ^ xox [9:0] $end
$var reg 9 _ xoxo [8:0] $end
$upscope $end
$upscope $end
$scope module read_data_memory_tb $end
$var wire 64 ` read_data [63:0] $end
$var reg 1 a MemRead $end
$var reg 1 b MemWrite $end
$var reg 64 c address [63:0] $end
$var reg 6 d opcode [5:0] $end
$var reg 64 e write_data [63:0] $end
$scope module testerboi $end
$var wire 1 a MemRead $end
$var wire 1 b MemWrite $end
$var wire 64 f address [63:0] $end
$var wire 6 g opcode [5:0] $end
$var wire 64 h write_data [63:0] $end
$var reg 64 i read_data [63:0] $end
$upscope $end
$upscope $end
$scope module read_instructions_tb $end
$var wire 32 j instruction [31:0] $end
$var reg 32 k program_counter [31:0] $end
$scope module instructionReader $end
$var wire 32 l program_counter [31:0] $end
$var reg 32 m instruction [31:0] $end
$upscope $end
$upscope $end
$scope module read_registers_tb $end
$var wire 64 n read_data_2 [63:0] $end
$var wire 64 o read_data_1 [63:0] $end
$var reg 1 p RegDst $end
$var reg 1 q RegRead $end
$var reg 1 r RegWrite $end
$var reg 1 s clk $end
$var reg 6 t opcode [5:0] $end
$var reg 5 u rd [4:0] $end
$var reg 5 v rs [4:0] $end
$var reg 5 w rt [4:0] $end
$var reg 64 x write_data [63:0] $end
$scope module testerboi $end
$var wire 1 p RegDst $end
$var wire 1 q RegRead $end
$var wire 1 r RegWrite $end
$var wire 1 s clk $end
$var wire 6 y opcode [5:0] $end
$var wire 5 z rd [4:0] $end
$var wire 5 { rs [4:0] $end
$var wire 5 | rt [4:0] $end
$var wire 64 } write_data [63:0] $end
$var reg 64 ~ read_data_1 [63:0] $end
$var reg 64 !" read_data_2 [63:0] $end
$upscope $end
$upscope $end
$scope module uPower_testbench $end
$var reg 1 "" clock $end
$scope module test $end
$var wire 1 #" Branch $end
$var wire 1 $" RegDst $end
$var wire 1 "" clock $end
$var wire 9 %" xoxo [8:0] $end
$var wire 10 &" xox [9:0] $end
$var wire 2 '" xods [1:0] $end
$var wire 64 (" write_data [63:0] $end
$var wire 16 )" si [15:0] $end
$var wire 64 *" rt_content [63:0] $end
$var wire 5 +" rt [4:0] $end
$var wire 64 ," rs_content [63:0] $end
$var wire 5 -" rs [4:0] $end
$var wire 5 ." rd [4:0] $end
$var wire 1 /" rc $end
$var wire 6 0" opcode [5:0] $end
$var wire 1 1" oe $end
$var wire 64 2" memory_read_data [63:0] $end
$var wire 1 3" lk $end
$var wire 24 4" li [23:0] $end
$var wire 32 5" instruction [31:0] $end
$var wire 14 6" ds [13:0] $end
$var wire 5 7" bo [4:0] $end
$var wire 5 8" bi [4:0] $end
$var wire 14 9" bd [13:0] $end
$var wire 1 :" aa $end
$var wire 1 ;" RegWrite $end
$var wire 1 <" RegRead $end
$var wire 1 =" MemWrite $end
$var wire 1 >" MemRead $end
$var reg 32 ?" PC [31:0] $end
$scope module ALU $end
$var wire 9 @" xoxo [8:0] $end
$var wire 10 A" xox [9:0] $end
$var wire 2 B" xods [1:0] $end
$var wire 16 C" si [15:0] $end
$var wire 5 D" rt [4:0] $end
$var wire 5 E" rs [4:0] $end
$var wire 6 F" opcode [5:0] $end
$var wire 14 G" ds [13:0] $end
$var wire 5 H" bo [4:0] $end
$var wire 5 I" bi [4:0] $end
$var wire 1 :" aa $end
$var reg 64 J" ALU_result [63:0] $end
$var reg 1 K" Branch $end
$var reg 64 L" signExtendSI [63:0] $end
$var reg 64 M" signed_rs [63:0] $end
$var reg 64 N" signed_rt [63:0] $end
$var reg 64 O" zeroExtendDS [63:0] $end
$var reg 64 P" zeroExtendSI [63:0] $end
$upscope $end
$scope module InstructionMemory $end
$var wire 32 Q" program_counter [31:0] $end
$var reg 32 R" instruction [31:0] $end
$upscope $end
$scope module MainMemory $end
$var wire 64 S" address [63:0] $end
$var wire 64 T" write_data [63:0] $end
$var wire 6 U" opcode [5:0] $end
$var wire 1 =" MemWrite $end
$var wire 1 >" MemRead $end
$var reg 64 V" read_data [63:0] $end
$upscope $end
$scope module Parse $end
$var wire 32 W" instruction [31:0] $end
$var wire 32 X" p_count [31:0] $end
$var wire 6 Y" opcode [5:0] $end
$var reg 1 :" aa $end
$var reg 14 Z" bd [13:0] $end
$var reg 5 [" bi [4:0] $end
$var reg 5 \" bo [4:0] $end
$var reg 14 ]" ds [13:0] $end
$var reg 24 ^" li [23:0] $end
$var reg 1 3" lk $end
$var reg 1 1" oe $end
$var reg 1 /" rc $end
$var reg 5 _" rd [4:0] $end
$var reg 5 `" rs [4:0] $end
$var reg 5 a" rt [4:0] $end
$var reg 16 b" si [15:0] $end
$var reg 2 c" xods [1:0] $end
$var reg 10 d" xox [9:0] $end
$var reg 9 e" xoxo [8:0] $end
$upscope $end
$scope module Registers $end
$var wire 1 $" RegDst $end
$var wire 1 "" clk $end
$var wire 6 f" opcode [5:0] $end
$var wire 5 g" rd [4:0] $end
$var wire 5 h" rs [4:0] $end
$var wire 5 i" rt [4:0] $end
$var wire 64 j" write_data [63:0] $end
$var wire 1 ;" RegWrite $end
$var wire 1 <" RegRead $end
$var reg 64 k" read_data_1 [63:0] $end
$var reg 64 l" read_data_2 [63:0] $end
$upscope $end
$scope module Signals $end
$var wire 6 m" opcode [5:0] $end
$var wire 2 n" xods [1:0] $end
$var wire 10 o" xox [9:0] $end
$var wire 9 p" xoxo [8:0] $end
$var reg 1 q" Branch $end
$var reg 1 >" MemRead $end
$var reg 1 =" MemWrite $end
$var reg 1 <" RegRead $end
$var reg 1 ;" RegWrite $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1q"
bx p"
bx o"
bx n"
b10010 m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
b10010 f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
b10100100101001001010010 ^"
bx ]"
bx \"
bx ["
bx Z"
b10010 Y"
b0 X"
b1001001010010010100100101001001 W"
bx V"
b10010 U"
bx T"
bx S"
b1001001010010010100100101001001 R"
b0 Q"
b0xxxxxxxxxxxxxxxx P"
b0xxxxxxxxxxxxxx O"
b0xxxxx N"
b0xxxxx M"
bx L"
1K"
bx J"
bx I"
bx H"
bx G"
b10010 F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
b0 ?"
0>"
0="
0<"
0;"
0:"
bx 9"
bx 8"
bx 7"
bx 6"
b1001001010010010100100101001001 5"
b10100100101001001010010 4"
13"
bx 2"
x1"
b10010 0"
x/"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
z$"
1#"
0""
b10101000100010110111001010101110 !"
b0 ~
b10101001011000000101011 }
b1011 |
b0 {
b1110 z
bx y
b10101001011000000101011 x
b1011 w
b0 v
b1110 u
bx t
xs
0r
1q
0p
b0 o
b10101000100010110111001010101110 n
b1001001010010010100100101001001 m
b0 l
b0 k
b1001001010010010100100101001001 j
bx i
b1101111111101001 h
b100110 g
b0 f
b1101111111101001 e
b100110 d
b0 c
1b
0a
bx `
b100001010 _
bx ^
bx ]
bx \
b10 [
b11 Z
b1 Y
bx X
bx W
bx V
bx U
bx T
b11111 S
bx R
b1111100001000100001101000010100 Q
bx P
b1111100001000100001101000010100 O
xN
bx M
bx L
bx K
bx J
bx I
xH
0G
b11111 F
0E
b1 D
b11 C
b10 B
bx A
bx @
bx ?
b100001010 >
b0zzzzzzzzzzzzzzzz =
b0xxxxxxxxxxxxxx <
b101 ;
b11 :
bz 9
b1000 8
b100001010 7
bx 6
bx 5
bz 4
b101 3
b11 2
b11111 1
bx 0
bx /
bx .
b100001010 -
bx ,
bx +
b1111101000 *
b101 )
b11 (
b11111 '
bx &
bx %
bx $
x#
b1000 "
0!
$end
#10
b10101010001010010010100101010101 j
b10101010001010010010100101010101 m
b11100 ?
b11100 ^
b101 C
b101 Z
b11 B
b11 [
b100 D
b100 Y
b0 ;
b1110 :
b100010 t
b100010 y
1p
0q
1r
b1 k
b1 l
b0 e
b0 h
b1101 c
b1101 f
b101100 d
b101100 g
b1111100100000110010100000111000 O
b1111100100000110010100000111000 Q
b1110 (
b1110 2
b0 )
b0 3
b101000 '
b101000 1
#20
b1001010010100100110011110110110 j
b1001010010100100110011110110110 m
b1000 A
b1000 \
b10 B
b10 [
b110 D
b110 Y
b11010 F
b11010 S
b110011 "
b110011 8
b11011 ;
b11000 :
b101000 t
b101000 y
0p
b0 w
b0 |
b10 k
b10 l
b1111111111 e
b1111111111 h
b1 c
b1 f
b100100 d
b100100 g
b1101000110000100000000000001000 O
b1101000110000100000000000001000 Q
b11000 (
b11000 2
b11011 )
b11011 3
b11100 ,
b11100 6
b11111 '
b11111 1
#30
b101011 n
b101011 !"
b10010010010010101001001001001010 j
b10010010010010101001001001001010 m
b11101001 `
b11101001 i
0H
0N
b111110100101 M
b111110100101 T
b101 L
b101 U
b0 K
b0 V
b10011 F
b10011 S
b11 "
b11 8
b1 ;
b10 :
b1110 w
b1110 |
0r
1q
b11 k
b11 l
b0 c
b0 f
b100010 d
b100010 g
0b
1a
b1001100000001010011111010010100 O
b1001100000001010011111010010100 Q
b10 (
b10 2
b1 )
b1 3
b100111100 ,
b100111100 6
#40
b1010010010010100100100100101010 j
b1010010010010100100100100101010 m
b0 `
b0 i
1N
b100100011 I
b100100011 X
b10010 F
b10010 S
1!
b0 "
b0 8
b100 ;
b11 :
b100 k
b100 l
b1101 c
b1101 f
b101000 d
b101000 g
b1001000000000000000010010001110 O
b1001000000000000000010010001110 Q
b11 (
b11 2
b100 )
b100 3
0#
b10011 '
b10011 1
#50
b10101001010100100100100100101010 j
b10101001010100100100100100101010 m
b1111111111 `
b1111111111 i
b0 @
b0 ]
b101 J
b101 W
b100 B
b100 [
b10 D
b10 Y
b111010 F
b111010 S
0!
b1000 ;
b101 k
b101 l
b1 c
b1 f
b100000 d
b100000 g
b11101000010001000000000000010100 O
b11101000010001000000000000010100 Q
b1000 )
b1000 3
b100100 '
b100100 1
b1111101000 *
#60
b101 "
b101 8
b1 <
b100 ;
b11111010 *
b100 )
b100 3
b111010 '
b111010 1
b1 &
b1 0
#100
x#"
0q"
bx 0"
bx F"
bx U"
bx Y"
bx f"
bx m"
bx 5"
bx R"
bx W"
b10100100101001001010010 ?"
b10100100101001001010010 Q"
b10100100101001001010010 X"
1""
#200
0""
#300
b10100100101001001010011 ?"
b10100100101001001010011 Q"
b10100100101001001010011 X"
1""
#400
0""
#500
b10100100101001001010100 ?"
b10100100101001001010100 Q"
b10100100101001001010100 X"
1""
#600
0""
#700
b10100100101001001010101 ?"
b10100100101001001010101 Q"
b10100100101001001010101 X"
1""
#800
0""
#900
b10100100101001001010110 ?"
b10100100101001001010110 Q"
b10100100101001001010110 X"
1""
#1000
0""
#1100
b10100100101001001010111 ?"
b10100100101001001010111 Q"
b10100100101001001010111 X"
1""
#1200
0""
#1300
b10100100101001001011000 ?"
b10100100101001001011000 Q"
b10100100101001001011000 X"
1""
#1400
0""
#1500
b10100100101001001011001 ?"
b10100100101001001011001 Q"
b10100100101001001011001 X"
1""
#1600
0""
#1700
b10100100101001001011010 ?"
b10100100101001001011010 Q"
b10100100101001001011010 X"
1""
#1800
0""
