Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 22 19:53:55 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               44          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (9)

1. checking no_clock (193)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control/allowAdd_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: control/enableAnod2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: control/enableAnod3_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: control/introduCaractereLED_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q2_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgUp/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgUp/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (9)
----------------------------
 There are 9 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.618        0.000                      0                  267        0.101        0.000                      0                  267        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.618        0.000                      0                  267        0.101        0.000                      0                  267        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 mpgUp/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.854ns (18.135%)  route 3.855ns (81.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mpgUp/cnt_reg[22]/Q
                         net (fo=2, routed)           1.223     7.006    mpgUp/cnt_reg_n_0_[22]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.130 f  mpgUp/cnt[31]_i_5__1/O
                         net (fo=1, routed)           0.938     8.068    mpgUp/cnt[31]_i_5__1_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.192 r  mpgUp/cnt[31]_i_2__0/O
                         net (fo=2, routed)           0.713     8.906    mpgUp/cnt[31]_i_2__0_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.150     9.056 r  mpgUp/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.981    10.037    mpgUp/cnt[31]_i_1__1_n_0
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604    15.027    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[21]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.637    14.655    mpgUp/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 mpgUp/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.854ns (18.135%)  route 3.855ns (81.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mpgUp/cnt_reg[22]/Q
                         net (fo=2, routed)           1.223     7.006    mpgUp/cnt_reg_n_0_[22]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.130 f  mpgUp/cnt[31]_i_5__1/O
                         net (fo=1, routed)           0.938     8.068    mpgUp/cnt[31]_i_5__1_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.192 r  mpgUp/cnt[31]_i_2__0/O
                         net (fo=2, routed)           0.713     8.906    mpgUp/cnt[31]_i_2__0_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.150     9.056 r  mpgUp/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.981    10.037    mpgUp/cnt[31]_i_1__1_n_0
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604    15.027    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.637    14.655    mpgUp/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 mpgUp/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.854ns (18.135%)  route 3.855ns (81.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mpgUp/cnt_reg[22]/Q
                         net (fo=2, routed)           1.223     7.006    mpgUp/cnt_reg_n_0_[22]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.130 f  mpgUp/cnt[31]_i_5__1/O
                         net (fo=1, routed)           0.938     8.068    mpgUp/cnt[31]_i_5__1_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.192 r  mpgUp/cnt[31]_i_2__0/O
                         net (fo=2, routed)           0.713     8.906    mpgUp/cnt[31]_i_2__0_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.150     9.056 r  mpgUp/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.981    10.037    mpgUp/cnt[31]_i_1__1_n_0
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604    15.027    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[23]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.637    14.655    mpgUp/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 mpgUp/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.854ns (18.135%)  route 3.855ns (81.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mpgUp/cnt_reg[22]/Q
                         net (fo=2, routed)           1.223     7.006    mpgUp/cnt_reg_n_0_[22]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.130 f  mpgUp/cnt[31]_i_5__1/O
                         net (fo=1, routed)           0.938     8.068    mpgUp/cnt[31]_i_5__1_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.192 r  mpgUp/cnt[31]_i_2__0/O
                         net (fo=2, routed)           0.713     8.906    mpgUp/cnt[31]_i_2__0_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.150     9.056 r  mpgUp/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.981    10.037    mpgUp/cnt[31]_i_1__1_n_0
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604    15.027    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[24]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.637    14.655    mpgUp/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.856ns (18.309%)  route 3.819ns (81.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.726     5.329    mpgDown/CLK
    SLICE_X1Y97          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.966     6.751    mpgDown/cnt_reg_n_0_[21]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.875 f  mpgDown/cnt[31]_i_6__2/O
                         net (fo=1, routed)           0.793     7.668    mpgDown/cnt[31]_i_6__2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.124     7.792 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           0.944     8.736    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.152     8.888 r  mpgDown/cnt[31]_i_1__2/O
                         net (fo=32, routed)          1.116    10.004    mpgDown/cnt[31]_i_1__2_n_0
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.606    15.029    mpgDown/CLK
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[25]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    mpgDown/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.856ns (18.309%)  route 3.819ns (81.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.726     5.329    mpgDown/CLK
    SLICE_X1Y97          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.966     6.751    mpgDown/cnt_reg_n_0_[21]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.875 f  mpgDown/cnt[31]_i_6__2/O
                         net (fo=1, routed)           0.793     7.668    mpgDown/cnt[31]_i_6__2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.124     7.792 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           0.944     8.736    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.152     8.888 r  mpgDown/cnt[31]_i_1__2/O
                         net (fo=32, routed)          1.116    10.004    mpgDown/cnt[31]_i_1__2_n_0
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.606    15.029    mpgDown/CLK
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[26]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    mpgDown/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.856ns (18.309%)  route 3.819ns (81.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.726     5.329    mpgDown/CLK
    SLICE_X1Y97          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.966     6.751    mpgDown/cnt_reg_n_0_[21]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.875 f  mpgDown/cnt[31]_i_6__2/O
                         net (fo=1, routed)           0.793     7.668    mpgDown/cnt[31]_i_6__2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.124     7.792 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           0.944     8.736    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.152     8.888 r  mpgDown/cnt[31]_i_1__2/O
                         net (fo=32, routed)          1.116    10.004    mpgDown/cnt[31]_i_1__2_n_0
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.606    15.029    mpgDown/CLK
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[27]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    mpgDown/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.856ns (18.309%)  route 3.819ns (81.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.726     5.329    mpgDown/CLK
    SLICE_X1Y97          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.966     6.751    mpgDown/cnt_reg_n_0_[21]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.875 f  mpgDown/cnt[31]_i_6__2/O
                         net (fo=1, routed)           0.793     7.668    mpgDown/cnt[31]_i_6__2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.124     7.792 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           0.944     8.736    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.152     8.888 r  mpgDown/cnt[31]_i_1__2/O
                         net (fo=32, routed)          1.116    10.004    mpgDown/cnt[31]_i_1__2_n_0
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.606    15.029    mpgDown/CLK
    SLICE_X1Y98          FDRE                                         r  mpgDown/cnt_reg[28]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    mpgDown/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 mpgUp/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.854ns (18.290%)  route 3.815ns (81.710%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mpgUp/cnt_reg[22]/Q
                         net (fo=2, routed)           1.223     7.006    mpgUp/cnt_reg_n_0_[22]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.130 f  mpgUp/cnt[31]_i_5__1/O
                         net (fo=1, routed)           0.938     8.068    mpgUp/cnt[31]_i_5__1_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.192 r  mpgUp/cnt[31]_i_2__0/O
                         net (fo=2, routed)           0.713     8.906    mpgUp/cnt[31]_i_2__0_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.150     9.056 r  mpgUp/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.941     9.997    mpgUp/cnt[31]_i_1__1_n_0
    SLICE_X5Y98          FDRE                                         r  mpgUp/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604    15.027    mpgUp/CLK
    SLICE_X5Y98          FDRE                                         r  mpgUp/cnt_reg[25]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.637    14.630    mpgUp/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 mpgUp/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.854ns (18.290%)  route 3.815ns (81.710%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    mpgUp/CLK
    SLICE_X5Y97          FDRE                                         r  mpgUp/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mpgUp/cnt_reg[22]/Q
                         net (fo=2, routed)           1.223     7.006    mpgUp/cnt_reg_n_0_[22]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.130 f  mpgUp/cnt[31]_i_5__1/O
                         net (fo=1, routed)           0.938     8.068    mpgUp/cnt[31]_i_5__1_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.192 r  mpgUp/cnt[31]_i_2__0/O
                         net (fo=2, routed)           0.713     8.906    mpgUp/cnt[31]_i_2__0_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.150     9.056 r  mpgUp/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.941     9.997    mpgUp/cnt[31]_i_1__1_n_0
    SLICE_X5Y98          FDRE                                         r  mpgUp/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604    15.027    mpgUp/CLK
    SLICE_X5Y98          FDRE                                         r  mpgUp/cnt_reg[26]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.637    14.630    mpgUp/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  mpgAddCifra/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.024    mpgAddCifra/p_1_in[21]
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[21]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  mpgAddCifra/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.037    mpgAddCifra/p_1_in[23]
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[23]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mpgAddCifra/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgAddCifra/Q2_reg/Q
                         net (fo=3, routed)           0.068     1.731    mpgAddCifra/Q2
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/Q3_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.078     1.600    mpgAddCifra/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  mpgAddCifra/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.060    mpgAddCifra/p_1_in[22]
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[22]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  mpgAddCifra/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.062    mpgAddCifra/p_1_in[24]
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y100         FDRE                                         r  mpgAddCifra/cnt_reg[24]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  mpgAddCifra/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.011    mpgAddCifra/cnt0_carry__4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  mpgAddCifra/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.064    mpgAddCifra/p_1_in[25]
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  mpgAddCifra/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.011    mpgAddCifra/cnt0_carry__4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.077 r  mpgAddCifra/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.077    mpgAddCifra/p_1_in[27]
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  mpgAddCifra/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.011    mpgAddCifra/cnt0_carry__4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.100 r  mpgAddCifra/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.100    mpgAddCifra/p_1_in[26]
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  mpgAddCifra/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.011    mpgAddCifra/cnt0_carry__4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.102 r  mpgAddCifra/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.102    mpgAddCifra/p_1_in[28]
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y101         FDRE                                         r  mpgAddCifra/cnt_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X6Y99          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.814    mpgAddCifra/cnt[19]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  mpgAddCifra/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.971    mpgAddCifra/cnt0_carry__3_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  mpgAddCifra/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.011    mpgAddCifra/cnt0_carry__4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.051 r  mpgAddCifra/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.051    mpgAddCifra/cnt0_carry__5_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.104 r  mpgAddCifra/cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.104    mpgAddCifra/p_1_in[29]
    SLICE_X6Y102         FDRE                                         r  mpgAddCifra/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.868     2.034    mpgAddCifra/CLK
    SLICE_X6Y102         FDRE                                         r  mpgAddCifra/cnt_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.134     1.922    mpgAddCifra/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     control/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     control/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     control/FSM_sequential_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     control/FSM_sequential_currentState_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     executie/display/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     executie/display/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     executie/display/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     executie/display/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     executie/display/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     control/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     control/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     executie/display/cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     executie/display/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     control/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     control/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     control/FSM_sequential_currentState_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     executie/display/cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     executie/display/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.471ns (52.485%)  route 4.048ns (47.515%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.895     1.454    executie/display/displayValueAtCount[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.154     1.608 r  executie/display/segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.153     4.761    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.519 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.519    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.133ns  (logic 4.260ns (52.383%)  route 3.872ns (47.617%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.897     1.456    executie/display/displayValueAtCount[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     1.580 r  executie/display/segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.976     4.555    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.133 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.133    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.474ns (55.738%)  route 3.553ns (44.262%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.832     1.391    executie/display/displayValueAtCount[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.152     1.543 r  executie/display/segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.720     4.264    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     8.026 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.026    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 4.469ns (58.110%)  route 3.222ns (41.890%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.835     1.394    executie/display/displayValueAtCount[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.152     1.546 r  executie/display/segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.387     3.933    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.691 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.691    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.217ns (58.546%)  route 2.986ns (41.454%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.835     1.394    executie/display/displayValueAtCount[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.518 r  executie/display/segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151     3.669    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.202 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.202    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.996ns  (logic 4.176ns (59.690%)  route 2.820ns (40.310%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.895     1.454    executie/display/displayValueAtCount[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     1.578 r  executie/display/segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.925     3.503    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.996 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.996    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 4.220ns (62.801%)  route 2.500ns (37.199%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.832     1.391    executie/display/displayValueAtCount[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.515 r  executie/display/segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.183    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.720 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.720    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/introduCaractereLED_reg/G
                            (positive level-sensitive latch)
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 4.166ns (68.987%)  route 1.873ns (31.013%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          LDCE                         0.000     0.000 r  control/introduCaractereLED_reg/G
    SLICE_X2Y96          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  control/introduCaractereLED_reg/Q
                         net (fo=8, routed)           1.873     2.504    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.039 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000     6.039    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/allowAdd_reg/G
                            (positive level-sensitive latch)
  Destination:            control/allowAdd_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.149ns  (logic 1.063ns (25.619%)  route 3.086ns (74.381%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          LDCE                         0.000     0.000 r  control/allowAdd_reg/G
    SLICE_X7Y97          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  control/allowAdd_reg/Q
                         net (fo=2, routed)           1.264     1.823    control/allowAdd
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.152     1.975 f  control/FSM_sequential_nextState_reg[3]_i_2/O
                         net (fo=5, routed)           1.039     3.014    control/FSM_sequential_nextState_reg[3]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I4_O)        0.352     3.366 r  control/allowAdd_reg_i_1/O
                         net (fo=1, routed)           0.784     4.149    control/allowAdd_reg_i_1_n_0
    SLICE_X7Y97          LDCE                                         r  control/allowAdd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            executie/ram_Controller/data2_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 1.478ns (41.036%)  route 2.123ns (58.964%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=12, routed)          2.123     3.601    executie/ram_Controller/AR[0]
    SLICE_X2Y92          LDCE                                         f  executie/ram_Controller/data2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.158ns (58.656%)  route 0.111ns (41.344%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/G
    SLICE_X3Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=4, routed)           0.111     0.269    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[3]
    SLICE_X0Y94          LDCE                                         r  executie/ram_Cifru/memory_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.158ns (56.463%)  route 0.122ns (43.537%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[2]/G
    SLICE_X3Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[2]/Q
                         net (fo=5, routed)           0.122     0.280    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[2]
    SLICE_X0Y93          LDCE                                         r  executie/ram_Cifru/memory_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.158ns (52.625%)  route 0.142ns (47.375%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[0]/G
    SLICE_X3Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[0]/Q
                         net (fo=7, routed)           0.142     0.300    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[0]
    SLICE_X0Y93          LDCE                                         r  executie/ram_Cifru/memory_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.178ns (57.237%)  route 0.133ns (42.763%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[3]/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data2_reg[3]/Q
                         net (fo=4, routed)           0.133     0.311    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1_2[3]
    SLICE_X2Y93          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.178ns (55.088%)  route 0.145ns (44.912%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=5, routed)           0.145     0.323    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1_2[2]
    SLICE_X2Y93          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.178ns (53.456%)  route 0.155ns (46.544%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=6, routed)           0.155     0.333    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1_2[1]
    SLICE_X2Y93          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.178ns (53.258%)  route 0.156ns (46.742%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[0]/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data2_reg[0]/Q
                         net (fo=7, routed)           0.156     0.334    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1_2[0]
    SLICE_X2Y93          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.178ns (47.368%)  route 0.198ns (52.632%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[3]/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data2_reg[3]/Q
                         net (fo=4, routed)           0.198     0.376    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1_2[3]
    SLICE_X2Y94          LDCE                                         r  executie/ram_CifreCurente/memory_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.178ns (45.886%)  route 0.210ns (54.114%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=5, routed)           0.210     0.388    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1_2[2]
    SLICE_X2Y94          LDCE                                         r  executie/ram_CifreCurente/memory_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.178ns (44.748%)  route 0.220ns (55.252%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=6, routed)           0.220     0.398    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1_2[1]
    SLICE_X2Y94          LDCE                                         r  executie/ram_CifreCurente/memory_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.626ns  (logic 4.347ns (50.401%)  route 4.278ns (49.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    executie/display/CLK
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          1.287     7.091    executie/display/count_reg[1]_0
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.295     7.386 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.992    10.378    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.952 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.952    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.516ns  (logic 4.100ns (48.150%)  route 4.415ns (51.850%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          1.533     7.317    control/Q[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.441 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=9, routed)           2.882    10.323    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.844 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    13.844    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.442ns (56.981%)  route 3.353ns (43.019%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    executie/display/CLK
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  executie/display/count_reg[0]/Q
                         net (fo=11, routed)          1.435     7.280    executie/display/count_reg[0]_0
    SLICE_X2Y94          LUT2 (Prop_lut2_I1_O)        0.157     7.437 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.918     9.355    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.767    13.121 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.121    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 4.539ns (58.536%)  route 3.215ns (41.464%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.724     5.327    executie/display/CLK
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          1.287     7.091    executie/display/count_reg[1]_0
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.323     7.414 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.928     9.343    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.080 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.080    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.990ns  (logic 0.828ns (16.594%)  route 4.162ns (83.406%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          1.533     7.317    control/Q[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.441 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.770     9.211    executie/ram_CifreCurente/liberOcupatLED_OBUF
    SLICE_X0Y93          LUT6 (Prop_lut6_I2_O)        0.124     9.335 r  executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_3/O
                         net (fo=1, routed)           0.375     9.710    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_3_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.484    10.318    executie/display/D[3]
    SLICE_X0Y91          LDCE                                         r  executie/display/displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.985ns  (logic 0.828ns (16.609%)  route 4.157ns (83.391%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          1.533     7.317    control/Q[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.441 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.484     8.925    executie/ram_CifreCurente/liberOcupatLED_OBUF
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     9.049 r  executie/ram_CifreCurente/displayValueAtCount_reg[2]_i_2/O
                         net (fo=1, routed)           0.452     9.501    executie/ram_CifreCurente/displayValueAtCount_reg[2]_i_2_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.625 r  executie/ram_CifreCurente/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.688    10.313    executie/display/D[2]
    SLICE_X0Y91          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.869ns  (logic 0.828ns (17.007%)  route 4.041ns (82.993%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          1.533     7.317    control/Q[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.441 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.592     9.032    executie/ram_CifreCurente/liberOcupatLED_OBUF
    SLICE_X0Y93          LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  executie/ram_CifreCurente/displayValueAtCount_reg[1]_i_2/O
                         net (fo=1, routed)           0.444     9.600    executie/ram_CifreCurente/displayValueAtCount_reg[1]_i_2_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.724 r  executie/ram_CifreCurente/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.472    10.196    executie/display/D[1]
    SLICE_X0Y91          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.584ns  (logic 0.704ns (15.358%)  route 3.880ns (84.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          1.533     7.317    control/Q[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.441 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.751     9.192    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.316 r  executie/ram_Controller/data2_reg[2]_i_1/O
                         net (fo=1, routed)           0.596     9.912    executie/ram_Controller/data2_reg[2]_i_1_n_0
    SLICE_X2Y92          LDCE                                         r  executie/ram_Controller/data2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.314ns  (logic 0.828ns (19.191%)  route 3.486ns (80.809%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          1.533     7.317    control/Q[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.441 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.111     8.552    executie/ram_CifreCurente/liberOcupatLED_OBUF
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.676 r  executie/ram_CifreCurente/displayValueAtCount_reg[0]_i_2/O
                         net (fo=1, routed)           0.159     8.834    executie/ram_CifreCurente/displayValueAtCount_reg[0]_i_2_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.958 r  executie/ram_CifreCurente/displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.684     9.642    executie/display/D[0]
    SLICE_X0Y91          LDCE                                         r  executie/display/displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 0.704ns (16.473%)  route 3.570ns (83.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          1.533     7.317    control/Q[0]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.441 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.415     8.856    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124     8.980 r  executie/ram_Controller/data2_reg[3]_i_1/O
                         net (fo=1, routed)           0.622     9.601    executie/ram_Controller/data2_reg[3]_i_1_n_0
    SLICE_X2Y92          LDCE                                         r  executie/ram_Controller/data2_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.831%)  route 0.333ns (64.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          0.162     1.826    control/Q[0]
    SLICE_X7Y96          LUT4 (Prop_lut4_I0_O)        0.045     1.871 r  control/FSM_sequential_nextState_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     2.042    control/nextState__0[3]
    SLICE_X7Y96          LDCE                                         r  control/FSM_sequential_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.190ns (34.143%)  route 0.366ns (65.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=19, routed)          0.163     1.827    control/Q[0]
    SLICE_X7Y96          LUT4 (Prop_lut4_I2_O)        0.049     1.876 r  control/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.204     2.080    control/nextState__0[2]
    SLICE_X7Y96          LDCE                                         r  control/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgDown/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.209ns (35.872%)  route 0.374ns (64.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgDown/CLK
    SLICE_X2Y91          FDRE                                         r  mpgDown/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mpgDown/Q2_reg/Q
                         net (fo=8, routed)           0.183     1.870    executie/ram_Controller/Q2
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  executie/ram_Controller/data2_reg[1]_i_1/O
                         net (fo=1, routed)           0.190     2.105    executie/ram_Controller/data2_reg[1]_i_1_n_0
    SLICE_X2Y92          LDCE                                         r  executie/ram_Controller/data2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/enableAnod2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.184ns (31.021%)  route 0.409ns (68.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/FSM_sequential_currentState_reg[1]/Q
                         net (fo=8, routed)           0.231     1.895    control/currentState[1]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.043     1.938 r  control/enableAnod2_reg_i_1/O
                         net (fo=1, routed)           0.178     2.115    control/enableAnod2_reg_i_1_n_0
    SLICE_X2Y95          LDCE                                         r  control/enableAnod2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgDown/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.209ns (35.228%)  route 0.384ns (64.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgDown/CLK
    SLICE_X2Y91          FDRE                                         r  mpgDown/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mpgDown/Q2_reg/Q
                         net (fo=8, routed)           0.164     1.850    executie/ram_Controller/Q2
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  executie/ram_Controller/data1_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.116    executie/ram_Controller/data1_reg[1]_i_1_n_0
    SLICE_X3Y93          LDCE                                         r  executie/ram_Controller/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgDown/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.209ns (33.568%)  route 0.414ns (66.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgDown/CLK
    SLICE_X6Y93          FDRE                                         r  mpgDown/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mpgDown/Q3_reg/Q
                         net (fo=7, routed)           0.217     1.903    executie/ram_Controller/Q3
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  executie/ram_Controller/data2_reg[2]_i_1/O
                         net (fo=1, routed)           0.197     2.145    executie/ram_Controller/data2_reg[2]_i_1_n_0
    SLICE_X2Y92          LDCE                                         r  executie/ram_Controller/data2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgDown/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgDown/CLK
    SLICE_X2Y91          FDRE                                         r  mpgDown/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mpgDown/Q2_reg/Q
                         net (fo=8, routed)           0.240     1.926    executie/ram_Controller/Q2
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.971 r  executie/ram_Controller/data1_reg[2]_i_1/O
                         net (fo=1, routed)           0.201     2.172    executie/ram_Controller/data1_reg[2]_i_1_n_0
    SLICE_X3Y93          LDCE                                         r  executie/ram_Controller/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/enableAnod3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.186ns (27.001%)  route 0.503ns (72.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=8, routed)           0.170     1.834    control/currentState[0]
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.045     1.879 r  control/enableAnod3_reg_i_1/O
                         net (fo=1, routed)           0.333     2.211    control/enableAnod3_reg_i_1_n_0
    SLICE_X7Y94          LDCE                                         r  control/enableAnod3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.186ns (26.907%)  route 0.505ns (73.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=29, routed)          0.340     2.004    executie/ram_CifreCurente/Q[1]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.045     2.049 r  executie/ram_CifreCurente/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.165     2.214    executie/display/D[1]
    SLICE_X0Y91          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.186ns (26.538%)  route 0.515ns (73.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=29, routed)          0.287     1.951    executie/ram_CifreCurente/Q[1]
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.996 r  executie/ram_CifreCurente/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.228     2.223    executie/display/D[2]
    SLICE_X0Y91          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/enableAnod3_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.170ns  (logic 0.836ns (26.375%)  route 2.334ns (73.625%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          LDCE                         0.000     0.000 r  control/enableAnod3_reg/G
    SLICE_X7Y94          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  control/enableAnod3_reg/Q
                         net (fo=5, routed)           1.055     1.617    control/enableAnod3
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.741 r  control/count[1]_i_2/O
                         net (fo=2, routed)           0.943     2.684    executie/display/count_reg[0]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.150     2.834 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.336     3.170    executie/display/count[1]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    executie/display/CLK
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[1]/C

Slack:                    inf
  Source:                 control/enableAnod3_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 0.810ns (28.819%)  route 2.001ns (71.181%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          LDCE                         0.000     0.000 r  control/enableAnod3_reg/G
    SLICE_X7Y94          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  control/enableAnod3_reg/Q
                         net (fo=5, routed)           1.055     1.617    control/enableAnod3
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.741 r  control/count[1]_i_2/O
                         net (fo=2, routed)           0.946     2.687    executie/display/count_reg[0]_1
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124     2.811 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.811    executie/display/count[0]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    executie/display/CLK
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.765ns  (logic 1.477ns (53.401%)  route 1.288ns (46.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           1.288     2.765    mpgAddCifra/addCifra_IBUF
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    mpgAddCifra/CLK
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.624ns  (logic 1.480ns (56.397%)  route 1.144ns (43.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  down_IBUF_inst/O
                         net (fo=1, routed)           1.144     2.624    mpgDown/down_IBUF
    SLICE_X0Y90          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    mpgDown/CLK
    SLICE_X0Y90          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 1.486ns (58.033%)  route 1.074ns (41.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  up_IBUF_inst/O
                         net (fo=1, routed)           1.074     2.560    mpgUp/up_IBUF
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.602     5.025    mpgUp/CLK
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.375ns  (logic 0.761ns (55.345%)  route 0.614ns (44.655%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[2]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[2]/Q
                         net (fo=1, routed)           0.614     1.375    control/nextState[2]
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.761ns (61.625%)  route 0.474ns (38.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[3]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[3]/Q
                         net (fo=1, routed)           0.474     1.235    control/nextState[3]
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.761ns (69.688%)  route 0.331ns (30.312%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[0]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.331     1.092    control/nextState[0]
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.761ns (69.688%)  route 0.331ns (30.312%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.331     1.092    control/nextState[1]
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[0]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.110     0.330    control/nextState[0]
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.110     0.330    control/nextState[1]
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.220ns (56.718%)  route 0.168ns (43.282%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[3]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[3]/Q
                         net (fo=1, routed)           0.168     0.388    control/nextState[3]
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    control/CLK
    SLICE_X7Y95          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.220ns (52.379%)  route 0.200ns (47.621%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[2]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[2]/Q
                         net (fo=1, routed)           0.200     0.420    control/nextState[2]
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    control/CLK
    SLICE_X7Y98          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.254ns (37.676%)  route 0.419ns (62.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.419     0.673    mpgUp/up_IBUF
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.873     2.038    mpgUp/CLK
    SLICE_X6Y92          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.248ns (35.000%)  route 0.460ns (65.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  down_IBUF_inst/O
                         net (fo=1, routed)           0.460     0.708    mpgDown/down_IBUF
    SLICE_X0Y90          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    mpgDown/CLK
    SLICE_X0Y90          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.244ns (32.815%)  route 0.500ns (67.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           0.500     0.745    mpgAddCifra/addCifra_IBUF
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    mpgAddCifra/CLK
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 control/enableAnod2_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.271ns (36.233%)  route 0.477ns (63.767%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          LDCE                         0.000     0.000 r  control/enableAnod2_reg/G
    SLICE_X2Y95          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  control/enableAnod2_reg/Q
                         net (fo=7, routed)           0.164     0.345    control/enableAnod2
    SLICE_X2Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.390 r  control/count[1]_i_2/O
                         net (fo=2, routed)           0.313     0.703    executie/display/count_reg[0]_1
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.045     0.748 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.748    executie/display/count[0]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    executie/display/CLK
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 control/enableAnod2_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.273ns (31.563%)  route 0.592ns (68.437%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          LDCE                         0.000     0.000 r  control/enableAnod2_reg/G
    SLICE_X2Y95          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  control/enableAnod2_reg/Q
                         net (fo=7, routed)           0.164     0.345    control/enableAnod2
    SLICE_X2Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.390 r  control/count[1]_i_2/O
                         net (fo=2, routed)           0.312     0.702    executie/display/count_reg[0]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.047     0.749 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.116     0.865    executie/display/count[1]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    executie/display/CLK
    SLICE_X6Y93          FDRE                                         r  executie/display/count_reg[1]/C





