Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 25 10:50:26 2019
| Host         : pedro-mini-itx running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file ./results/post_route_utilization.rpt
| Design       : top
| Device       : xczu7evffvc1156-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  9415 |     0 |    230400 |  4.09 |
|   LUT as Logic             |  7898 |     0 |    230400 |  3.43 |
|   LUT as Memory            |  1517 |     0 |    101760 |  1.49 |
|     LUT as Distributed RAM |   176 |     0 |           |       |
|     LUT as Shift Register  |  1341 |     0 |           |       |
| CLB Registers              | 12928 |     0 |    460800 |  2.81 |
|   Register as Flip Flop    | 12928 |     0 |    460800 |  2.81 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   157 |     0 |     28800 |  0.55 |
| F7 Muxes                   |   298 |     0 |    115200 |  0.26 |
| F8 Muxes                   |   128 |     0 |     57600 |  0.22 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 139   |          Yes |           - |          Set |
| 378   |          Yes |           - |        Reset |
| 89    |          Yes |         Set |            - |
| 12322 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2029 |     0 |     28800 |  7.05 |
|   CLBL                                     |  1006 |     0 |           |       |
|   CLBM                                     |  1023 |     0 |           |       |
| LUT as Logic                               |  7898 |     0 |    230400 |  3.43 |
|   using O5 output only                     |   245 |       |           |       |
|   using O6 output only                     |  5959 |       |           |       |
|   using O5 and O6                          |  1694 |       |           |       |
| LUT as Memory                              |  1517 |     0 |    101760 |  1.49 |
|   LUT as Distributed RAM                   |   176 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   176 |       |           |       |
|   LUT as Shift Register                    |  1341 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   113 |       |           |       |
|     using O5 and O6                        |  1228 |       |           |       |
| CLB Registers                              | 12928 |     0 |    460800 |  2.81 |
|   Register driven from within the CLB      |  6677 |       |           |       |
|   Register driven from outside the CLB     |  6251 |       |           |       |
|     LUT in front of the register is unused |  3995 |       |           |       |
|     LUT in front of the register is used   |  2256 |       |           |       |
| Unique Control Sets                        |   548 |       |     57600 |  0.95 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 59.5 |     0 |       312 | 19.07 |
|   RAMB36/FIFO*    |   58 |     0 |       312 | 18.59 |
|     RAMB36E2 only |   58 |       |           |       |
|   RAMB18          |    3 |     0 |       624 |  0.48 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       360 |  1.11 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    2 |     2 |        24 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    2 |     2 |        24 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 12322 |            Register |
| LUT6     |  3771 |                 CLB |
| SRL16E   |  1765 |                 CLB |
| LUT2     |  1684 |                 CLB |
| LUT4     |  1503 |                 CLB |
| LUT3     |  1342 |                 CLB |
| LUT5     |  1053 |                 CLB |
| SRLC32E  |   802 |                 CLB |
| FDCE     |   378 |            Register |
| RAMD32   |   308 |                 CLB |
| MUXF7    |   298 |                 CLB |
| LUT1     |   239 |                 CLB |
| CARRY8   |   157 |                 CLB |
| FDPE     |   139 |            Register |
| MUXF8    |   128 |                 CLB |
| FDSE     |    89 |            Register |
| RAMB36E2 |    58 |           Block Ram |
| RAMS32   |    44 |                 CLB |
| OBUF     |     4 |                 I/O |
| RAMB18E2 |     3 |           Block Ram |
| SRLC16E  |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| dbg_hub  |    1 |
+----------+------+


