Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 22 00:19:29 2024
| Host         : LAPTOP-EJ06DPFO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           28 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              20 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           16 |
| Yes          | Yes                   | No                     |              10 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------+-------------------------------+------------------+----------------+
|          Clock Signal         |          Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------+-------------------------------+------------------+----------------+
|  new_round__0                 |                                |                               |                1 |              1 |
|  clk_26_inst/out[0]           |                                |                               |                1 |              2 |
|  clk_25MHz_BUFG               |                                | reset_IBUF                    |                1 |              2 |
|  clk_25MHz_BUFG               |                                | new_round                     |                2 |              2 |
|  ball_inst/E[0]               |                                | score_player2__0              |                1 |              4 |
|  ball_inst/ball_x_reg[9]_0[0] |                                | score_player2__0              |                2 |              4 |
|  clk_25MHz_BUFG               | sel                            | reset_IBUF                    |                2 |              6 |
|  vga_inst/E[0]                |                                |                               |                5 |              8 |
|  clk_25MHz_BUFG               |                                | vga_inst/pixel_cnt[9]_i_1_n_0 |                4 |             10 |
|  clk_25MHz_BUFG               | paddle1/paddle_y[9]_i_1_n_0    | reset_IBUF                    |                4 |             10 |
|  clk_25MHz_BUFG               | paddle2/paddle_y[9]_i_1__0_n_0 | reset_IBUF                    |                4 |             10 |
|  clk_25MHz_BUFG               | vga_inst/line_cnt              | vga_inst/line_cnt[9]_i_1_n_0  |                6 |             10 |
|  clk_25MHz_BUFG               |                                |                               |                8 |             17 |
|  clk_25MHz_BUFG               | vga_inst/led_OBUF[0]           | new_round                     |                6 |             18 |
|  clk_IBUF_BUFG                |                                |                               |               13 |             39 |
+-------------------------------+--------------------------------+-------------------------------+------------------+----------------+


