\section{D\+A\+C\+\_\+\+Type\+Def Struct Reference}
\label{structDAC__TypeDef}\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+W\+T\+R\+I\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R12\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R12\+L1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R8\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R12\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R12\+L2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R8\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R12\+RD}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R12\+LD}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+H\+R8\+RD}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+O\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+O\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Digital to Analog Converter. 

Definition at line \textbf{ 420} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structDAC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

D\+AC control register, Address offset\+: 0x00 

Definition at line \textbf{ 422} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_ae9028b8bcb5118b7073165fb50fcd559}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L1@{D\+H\+R12\+L1}}
\index{D\+H\+R12\+L1@{D\+H\+R12\+L1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R12\+L1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R12\+L1}

D\+AC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C 

Definition at line \textbf{ 425} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_a2e45f9c9d67e384187b25334ba0a3e3d}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L2@{D\+H\+R12\+L2}}
\index{D\+H\+R12\+L2@{D\+H\+R12\+L2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R12\+L2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R12\+L2}

D\+AC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 

Definition at line \textbf{ 428} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_acc269320aff0a6482730224a4b641a59}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+LD@{D\+H\+R12\+LD}}
\index{D\+H\+R12\+LD@{D\+H\+R12\+LD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R12\+LD}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R12\+LD}

D\+U\+AL D\+AC 12-\/bit left aligned data holding register, Address offset\+: 0x24 

Definition at line \textbf{ 431} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_ac2bb55b037b800a25852736afdd7a258}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R1@{D\+H\+R12\+R1}}
\index{D\+H\+R12\+R1@{D\+H\+R12\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R12\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R12\+R1}

D\+AC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 

Definition at line \textbf{ 424} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_a804c7e15dbb587c7ea25511f6a7809f7}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R2@{D\+H\+R12\+R2}}
\index{D\+H\+R12\+R2@{D\+H\+R12\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R12\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R12\+R2}

D\+AC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 

Definition at line \textbf{ 427} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_a1590b77e57f17e75193da259da72095e}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+RD@{D\+H\+R12\+RD}}
\index{D\+H\+R12\+RD@{D\+H\+R12\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R12\+RD}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R12\+RD}

Dual D\+AC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 

Definition at line \textbf{ 430} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_ad0a200e12acad17a5c7d2059159ea7e1}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R1@{D\+H\+R8\+R1}}
\index{D\+H\+R8\+R1@{D\+H\+R8\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R8\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R8\+R1}

D\+AC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 

Definition at line \textbf{ 426} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_a4c435f0e34ace4421241cd5c3ae87fc2}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R2@{D\+H\+R8\+R2}}
\index{D\+H\+R8\+R2@{D\+H\+R8\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R8\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R8\+R2}

D\+AC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C 

Definition at line \textbf{ 429} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_a9590269cba8412f1be96b0ddb846ef44}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+RD@{D\+H\+R8\+RD}}
\index{D\+H\+R8\+RD@{D\+H\+R8\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+H\+R8\+RD}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+H\+R8\+RD}

D\+U\+AL D\+AC 8-\/bit right aligned data holding register, Address offset\+: 0x28 

Definition at line \textbf{ 432} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_aa710505be03a41981c35bacc7ce20746}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R1@{D\+O\+R1}}
\index{D\+O\+R1@{D\+O\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+O\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+O\+R1}

D\+AC channel1 data output register, Address offset\+: 0x2C 

Definition at line \textbf{ 433} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_aba9fb810b0cf6cbc1280c5c63be2418b}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R2@{D\+O\+R2}}
\index{D\+O\+R2@{D\+O\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+O\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+O\+R2}

D\+AC channel2 data output register, Address offset\+: 0x30 

Definition at line \textbf{ 434} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

D\+AC status register, Address offset\+: 0x34 

Definition at line \textbf{ 435} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDAC__TypeDef_a896bbb7153af0b67ad772360feaceeb4}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}}
\index{S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+W\+T\+R\+I\+GR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+W\+T\+R\+I\+GR}

D\+AC software trigger register, Address offset\+: 0x04 

Definition at line \textbf{ 423} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
