async_dual_port_bram.v,verilog,xil_defaultlib,../../../ip/async_dual_port_bram/sim/async_dual_port_bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
