=====
SETUP
2.024
19.020
21.044
uCpu/irOpa_2_s0
1.444
1.902
uCpu/uRegisters/regDout_Z_2_s29
5.043
5.545
uCpu/uRegisters/regDout_Z_2_s28
5.545
5.708
uCpu/aluOpaSrc_2_s1
7.001
7.803
uCpu/aluOpaSrc_2_s0
8.222
9.254
uCpu/uAlu/n39_s1
11.038
11.588
uCpu/uAlu/n38_s1
11.588
11.645
uCpu/uDecoder/n280_s59
13.012
14.044
uCpu/uDecoder/n280_s52
14.050
15.082
uCpu/uDecoder/n280_s43
15.907
16.939
uCpu/uDecoder/n280_s38
16.950
17.982
uCpu/uDecoder/n280_s35
17.988
19.020
uCpu/uDecoder/carryFlag_s1
19.020
=====
SETUP
3.734
17.310
21.044
uCpu/irOpa_2_s0
1.444
1.902
uCpu/uRegisters/regDout_Z_2_s29
5.043
5.545
uCpu/uRegisters/regDout_Z_2_s28
5.545
5.708
uCpu/aluOpaSrc_2_s1
7.001
7.803
uCpu/aluOpaSrc_2_s0
8.222
9.254
uCpu/uAlu/n17_s
11.038
11.739
uCpu/uAlu/aluResult_Z_2_s7
12.158
12.980
uCpu/uAlu/aluResult_Z_2_s2
14.439
15.241
uCpu/uAlu/aluResult_Z_2_s0
15.660
16.482
uCpu/uAlu/aluResult_Z_2_s
16.488
17.310
uCpu/uAccTemp/accOut_2_s0
17.310
=====
SETUP
4.374
16.670
21.044
uCpu/irOpa_2_s0
1.444
1.902
uCpu/uRegisters/regDout_Z_2_s29
5.043
5.545
uCpu/uRegisters/regDout_Z_2_s28
5.545
5.708
uCpu/aluOpaSrc_2_s1
7.001
7.803
uCpu/aluOpaSrc_2_s0
8.222
9.254
uCpu/uAlu/n17_s
11.038
11.588
uCpu/uAlu/n16_s
11.588
12.116
uCpu/uAlu/aluResult_Z_3_s5
12.535
13.161
uCpu/uAlu/aluResult_Z_3_s1
14.466
15.565
uCpu/uAlu/aluResult_Z_3_s
15.571
16.670
uCpu/uAccTemp/accOut_3_s0
16.670
=====
SETUP
5.476
15.568
21.044
uCpu/irOpa_2_s0
1.444
1.902
uCpu/uRegisters/regDout_Z_1_s29
5.532
6.034
uCpu/uRegisters/regDout_Z_1_s28
6.034
6.197
uCpu/aluOpaSrc_1_s1
7.505
8.537
uCpu/aluOpaSrc_1_s0
8.543
9.365
uCpu/uAlu/n40_s1
10.180
10.881
uCpu/uAlu/aluResult_Z_1_s6
11.300
12.122
uCpu/uAlu/aluResult_Z_1_s2
12.127
13.159
uCpu/uAlu/aluResult_Z_1_s0
13.980
14.606
uCpu/uAlu/aluResult_Z_1_s
14.942
15.568
uCpu/uAccTemp/accOut_1_s0
15.568
=====
SETUP
6.049
14.994
21.044
uCpu/irOpa_2_s0
1.444
1.902
uCpu/uRegisters/regDout_Z_0_s29
5.191
5.693
uCpu/uRegisters/regDout_Z_0_s28
5.693
5.856
uCpu/aluOpaSrc_0_s1
7.330
8.152
uCpu/aluOpaSrc_0_s0
8.157
8.979
uCpu/uAlu/n41_s1
9.795
10.496
uCpu/uAlu/aluResult_Z_0_s3
11.282
12.314
uCpu/uAlu/aluResult_Z_0_s1
13.135
14.167
uCpu/uAlu/aluResult_Z_0_s
14.172
14.994
uCpu/uAccTemp/accOut_0_s0
14.994
=====
SETUP
7.022
14.891
21.913
uMux/uClkDiv/n53_s2
13.792
14.891
uMux/uClkDiv/count_3_s0
14.891
=====
SETUP
7.036
14.877
21.913
uMux/uClkDiv/n50_s2
13.778
14.877
uMux/uClkDiv/count_6_s0
14.877
=====
SETUP
7.036
14.877
21.913
uMux/uClkDiv/n49_s2
13.778
14.877
uMux/uClkDiv/count_7_s0
14.877
=====
SETUP
7.108
14.805
21.913
uMux/uClkDiv/n52_s2
13.773
14.805
uMux/uClkDiv/count_4_s0
14.805
=====
SETUP
7.299
14.614
21.913
uMux/uClkDiv/n51_s2
13.792
14.614
uMux/uClkDiv/count_5_s0
14.614
=====
SETUP
7.835
14.078
21.913
uMux/uClkDiv/n55_s2
13.452
14.078
uMux/uClkDiv/count_1_s0
14.078
=====
SETUP
7.835
14.078
21.913
uMux/uClkDiv/n54_s2
13.452
14.078
uMux/uClkDiv/count_2_s0
14.078
=====
SETUP
7.845
14.069
21.913
uMux/uClkDiv/n48_s2
13.443
14.069
uMux/uClkDiv/count_8_s0
14.069
=====
SETUP
8.442
13.471
21.913
uDebounce/clkDivInst/n52_s2
12.372
13.471
uDebounce/clkDivInst/count_4_s0
13.471
=====
SETUP
8.442
13.471
21.913
uDebounce/clkDivInst/n50_s2
12.372
13.471
uDebounce/clkDivInst/count_6_s0
13.471
=====
SETUP
8.453
13.460
21.913
uDebounce/clkDivInst/n51_s2
12.361
13.460
uDebounce/clkDivInst/count_5_s0
13.460
=====
SETUP
8.520
13.393
21.913
uDebounce/clkDivInst/n53_s2
12.361
13.393
uDebounce/clkDivInst/count_3_s0
13.393
=====
SETUP
8.719
13.194
21.913
uDebounce/clkDivInst/n49_s2
12.372
13.194
uDebounce/clkDivInst/count_7_s0
13.194
=====
SETUP
8.719
13.194
21.913
uDebounce/clkDivInst/n48_s4
12.372
13.194
uDebounce/clkDivInst/count_8_s0
13.194
=====
SETUP
8.915
12.998
21.913
uDebounce/clkDivInst/n55_s2
12.372
12.998
uDebounce/clkDivInst/count_1_s0
12.998
=====
SETUP
8.915
12.998
21.913
uDebounce/clkDivInst/n45_s2
12.372
12.998
uDebounce/clkDivInst/count_11_s0
12.998
=====
SETUP
8.926
12.987
21.913
uDebounce/clkDivInst/n54_s2
12.361
12.987
uDebounce/clkDivInst/count_2_s0
12.987
=====
SETUP
8.926
12.987
21.913
uDebounce/clkDivInst/n46_s2
12.361
12.987
uDebounce/clkDivInst/count_10_s0
12.987
=====
SETUP
8.926
12.987
21.913
uDebounce/clkDivInst/n44_s2
12.361
12.987
uDebounce/clkDivInst/count_12_s0
12.987
=====
SETUP
9.756
12.187
21.943
clk_ibuf
0.000
0.982
u_clkDiv10Hz/count_2_s0
2.343
2.801
u_clkDiv10Hz/n52_s3
3.226
4.325
u_clkDiv10Hz/n50_s3
5.156
6.255
u_toggle10Hz/n10_s5
7.081
8.142
u_toggle10Hz/n10_s3
8.561
9.383
u_toggle10Hz/n10_s1
9.388
10.210
u_clkDiv10Hz/n56_s3
11.088
12.187
u_clkDiv10Hz/count_0_s0
12.187
=====
HOLD
-1.110
0.731
1.841
uMux/uClkDiv/n47_s2
0.005
0.731
uMux/uClkDiv/count_9_s0
0.731
=====
HOLD
-1.110
0.731
1.841
uMux/uClkDiv/n46_s2
0.005
0.731
uMux/uClkDiv/count_10_s0
0.731
=====
HOLD
-1.107
0.734
1.841
uDebounce/clkDivInst/n56_s2
0.008
0.734
uDebounce/clkDivInst/count_0_s0
0.734
=====
HOLD
-1.107
0.734
1.841
uDebounce/clkDivInst/n47_s2
0.008
0.734
uDebounce/clkDivInst/count_9_s0
0.734
=====
HOLD
-1.107
0.734
1.841
uDebounce/clkDivInst/n43_s2
0.008
0.734
uDebounce/clkDivInst/count_13_s0
0.734
=====
HOLD
-1.107
0.734
1.841
uDebounce/clkDivInst/n42_s2
0.008
0.734
uDebounce/clkDivInst/count_14_s0
0.734
=====
HOLD
0.185
2.026
1.841
uDebounce/clkDivInst/n54_s2
1.654
2.026
uDebounce/clkDivInst/count_2_s0
2.026
=====
HOLD
0.185
2.026
1.841
uDebounce/clkDivInst/n46_s2
1.654
2.026
uDebounce/clkDivInst/count_10_s0
2.026
=====
HOLD
0.185
2.026
1.841
uDebounce/clkDivInst/n44_s2
1.654
2.026
uDebounce/clkDivInst/count_12_s0
2.026
=====
HOLD
0.187
2.027
1.841
uDebounce/clkDivInst/n55_s2
1.655
2.027
uDebounce/clkDivInst/count_1_s0
2.027
=====
HOLD
0.187
2.027
1.841
uDebounce/clkDivInst/n45_s2
1.655
2.027
uDebounce/clkDivInst/count_11_s0
2.027
=====
HOLD
0.286
1.370
1.084
uCpu/uDecoder/ramWe_s0
1.037
1.370
uCpu/uRam/ramMem_ramMem_0_0_s
1.370
=====
HOLD
0.371
2.211
1.841
uDebounce/clkDivInst/n49_s2
1.655
2.211
uDebounce/clkDivInst/count_7_s0
2.211
=====
HOLD
0.371
2.211
1.841
uDebounce/clkDivInst/n48_s4
1.655
2.211
uDebounce/clkDivInst/count_8_s0
2.211
=====
HOLD
0.537
2.378
1.841
uDebounce/clkDivInst/n51_s2
1.654
2.378
uDebounce/clkDivInst/count_5_s0
2.378
=====
HOLD
0.539
2.379
1.841
uDebounce/clkDivInst/n52_s2
1.655
2.379
uDebounce/clkDivInst/count_4_s0
2.379
=====
HOLD
0.539
2.379
1.841
uDebounce/clkDivInst/n50_s2
1.655
2.379
uDebounce/clkDivInst/count_6_s0
2.379
=====
HOLD
0.539
2.380
1.841
uDebounce/clkDivInst/n53_s2
1.654
2.380
uDebounce/clkDivInst/count_3_s0
2.380
=====
HOLD
0.556
1.608
1.052
uCpu/uDecoder/bankSelWe_s0
1.037
1.370
uCpu/bankSel_3_s0
1.608
=====
HOLD
0.626
2.466
1.841
uMux/uClkDiv/n48_s2
2.094
2.466
uMux/uClkDiv/count_8_s0
2.466
=====
HOLD
0.633
2.474
1.841
uMux/uClkDiv/n55_s2
2.102
2.474
uMux/uClkDiv/count_1_s0
2.474
=====
HOLD
0.633
2.474
1.841
uMux/uClkDiv/n54_s2
2.102
2.474
uMux/uClkDiv/count_2_s0
2.474
=====
HOLD
0.708
1.744
1.037
uCpu/uRegisters/regs[8]_3_s0
1.037
1.370
uCpu/uRegisters/n369_s0
1.372
1.744
uCpu/uRegisters/regs[8]_3_s0
1.744
=====
HOLD
0.708
1.744
1.037
uCpu/uRegisters/regs[2]_0_s0
1.037
1.370
uCpu/uRegisters/n348_s0
1.372
1.744
uCpu/uRegisters/regs[2]_0_s0
1.744
=====
HOLD
0.708
1.744
1.037
uCpu/uRegisters/regs[2]_1_s0
1.037
1.370
uCpu/uRegisters/n347_s0
1.372
1.744
uCpu/uRegisters/regs[2]_1_s0
1.744
