strict digraph "" {
	node [label="\N"];
	"417:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79abcb9250>",
		def_var="['dma_req_wr']",
		fillcolor=deepskyblue,
		label="417:AS
dma_req_wr = dma_req ^ cnt[0] & dma_in_en & enable & ((state == INPUT) || (state == IDLE));",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dma_req', 'cnt', 'dma_in_en', 'enable', 'state', 'INPUT', 'state', 'IDLE']"];
}
