{"Source Block": ["verilog-ethernet/rtl/axis_demux_64_4.v@103:132@HdlStmProcess", "assign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\nreg current_output_tvalid;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_tvalid = output_0_axis_tvalid;\n            current_output_tready = output_0_axis_tready;\n        end\n        2'd1: begin\n            current_output_tvalid = output_1_axis_tvalid;\n            current_output_tready = output_1_axis_tready;\n        end\n        2'd2: begin\n            current_output_tvalid = output_2_axis_tvalid;\n            current_output_tready = output_2_axis_tready;\n        end\n        2'd3: begin\n            current_output_tvalid = output_3_axis_tvalid;\n            current_output_tready = output_3_axis_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_demux_4.v@96:125", "assign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\nreg current_output_tvalid;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_tvalid = output_0_axis_tvalid;\n            current_output_tready = output_0_axis_tready;\n        end\n        2'd1: begin\n            current_output_tvalid = output_1_axis_tvalid;\n            current_output_tready = output_1_axis_tready;\n        end\n        2'd2: begin\n            current_output_tvalid = output_2_axis_tvalid;\n            current_output_tready = output_2_axis_tready;\n        end\n        2'd3: begin\n            current_output_tvalid = output_3_axis_tvalid;\n            current_output_tready = output_3_axis_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"]], "Diff Content": {"Delete": [], "Add": [[125, "        default: begin\n"], [125, "            current_output_tvalid = 1'b0;\n"], [125, "            current_output_tready = 1'b0;\n"], [125, "        end\n"]]}}