<p> </p><p><u>Executive Summary</u></p><p>Ncore Performance Modeling effort made good progress integrating the C++ checker to expand functional testing and debug.  Basic cases are passing with checker – this is a key step to enabling a Release Candidate this week for Ncore2.5.  The Symphony HW Spec 0.9 was released and initial reviews were held.  Maestro 0.7 SW Spec advanced and will be released / reviewed this coming week.  We are starting to hear of interest in Ncore3.0 (Socionext and Esperanto) and are helping Pre-sales with early feedback.  Need more detailed requirements including schedule to understand how best to meet the customers’ requirements.  January timebox results and February timebox objectives were shared in Engineering All-Hands (see results below).  Symphony Legato RTL coding continues including first-pass RTL for the switch.  Finally, Functional Safety investment continues with Jama training last week and ISO26262 training this week for the rest of engineering.</p><p> </p><p><u>Results</u></p><ul><li>24 January Timebox Objectives 100% completed.  15 Objectives Mostly Done.  9 Objectives Not Done or Limited Progress</li></ul><p> </p><p><u>Highlights</u></p><ul><li>Released the 0.9 version of the Architecture Spec for review.</li><li>Angelo passing basic cases with integrated C++ checker – a key requirement to enable RC1.</li><li>Steve Kromer joined the Austin R&amp;D center 2/5 and owning Memory Scheduler.  Welcome Steve!</li></ul><p> </p><p><u>Lowlights</u></p><ul><li>DFT related reset issue sourced by NXP, effects only resilient configurations.  Delivered fixed RTL 2/07. Need to close this hole in our methodology (both FlexNoC and Ncore). </li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Released the 0.9 version of the Architecture Spec for review.</li><li>A separate architecture document for routing needs to be written</li><ul><li>How a network is routed is determined by how it’s programmed to route and isn’t a function of the HW blocks.</li><li>There are rules that need to be documented on how to avoid deadlocks.</li><li>SW needs to implement these rules.</li><li>Deadlock rules to need to be formally verified             </li></ul><li>Worked across Architecture on defining semantics/data base of how to define the Interconnect topology including physical representation.</li></ul><li>Ncore</li></ul></ul><ul><li>Advancing Ncore / Concerto RevC (CHI + ACE)</li></ul><ul><ul><ul><li>Oski Formal Verification:</li><ul><li>Reviewed results for coherency short runs and data check long runs. All checker fails explained. They are running the coherency checks again.</li><li>We need to check one case against diagrams where Oski assumed that there is no stashing snoop.</li></ul><li>Parameter Golden Source</li><ul><li>A consensus on architectural parameters vs microarchitectural parameters is developing for Ncore 3.</li><li>Agreed that verification will derive microarchitectural parameters independently than design team’s derived parameters.</li></ul></ul></ul></ul><ul><ul><ul><li>Concerto C message formats closer to 0.9: Updated CMStatus[] field. Reviewed by HW and DV teams.</li></ul></ul></ul><ul><ul><ul><li>Drew up DVM flows for ACE in Ncore 3.0.</li><li>Error architecture updates continue. Good progress in last week.</li></ul></ul><li>Software</li><ul><li>Conductor (Ncore 2.x support)</li><ul><li>NCore 2.2.1-ir.1 built for CONC-3910 NXP DFT Issue</li><li>SLES 11.4 Ncore: Advances in SuSE support; needed for Piano2.2 as well.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Major focus this week on integrating in Trace/C++ Checker to significantly expand functional testing and debug capability of model.</li><ul><li>Basic tests (1 rd, 1 evict) now PASS!</li><li>Longer tests run for &gt; 240 transactions but fail.  Debug in progress.</li></ul><li>Parameterization of 'Angelo'. ADDR-&gt;Home {DMI, DCE} done. Untested at present.</li><li>Extended regression list up to 25 test cases with 2-AIU and 1 NCB config</li><li>Started to setup/test Intel PSG config and resolving problems setting up ACE-lite agent.</li></ul><li>SW Architecture</li><ul><li>Continued Ncore 3.0 SW-HW interaction meetings</li><li>Discussed implications of JSON stitching on the unification (Hashing) of the module names within TACHL</li><li>Presented the Performance modeling methodology to the HW architects</li><li>Continuing to advance the physical optimization methodology.</li><li>Finalized the Magillem agenda.</li><li>Continuous drive of Angelo debug and development</li><li>Proposed a solution to HW team for automatic generation of TACHL parameter files</li><li>Continuous engagement with CAE team on Ncore 3.0 flow.</li><li>Defined a Topology editor (CLI) to help Symphony verification.</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Continued user flow sketches (module hierarchy, topology)</li><li>Implementation for Component View and Domain View</li></ul><li>Maestro Kernel</li><ul><li>Updated new infrastructure to support constraints based upon arbitrary C++ code.</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>CLI tool for IP-XACT ready and generates IP-XACT for bus Interfaces and model. Currently working on CSR IP-XACT generation using available sample data.</li><li>Finalized format for CSR Golden parameters specifier.</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Topology Synthesis</li><ul><li>Working on specification for flow.  Reviewed current status of the POC timing closure flow.</li></ul><li>Infrastructure</li><ul><li>Golden Parameter Builder aka “Bob the Builder” (BtB): Released BtB 1.0.1 with improved CSR design support.</li><li>Fixed tACHL debugger issue with ability to use it without git</li></ul></ul></ul><ul><li>Piano / Physical Optimization</li><ul><li>Solutions Architecture</li><ul><li>Wrote a proposal for json based data exchange format capturing all topology details necessary for timing analysis.</li><li>Discussions how to consolidate both logical and physical data in a single file.</li><li>Outlined concepts of sql-based framework for  NoC component characterization. To be discussed and documented next week.</li></ul><li>iNoCs based pipeline insertion flow</li></ul></ul><ul><li>Reviewed current state of the prototype.</li></ul><ul><ul><li>Continue to interview for Physical Design position.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>1.6.3 – Delivered 05 Errata to Toshiba</li><li>2.5 – awaiting input for Getting Started Guide, user guide, integration guide, reference manual (Read allocation policy &amp; Performance modeling)</li><li>3.0 – Received initial screenshots of the GUI from Na. Will get together with Ty to discuss some structure for customer documentation, sent links to current documentation to Ty for review</li><ul><li>Started migrating new documents to the new structured template for Ncore 3.0 – WIP.</li></ul><li>Symphony/Presto</li><ul><ul><li>No update for documentation</li></ul></ul><li>PIANO 2.5 (No update)</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Technical Publication Process</li><ul><li>Existing content from Ncore 2.2 in new templates; fixing bugs in new template</li><li>Will be attending JAMA training next week</li><li>Need information from engineers for XML input for customer documentation</li></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.3</li><ul><li>Provided feedback on CSR questions from Toshiba.  Integrating it into the Toshiba Errata.</li></ul><li>Ncore v2.2.1 (<em>will only release if Intel needs this before Ncore2.5 availability</em>)</li><ul><li>Maintenance release with identified installation improvements including support for CentOS 6/7 and SuSE 11/12 (Intel).</li><li>Delivered fixed RTL for DFT Reset issue after completing verification.  NXP does not want updated maintenance release.</li></ul></ul><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2</li><ul><li>RTL in freeze mode.  Will include fix for DFT issue.</li></ul></ul><ul><ul><li>Breker Eval: Met with Breker team and indicated that working with the Breker tool in the Carbon environment has not been easy. Going to suspend the evaluation and discuss with Breker other possibilities of collaboration.</li><li>Carbon: Checker traces dumping under debug. Looks like there is come code that generates the trace file that is going into a null pointer exception.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good. Will selectively debug and fix remaining few failures (not Read Allocate related) over time.</li></ul><li>Customer TB: Working with SW to add fixes to IP-XACT xml so that new test cases pass.</li></ul></ul><ul><ul><li>Regression Results Ncore 2.x</li></ul></ul><div align="center"><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">4-Feb</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">94</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">5-Feb</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">6-Feb</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">7-Feb</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">8-Feb</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">98</p></td></tr></tbody></table></div><p> </p></div><p> </p><p> </p><ul><li>Ncore v3.0</li><ul><li>Design</li><ul><li>Created 3.0 sprints (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li><li>DII à Write data path coding done</li><li>IO-AIU à Continued working on 3.0 changes for AXI, ready for 3.0 bring-up</li><li>CHI-AIU à initial phase RTL coding in progress</li><li>DMI à uArch first formal review done and continued working on initial phase coding.</li><li>DCE à worked on micro arch currently at 0.5 level</li><li>CCP à Nothing to report</li></ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: Additional changes to spec that will cause an update to SMI agent. Will work on this next week.</li><li>System BFM for AIU/NCB: In progress.</li><li>DMI: Working on compiling environment.</li><li>DII scoreboard: DII scoreboard code complete for bring up.</li><li>DII env: DII env compile in progress.</li><li>IO-AIU: Scoreboard ready for bring up. Working on compile.</li><li>CHI: Env compile in progress.</li><li>Simple system configuration: Changes are being added and working with RTL team to compile using this configuration file.</li><li>CCP + Formal</li><ul><li>Scratchpad top level coding in progress.</li></ul></ul></ul></ul><p> </p><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Coda Cache Sprints: (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</li><li>Initial RTL in bring up phase, no allocate 10 reads and  10 writes passing.</li><li>Working on read hit logic.</li></ul><li>Verification</li><ul><li>10 reads and 10 writes and 10 read/write test cases passing.</li><li>More reads and writes test cases are failing and are under debug.</li><li>Consuming new CodaCache uArch document to make changes in the scoreboard.</li><li>Moved DV collateral to use new JSON that gets generated from BtB flow.</li><li>Enabled pre-push on CodaCache. This will qualify every check-in with a compile and a single test run. Easily expandable to add more configs and more capabilities to each test and more tests.</li></ul><li>SW</li><ul><li>Sample data for IP-XACT using TACHL metadata is generated for CodaCache.</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>uArch: Working on clock domain adapter</li><li>Coding: working on TACHL based code for datawidth adapter</li><li>Coding: Improving packetizer and depackatizer.</li><li>Coding: First pass of TACHL based simple switch</li><li>TACHL:  working with SW team on hierarchical json files</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Added different address scheme to the initiators.</li><li>Working on modifying priority arbiter</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Packetizer and depacketizer testbench running with 1K transaction across blackbox RTL.</li><li>Working on running 1K ATP packets across switch TB</li><li>Working on iATU and tATU test plans</li><li>TACHL: working on streaming flow using TACHL in verification infrastructure.</li></ul><li>Key Deliverables</li><ul><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li></ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW Architect – one candidate in the pipeline</li><li>SW EDA Developer (2) – 2 offers in progress.</li><li>Performance Modeling – 1 offer in progress.</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – one candidate invited for on-site</li><li>Austin Intern – reviewing resumes</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Visited Toshiba, Canon and NSI-TEXE (formerly Denso IP group).</li><ul><li>Provided Toshiba with detailed root-cause assessment of AxPROT recall issue and update on action plans.  They are days away from tape-out.</li><li>Canon shared their Eval results comparing to internal bus architecture.</li><li>NSI-TEXE still is very interested in CodaCache and would like to meet again in the summer.</li></ul><li>Provided engineering input into Ncore ACE / CHI options for Socionext and Esperanto.  We need detailed schedule to understand how best to meet their requirements.</li><li>Held Engineering All-Hands to review January Timebox results and February objectives.</li><li>JIRA structure discussion with engineering staff.  Aligned on first-pass proposal.</li><li>Discussion of Legato long-term support for VC and aligned on decision framework / values / priorities.  Not POR for Ncore3.0.</li><li>Participated in Ncore3 unit naming proposal reflecting updated system functionality.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Japan visit with SocioNext, Canon and Toshiba – 2/06 – 2/10.</p><p>Austin Feb visit 2/20 – 2/22.</p>