# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../opdr11.srcs/sources_1/new/opdr1118.vhd" \
"../../../../opdr11.srcs/sources_1/new/opdr1118_tb.vhd" \

# Do not sort compile order
nosort
