# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA-Demos/001-counter/src {E:/FPGA-Demos/001-counter/src/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:08 on Feb 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA-Demos/001-counter/src" E:/FPGA-Demos/001-counter/src/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 18:40:08 on Feb 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA-Demos/001-counter/tb {E:/FPGA-Demos/001-counter/tb/counter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:08 on Feb 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA-Demos/001-counter/tb" E:/FPGA-Demos/001-counter/tb/counter_tb.v 
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 18:40:08 on Feb 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  counter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" counter_tb 
# Start time: 18:40:09 on Feb 09,2018
# Loading work.counter_tb
# Loading work.counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/FPGA-Demos/001-counter/tb/counter_tb.v(35)
#    Time: 3300 ns  Iteration: 0  Instance: /counter_tb
# Break in Module counter_tb at E:/FPGA-Demos/001-counter/tb/counter_tb.v line 35
vlog -vlog01compat -work work +incdir+E:/FPGA-Demos/001-counter/src E:/FPGA-Demos/001-counter/src/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:18 on Feb 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA-Demos/001-counter/src" E:/FPGA-Demos/001-counter/src/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 18:42:18 on Feb 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+E:/FPGA-Demos/001-counter/tb E:/FPGA-Demos/001-counter/tb/counter_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:18 on Feb 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA-Demos/001-counter/tb" E:/FPGA-Demos/001-counter/tb/counter_tb.v 
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 18:42:18 on Feb 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_tb
# Loading work.counter
run -all
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Note: $stop    : E:/FPGA-Demos/001-counter/tb/counter_tb.v(35)
#    Time: 3300 ns  Iteration: 0  Instance: /counter_tb
# Break in Module counter_tb at E:/FPGA-Demos/001-counter/tb/counter_tb.v line 35
# End time: 18:45:39 on Feb 09,2018, Elapsed time: 0:05:30
# Errors: 0, Warnings: 0
