;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CS2
CS2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
CS2__0__MASK EQU 0x04
CS2__0__PC EQU CYREG_PRT3_PC2
CS2__0__PORT EQU 3
CS2__0__SHIFT EQU 2
CS2__AG EQU CYREG_PRT3_AG
CS2__AMUX EQU CYREG_PRT3_AMUX
CS2__BIE EQU CYREG_PRT3_BIE
CS2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS2__BYP EQU CYREG_PRT3_BYP
CS2__CTL EQU CYREG_PRT3_CTL
CS2__DM0 EQU CYREG_PRT3_DM0
CS2__DM1 EQU CYREG_PRT3_DM1
CS2__DM2 EQU CYREG_PRT3_DM2
CS2__DR EQU CYREG_PRT3_DR
CS2__INP_DIS EQU CYREG_PRT3_INP_DIS
CS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CS2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS2__LCD_EN EQU CYREG_PRT3_LCD_EN
CS2__MASK EQU 0x04
CS2__PORT EQU 3
CS2__PRT EQU CYREG_PRT3_PRT
CS2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS2__PS EQU CYREG_PRT3_PS
CS2__SHIFT EQU 2
CS2__SLW EQU CYREG_PRT3_SLW

; CSn
CSn__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
CSn__0__MASK EQU 0x08
CSn__0__PC EQU CYREG_PRT2_PC3
CSn__0__PORT EQU 2
CSn__0__SHIFT EQU 3
CSn__AG EQU CYREG_PRT2_AG
CSn__AMUX EQU CYREG_PRT2_AMUX
CSn__BIE EQU CYREG_PRT2_BIE
CSn__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CSn__BYP EQU CYREG_PRT2_BYP
CSn__CTL EQU CYREG_PRT2_CTL
CSn__DM0 EQU CYREG_PRT2_DM0
CSn__DM1 EQU CYREG_PRT2_DM1
CSn__DM2 EQU CYREG_PRT2_DM2
CSn__DR EQU CYREG_PRT2_DR
CSn__INP_DIS EQU CYREG_PRT2_INP_DIS
CSn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CSn__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CSn__LCD_EN EQU CYREG_PRT2_LCD_EN
CSn__MASK EQU 0x08
CSn__PORT EQU 2
CSn__PRT EQU CYREG_PRT2_PRT
CSn__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CSn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CSn__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CSn__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CSn__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CSn__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CSn__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CSn__PS EQU CYREG_PRT2_PS
CSn__SHIFT EQU 3
CSn__SLW EQU CYREG_PRT2_SLW

; DIN
DIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
DIN__0__MASK EQU 0x01
DIN__0__PC EQU CYREG_PRT2_PC0
DIN__0__PORT EQU 2
DIN__0__SHIFT EQU 0
DIN__AG EQU CYREG_PRT2_AG
DIN__AMUX EQU CYREG_PRT2_AMUX
DIN__BIE EQU CYREG_PRT2_BIE
DIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIN__BYP EQU CYREG_PRT2_BYP
DIN__CTL EQU CYREG_PRT2_CTL
DIN__DM0 EQU CYREG_PRT2_DM0
DIN__DM1 EQU CYREG_PRT2_DM1
DIN__DM2 EQU CYREG_PRT2_DM2
DIN__DR EQU CYREG_PRT2_DR
DIN__INP_DIS EQU CYREG_PRT2_INP_DIS
DIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIN__LCD_EN EQU CYREG_PRT2_LCD_EN
DIN__MASK EQU 0x01
DIN__PORT EQU 2
DIN__PRT EQU CYREG_PRT2_PRT
DIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIN__PS EQU CYREG_PRT2_PS
DIN__SHIFT EQU 0
DIN__SLW EQU CYREG_PRT2_SLW

; EN1
EN1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
EN1__0__MASK EQU 0x40
EN1__0__PC EQU CYREG_PRT0_PC6
EN1__0__PORT EQU 0
EN1__0__SHIFT EQU 6
EN1__AG EQU CYREG_PRT0_AG
EN1__AMUX EQU CYREG_PRT0_AMUX
EN1__BIE EQU CYREG_PRT0_BIE
EN1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EN1__BYP EQU CYREG_PRT0_BYP
EN1__CTL EQU CYREG_PRT0_CTL
EN1__DM0 EQU CYREG_PRT0_DM0
EN1__DM1 EQU CYREG_PRT0_DM1
EN1__DM2 EQU CYREG_PRT0_DM2
EN1__DR EQU CYREG_PRT0_DR
EN1__INP_DIS EQU CYREG_PRT0_INP_DIS
EN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EN1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EN1__LCD_EN EQU CYREG_PRT0_LCD_EN
EN1__MASK EQU 0x40
EN1__PORT EQU 0
EN1__PRT EQU CYREG_PRT0_PRT
EN1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EN1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EN1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EN1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EN1__PS EQU CYREG_PRT0_PS
EN1__SHIFT EQU 6
EN1__SLW EQU CYREG_PRT0_SLW

; DInN
DInN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
DInN__0__MASK EQU 0x20
DInN__0__PC EQU CYREG_IO_PC_PRT15_PC5
DInN__0__PORT EQU 15
DInN__0__SHIFT EQU 5
DInN__AG EQU CYREG_PRT15_AG
DInN__AMUX EQU CYREG_PRT15_AMUX
DInN__BIE EQU CYREG_PRT15_BIE
DInN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DInN__BYP EQU CYREG_PRT15_BYP
DInN__CTL EQU CYREG_PRT15_CTL
DInN__DM0 EQU CYREG_PRT15_DM0
DInN__DM1 EQU CYREG_PRT15_DM1
DInN__DM2 EQU CYREG_PRT15_DM2
DInN__DR EQU CYREG_PRT15_DR
DInN__INP_DIS EQU CYREG_PRT15_INP_DIS
DInN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DInN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DInN__LCD_EN EQU CYREG_PRT15_LCD_EN
DInN__MASK EQU 0x20
DInN__PORT EQU 15
DInN__PRT EQU CYREG_PRT15_PRT
DInN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DInN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DInN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DInN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DInN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DInN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DInN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DInN__PS EQU CYREG_PRT15_PS
DInN__SHIFT EQU 5
DInN__SLW EQU CYREG_PRT15_SLW

; DInP
DInP__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
DInP__0__MASK EQU 0x10
DInP__0__PC EQU CYREG_IO_PC_PRT15_PC4
DInP__0__PORT EQU 15
DInP__0__SHIFT EQU 4
DInP__AG EQU CYREG_PRT15_AG
DInP__AMUX EQU CYREG_PRT15_AMUX
DInP__BIE EQU CYREG_PRT15_BIE
DInP__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DInP__BYP EQU CYREG_PRT15_BYP
DInP__CTL EQU CYREG_PRT15_CTL
DInP__DM0 EQU CYREG_PRT15_DM0
DInP__DM1 EQU CYREG_PRT15_DM1
DInP__DM2 EQU CYREG_PRT15_DM2
DInP__DR EQU CYREG_PRT15_DR
DInP__INP_DIS EQU CYREG_PRT15_INP_DIS
DInP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DInP__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DInP__LCD_EN EQU CYREG_PRT15_LCD_EN
DInP__MASK EQU 0x10
DInP__PORT EQU 15
DInP__PRT EQU CYREG_PRT15_PRT
DInP__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DInP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DInP__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DInP__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DInP__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DInP__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DInP__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DInP__PS EQU CYREG_PRT15_PS
DInP__SHIFT EQU 4
DInP__SLW EQU CYREG_PRT15_SLW

; DOUT
DOUT__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DOUT__0__MASK EQU 0x20
DOUT__0__PC EQU CYREG_PRT2_PC5
DOUT__0__PORT EQU 2
DOUT__0__SHIFT EQU 5
DOUT__AG EQU CYREG_PRT2_AG
DOUT__AMUX EQU CYREG_PRT2_AMUX
DOUT__BIE EQU CYREG_PRT2_BIE
DOUT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DOUT__BYP EQU CYREG_PRT2_BYP
DOUT__CTL EQU CYREG_PRT2_CTL
DOUT__DM0 EQU CYREG_PRT2_DM0
DOUT__DM1 EQU CYREG_PRT2_DM1
DOUT__DM2 EQU CYREG_PRT2_DM2
DOUT__DR EQU CYREG_PRT2_DR
DOUT__INP_DIS EQU CYREG_PRT2_INP_DIS
DOUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DOUT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DOUT__LCD_EN EQU CYREG_PRT2_LCD_EN
DOUT__MASK EQU 0x20
DOUT__PORT EQU 2
DOUT__PRT EQU CYREG_PRT2_PRT
DOUT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DOUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DOUT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DOUT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DOUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DOUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DOUT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DOUT__PS EQU CYREG_PRT2_PS
DOUT__SHIFT EQU 5
DOUT__SLW EQU CYREG_PRT2_SLW

; INT1
INT1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
INT1__0__MASK EQU 0x01
INT1__0__PC EQU CYREG_PRT3_PC0
INT1__0__PORT EQU 3
INT1__0__SHIFT EQU 0
INT1__AG EQU CYREG_PRT3_AG
INT1__AMUX EQU CYREG_PRT3_AMUX
INT1__BIE EQU CYREG_PRT3_BIE
INT1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
INT1__BYP EQU CYREG_PRT3_BYP
INT1__CTL EQU CYREG_PRT3_CTL
INT1__DM0 EQU CYREG_PRT3_DM0
INT1__DM1 EQU CYREG_PRT3_DM1
INT1__DM2 EQU CYREG_PRT3_DM2
INT1__DR EQU CYREG_PRT3_DR
INT1__INP_DIS EQU CYREG_PRT3_INP_DIS
INT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
INT1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
INT1__LCD_EN EQU CYREG_PRT3_LCD_EN
INT1__MASK EQU 0x01
INT1__PORT EQU 3
INT1__PRT EQU CYREG_PRT3_PRT
INT1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
INT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
INT1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
INT1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
INT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
INT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
INT1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
INT1__PS EQU CYREG_PRT3_PS
INT1__SHIFT EQU 0
INT1__SLW EQU CYREG_PRT3_SLW

; INT2
INT2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
INT2__0__MASK EQU 0x02
INT2__0__PC EQU CYREG_PRT3_PC1
INT2__0__PORT EQU 3
INT2__0__SHIFT EQU 1
INT2__AG EQU CYREG_PRT3_AG
INT2__AMUX EQU CYREG_PRT3_AMUX
INT2__BIE EQU CYREG_PRT3_BIE
INT2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
INT2__BYP EQU CYREG_PRT3_BYP
INT2__CTL EQU CYREG_PRT3_CTL
INT2__DM0 EQU CYREG_PRT3_DM0
INT2__DM1 EQU CYREG_PRT3_DM1
INT2__DM2 EQU CYREG_PRT3_DM2
INT2__DR EQU CYREG_PRT3_DR
INT2__INP_DIS EQU CYREG_PRT3_INP_DIS
INT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
INT2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
INT2__LCD_EN EQU CYREG_PRT3_LCD_EN
INT2__MASK EQU 0x02
INT2__PORT EQU 3
INT2__PRT EQU CYREG_PRT3_PRT
INT2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
INT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
INT2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
INT2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
INT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
INT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
INT2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
INT2__PS EQU CYREG_PRT3_PS
INT2__SHIFT EQU 1
INT2__SLW EQU CYREG_PRT3_SLW

; SCL2
SCL2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
SCL2__0__MASK EQU 0x08
SCL2__0__PC EQU CYREG_PRT3_PC3
SCL2__0__PORT EQU 3
SCL2__0__SHIFT EQU 3
SCL2__AG EQU CYREG_PRT3_AG
SCL2__AMUX EQU CYREG_PRT3_AMUX
SCL2__BIE EQU CYREG_PRT3_BIE
SCL2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCL2__BYP EQU CYREG_PRT3_BYP
SCL2__CTL EQU CYREG_PRT3_CTL
SCL2__DM0 EQU CYREG_PRT3_DM0
SCL2__DM1 EQU CYREG_PRT3_DM1
SCL2__DM2 EQU CYREG_PRT3_DM2
SCL2__DR EQU CYREG_PRT3_DR
SCL2__INP_DIS EQU CYREG_PRT3_INP_DIS
SCL2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCL2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCL2__LCD_EN EQU CYREG_PRT3_LCD_EN
SCL2__MASK EQU 0x08
SCL2__PORT EQU 3
SCL2__PRT EQU CYREG_PRT3_PRT
SCL2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCL2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCL2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCL2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCL2__PS EQU CYREG_PRT3_PS
SCL2__SHIFT EQU 3
SCL2__SLW EQU CYREG_PRT3_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT2_PC4
SCLK__0__PORT EQU 2
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT2_AG
SCLK__AMUX EQU CYREG_PRT2_AMUX
SCLK__BIE EQU CYREG_PRT2_BIE
SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK__BYP EQU CYREG_PRT2_BYP
SCLK__CTL EQU CYREG_PRT2_CTL
SCLK__DM0 EQU CYREG_PRT2_DM0
SCLK__DM1 EQU CYREG_PRT2_DM1
SCLK__DM2 EQU CYREG_PRT2_DM2
SCLK__DR EQU CYREG_PRT2_DR
SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK__MASK EQU 0x10
SCLK__PORT EQU 2
SCLK__PRT EQU CYREG_PRT2_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK__PS EQU CYREG_PRT2_PS
SCLK__SHIFT EQU 4
SCLK__SLW EQU CYREG_PRT2_SLW

; SDI2
SDI2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SDI2__0__MASK EQU 0x20
SDI2__0__PC EQU CYREG_PRT3_PC5
SDI2__0__PORT EQU 3
SDI2__0__SHIFT EQU 5
SDI2__AG EQU CYREG_PRT3_AG
SDI2__AMUX EQU CYREG_PRT3_AMUX
SDI2__BIE EQU CYREG_PRT3_BIE
SDI2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SDI2__BYP EQU CYREG_PRT3_BYP
SDI2__CTL EQU CYREG_PRT3_CTL
SDI2__DM0 EQU CYREG_PRT3_DM0
SDI2__DM1 EQU CYREG_PRT3_DM1
SDI2__DM2 EQU CYREG_PRT3_DM2
SDI2__DR EQU CYREG_PRT3_DR
SDI2__INP_DIS EQU CYREG_PRT3_INP_DIS
SDI2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SDI2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SDI2__LCD_EN EQU CYREG_PRT3_LCD_EN
SDI2__MASK EQU 0x20
SDI2__PORT EQU 3
SDI2__PRT EQU CYREG_PRT3_PRT
SDI2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SDI2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SDI2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SDI2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SDI2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SDI2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SDI2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SDI2__PS EQU CYREG_PRT3_PS
SDI2__SHIFT EQU 5
SDI2__SLW EQU CYREG_PRT3_SLW

; SDO2
SDO2__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
SDO2__0__MASK EQU 0x10
SDO2__0__PC EQU CYREG_PRT3_PC4
SDO2__0__PORT EQU 3
SDO2__0__SHIFT EQU 4
SDO2__AG EQU CYREG_PRT3_AG
SDO2__AMUX EQU CYREG_PRT3_AMUX
SDO2__BIE EQU CYREG_PRT3_BIE
SDO2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SDO2__BYP EQU CYREG_PRT3_BYP
SDO2__CTL EQU CYREG_PRT3_CTL
SDO2__DM0 EQU CYREG_PRT3_DM0
SDO2__DM1 EQU CYREG_PRT3_DM1
SDO2__DM2 EQU CYREG_PRT3_DM2
SDO2__DR EQU CYREG_PRT3_DR
SDO2__INP_DIS EQU CYREG_PRT3_INP_DIS
SDO2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SDO2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SDO2__LCD_EN EQU CYREG_PRT3_LCD_EN
SDO2__MASK EQU 0x10
SDO2__PORT EQU 3
SDO2__PRT EQU CYREG_PRT3_PRT
SDO2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SDO2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SDO2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SDO2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SDO2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SDO2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SDO2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SDO2__PS EQU CYREG_PRT3_PS
SDO2__SHIFT EQU 4
SDO2__SLW EQU CYREG_PRT3_SLW

; TEST
TEST_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
TEST_2__0__MASK EQU 0x20
TEST_2__0__PC EQU CYREG_PRT1_PC5
TEST_2__0__PORT EQU 1
TEST_2__0__SHIFT EQU 5
TEST_2__AG EQU CYREG_PRT1_AG
TEST_2__AMUX EQU CYREG_PRT1_AMUX
TEST_2__BIE EQU CYREG_PRT1_BIE
TEST_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TEST_2__BYP EQU CYREG_PRT1_BYP
TEST_2__CTL EQU CYREG_PRT1_CTL
TEST_2__DM0 EQU CYREG_PRT1_DM0
TEST_2__DM1 EQU CYREG_PRT1_DM1
TEST_2__DM2 EQU CYREG_PRT1_DM2
TEST_2__DR EQU CYREG_PRT1_DR
TEST_2__INP_DIS EQU CYREG_PRT1_INP_DIS
TEST_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TEST_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TEST_2__LCD_EN EQU CYREG_PRT1_LCD_EN
TEST_2__MASK EQU 0x20
TEST_2__PORT EQU 1
TEST_2__PRT EQU CYREG_PRT1_PRT
TEST_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TEST_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TEST_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TEST_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TEST_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TEST_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TEST_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TEST_2__PS EQU CYREG_PRT1_PS
TEST_2__SHIFT EQU 5
TEST_2__SLW EQU CYREG_PRT1_SLW
TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
TEST_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
TEST_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
TEST_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
TEST_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
TEST_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
TEST_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
TEST_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
TEST_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
TEST_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
TEST_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
TEST_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
TEST_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
TEST_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
TEST_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
TEST_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
TEST_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
TEST_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
TEST_PWMUDB_genblk7_dbctrlreg__0__MASK EQU 0x01
TEST_PWMUDB_genblk7_dbctrlreg__0__POS EQU 0
TEST_PWMUDB_genblk7_dbctrlreg__1__MASK EQU 0x02
TEST_PWMUDB_genblk7_dbctrlreg__1__POS EQU 1
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
TEST_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
TEST_PWMUDB_genblk7_dbctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
TEST_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
TEST_PWMUDB_genblk7_dbctrlreg__MASK EQU 0x03
TEST_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TEST_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TEST_PWMUDB_genblk7_dbctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
TEST_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
TEST_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
TEST_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
TEST_PWMUDB_genblk8_stsreg__2__POS EQU 2
TEST_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
TEST_PWMUDB_genblk8_stsreg__3__POS EQU 3
TEST_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
TEST_PWMUDB_genblk8_stsreg__5__POS EQU 5
TEST_PWMUDB_genblk8_stsreg__MASK EQU 0x2C
TEST_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
TEST_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TEST_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TEST_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
TEST_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
TEST_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
TEST_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
TEST_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
TEST_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
TEST_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
TEST_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
TEST_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
TEST_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
TEST_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
TEST_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
TEST_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
TEST_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
TEST_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
TEST_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
TEST_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
TEST_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
TEST_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
TEST_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
TEST_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
TEST_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
TEST_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
TEST_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
TEST_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
TEST_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
TEST_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
TEST_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
TEST_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
TEST_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
TEST_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
TEST_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
TEST_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
TEST_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
TEST_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
TEST_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
TEST_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
TEST_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
TEST_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
TEST_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
TEST_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
TEST_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; DRDYn
DRDYn__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
DRDYn__0__MASK EQU 0x40
DRDYn__0__PC EQU CYREG_PRT2_PC6
DRDYn__0__PORT EQU 2
DRDYn__0__SHIFT EQU 6
DRDYn__AG EQU CYREG_PRT2_AG
DRDYn__AMUX EQU CYREG_PRT2_AMUX
DRDYn__BIE EQU CYREG_PRT2_BIE
DRDYn__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DRDYn__BYP EQU CYREG_PRT2_BYP
DRDYn__CTL EQU CYREG_PRT2_CTL
DRDYn__DM0 EQU CYREG_PRT2_DM0
DRDYn__DM1 EQU CYREG_PRT2_DM1
DRDYn__DM2 EQU CYREG_PRT2_DM2
DRDYn__DR EQU CYREG_PRT2_DR
DRDYn__INP_DIS EQU CYREG_PRT2_INP_DIS
DRDYn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DRDYn__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DRDYn__LCD_EN EQU CYREG_PRT2_LCD_EN
DRDYn__MASK EQU 0x40
DRDYn__PORT EQU 2
DRDYn__PRT EQU CYREG_PRT2_PRT
DRDYn__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DRDYn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DRDYn__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DRDYn__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DRDYn__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DRDYn__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DRDYn__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DRDYn__PS EQU CYREG_PRT2_PS
DRDYn__SHIFT EQU 6
DRDYn__SLW EQU CYREG_PRT2_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT1_PC6
Pin_1__0__PORT EQU 1
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT1_AG
Pin_1__AMUX EQU CYREG_PRT1_AMUX
Pin_1__BIE EQU CYREG_PRT1_BIE
Pin_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1__BYP EQU CYREG_PRT1_BYP
Pin_1__CTL EQU CYREG_PRT1_CTL
Pin_1__DM0 EQU CYREG_PRT1_DM0
Pin_1__DM1 EQU CYREG_PRT1_DM1
Pin_1__DM2 EQU CYREG_PRT1_DM2
Pin_1__DR EQU CYREG_PRT1_DR
Pin_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 1
Pin_1__PRT EQU CYREG_PRT1_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1__PS EQU CYREG_PRT1_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT1_SLW

; Comp_1
Comp_1_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_1_ctComp__CMP_MASK EQU 0x04
Comp_1_ctComp__CMP_NUMBER EQU 2
Comp_1_ctComp__CR EQU CYREG_CMP2_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x04
Comp_1_ctComp__LUT__MSK_SHIFT EQU 2
Comp_1_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x04
Comp_1_ctComp__LUT__SR_SHIFT EQU 2
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x04
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x04
Comp_1_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x04
Comp_1_ctComp__WRK_SHIFT EQU 2

; Comp_2
Comp_2_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_2_ctComp__CMP_MASK EQU 0x01
Comp_2_ctComp__CMP_NUMBER EQU 0
Comp_2_ctComp__CR EQU CYREG_CMP0_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x01
Comp_2_ctComp__LUT__MSK_SHIFT EQU 0
Comp_2_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x01
Comp_2_ctComp__LUT__SR_SHIFT EQU 0
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x01
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x01
Comp_2_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x01
Comp_2_ctComp__WRK_SHIFT EQU 0

; DOut1N
DOut1N__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
DOut1N__0__MASK EQU 0x02
DOut1N__0__PC EQU CYREG_PRT12_PC1
DOut1N__0__PORT EQU 12
DOut1N__0__SHIFT EQU 1
DOut1N__AG EQU CYREG_PRT12_AG
DOut1N__BIE EQU CYREG_PRT12_BIE
DOut1N__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut1N__BYP EQU CYREG_PRT12_BYP
DOut1N__DM0 EQU CYREG_PRT12_DM0
DOut1N__DM1 EQU CYREG_PRT12_DM1
DOut1N__DM2 EQU CYREG_PRT12_DM2
DOut1N__DR EQU CYREG_PRT12_DR
DOut1N__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut1N__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut1N__MASK EQU 0x02
DOut1N__PORT EQU 12
DOut1N__PRT EQU CYREG_PRT12_PRT
DOut1N__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut1N__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut1N__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut1N__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut1N__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut1N__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut1N__PS EQU CYREG_PRT12_PS
DOut1N__SHIFT EQU 1
DOut1N__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut1N__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut1N__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut1N__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut1N__SLW EQU CYREG_PRT12_SLW

; DOut1P
DOut1P__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
DOut1P__0__MASK EQU 0x01
DOut1P__0__PC EQU CYREG_PRT12_PC0
DOut1P__0__PORT EQU 12
DOut1P__0__SHIFT EQU 0
DOut1P__AG EQU CYREG_PRT12_AG
DOut1P__BIE EQU CYREG_PRT12_BIE
DOut1P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut1P__BYP EQU CYREG_PRT12_BYP
DOut1P__DM0 EQU CYREG_PRT12_DM0
DOut1P__DM1 EQU CYREG_PRT12_DM1
DOut1P__DM2 EQU CYREG_PRT12_DM2
DOut1P__DR EQU CYREG_PRT12_DR
DOut1P__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut1P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut1P__MASK EQU 0x01
DOut1P__PORT EQU 12
DOut1P__PRT EQU CYREG_PRT12_PRT
DOut1P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut1P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut1P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut1P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut1P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut1P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut1P__PS EQU CYREG_PRT12_PS
DOut1P__SHIFT EQU 0
DOut1P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut1P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut1P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut1P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut1P__SLW EQU CYREG_PRT12_SLW

; Period
Period_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Period_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Period_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Period_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Period_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Period_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Period_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Period_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Period_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Period_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Period_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Period_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Period_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Period_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Period_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Period_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Period_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Period_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Period_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Period_bSR_StsReg__0__MASK EQU 0x01
Period_bSR_StsReg__0__POS EQU 0
Period_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Period_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Period_bSR_StsReg__3__MASK EQU 0x08
Period_bSR_StsReg__3__POS EQU 3
Period_bSR_StsReg__4__MASK EQU 0x10
Period_bSR_StsReg__4__POS EQU 4
Period_bSR_StsReg__5__MASK EQU 0x20
Period_bSR_StsReg__5__POS EQU 5
Period_bSR_StsReg__6__MASK EQU 0x40
Period_bSR_StsReg__6__POS EQU 6
Period_bSR_StsReg__MASK EQU 0x79
Period_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
Period_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Period_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Period_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Period_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Period_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Period_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
Period_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Period_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Period_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Period_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Period_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Period_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
Period_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Period_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Period_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Period_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Period_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

; Vout_1
Vout_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Vout_1__0__MASK EQU 0x02
Vout_1__0__PC EQU CYREG_PRT0_PC1
Vout_1__0__PORT EQU 0
Vout_1__0__SHIFT EQU 1
Vout_1__AG EQU CYREG_PRT0_AG
Vout_1__AMUX EQU CYREG_PRT0_AMUX
Vout_1__BIE EQU CYREG_PRT0_BIE
Vout_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vout_1__BYP EQU CYREG_PRT0_BYP
Vout_1__CTL EQU CYREG_PRT0_CTL
Vout_1__DM0 EQU CYREG_PRT0_DM0
Vout_1__DM1 EQU CYREG_PRT0_DM1
Vout_1__DM2 EQU CYREG_PRT0_DM2
Vout_1__DR EQU CYREG_PRT0_DR
Vout_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Vout_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vout_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vout_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Vout_1__MASK EQU 0x02
Vout_1__PORT EQU 0
Vout_1__PRT EQU CYREG_PRT0_PRT
Vout_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vout_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vout_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vout_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vout_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vout_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vout_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vout_1__PS EQU CYREG_PRT0_PS
Vout_1__SHIFT EQU 1
Vout_1__SLW EQU CYREG_PRT0_SLW

; Waiter
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Waiter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Waiter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Waiter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Waiter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Waiter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Waiter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Waiter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Waiter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Waiter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Waiter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Waiter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Waiter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Waiter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Waiter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Waiter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Waiter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Waiter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Waiter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Waiter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Waiter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Waiter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Waiter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Waiter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Waiter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

; CLK_ADJ
CLK_ADJ__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
CLK_ADJ__0__MASK EQU 0x01
CLK_ADJ__0__PC EQU CYREG_PRT0_PC0
CLK_ADJ__0__PORT EQU 0
CLK_ADJ__0__SHIFT EQU 0
CLK_ADJ__AG EQU CYREG_PRT0_AG
CLK_ADJ__AMUX EQU CYREG_PRT0_AMUX
CLK_ADJ__BIE EQU CYREG_PRT0_BIE
CLK_ADJ__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CLK_ADJ__BYP EQU CYREG_PRT0_BYP
CLK_ADJ__CTL EQU CYREG_PRT0_CTL
CLK_ADJ__DM0 EQU CYREG_PRT0_DM0
CLK_ADJ__DM1 EQU CYREG_PRT0_DM1
CLK_ADJ__DM2 EQU CYREG_PRT0_DM2
CLK_ADJ__DR EQU CYREG_PRT0_DR
CLK_ADJ__INP_DIS EQU CYREG_PRT0_INP_DIS
CLK_ADJ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CLK_ADJ__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CLK_ADJ__LCD_EN EQU CYREG_PRT0_LCD_EN
CLK_ADJ__MASK EQU 0x01
CLK_ADJ__PORT EQU 0
CLK_ADJ__PRT EQU CYREG_PRT0_PRT
CLK_ADJ__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CLK_ADJ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CLK_ADJ__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CLK_ADJ__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CLK_ADJ__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CLK_ADJ__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CLK_ADJ__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CLK_ADJ__PS EQU CYREG_PRT0_PS
CLK_ADJ__SHIFT EQU 0
CLK_ADJ__SLW EQU CYREG_PRT0_SLW

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x01
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x02
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x02

; Clock_9
Clock_9__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_9__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_9__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_9__CFG2_SRC_SEL_MASK EQU 0x07
Clock_9__INDEX EQU 0x02
Clock_9__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_9__PM_ACT_MSK EQU 0x04
Clock_9__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_9__PM_STBY_MSK EQU 0x04

; Opamp_1
Opamp_1_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x01
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x01
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; SPI_ADC
SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPI_ADC_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPI_ADC_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPI_ADC_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPI_ADC_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPI_ADC_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPI_ADC_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPI_ADC_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_ADC_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
SPI_ADC_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_ADC_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
SPI_ADC_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_ADC_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_ADC_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_ADC_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
SPI_ADC_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_ADC_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPI_ADC_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
SPI_ADC_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_ADC_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_ADC_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_ADC_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_ADC_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_ADC_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
SPI_ADC_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_ADC_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPI_ADC_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_ADC_BSPIM_RxStsReg__4__POS EQU 4
SPI_ADC_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_ADC_BSPIM_RxStsReg__5__POS EQU 5
SPI_ADC_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_ADC_BSPIM_RxStsReg__6__POS EQU 6
SPI_ADC_BSPIM_RxStsReg__MASK EQU 0x70
SPI_ADC_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPI_ADC_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_ADC_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_ADC_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_ADC_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_ADC_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_ADC_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
SPI_ADC_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
SPI_ADC_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB03_A0
SPI_ADC_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB03_A1
SPI_ADC_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
SPI_ADC_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB03_D0
SPI_ADC_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB03_D1
SPI_ADC_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPI_ADC_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
SPI_ADC_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB03_F0
SPI_ADC_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB03_F1
SPI_ADC_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPI_ADC_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPI_ADC_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_ADC_BSPIM_TxStsReg__0__POS EQU 0
SPI_ADC_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_ADC_BSPIM_TxStsReg__1__POS EQU 1
SPI_ADC_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_ADC_BSPIM_TxStsReg__2__POS EQU 2
SPI_ADC_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_ADC_BSPIM_TxStsReg__3__POS EQU 3
SPI_ADC_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_ADC_BSPIM_TxStsReg__4__POS EQU 4
SPI_ADC_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_ADC_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPI_ADC_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPI_ADC_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
SPI_ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPI_ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPI_ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPI_ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_ADC_IntClock__INDEX EQU 0x03
SPI_ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_ADC_IntClock__PM_ACT_MSK EQU 0x08
SPI_ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_ADC_IntClock__PM_STBY_MSK EQU 0x08
SPI_ADC_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_ADC_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_ADC_RxInternalInterrupt__INTC_MASK EQU 0x04
SPI_ADC_RxInternalInterrupt__INTC_NUMBER EQU 2
SPI_ADC_RxInternalInterrupt__INTC_PRIOR_NUM EQU 5
SPI_ADC_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPI_ADC_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_ADC_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPI_ADC_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_ADC_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_ADC_TxInternalInterrupt__INTC_MASK EQU 0x08
SPI_ADC_TxInternalInterrupt__INTC_NUMBER EQU 3
SPI_ADC_TxInternalInterrupt__INTC_PRIOR_NUM EQU 6
SPI_ADC_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPI_ADC_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_ADC_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; Comp_low
Comp_low_Sync_ctrl_reg__0__MASK EQU 0x01
Comp_low_Sync_ctrl_reg__0__POS EQU 0
Comp_low_Sync_ctrl_reg__1__MASK EQU 0x02
Comp_low_Sync_ctrl_reg__1__POS EQU 1
Comp_low_Sync_ctrl_reg__2__MASK EQU 0x04
Comp_low_Sync_ctrl_reg__2__POS EQU 2
Comp_low_Sync_ctrl_reg__3__MASK EQU 0x08
Comp_low_Sync_ctrl_reg__3__POS EQU 3
Comp_low_Sync_ctrl_reg__4__MASK EQU 0x10
Comp_low_Sync_ctrl_reg__4__POS EQU 4
Comp_low_Sync_ctrl_reg__5__MASK EQU 0x20
Comp_low_Sync_ctrl_reg__5__POS EQU 5
Comp_low_Sync_ctrl_reg__6__MASK EQU 0x40
Comp_low_Sync_ctrl_reg__6__POS EQU 6
Comp_low_Sync_ctrl_reg__7__MASK EQU 0x80
Comp_low_Sync_ctrl_reg__7__POS EQU 7
Comp_low_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Comp_low_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Comp_low_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Comp_low_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Comp_low_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Comp_low_Sync_ctrl_reg__MASK EQU 0xFF
Comp_low_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Comp_low_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Comp_low_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; EndFrame
EndFrame__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EndFrame__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EndFrame__INTC_MASK EQU 0x01
EndFrame__INTC_NUMBER EQU 0
EndFrame__INTC_PRIOR_NUM EQU 5
EndFrame__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
EndFrame__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EndFrame__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SigmaReg
SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
SigmaReg_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
SigmaReg_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB01_A0
SigmaReg_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB01_A1
SigmaReg_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
SigmaReg_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB01_D0
SigmaReg_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB01_D1
SigmaReg_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SigmaReg_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
SigmaReg_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB01_F0
SigmaReg_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB01_F1
SigmaReg_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SigmaReg_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SigmaReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SigmaReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SigmaReg_bSR_StsReg__3__MASK EQU 0x08
SigmaReg_bSR_StsReg__3__POS EQU 3
SigmaReg_bSR_StsReg__4__MASK EQU 0x10
SigmaReg_bSR_StsReg__4__POS EQU 4
SigmaReg_bSR_StsReg__5__MASK EQU 0x20
SigmaReg_bSR_StsReg__5__POS EQU 5
SigmaReg_bSR_StsReg__6__MASK EQU 0x40
SigmaReg_bSR_StsReg__6__POS EQU 6
SigmaReg_bSR_StsReg__MASK EQU 0x78
SigmaReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
SigmaReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SigmaReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SigmaReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SigmaReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
SigmaReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
SigmaReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
SigmaReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SigmaReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB01_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SigmaReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

; isr_DRDY
isr_DRDY__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_DRDY__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_DRDY__INTC_MASK EQU 0x20
isr_DRDY__INTC_NUMBER EQU 5
isr_DRDY__INTC_PRIOR_NUM EQU 7
isr_DRDY__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_DRDY__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_DRDY__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Comp_high
Comp_high_Sync_ctrl_reg__0__MASK EQU 0x01
Comp_high_Sync_ctrl_reg__0__POS EQU 0
Comp_high_Sync_ctrl_reg__1__MASK EQU 0x02
Comp_high_Sync_ctrl_reg__1__POS EQU 1
Comp_high_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Comp_high_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Comp_high_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Comp_high_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Comp_high_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Comp_high_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Comp_high_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Comp_high_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Comp_high_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Comp_high_Sync_ctrl_reg__2__MASK EQU 0x04
Comp_high_Sync_ctrl_reg__2__POS EQU 2
Comp_high_Sync_ctrl_reg__3__MASK EQU 0x08
Comp_high_Sync_ctrl_reg__3__POS EQU 3
Comp_high_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Comp_high_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Comp_high_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Comp_high_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Comp_high_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Comp_high_Sync_ctrl_reg__MASK EQU 0x0F
Comp_high_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Comp_high_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Comp_high_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; SPIM_MEMS
SPIM_MEMS_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_MEMS_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_MEMS_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_MEMS_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_MEMS_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_MEMS_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_MEMS_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_MEMS_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_MEMS_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_MEMS_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_MEMS_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_MEMS_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_MEMS_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_MEMS_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_MEMS_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_MEMS_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_MEMS_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_MEMS_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_MEMS_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_MEMS_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_MEMS_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_MEMS_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_MEMS_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_MEMS_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_MEMS_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_MEMS_BSPIM_RxStsReg__4__POS EQU 4
SPIM_MEMS_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_MEMS_BSPIM_RxStsReg__5__POS EQU 5
SPIM_MEMS_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_MEMS_BSPIM_RxStsReg__6__POS EQU 6
SPIM_MEMS_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_MEMS_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_MEMS_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_MEMS_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
SPIM_MEMS_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
SPIM_MEMS_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB05_A0
SPIM_MEMS_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB05_A1
SPIM_MEMS_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
SPIM_MEMS_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB05_D0
SPIM_MEMS_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB05_D1
SPIM_MEMS_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_MEMS_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
SPIM_MEMS_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB05_F0
SPIM_MEMS_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB05_F1
SPIM_MEMS_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_MEMS_BSPIM_TxStsReg__0__POS EQU 0
SPIM_MEMS_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_MEMS_BSPIM_TxStsReg__1__POS EQU 1
SPIM_MEMS_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_MEMS_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_MEMS_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_MEMS_BSPIM_TxStsReg__2__POS EQU 2
SPIM_MEMS_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_MEMS_BSPIM_TxStsReg__3__POS EQU 3
SPIM_MEMS_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_MEMS_BSPIM_TxStsReg__4__POS EQU 4
SPIM_MEMS_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_MEMS_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_MEMS_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_MEMS_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
SPIM_MEMS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
SPIM_MEMS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
SPIM_MEMS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
SPIM_MEMS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_MEMS_IntClock__INDEX EQU 0x04
SPIM_MEMS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_MEMS_IntClock__PM_ACT_MSK EQU 0x10
SPIM_MEMS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_MEMS_IntClock__PM_STBY_MSK EQU 0x10

; START_PIN
START_PIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
START_PIN__0__MASK EQU 0x04
START_PIN__0__PC EQU CYREG_PRT2_PC2
START_PIN__0__PORT EQU 2
START_PIN__0__SHIFT EQU 2
START_PIN__AG EQU CYREG_PRT2_AG
START_PIN__AMUX EQU CYREG_PRT2_AMUX
START_PIN__BIE EQU CYREG_PRT2_BIE
START_PIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
START_PIN__BYP EQU CYREG_PRT2_BYP
START_PIN__CTL EQU CYREG_PRT2_CTL
START_PIN__DM0 EQU CYREG_PRT2_DM0
START_PIN__DM1 EQU CYREG_PRT2_DM1
START_PIN__DM2 EQU CYREG_PRT2_DM2
START_PIN__DR EQU CYREG_PRT2_DR
START_PIN__INP_DIS EQU CYREG_PRT2_INP_DIS
START_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
START_PIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
START_PIN__LCD_EN EQU CYREG_PRT2_LCD_EN
START_PIN__MASK EQU 0x04
START_PIN__PORT EQU 2
START_PIN__PRT EQU CYREG_PRT2_PRT
START_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
START_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
START_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
START_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
START_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
START_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
START_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
START_PIN__PS EQU CYREG_PRT2_PS
START_PIN__SHIFT EQU 2
START_PIN__SLW EQU CYREG_PRT2_SLW

; CH32kHZ_IN
CH32kHZ_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
CH32kHZ_IN__0__MASK EQU 0x04
CH32kHZ_IN__0__PC EQU CYREG_IO_PC_PRT15_PC2
CH32kHZ_IN__0__PORT EQU 15
CH32kHZ_IN__0__SHIFT EQU 2
CH32kHZ_IN__AG EQU CYREG_PRT15_AG
CH32kHZ_IN__AMUX EQU CYREG_PRT15_AMUX
CH32kHZ_IN__BIE EQU CYREG_PRT15_BIE
CH32kHZ_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CH32kHZ_IN__BYP EQU CYREG_PRT15_BYP
CH32kHZ_IN__CTL EQU CYREG_PRT15_CTL
CH32kHZ_IN__DM0 EQU CYREG_PRT15_DM0
CH32kHZ_IN__DM1 EQU CYREG_PRT15_DM1
CH32kHZ_IN__DM2 EQU CYREG_PRT15_DM2
CH32kHZ_IN__DR EQU CYREG_PRT15_DR
CH32kHZ_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
CH32kHZ_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CH32kHZ_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CH32kHZ_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
CH32kHZ_IN__MASK EQU 0x04
CH32kHZ_IN__PORT EQU 15
CH32kHZ_IN__PRT EQU CYREG_PRT15_PRT
CH32kHZ_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CH32kHZ_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CH32kHZ_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CH32kHZ_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CH32kHZ_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CH32kHZ_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CH32kHZ_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CH32kHZ_IN__PS EQU CYREG_PRT15_PS
CH32kHZ_IN__SHIFT EQU 2
CH32kHZ_IN__SLW EQU CYREG_PRT15_SLW

; FrameAllow
FrameAllow_Sync_ctrl_reg__0__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__0__POS EQU 0
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FrameAllow_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
FrameAllow_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
FrameAllow_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
FrameAllow_Sync_ctrl_reg__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Out_TikTak
Out_TikTak__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Out_TikTak__0__MASK EQU 0x02
Out_TikTak__0__PC EQU CYREG_PRT2_PC1
Out_TikTak__0__PORT EQU 2
Out_TikTak__0__SHIFT EQU 1
Out_TikTak__AG EQU CYREG_PRT2_AG
Out_TikTak__AMUX EQU CYREG_PRT2_AMUX
Out_TikTak__BIE EQU CYREG_PRT2_BIE
Out_TikTak__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_TikTak__BYP EQU CYREG_PRT2_BYP
Out_TikTak__CTL EQU CYREG_PRT2_CTL
Out_TikTak__DM0 EQU CYREG_PRT2_DM0
Out_TikTak__DM1 EQU CYREG_PRT2_DM1
Out_TikTak__DM2 EQU CYREG_PRT2_DM2
Out_TikTak__DR EQU CYREG_PRT2_DR
Out_TikTak__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_TikTak__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Out_TikTak__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_TikTak__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_TikTak__MASK EQU 0x02
Out_TikTak__PORT EQU 2
Out_TikTak__PRT EQU CYREG_PRT2_PRT
Out_TikTak__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_TikTak__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_TikTak__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_TikTak__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_TikTak__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_TikTak__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_TikTak__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_TikTak__PS EQU CYREG_PRT2_PS
Out_TikTak__SHIFT EQU 1
Out_TikTak__SLW EQU CYREG_PRT2_SLW

; Pin_test11
Pin_test11__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_test11__0__MASK EQU 0x20
Pin_test11__0__PC EQU CYREG_PRT12_PC5
Pin_test11__0__PORT EQU 12
Pin_test11__0__SHIFT EQU 5
Pin_test11__AG EQU CYREG_PRT12_AG
Pin_test11__BIE EQU CYREG_PRT12_BIE
Pin_test11__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_test11__BYP EQU CYREG_PRT12_BYP
Pin_test11__DM0 EQU CYREG_PRT12_DM0
Pin_test11__DM1 EQU CYREG_PRT12_DM1
Pin_test11__DM2 EQU CYREG_PRT12_DM2
Pin_test11__DR EQU CYREG_PRT12_DR
Pin_test11__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_test11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_test11__MASK EQU 0x20
Pin_test11__PORT EQU 12
Pin_test11__PRT EQU CYREG_PRT12_PRT
Pin_test11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_test11__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_test11__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_test11__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_test11__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_test11__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_test11__PS EQU CYREG_PRT12_PS
Pin_test11__SHIFT EQU 5
Pin_test11__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_test11__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_test11__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_test11__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_test11__SLW EQU CYREG_PRT12_SLW

; Pin_test12
Pin_test12__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Pin_test12__0__MASK EQU 0x80
Pin_test12__0__PC EQU CYREG_PRT12_PC7
Pin_test12__0__PORT EQU 12
Pin_test12__0__SHIFT EQU 7
Pin_test12__AG EQU CYREG_PRT12_AG
Pin_test12__BIE EQU CYREG_PRT12_BIE
Pin_test12__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_test12__BYP EQU CYREG_PRT12_BYP
Pin_test12__DM0 EQU CYREG_PRT12_DM0
Pin_test12__DM1 EQU CYREG_PRT12_DM1
Pin_test12__DM2 EQU CYREG_PRT12_DM2
Pin_test12__DR EQU CYREG_PRT12_DR
Pin_test12__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_test12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_test12__MASK EQU 0x80
Pin_test12__PORT EQU 12
Pin_test12__PRT EQU CYREG_PRT12_PRT
Pin_test12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_test12__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_test12__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_test12__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_test12__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_test12__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_test12__PS EQU CYREG_PRT12_PS
Pin_test12__SHIFT EQU 7
Pin_test12__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_test12__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_test12__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_test12__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_test12__SLW EQU CYREG_PRT12_SLW

; Pin_test21
Pin_test21__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Pin_test21__0__MASK EQU 0x40
Pin_test21__0__PC EQU CYREG_PRT12_PC6
Pin_test21__0__PORT EQU 12
Pin_test21__0__SHIFT EQU 6
Pin_test21__AG EQU CYREG_PRT12_AG
Pin_test21__BIE EQU CYREG_PRT12_BIE
Pin_test21__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_test21__BYP EQU CYREG_PRT12_BYP
Pin_test21__DM0 EQU CYREG_PRT12_DM0
Pin_test21__DM1 EQU CYREG_PRT12_DM1
Pin_test21__DM2 EQU CYREG_PRT12_DM2
Pin_test21__DR EQU CYREG_PRT12_DR
Pin_test21__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_test21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_test21__MASK EQU 0x40
Pin_test21__PORT EQU 12
Pin_test21__PRT EQU CYREG_PRT12_PRT
Pin_test21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_test21__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_test21__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_test21__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_test21__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_test21__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_test21__PS EQU CYREG_PRT12_PS
Pin_test21__SHIFT EQU 6
Pin_test21__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_test21__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_test21__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_test21__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_test21__SLW EQU CYREG_PRT12_SLW

; Pin_test22
Pin_test22__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_test22__0__MASK EQU 0x10
Pin_test22__0__PC EQU CYREG_PRT12_PC4
Pin_test22__0__PORT EQU 12
Pin_test22__0__SHIFT EQU 4
Pin_test22__AG EQU CYREG_PRT12_AG
Pin_test22__BIE EQU CYREG_PRT12_BIE
Pin_test22__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_test22__BYP EQU CYREG_PRT12_BYP
Pin_test22__DM0 EQU CYREG_PRT12_DM0
Pin_test22__DM1 EQU CYREG_PRT12_DM1
Pin_test22__DM2 EQU CYREG_PRT12_DM2
Pin_test22__DR EQU CYREG_PRT12_DR
Pin_test22__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_test22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_test22__MASK EQU 0x10
Pin_test22__PORT EQU 12
Pin_test22__PRT EQU CYREG_PRT12_PRT
Pin_test22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_test22__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_test22__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_test22__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_test22__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_test22__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_test22__PS EQU CYREG_PRT12_PS
Pin_test22__SHIFT EQU 4
Pin_test22__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_test22__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_test22__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_test22__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_test22__SLW EQU CYREG_PRT12_SLW

; CH32kHZ_OUT
CH32kHZ_OUT__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
CH32kHZ_OUT__0__MASK EQU 0x08
CH32kHZ_OUT__0__PC EQU CYREG_IO_PC_PRT15_PC3
CH32kHZ_OUT__0__PORT EQU 15
CH32kHZ_OUT__0__SHIFT EQU 3
CH32kHZ_OUT__AG EQU CYREG_PRT15_AG
CH32kHZ_OUT__AMUX EQU CYREG_PRT15_AMUX
CH32kHZ_OUT__BIE EQU CYREG_PRT15_BIE
CH32kHZ_OUT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CH32kHZ_OUT__BYP EQU CYREG_PRT15_BYP
CH32kHZ_OUT__CTL EQU CYREG_PRT15_CTL
CH32kHZ_OUT__DM0 EQU CYREG_PRT15_DM0
CH32kHZ_OUT__DM1 EQU CYREG_PRT15_DM1
CH32kHZ_OUT__DM2 EQU CYREG_PRT15_DM2
CH32kHZ_OUT__DR EQU CYREG_PRT15_DR
CH32kHZ_OUT__INP_DIS EQU CYREG_PRT15_INP_DIS
CH32kHZ_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CH32kHZ_OUT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CH32kHZ_OUT__LCD_EN EQU CYREG_PRT15_LCD_EN
CH32kHZ_OUT__MASK EQU 0x08
CH32kHZ_OUT__PORT EQU 15
CH32kHZ_OUT__PRT EQU CYREG_PRT15_PRT
CH32kHZ_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CH32kHZ_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CH32kHZ_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CH32kHZ_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CH32kHZ_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CH32kHZ_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CH32kHZ_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CH32kHZ_OUT__PS EQU CYREG_PRT15_PS
CH32kHZ_OUT__SHIFT EQU 3
CH32kHZ_OUT__SLW EQU CYREG_PRT15_SLW

; Capture_low
Capture_low_sts_sts_reg__0__MASK EQU 0x01
Capture_low_sts_sts_reg__0__POS EQU 0
Capture_low_sts_sts_reg__1__MASK EQU 0x02
Capture_low_sts_sts_reg__1__POS EQU 1
Capture_low_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Capture_low_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Capture_low_sts_sts_reg__2__MASK EQU 0x04
Capture_low_sts_sts_reg__2__POS EQU 2
Capture_low_sts_sts_reg__3__MASK EQU 0x08
Capture_low_sts_sts_reg__3__POS EQU 3
Capture_low_sts_sts_reg__4__MASK EQU 0x10
Capture_low_sts_sts_reg__4__POS EQU 4
Capture_low_sts_sts_reg__5__MASK EQU 0x20
Capture_low_sts_sts_reg__5__POS EQU 5
Capture_low_sts_sts_reg__6__MASK EQU 0x40
Capture_low_sts_sts_reg__6__POS EQU 6
Capture_low_sts_sts_reg__7__MASK EQU 0x80
Capture_low_sts_sts_reg__7__POS EQU 7
Capture_low_sts_sts_reg__MASK EQU 0xFF
Capture_low_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
Capture_low_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Capture_low_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Capture_low_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Capture_low_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Capture_low_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Capture_low_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

; WordShifted
WordShifted__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
WordShifted__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
WordShifted__INTC_MASK EQU 0x02
WordShifted__INTC_NUMBER EQU 1
WordShifted__INTC_PRIOR_NUM EQU 4
WordShifted__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
WordShifted__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
WordShifted__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; cap_comp_tc
cap_comp_tc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
cap_comp_tc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
cap_comp_tc__INTC_MASK EQU 0x10
cap_comp_tc__INTC_NUMBER EQU 4
cap_comp_tc__INTC_PRIOR_NUM EQU 3
cap_comp_tc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
cap_comp_tc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
cap_comp_tc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Boundary8bit
Boundary8bit_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Boundary8bit_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Boundary8bit_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Boundary8bit_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Boundary8bit_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Boundary8bit_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Boundary8bit_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Boundary8bit_CounterHW__PER0 EQU CYREG_TMR0_PER0
Boundary8bit_CounterHW__PER1 EQU CYREG_TMR0_PER1
Boundary8bit_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Boundary8bit_CounterHW__PM_ACT_MSK EQU 0x01
Boundary8bit_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Boundary8bit_CounterHW__PM_STBY_MSK EQU 0x01
Boundary8bit_CounterHW__RT0 EQU CYREG_TMR0_RT0
Boundary8bit_CounterHW__RT1 EQU CYREG_TMR0_RT1
Boundary8bit_CounterHW__SR0 EQU CYREG_TMR0_SR0

; Capture_high
Capture_high_sts_sts_reg__0__MASK EQU 0x01
Capture_high_sts_sts_reg__0__POS EQU 0
Capture_high_sts_sts_reg__1__MASK EQU 0x02
Capture_high_sts_sts_reg__1__POS EQU 1
Capture_high_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Capture_high_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Capture_high_sts_sts_reg__2__MASK EQU 0x04
Capture_high_sts_sts_reg__2__POS EQU 2
Capture_high_sts_sts_reg__3__MASK EQU 0x08
Capture_high_sts_sts_reg__3__POS EQU 3
Capture_high_sts_sts_reg__4__MASK EQU 0x10
Capture_high_sts_sts_reg__4__POS EQU 4
Capture_high_sts_sts_reg__5__MASK EQU 0x20
Capture_high_sts_sts_reg__5__POS EQU 5
Capture_high_sts_sts_reg__6__MASK EQU 0x40
Capture_high_sts_sts_reg__6__POS EQU 6
Capture_high_sts_sts_reg__7__MASK EQU 0x80
Capture_high_sts_sts_reg__7__POS EQU 7
Capture_high_sts_sts_reg__MASK EQU 0xFF
Capture_high_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB09_MSK
Capture_high_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Capture_high_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Capture_high_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Capture_high_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Capture_high_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Capture_high_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB09_ST

; BitCounterDec
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
BitCounterDec_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
BitCounterDec_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
BitCounterDec_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
BitCounterDec_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
BitCounterDec_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
BitCounterDec_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
BitCounterDec_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
BitCounterDec_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
BitCounterDec_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
BitCounterDec_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
BitCounterDec_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
BitCounterDec_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
BitCounterDec_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

; BitCounterEnc
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST

; StartButton_1
StartButton_1_sts_sts_reg__0__MASK EQU 0x01
StartButton_1_sts_sts_reg__0__POS EQU 0
StartButton_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
StartButton_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
StartButton_1_sts_sts_reg__MASK EQU 0x01
StartButton_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB00_MSK
StartButton_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
StartButton_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
StartButton_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
StartButton_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
StartButton_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
StartButton_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB00_ST

; StartTransmit
StartTransmit_Sync_ctrl_reg__0__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__0__POS EQU 0
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
StartTransmit_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
StartTransmit_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
StartTransmit_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
StartTransmit_Sync_ctrl_reg__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; Control_Period
Control_Period_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Period_Sync_ctrl_reg__0__POS EQU 0
Control_Period_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Period_Sync_ctrl_reg__1__POS EQU 1
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Period_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Period_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Period_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Period_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Period_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Period_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Period_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Control_Period_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Control_Period_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Period_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Control_Period_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Period_Sync_ctrl_reg__MASK EQU 0x03
Control_Period_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Period_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Period_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; GlitchFilter_2
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
GlitchFilter_2_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
GlitchFilter_2_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB07_A0
GlitchFilter_2_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB07_A1
GlitchFilter_2_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
GlitchFilter_2_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB07_D0
GlitchFilter_2_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB07_D1
GlitchFilter_2_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
GlitchFilter_2_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
GlitchFilter_2_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB07_F0
GlitchFilter_2_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB07_F1
GlitchFilter_2_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
GlitchFilter_2_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; GlitchFilter_6
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
GlitchFilter_6_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB02_A0
GlitchFilter_6_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB02_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB02_D0
GlitchFilter_6_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB02_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
GlitchFilter_6_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
GlitchFilter_6_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB02_F0
GlitchFilter_6_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB02_F1
GlitchFilter_6_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
GlitchFilter_6_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; RecieveShiftReg
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB09_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB09_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB09_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB09_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB09_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB09_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB10_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB10_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB10_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB10_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB10_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB10_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB11_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB11_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB11_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB11_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB11_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB11_F1
RecieveShiftReg_bSR_StsReg__1__MASK EQU 0x02
RecieveShiftReg_bSR_StsReg__1__POS EQU 1
RecieveShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RecieveShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
RecieveShiftReg_bSR_StsReg__3__MASK EQU 0x08
RecieveShiftReg_bSR_StsReg__3__POS EQU 3
RecieveShiftReg_bSR_StsReg__4__MASK EQU 0x10
RecieveShiftReg_bSR_StsReg__4__POS EQU 4
RecieveShiftReg_bSR_StsReg__5__MASK EQU 0x20
RecieveShiftReg_bSR_StsReg__5__POS EQU 5
RecieveShiftReg_bSR_StsReg__6__MASK EQU 0x40
RecieveShiftReg_bSR_StsReg__6__POS EQU 6
RecieveShiftReg_bSR_StsReg__MASK EQU 0x7A
RecieveShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
RecieveShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RecieveShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; TransmitShiftReg
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB08_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB08_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB08_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB08_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB08_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB08_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB09_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB09_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB09_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB09_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB09_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB09_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB10_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB10_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB10_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB10_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB10_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB10_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB11_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB11_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB11_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB11_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB11_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB11_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TransmitShiftReg_bSR_StsReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_StsReg__0__POS EQU 0
TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
TransmitShiftReg_bSR_StsReg__3__MASK EQU 0x08
TransmitShiftReg_bSR_StsReg__3__POS EQU 3
TransmitShiftReg_bSR_StsReg__4__MASK EQU 0x10
TransmitShiftReg_bSR_StsReg__4__POS EQU 4
TransmitShiftReg_bSR_StsReg__5__MASK EQU 0x20
TransmitShiftReg_bSR_StsReg__5__POS EQU 5
TransmitShiftReg_bSR_StsReg__6__MASK EQU 0x40
TransmitShiftReg_bSR_StsReg__6__POS EQU 6
TransmitShiftReg_bSR_StsReg__MASK EQU 0x79
TransmitShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
TransmitShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TransmitShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
TransmitShiftReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
TransmitShiftReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
TransmitShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; isr_Load_TrShReg
isr_Load_TrShReg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Load_TrShReg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Load_TrShReg__INTC_MASK EQU 0x40
isr_Load_TrShReg__INTC_NUMBER EQU 6
isr_Load_TrShReg__INTC_PRIOR_NUM EQU 4
isr_Load_TrShReg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_Load_TrShReg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Load_TrShReg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Capture_3
Control_Capture_3_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Capture_3_Sync_ctrl_reg__0__POS EQU 0
Control_Capture_3_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Capture_3_Sync_ctrl_reg__1__POS EQU 1
Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Capture_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Capture_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Capture_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Capture_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Capture_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Capture_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Capture_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Control_Capture_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Control_Capture_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Capture_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Control_Capture_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Capture_3_Sync_ctrl_reg__MASK EQU 0x03
Control_Capture_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Capture_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Capture_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; isr_TransmitWordShift
isr_TransmitWordShift__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_TransmitWordShift__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_TransmitWordShift__INTC_MASK EQU 0x80
isr_TransmitWordShift__INTC_NUMBER EQU 7
isr_TransmitWordShift__INTC_PRIOR_NUM EQU 5
isr_TransmitWordShift__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_TransmitWordShift__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_TransmitWordShift__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000000FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
