$date
	Mon Jul 21 18:57:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module arithmetic_shifter_4bit_tb $end
$var wire 4 ! Y [3:0] $end
$var wire 4 " X [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var reg 4 ' X [3:0] $end
$var reg 4 ( Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1011 (
b0 '
b110 &
b1011 %
b110 $
b1011 #
b0 "
b1011 !
$end
#10000
b111 !
b111 (
b1101 $
b1101 &
b1101 #
b1101 %
#20000
