Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/41-openroad-repairantennas/1-diodeinsertion/ALU.odb'…
Reading library file at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ALU
Die area:                 ( 0 0 ) ( 330455 341175 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     7408
Number of terminals:      104
Number of snets:          2
Number of nets:           5765

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 425.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 174963.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 20283.
[INFO DRT-0033] via shape region query size = 3540.
[INFO DRT-0033] met2 shape region query size = 2167.
[INFO DRT-0033] via2 shape region query size = 2832.
[INFO DRT-0033] met3 shape region query size = 2183.
[INFO DRT-0033] via3 shape region query size = 2832.
[INFO DRT-0033] met4 shape region query size = 756.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 32.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1695 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 419 unique inst patterns.
[INFO DRT-0084]   Complete 3324 groups.
#scanned instances     = 7408
#unique  instances     = 425
#stdCellGenAp          = 12507
#stdCellValidPlanarAp  = 118
#stdCellValidViaAp     = 9763
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 20264
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:00:09, memory = 179.65 (MB), peak = 179.65 (MB)

[INFO DRT-0157] Number of guides:     40281

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 47 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 49 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 14611.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 11092.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5574.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 433.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 130.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 20315 vertical wires in 1 frboxes and 11525 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1910 vertical wires in 1 frboxes and 3597 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 237.53 (MB), peak = 237.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 242.40 (MB), peak = 242.40 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 574.62 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 575.68 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:06, memory = 460.25 (MB).
    Completing 40% with 670 violations.
    elapsed time = 00:00:12, memory = 749.76 (MB).
    Completing 50% with 670 violations.
    elapsed time = 00:00:14, memory = 685.14 (MB).
    Completing 60% with 1244 violations.
    elapsed time = 00:00:16, memory = 806.61 (MB).
    Completing 70% with 1244 violations.
    elapsed time = 00:00:19, memory = 823.61 (MB).
    Completing 80% with 1244 violations.
    elapsed time = 00:00:29, memory = 793.20 (MB).
    Completing 90% with 1938 violations.
    elapsed time = 00:00:35, memory = 1061.70 (MB).
    Completing 100% with 2553 violations.
    elapsed time = 00:00:40, memory = 916.42 (MB).
[INFO DRT-0199]   Number of violations = 2860.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      3      0      0      0      0      0
Metal Spacing       48      0    523      0    112     24      0
Min Hole             0      0      4      0      0      0      0
NS Metal             0      0      1      0      0      0      0
Recheck              3      0    205      0     88      3      8
Short                0      0   1727      6    105      0      0
[INFO DRT-0267] cpu time = 00:03:14, elapsed time = 00:00:40, memory = 1221.80 (MB), peak = 1221.80 (MB)
Total wire length = 152772 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72096 um.
Total wire length on LAYER met2 = 66066 um.
Total wire length on LAYER met3 = 9183 um.
Total wire length on LAYER met4 = 5426 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 41228.
Up-via summary (total 41228):

------------------------
 FR_MASTERSLICE        0
            li1    19978
           met1    20286
           met2      725
           met3      239
           met4        0
------------------------
                   41228


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2860 violations.
    elapsed time = 00:00:00, memory = 1307.30 (MB).
    Completing 20% with 2860 violations.
    elapsed time = 00:00:04, memory = 1330.55 (MB).
    Completing 30% with 2768 violations.
    elapsed time = 00:00:08, memory = 1252.49 (MB).
    Completing 40% with 2768 violations.
    elapsed time = 00:00:09, memory = 1448.24 (MB).
    Completing 50% with 2768 violations.
    elapsed time = 00:00:12, memory = 1420.99 (MB).
    Completing 60% with 2347 violations.
    elapsed time = 00:00:19, memory = 1361.77 (MB).
    Completing 70% with 2347 violations.
    elapsed time = 00:00:22, memory = 1379.52 (MB).
    Completing 80% with 1923 violations.
    elapsed time = 00:00:25, memory = 1361.51 (MB).
    Completing 90% with 1923 violations.
    elapsed time = 00:00:29, memory = 1407.01 (MB).
    Completing 100% with 1764 violations.
    elapsed time = 00:00:36, memory = 1362.73 (MB).
[INFO DRT-0199]   Number of violations = 1764.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          6      0      0      0
Metal Spacing        0    304     47     21
Short                0   1342     44      0
[INFO DRT-0267] cpu time = 00:02:56, elapsed time = 00:00:36, memory = 1365.60 (MB), peak = 1456.99 (MB)
Total wire length = 151566 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 71060 um.
Total wire length on LAYER met2 = 65693 um.
Total wire length on LAYER met3 = 9413 um.
Total wire length on LAYER met4 = 5398 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 40966.
Up-via summary (total 40966):

------------------------
 FR_MASTERSLICE        0
            li1    19955
           met1    20020
           met2      750
           met3      241
           met4        0
------------------------
                   40966


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1764 violations.
    elapsed time = 00:00:00, memory = 1485.98 (MB).
    Completing 20% with 1764 violations.
    elapsed time = 00:00:04, memory = 1461.33 (MB).
    Completing 30% with 1711 violations.
    elapsed time = 00:00:09, memory = 1387.29 (MB).
    Completing 40% with 1711 violations.
    elapsed time = 00:00:10, memory = 1495.29 (MB).
    Completing 50% with 1711 violations.
    elapsed time = 00:00:27, memory = 1385.58 (MB).
    Completing 60% with 1713 violations.
    elapsed time = 00:00:28, memory = 1486.95 (MB).
    Completing 70% with 1713 violations.
    elapsed time = 00:00:31, memory = 1428.04 (MB).
    Completing 80% with 1671 violations.
    elapsed time = 00:00:34, memory = 1392.78 (MB).
    Completing 90% with 1671 violations.
    elapsed time = 00:00:36, memory = 1468.16 (MB).
    Completing 100% with 1582 violations.
    elapsed time = 00:00:43, memory = 1392.96 (MB).
[INFO DRT-0199]   Number of violations = 1582.
Viol/Layer        mcon   met1   met2
Cut Spacing          4      0      0
Metal Spacing        0    288     29
Min Hole             0      1      0
Short                0   1223     37
[INFO DRT-0267] cpu time = 00:02:43, elapsed time = 00:00:43, memory = 1392.96 (MB), peak = 1499.29 (MB)
Total wire length = 151110 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 70994 um.
Total wire length on LAYER met2 = 65455 um.
Total wire length on LAYER met3 = 9276 um.
Total wire length on LAYER met4 = 5384 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 40706.
Up-via summary (total 40706):

------------------------
 FR_MASTERSLICE        0
            li1    19955
           met1    19789
           met2      721
           met3      241
           met4        0
------------------------
                   40706


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1582 violations.
    elapsed time = 00:00:00, memory = 1499.09 (MB).
    Completing 20% with 1582 violations.
    elapsed time = 00:00:01, memory = 1466.81 (MB).
    Completing 30% with 1582 violations.
    elapsed time = 00:00:05, memory = 1392.84 (MB).
    Completing 40% with 1270 violations.
    elapsed time = 00:00:11, memory = 1436.21 (MB).
    Completing 50% with 1270 violations.
    elapsed time = 00:00:13, memory = 1425.65 (MB).
    Completing 60% with 958 violations.
    elapsed time = 00:00:16, memory = 1582.92 (MB).
    Completing 70% with 958 violations.
    elapsed time = 00:00:17, memory = 1548.82 (MB).
    Completing 80% with 958 violations.
    elapsed time = 00:00:29, memory = 1408.78 (MB).
    Completing 90% with 651 violations.
    elapsed time = 00:00:31, memory = 1484.02 (MB).
    Completing 100% with 277 violations.
    elapsed time = 00:00:44, memory = 1415.46 (MB).
[INFO DRT-0199]   Number of violations = 277.
Viol/Layer        met1   met2
Metal Spacing       73     32
Short              166      6
[INFO DRT-0267] cpu time = 00:02:28, elapsed time = 00:00:44, memory = 1418.46 (MB), peak = 1582.92 (MB)
Total wire length = 151031 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 67353 um.
Total wire length on LAYER met2 = 65603 um.
Total wire length on LAYER met3 = 12601 um.
Total wire length on LAYER met4 = 5473 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 41639.
Up-via summary (total 41639):

------------------------
 FR_MASTERSLICE        0
            li1    19955
           met1    20165
           met2     1265
           met3      254
           met4        0
------------------------
                   41639


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 277 violations.
    elapsed time = 00:00:00, memory = 1418.46 (MB).
    Completing 20% with 277 violations.
    elapsed time = 00:00:00, memory = 1454.09 (MB).
    Completing 30% with 199 violations.
    elapsed time = 00:00:01, memory = 1418.46 (MB).
    Completing 40% with 199 violations.
    elapsed time = 00:00:01, memory = 1418.46 (MB).
    Completing 50% with 199 violations.
    elapsed time = 00:00:02, memory = 1425.58 (MB).
    Completing 60% with 111 violations.
    elapsed time = 00:00:03, memory = 1423.24 (MB).
    Completing 70% with 111 violations.
    elapsed time = 00:00:03, memory = 1423.24 (MB).
    Completing 80% with 80 violations.
    elapsed time = 00:00:05, memory = 1423.24 (MB).
    Completing 90% with 80 violations.
    elapsed time = 00:00:05, memory = 1423.24 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 1423.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:07, memory = 1423.34 (MB), peak = 1582.92 (MB)
Total wire length = 151024 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 67102 um.
Total wire length on LAYER met2 = 65618 um.
Total wire length on LAYER met3 = 12836 um.
Total wire length on LAYER met4 = 5466 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 41655.
Up-via summary (total 41655):

------------------------
 FR_MASTERSLICE        0
            li1    19955
           met1    20151
           met2     1297
           met3      252
           met4        0
------------------------
                   41655


[INFO DRT-0198] Complete detail routing.
Total wire length = 151024 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 67102 um.
Total wire length on LAYER met2 = 65618 um.
Total wire length on LAYER met3 = 12836 um.
Total wire length on LAYER met4 = 5466 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 41655.
Up-via summary (total 41655):

------------------------
 FR_MASTERSLICE        0
            li1    19955
           met1    20151
           met2     1297
           met3      252
           met4        0
------------------------
                   41655


[INFO DRT-0267] cpu time = 00:11:50, elapsed time = 00:02:53, memory = 1423.34 (MB), peak = 1582.92 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               234     878.34
  Tap cell                               1428    1786.71
  Antenna cell                             27      67.56
  Clock buffer                             27     399.13
  Timing Repair Buffer                    722    4853.40
  Inverter                                415    1557.74
  Clock inverter                           21     352.84
  Sequential cell                         314    8012.68
  Multi-Input combinational cell         4220   31816.76
  Total                                  7408   49725.19
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/43-openroad-detailedrouting/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/43-openroad-detailedrouting/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/43-openroad-detailedrouting/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/43-openroad-detailedrouting/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/43-openroad-detailedrouting/ALU.sdc'…
