# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4_1_1.srcs/sources_1/new/add_two_values_task.v" \
"D:/xy424/Documents/VivadoTutorials/lab4/lab4/lab4_1_1/add_two_values_task_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
