Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Sep 30 06:26:06 2024
| Host              : nct-epic running 64-bit Debian GNU/Linux 12 (bookworm)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_display_timing_summary_routed.rpt -pb top_display_timing_summary_routed.pb -rpx top_display_timing_summary_routed.rpx -warn_on_violation
| Design            : top_display
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                                  Violations  
--------  ----------------  -----------------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                             1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree           2           
SYNTH-10  Warning           Wide multiplier                                              270         
XDCB-4    Warning           create_clock constraint set on both sides of diff pair port  1           
XDCH-2    Warning           Same min and max delay values on IO port                     7           
CLKC-24   Advisory          MMCME4 with ZHOLD drives sequential IO not with CLKOUT0      2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.614        0.000                      0               242592        0.008        0.000                      0               242592        1.072        0.000                       0                138903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_300mhz_n                      {0.000 1.666}        3.333           300.030         
clk_300mhz_p                      {0.000 1.666}        3.333           300.030         
serial_and_pix_clks/inst/clk      {0.000 1.666}        3.333           300.030         
  clk_out_100MHz_clk_wiz_720p     {0.000 5.050}        10.100          99.010          
  clk_out_371_25MHz_clk_wiz_720p  {0.000 1.347}        2.693           371.287         
  clk_out_74_25MHz_clk_wiz_720p   {0.000 6.733}        13.467          74.257          
  clkfbout_clk_wiz_720p           {0.000 8.333}        16.665          60.006          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
serial_and_pix_clks/inst/clk                                                                                                                                                        1.216        0.000                       0                     1  
  clk_out_100MHz_clk_wiz_720p           2.470        0.000                      0               239646        0.008        0.000                      0               239646        4.508        0.000                       0                138578  
  clk_out_371_25MHz_clk_wiz_720p        0.614        0.000                      0                   49        0.037        0.000                      0                   49        1.072        0.000                       0                    55  
  clk_out_74_25MHz_clk_wiz_720p         6.893        0.000                      0                 2894        0.033        0.000                      0                 2894        6.191        0.000                       0                   266  
  clkfbout_clk_wiz_720p                                                                                                                                                            15.375        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_74_25MHz_clk_wiz_720p   clk_out_371_25MHz_clk_wiz_720p        1.035        0.000                      0                   33        0.109        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out_100MHz_clk_wiz_720p  clk_out_100MHz_clk_wiz_720p  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_out_371_25MHz_clk_wiz_720p                                  
(none)                          clk_out_74_25MHz_clk_wiz_720p                                   
(none)                                                          clk_out_74_25MHz_clk_wiz_720p   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  serial_and_pix_clks/inst/clk
  To Clock:  serial_and_pix_clks/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_and_pix_clks/inst/clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { serial_and_pix_clks/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.667       1.217      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.667       1.217      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100MHz_clk_wiz_720p
  To Clock:  clk_out_100MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.079ns (1.066%)  route 7.330ns (98.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 9.249 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.646ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.330     6.401    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X59Y572        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.741     9.249    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X59Y572        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][43]/C
                         clock pessimism             -0.255     8.994    
                         clock uncertainty           -0.063     8.931    
    SLICE_X59Y572        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.871    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][43]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.079ns (1.066%)  route 7.330ns (98.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 9.249 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.646ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.330     6.401    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X59Y572        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.741     9.249    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X59Y572        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][56]/C
                         clock pessimism             -0.255     8.994    
                         clock uncertainty           -0.063     8.931    
    SLICE_X59Y572        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     8.871    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][56]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.079ns (1.073%)  route 7.284ns (98.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.248 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.284     6.355    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X59Y571        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.740     9.248    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X59Y571        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][58]/C
                         clock pessimism             -0.255     8.993    
                         clock uncertainty           -0.063     8.930    
    SLICE_X59Y571        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.870    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][58]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.079ns (1.073%)  route 7.284ns (98.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.248 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.284     6.355    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X59Y571        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.740     9.248    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X59Y571        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][62]/C
                         clock pessimism             -0.255     8.993    
                         clock uncertainty           -0.063     8.930    
    SLICE_X59Y571        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     8.870    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][62]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.079ns (1.082%)  route 7.222ns (98.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.246 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.646ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.222     6.293    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X56Y573        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.738     9.246    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X56Y573        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][61]/C
                         clock pessimism             -0.255     8.991    
                         clock uncertainty           -0.063     8.928    
    SLICE_X56Y573        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.868    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][61]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.079ns (1.099%)  route 7.107ns (98.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 9.254 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.646ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.107     6.178    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X56Y569        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.746     9.254    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X56Y569        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][55]/C
                         clock pessimism             -0.255     8.999    
                         clock uncertainty           -0.063     8.936    
    SLICE_X56Y569        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.876    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][55]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 0.079ns (1.117%)  route 6.996ns (98.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 9.277 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.646ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.996     6.067    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X56Y558        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.769     9.277    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X56Y558        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][40]/C
                         clock pessimism             -0.255     9.022    
                         clock uncertainty           -0.063     8.959    
    SLICE_X56Y558        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.899    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][40]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.079ns (1.125%)  route 6.944ns (98.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 9.253 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.646ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.944     6.015    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X56Y578        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.745     9.253    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X56Y578        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][60]/C
                         clock pessimism             -0.255     8.998    
                         clock uncertainty           -0.063     8.935    
    SLICE_X56Y578        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.875    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][60]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_4/dr_zr/res_reg[mem_addr][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.076ns (1.111%)  route 6.763ns (98.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.321 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.711ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.646ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.012    -0.900    raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X84Y486        FDRE                                         r  raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y486        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.824 r  raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.763     5.939    raymarcher/ss/msdi_4/dr_zr/drzr_n_0
    SLICE_X45Y453        FDRE                                         r  raymarcher/ss/msdi_4/dr_zr/res_reg[mem_addr][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.813     9.321    raymarcher/ss/msdi_4/dr_zr/clk_out_100MHz
    SLICE_X45Y453        FDRE                                         r  raymarcher/ss/msdi_4/dr_zr/res_reg[mem_addr][7]/C
                         clock pessimism             -0.255     9.066    
                         clock uncertainty           -0.063     9.003    
    SLICE_X45Y453        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     8.942    raymarcher/ss/msdi_4/dr_zr/res_reg[mem_addr][7]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 0.079ns (1.152%)  route 6.781ns (98.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 9.269 - 10.100 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.711ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.646ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.904    -1.008    raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X55Y439        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y439        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.929 r  raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.781     5.852    raymarcher/ss/msdi_1/dr_zr/drzr_n_0
    SLICE_X56Y561        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.761     9.269    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X56Y561        FDRE                                         r  raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][46]/C
                         clock pessimism             -0.255     9.014    
                         clock uncertainty           -0.063     8.951    
    SLICE_X56Y561        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.891    raymarcher/ss/msdi_1/dr_zr/res_reg[rayd_z][46]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Net Delay (Source):      2.055ns (routing 0.646ns, distribution 1.409ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.711ns, distribution 1.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.055    -0.537    raymarcher/ss/msdi_4/tp/tp/act1/clk_out_100MHz
    SLICE_X134Y514       FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y514       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    -0.478 r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][36]/Q
                         net (fo=1, routed)           0.115    -0.363    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[36]_0
    SLICE_X136Y514       FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.311    -0.601    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/clk_out_100MHz
    SLICE_X136Y514       FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[36]/C
                         clock pessimism              0.168    -0.433    
    SLICE_X136Y514       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062    -0.371    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[36]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[14][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[15][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.106ns (45.887%)  route 0.125ns (54.113%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      2.013ns (routing 0.646ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.325ns (routing 0.711ns, distribution 1.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.013    -0.579    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X141Y456       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[14][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y456       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058    -0.521 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[14][34]/Q
                         net (fo=3, routed)           0.105    -0.416    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[14]_904[34]
    SLICE_X143Y456       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022    -0.394 r  raymarcher/ss/msdi_3/tc/tc/sc1/x[15][39]_i_7__9/O
                         net (fo=1, routed)           0.010    -0.384    raymarcher/ss/msdi_3/tc/tc/sc1/x[15][39]_i_7__9_n_0
    SLICE_X143Y456       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026    -0.358 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[15][39]_i_1__9/O[2]
                         net (fo=1, routed)           0.010    -0.348    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[15][39]_i_1__9_n_13
    SLICE_X143Y456       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[15][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.325    -0.587    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X143Y456       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[15][34]/C
                         clock pessimism              0.169    -0.418    
    SLICE_X143Y456       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060    -0.358    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[15][34]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/res_reg[rayd_y][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][rayd_y][15]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.058ns (29.442%)  route 0.139ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.834ns (routing 0.646ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.084ns (routing 0.711ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.834    -0.758    raymarcher/ss/msdi_4/tp/clk_out_100MHz
    SLICE_X90Y522        FDRE                                         r  raymarcher/ss/msdi_4/tp/res_reg[rayd_y][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y522        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    -0.700 r  raymarcher/ss/msdi_4/tp/res_reg[rayd_y][15]/Q
                         net (fo=1, routed)           0.139    -0.561    raymarcher/ss/msdi_4/dr_zr/res_reg[rayd_y][64]_1[15]
    SLICE_X88Y523        SRLC32E                                      r  raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][rayd_y][15]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.084    -0.828    raymarcher/ss/msdi_4/dr_zr/clk_out_100MHz
    SLICE_X88Y523        SRLC32E                                      r  raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][rayd_y][15]_srl29/CLK
                         clock pessimism              0.178    -0.650    
    SLICE_X88Y523        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079    -0.571    raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][rayd_y][15]_srl29
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      2.000ns (routing 0.646ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.272ns (routing 0.711ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.000    -0.592    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y442       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y442       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.533 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][2]/Q
                         net (fo=3, routed)           0.060    -0.473    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[21][2]
    SLICE_X125Y442       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.451 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[22][8]_i_9__9/O
                         net (fo=1, routed)           0.015    -0.436    raymarcher/ss/msdi_3/tc/tc/sc1/z[22][8]_i_9__9_n_0
    SLICE_X125Y442       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.408 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][8]_i_1__9/O[1]
                         net (fo=1, routed)           0.010    -0.398    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][8]_i_1__9_n_14
    SLICE_X125Y442       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.272    -0.640    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y442       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][2]/C
                         clock pessimism              0.172    -0.468    
    SLICE_X125Y442       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.408    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.999ns (routing 0.646ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.711ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.999    -0.593    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y443       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y443       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.534 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][10]/Q
                         net (fo=3, routed)           0.060    -0.474    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[21][10]
    SLICE_X125Y443       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.452 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[22][16]_i_8__9/O
                         net (fo=1, routed)           0.015    -0.437    raymarcher/ss/msdi_3/tc/tc/sc1/z[22][16]_i_8__9_n_0
    SLICE_X125Y443       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.409 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][16]_i_1__9/O[1]
                         net (fo=1, routed)           0.010    -0.399    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][16]_i_1__9_n_14
    SLICE_X125Y443       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.271    -0.641    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y443       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][10]/C
                         clock pessimism              0.172    -0.469    
    SLICE_X125Y443       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.409    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.997ns (routing 0.646ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.711ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.997    -0.595    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y444       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y444       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.536 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][18]/Q
                         net (fo=3, routed)           0.060    -0.476    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[21][18]
    SLICE_X125Y444       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.454 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[22][24]_i_8__9/O
                         net (fo=1, routed)           0.015    -0.439    raymarcher/ss/msdi_3/tc/tc/sc1/z[22][24]_i_8__9_n_0
    SLICE_X125Y444       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.411 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][24]_i_1__9/O[1]
                         net (fo=1, routed)           0.010    -0.401    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][24]_i_1__9_n_14
    SLICE_X125Y444       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.269    -0.643    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y444       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][18]/C
                         clock pessimism              0.172    -0.471    
    SLICE_X125Y444       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.411    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][18]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.996ns (routing 0.646ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.711ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.996    -0.596    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y445       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y445       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.537 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][26]/Q
                         net (fo=3, routed)           0.060    -0.477    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[21][26]
    SLICE_X125Y445       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.455 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[22][32]_i_8__9/O
                         net (fo=1, routed)           0.015    -0.440    raymarcher/ss/msdi_3/tc/tc/sc1/z[22][32]_i_8__9_n_0
    SLICE_X125Y445       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.412 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][32]_i_1__9/O[1]
                         net (fo=1, routed)           0.010    -0.402    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][32]_i_1__9_n_14
    SLICE_X125Y445       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.268    -0.644    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y445       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][26]/C
                         clock pessimism              0.172    -0.472    
    SLICE_X125Y445       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.412    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][26]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.993ns (routing 0.646ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.265ns (routing 0.711ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.993    -0.599    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y447       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y447       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.540 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[21][42]/Q
                         net (fo=3, routed)           0.060    -0.480    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[21][42]
    SLICE_X125Y447       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.458 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[22][48]_i_8__9/O
                         net (fo=1, routed)           0.015    -0.443    raymarcher/ss/msdi_3/tc/tc/sc1/z[22][48]_i_8__9_n_0
    SLICE_X125Y447       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.415 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][48]_i_1__9/O[1]
                         net (fo=1, routed)           0.010    -0.405    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][48]_i_1__9_n_14
    SLICE_X125Y447       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.265    -0.647    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y447       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][42]/C
                         clock pessimism              0.172    -0.475    
    SLICE_X125Y447       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.415    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][42]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_1/tp/res_reg[epsilon][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][epsilon][41]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.058ns (26.364%)  route 0.162ns (73.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      1.792ns (routing 0.646ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.711ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.792    -0.800    raymarcher/ss/msdi_1/tp/clk_out_100MHz
    SLICE_X80Y567        FDRE                                         r  raymarcher/ss/msdi_1/tp/res_reg[epsilon][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y567        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058    -0.742 r  raymarcher/ss/msdi_1/tp/res_reg[epsilon][41]/Q
                         net (fo=1, routed)           0.162    -0.580    raymarcher/ss/msdi_1/dr_zr/res_reg[epsilon][64]_1[41]
    SLICE_X81Y565        SRLC32E                                      r  raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][epsilon][41]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.083    -0.829    raymarcher/ss/msdi_1/dr_zr/clk_out_100MHz
    SLICE_X81Y565        SRLC32E                                      r  raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][epsilon][41]_srl29/CLK
                         clock pessimism              0.184    -0.645    
    SLICE_X81Y565        SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.055    -0.590    raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][epsilon][41]_srl29
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tp/res_reg[pos_z][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][pos_z][13]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.754ns (routing 0.646ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.000ns (routing 0.711ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.754    -0.838    raymarcher/ss/msdi_2/tp/clk_out_100MHz
    SLICE_X74Y418        FDRE                                         r  raymarcher/ss/msdi_2/tp/res_reg[pos_z][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y418        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058    -0.780 r  raymarcher/ss/msdi_2/tp/res_reg[pos_z][13]/Q
                         net (fo=1, routed)           0.121    -0.659    raymarcher/ss/msdi_2/dr_zr/res_reg[pos_z][64]_1[13]
    SLICE_X78Y419        SRLC32E                                      r  raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][pos_z][13]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.000    -0.912    raymarcher/ss/msdi_2/dr_zr/clk_out_100MHz
    SLICE_X78Y419        SRLC32E                                      r  raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][pos_z][13]_srl29/CLK
                         clock pessimism              0.188    -0.724    
    SLICE_X78Y419        SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.055    -0.669    raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][pos_z][13]_srl29
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100MHz_clk_wiz_720p
Waveform(ns):       { 0.000 5.050 }
Period(ns):         10.100
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y111  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X3Y108  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X3Y109  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X3Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X3Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_371_25MHz_clk_wiz_720p
  To Clock:  clk_out_371_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 TMDS_red_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.199ns (41.983%)  route 0.275ns (58.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.560 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.021ns (routing 0.973ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.887ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.021    -0.888    pix_clk_5x
    SLICE_X64Y487        FDRE                                         r  TMDS_red_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y487        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    -0.811 r  TMDS_red_next_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.608    TMDS_red_next
    SLICE_X64Y488        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    -0.486 r  TMDS_shift_red[1][0]_i_1/O
                         net (fo=1, routed)           0.072    -0.414    TMDS_shift_red[1][0]_i_1_n_0
    SLICE_X64Y488        FDRE                                         r  TMDS_shift_red_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     1.680    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -1.486 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -1.266    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.242 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.802     0.560    pix_clk_5x
    SLICE_X64Y488        FDRE                                         r  TMDS_shift_red_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.130     0.429    
                         clock uncertainty           -0.255     0.175    
    SLICE_X64Y488        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     0.200    TMDS_shift_red_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 TMDS_green_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.201ns (57.265%)  route 0.150ns (42.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.557 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.021ns (routing 0.973ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.887ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.021    -0.888    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_green_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y491        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    -0.809 r  TMDS_green_next_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.708    TMDS_green_next
    SLICE_X63Y493        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122    -0.586 r  TMDS_shift_green[1][0]_i_1/O
                         net (fo=1, routed)           0.049    -0.537    TMDS_shift_green[1][0]_i_1_n_0
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_green_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     1.680    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -1.486 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -1.266    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.242 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.799     0.557    pix_clk_5x
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_green_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.129     0.428    
                         clock uncertainty           -0.255     0.173    
    SLICE_X63Y493        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     0.198    TMDS_shift_green_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 TMDS_blue_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.177ns (54.630%)  route 0.147ns (45.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.557 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.021ns (routing 0.973ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.887ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.021    -0.888    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_blue_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y491        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.807 r  TMDS_blue_next_reg[0]/Q
                         net (fo=1, routed)           0.132    -0.675    TMDS_blue_next
    SLICE_X63Y493        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096    -0.579 r  TMDS_shift_blue[1][0]_i_1/O
                         net (fo=1, routed)           0.015    -0.564    TMDS_shift_blue[1][0]_i_1_n_0
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_blue_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     1.680    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -1.486 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -1.266    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.242 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.799     0.557    pix_clk_5x
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_blue_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.129     0.428    
                         clock uncertainty           -0.255     0.173    
    SLICE_X63Y493        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     0.198    TMDS_shift_blue_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.299ns (22.083%)  route 1.055ns (77.917%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 1.856 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.973ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.887ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.026    -0.883    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.488    -0.316    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X63Y491        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    -0.219 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.517     0.298    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X63Y468        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     0.421 r  encode_G/TMDS_shift_green[0][5]_i_1/O
                         net (fo=1, routed)           0.050     0.471    encode_G_n_8
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_green_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.752     1.856    pix_clk_5x
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_green_reg[0][5]/C
                         clock pessimism             -0.234     1.622    
                         clock uncertainty           -0.055     1.568    
    SLICE_X63Y468        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.593    TMDS_shift_green_reg[0][5]
  -------------------------------------------------------------------
                         required time                          1.593    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.275ns (21.285%)  route 1.017ns (78.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 1.855 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.973ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.887ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.026    -0.883    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.488    -0.316    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X63Y491        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    -0.219 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.480     0.261    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X63Y467        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     0.360 r  encode_G/TMDS_shift_green[0][2]_i_1/O
                         net (fo=1, routed)           0.049     0.409    encode_G_n_11
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.751     1.855    pix_clk_5x
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][2]/C
                         clock pessimism             -0.234     1.621    
                         clock uncertainty           -0.055     1.567    
    SLICE_X63Y467        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.592    TMDS_shift_green_reg[0][2]
  -------------------------------------------------------------------
                         required time                          1.592    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.272ns (21.118%)  route 1.016ns (78.882%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 1.855 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.973ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.887ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.026    -0.883    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.488    -0.316    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X63Y491        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    -0.219 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.478     0.259    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X63Y467        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     0.355 r  encode_G/TMDS_shift_green[0][3]_i_1/O
                         net (fo=1, routed)           0.050     0.405    encode_G_n_10
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.751     1.855    pix_clk_5x
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][3]/C
                         clock pessimism             -0.234     1.621    
                         clock uncertainty           -0.055     1.567    
    SLICE_X63Y467        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.592    TMDS_shift_green_reg[0][3]
  -------------------------------------------------------------------
                         required time                          1.592    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.300ns (23.346%)  route 0.985ns (76.654%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 1.856 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.973ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.887ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.026    -0.883    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.488    -0.316    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X63Y491        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    -0.219 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.448     0.229    encode_R/TMDS_shift_red_reg[0][0]_0
    SLICE_X63Y468        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     0.353 r  encode_R/TMDS_shift_red[0][3]_i_1/O
                         net (fo=1, routed)           0.049     0.402    encode_R_n_13
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_red_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.752     1.856    pix_clk_5x
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_red_reg[0][3]/C
                         clock pessimism             -0.234     1.622    
                         clock uncertainty           -0.055     1.568    
    SLICE_X63Y468        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.593    TMDS_shift_red_reg[0][3]
  -------------------------------------------------------------------
                         required time                          1.593    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.298ns (23.245%)  route 0.984ns (76.755%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 1.856 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.973ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.887ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.026    -0.883    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.488    -0.316    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X63Y491        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    -0.219 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.447     0.228    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X63Y468        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     0.350 r  encode_G/TMDS_shift_green[0][4]_i_1/O
                         net (fo=1, routed)           0.049     0.399    encode_G_n_9
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_green_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.752     1.856    pix_clk_5x
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_green_reg[0][4]/C
                         clock pessimism             -0.234     1.622    
                         clock uncertainty           -0.055     1.568    
    SLICE_X63Y468        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.593    TMDS_shift_green_reg[0][4]
  -------------------------------------------------------------------
                         required time                          1.593    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.266ns (22.259%)  route 0.929ns (77.741%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 1.869 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.973ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.887ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.026    -0.883    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.488    -0.316    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X63Y491        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    -0.219 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.390     0.171    encode_R/TMDS_shift_red_reg[0][0]_0
    SLICE_X61Y477        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.261 r  encode_R/TMDS_shift_red[0][8]_i_1/O
                         net (fo=1, routed)           0.051     0.312    encode_R_n_8
    SLICE_X61Y477        FDRE                                         r  TMDS_shift_red_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.765     1.869    pix_clk_5x
    SLICE_X61Y477        FDRE                                         r  TMDS_shift_red_reg[0][8]/C
                         clock pessimism             -0.234     1.635    
                         clock uncertainty           -0.055     1.581    
    SLICE_X61Y477        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.606    TMDS_shift_red_reg[0][8]
  -------------------------------------------------------------------
                         required time                          1.606    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 serial_and_pix_clks/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            serial_and_pix_clks/inst/clkout2_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.081ns (16.598%)  route 0.407ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.613ns = ( 0.080 - 2.693 ) 
    Source Clock Delay      (SCD):    -2.163ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y205        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf_en/O
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.746    -2.163    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X55Y516        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y516        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    -2.082 r  serial_and_pix_clks/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.407    -1.675    serial_and_pix_clks/inst/seq_reg2[7]
    BUFGCE_X0Y201        BUFGCE                                       r  serial_and_pix_clks/inst/clkout2_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE                                       r  serial_and_pix_clks/inst/clkout2_buf/I
                         clock pessimism             -0.342    -0.262    
                         clock uncertainty           -0.055    -0.316    
    BUFGCE_X0Y201        BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059    -0.375    serial_and_pix_clks/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  1.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 TMDS_mod5_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_load_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p fall@1.347ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 0.690 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 0.756 - 1.347 ) 
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.593ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.097     0.756    pix_clk_5x
    SLICE_X55Y469        FDRE                                         r  TMDS_mod5_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y469        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.795 f  TMDS_mod5_reg[1][0]/Q
                         net (fo=4, routed)           0.025     0.820    TMDS_mod5_reg_n_0_[1][0]
    SLICE_X55Y469        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.840 r  TMDS_shift_load[1]_i_1/O
                         net (fo=1, routed)           0.006     0.846    TMDS_shift_load[1]_i_1_n_0
    SLICE_X55Y469        FDRE                                         r  TMDS_shift_load_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     1.569    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.736 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -0.566    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.547 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.237     0.690    pix_clk_5x
    SLICE_X55Y469        FDRE                                         r  TMDS_shift_load_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.072     0.762    
    SLICE_X55Y469        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.809    TMDS_shift_load_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.083ns (routing 0.533ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.593ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.083    -0.605    pix_clk_5x
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y467        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.566 r  TMDS_shift_green_reg[0][3]/Q
                         net (fo=3, routed)           0.030    -0.536    encode_G/TMDS_shift_green_reg[0][7][1]
    SLICE_X63Y467        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014    -0.522 r  encode_G/TMDS_shift_green[0][2]_i_1/O
                         net (fo=1, routed)           0.016    -0.506    encode_G_n_11
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.222    -0.672    pix_clk_5x
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][2]/C
                         clock pessimism              0.073    -0.599    
    SLICE_X63Y467        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.553    TMDS_shift_green_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.070ns
  Clock Net Delay (Source):      1.118ns (routing 0.533ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.593ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.118    -0.570    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.531 r  TMDS_shift_blue_reg[0][4]/Q
                         net (fo=3, routed)           0.031    -0.500    encode_B/TMDS_shift_blue_reg[0][7][2]
    SLICE_X57Y497        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014    -0.486 r  encode_B/TMDS_shift_blue[0][3]_i_1/O
                         net (fo=1, routed)           0.016    -0.470    encode_B_n_11
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.260    -0.634    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][3]/C
                         clock pessimism              0.070    -0.564    
    SLICE_X57Y497        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.518    TMDS_shift_blue_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.070ns
  Clock Net Delay (Source):      1.118ns (routing 0.533ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.593ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.118    -0.570    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y497        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.531 r  TMDS_shift_blue_reg[0][5]/Q
                         net (fo=3, routed)           0.030    -0.501    encode_B/TMDS_shift_blue_reg[0][7][3]
    SLICE_X57Y497        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014    -0.487 r  encode_B/TMDS_shift_blue[0][4]_i_1/O
                         net (fo=1, routed)           0.017    -0.470    encode_B_n_10
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.260    -0.634    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][4]/C
                         clock pessimism              0.070    -0.564    
    SLICE_X57Y497        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.518    TMDS_shift_blue_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TMDS_mod5_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_mod5_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p fall@1.347ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 0.690 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 0.756 - 1.347 ) 
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.593ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.097     0.756    pix_clk_5x
    SLICE_X55Y469        FDRE                                         r  TMDS_mod5_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y469        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.795 r  TMDS_mod5_reg[1][0]/Q
                         net (fo=4, routed)           0.025     0.820    TMDS_mod5_reg_n_0_[1][0]
    SLICE_X55Y469        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     0.842 r  TMDS_mod5[1][2]_i_1/O
                         net (fo=1, routed)           0.016     0.858    TMDS_mod5[1][2]_i_1_n_0
    SLICE_X55Y469        FDRE                                         r  TMDS_mod5_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     1.569    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.736 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -0.566    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.547 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.237     0.690    pix_clk_5x
    SLICE_X55Y469        FDRE                                         r  TMDS_mod5_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.072     0.762    
    SLICE_X55Y469        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.808    TMDS_mod5_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.062ns (59.048%)  route 0.043ns (40.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.087ns (routing 0.533ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.593ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.087    -0.601    pix_clk_5x
    SLICE_X61Y476        FDRE                                         r  TMDS_shift_red_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y476        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -0.562 r  TMDS_shift_red_reg[0][7]/Q
                         net (fo=2, routed)           0.028    -0.534    encode_R/TMDS_shift_red_reg[0][7][5]
    SLICE_X61Y476        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023    -0.511 r  encode_R/TMDS_shift_red[0][6]_i_1/O
                         net (fo=1, routed)           0.015    -0.496    encode_R_n_10
    SLICE_X61Y476        FDRE                                         r  TMDS_shift_red_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.226    -0.668    pix_clk_5x
    SLICE_X61Y476        FDRE                                         r  TMDS_shift_red_reg[0][6]/C
                         clock pessimism              0.073    -0.595    
    SLICE_X61Y476        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.549    TMDS_shift_red_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.053ns (43.802%)  route 0.068ns (56.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.083ns (routing 0.533ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.593ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.083    -0.605    pix_clk_5x
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_green_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y468        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.566 r  TMDS_shift_green_reg[0][4]/Q
                         net (fo=3, routed)           0.051    -0.515    encode_G/TMDS_shift_green_reg[0][7][2]
    SLICE_X63Y467        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014    -0.501 r  encode_G/TMDS_shift_green[0][3]_i_1/O
                         net (fo=1, routed)           0.017    -0.484    encode_G_n_10
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.222    -0.672    pix_clk_5x
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][3]/C
                         clock pessimism              0.084    -0.588    
    SLICE_X63Y467        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.542    TMDS_shift_green_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 serial_and_pix_clks/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            serial_and_pix_clks/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    -1.269ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y205        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf_en/O
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.419    -1.269    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X55Y516        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y516        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    -1.230 r  serial_and_pix_clks/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.078    -1.152    serial_and_pix_clks/inst/seq_reg2[0]
    SLICE_X55Y516        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y205        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf_en/O
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -1.419    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X55Y516        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.158    -1.261    
    SLICE_X55Y516        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047    -1.214    serial_and_pix_clks/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.214    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.071ns (55.039%)  route 0.058ns (44.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      1.114ns (routing 0.533ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.593ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.114    -0.574    pix_clk_5x
    SLICE_X63Y492        FDRE                                         r  TMDS_shift_blue_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y492        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    -0.535 r  TMDS_shift_blue_reg[0][2]/Q
                         net (fo=3, routed)           0.052    -0.483    encode_B/TMDS_shift_blue_reg[0][7][0]
    SLICE_X63Y491        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.032    -0.451 r  encode_B/TMDS_shift_blue[0][0]_i_1/O
                         net (fo=1, routed)           0.006    -0.445    encode_B_n_14
    SLICE_X63Y491        FDRE                                         r  TMDS_shift_blue_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.257    -0.637    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_shift_blue_reg[0][0]/C
                         clock pessimism              0.082    -0.555    
    SLICE_X63Y491        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047    -0.508    TMDS_shift_blue_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 serial_and_pix_clks/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            serial_and_pix_clks/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.041ns (32.540%)  route 0.085ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y205        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf_en/O
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.416    -1.272    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X55Y516        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y516        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041    -1.231 r  serial_and_pix_clks/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.085    -1.146    serial_and_pix_clks/inst/seq_reg2[4]
    SLICE_X55Y516        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y205        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf_en/O
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.479    -1.415    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X55Y516        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.158    -1.257    
    SLICE_X55Y516        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047    -1.210    serial_and_pix_clks/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.210    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_371_25MHz_clk_wiz_720p
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         2.693       1.403      BUFGCE_X0Y201  serial_and_pix_clks/inst/clkout2_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         2.693       1.403      BUFGCE_X0Y205  serial_and_pix_clks/inst/clkout2_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         2.693       1.622      MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X63Y491  TMDS_blue_next_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X63Y491  TMDS_green_next_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X63Y492  TMDS_mod5_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X57Y497  TMDS_mod5_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X62Y483  TMDS_mod5_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X55Y469  TMDS_mod5_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X55Y469  TMDS_mod5_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_blue_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_blue_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_green_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_green_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y492  TMDS_mod5_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y492  TMDS_mod5_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X57Y497  TMDS_mod5_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X57Y497  TMDS_mod5_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X62Y483  TMDS_mod5_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X62Y483  TMDS_mod5_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_blue_next_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_blue_next_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_green_next_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y491  TMDS_green_next_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y492  TMDS_mod5_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y492  TMDS_mod5_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X57Y497  TMDS_mod5_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X57Y497  TMDS_mod5_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X62Y483  TMDS_mod5_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X62Y483  TMDS_mod5_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  clk_out_74_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        6.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.721ns (28.871%)  route 4.240ns (71.129%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 12.533 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.752ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.057     5.001    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y91         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.660    12.533    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clkb
    RAMB36_X5Y91         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.245    12.288    
                         clock uncertainty           -0.065    12.223    
    RAMB36_X5Y91         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    11.894    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.721ns (27.961%)  route 4.434ns (72.039%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 12.708 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.752ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.251     5.195    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y100        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.835    12.708    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X7Y100        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.189    12.519    
                         clock uncertainty           -0.065    12.454    
    RAMB36_X7Y100        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    12.125    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.721ns (29.096%)  route 4.194ns (70.904%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 12.539 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.752ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.011     4.955    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y92         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.666    12.539    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y92         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.245    12.294    
                         clock uncertainty           -0.065    12.229    
    RAMB36_X5Y92         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    11.900    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.721ns (28.655%)  route 4.285ns (71.345%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 12.674 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.752ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.102     5.046    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.801    12.674    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X7Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.245    12.429    
                         clock uncertainty           -0.065    12.364    
    RAMB36_X7Y95         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    12.035    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.721ns (29.474%)  route 4.118ns (70.526%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 12.527 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.752ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         3.935     4.879    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y90         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.654    12.527    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clkb
    RAMB36_X5Y90         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.245    12.282    
                         clock uncertainty           -0.065    12.217    
    RAMB36_X5Y90         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    11.888    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 1.721ns (28.395%)  route 4.340ns (71.605%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 12.701 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.752ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.157     5.101    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y101        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.828    12.701    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X7Y101        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.189    12.512    
                         clock uncertainty           -0.065    12.447    
    RAMB36_X7Y101        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    12.118    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.721ns (28.451%)  route 4.328ns (71.549%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 12.717 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.752ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.145     5.089    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.844    12.717    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X7Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.189    12.528    
                         clock uncertainty           -0.065    12.463    
    RAMB36_X7Y98         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    12.134    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.721ns (29.662%)  route 4.081ns (70.338%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 12.542 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.752ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         3.898     4.842    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addrb[14]
    RAMB36_X6Y92         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.669    12.542    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clkb
    RAMB36_X6Y92         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.245    12.297    
                         clock uncertainty           -0.065    12.232    
    RAMB36_X6Y92         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    11.903    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.903    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.721ns (28.944%)  route 4.225ns (71.056%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 12.713 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.752ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.042     4.986    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.840    12.713    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X7Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.189    12.524    
                         clock uncertainty           -0.065    12.459    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    12.130    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.721ns (30.385%)  route 3.943ns (69.615%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 12.531 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.828ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.752ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.955    -0.960    bth/addrb0/CLK
    DSP48E2_X8Y199       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[13])
                                                      0.234    -0.726 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000    -0.726    bth/addrb0/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.076    -0.650 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000    -0.650    bth/addrb0/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.505    -0.145 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    -0.145    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047    -0.098 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    -0.098    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     0.487 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.487    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     0.596 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     0.779    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     0.944 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         3.760     4.704    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y89         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.658    12.531    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clkb
    RAMB36_X5Y89         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.245    12.286    
                         clock uncertainty           -0.065    12.221    
    RAMB36_X5Y89         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    11.892    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  7.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.081ns (44.505%)  route 0.101ns (55.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.696ns (routing 0.752ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.828ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.696    -0.898    pix_clk
    SLICE_X57Y500        FDRE                                         r  CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y500        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    -0.839 r  CounterX_reg[7]/Q
                         net (fo=8, routed)           0.077    -0.762    CounterX[7]
    SLICE_X55Y501        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022    -0.740 r  hSync_i_1/O
                         net (fo=1, routed)           0.024    -0.716    hSync0
    SLICE_X55Y501        FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.915    -1.000    pix_clk
    SLICE_X55Y501        FDRE                                         r  hSync_reg/C
                         clock pessimism              0.191    -0.809    
    SLICE_X55Y501        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060    -0.749    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.318%)  route 0.049ns (55.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.070ns
  Clock Net Delay (Source):      1.118ns (routing 0.455ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.509ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.118    -0.573    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y485        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y485        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    -0.534 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=91, routed)          0.049    -0.485    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X54Y485        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.261    -0.637    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y485        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.070    -0.567    
    SLICE_X54Y485        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046    -0.521    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.040ns (routing 0.455ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.509ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.040    -0.651    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clkb
    SLICE_X83Y489        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y489        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.612 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.585    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X83Y489        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.571 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__10/O
                         net (fo=1, routed)           0.016    -0.555    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__10_n_0
    SLICE_X83Y489        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.176    -0.722    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clkb
    SLICE_X83Y489        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.077    -0.645    
    SLICE_X83Y489        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.599    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      1.086ns (routing 0.455ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.509ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.086    -0.605    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clkb
    SLICE_X54Y459        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y459        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.566 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.539    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X54Y459        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.525 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__0/O
                         net (fo=1, routed)           0.016    -0.509    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__0_n_0
    SLICE_X54Y459        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.225    -0.673    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clkb
    SLICE_X54Y459        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.074    -0.599    
    SLICE_X54Y459        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.553    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      1.086ns (routing 0.455ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.509ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.086    -0.605    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clkb
    SLICE_X54Y467        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y467        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.566 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.539    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X54Y467        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.525 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__1/O
                         net (fo=1, routed)           0.016    -0.509    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__1_n_0
    SLICE_X54Y467        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.225    -0.673    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clkb
    SLICE_X54Y467        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.074    -0.599    
    SLICE_X54Y467        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.553    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.046ns (routing 0.455ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.509ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.046    -0.645    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clkb
    SLICE_X55Y519        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y519        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.606 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.579    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X55Y519        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015    -0.564 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__7/O
                         net (fo=1, routed)           0.015    -0.549    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__7_n_0
    SLICE_X55Y519        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.182    -0.716    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clkb
    SLICE_X55Y519        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.077    -0.639    
    SLICE_X55Y519        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.593    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.052ns (routing 0.455ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.509ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.052    -0.639    pix_clk
    SLICE_X55Y502        FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y502        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.600 r  CounterX_reg[9]/Q
                         net (fo=10, routed)          0.029    -0.571    CounterX[9]
    SLICE_X55Y502        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.557 r  CounterX[9]_i_1/O
                         net (fo=1, routed)           0.016    -0.541    CounterX[9]_i_1_n_0
    SLICE_X55Y502        FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.188    -0.710    pix_clk
    SLICE_X55Y502        FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.077    -0.633    
    SLICE_X55Y502        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.587    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.040ns (routing 0.455ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.509ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.040    -0.651    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clkb
    SLICE_X83Y489        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y489        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.612 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.028    -0.584    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X83Y489        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014    -0.570 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__11/O
                         net (fo=1, routed)           0.017    -0.553    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__11_n_0
    SLICE_X83Y489        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.176    -0.722    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clkb
    SLICE_X83Y489        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.077    -0.645    
    SLICE_X83Y489        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.599    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.020ns (routing 0.455ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.509ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.020    -0.671    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clkb
    SLICE_X83Y471        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y471        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.632 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.605    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X83Y471        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015    -0.590 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__3/O
                         net (fo=1, routed)           0.017    -0.573    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__3_n_0
    SLICE_X83Y471        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.153    -0.745    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clkb
    SLICE_X83Y471        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.080    -0.665    
    SLICE_X83Y471        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.619    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      1.087ns (routing 0.455ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.509ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.087    -0.604    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/clkb
    SLICE_X54Y472        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y472        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.565 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.030    -0.535    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X54Y472        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.521 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__13/O
                         net (fo=1, routed)           0.016    -0.505    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__13_n_0
    SLICE_X54Y472        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.226    -0.672    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/clkb
    SLICE_X54Y472        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.074    -0.598    
    SLICE_X54Y472        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.552    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_74_25MHz_clk_wiz_720p
Waveform(ns):       { 0.000 6.733 }
Period(ns):         13.467
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y111  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X3Y108  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X3Y109  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X3Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X3Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y96   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X7Y97   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y110  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_720p
  To Clock:  clkfbout_clk_wiz_720p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_720p
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.665
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         16.665      15.375     BUFGCE_X0Y213  serial_and_pix_clks/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         16.665      15.594     MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         16.665      15.594     MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       16.665      83.335     MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  clk_out_371_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.202ns (14.766%)  route 1.166ns (85.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 1.915 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.912ns (routing 0.828ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.887ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.912    -1.003    encode_B/CLK
    SLICE_X57Y496        FDRE                                         r  encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y496        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    -0.924 r  encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.116     0.192    encode_B/TMDS_reg_n_0_[6]
    SLICE_X57Y496        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.315 r  encode_B/TMDS_shift_blue[0][6]_i_1/O
                         net (fo=1, routed)           0.050     0.365    encode_B_n_8
    SLICE_X57Y496        FDRE                                         r  TMDS_shift_blue_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.811     1.915    pix_clk_5x
    SLICE_X57Y496        FDRE                                         r  TMDS_shift_blue_reg[0][6]/C
                         clock pessimism             -0.355     1.560    
                         clock uncertainty           -0.185     1.375    
    SLICE_X57Y496        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.400    TMDS_shift_blue_reg[0][6]
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.203ns (14.948%)  route 1.155ns (85.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.914 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.912ns (routing 0.828ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.887ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.912    -1.003    encode_B/CLK
    SLICE_X57Y496        FDRE                                         r  encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y496        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    -0.924 r  encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.106     0.182    encode_B/TMDS_reg_n_0_[5]
    SLICE_X57Y497        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     0.306 r  encode_B/TMDS_shift_blue[0][5]_i_1/O
                         net (fo=1, routed)           0.049     0.355    encode_B_n_9
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.810     1.914    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][5]/C
                         clock pessimism             -0.355     1.559    
                         clock uncertainty           -0.185     1.374    
    SLICE_X57Y497        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.399    TMDS_shift_blue_reg[0][5]
  -------------------------------------------------------------------
                         required time                          1.399    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.227ns (16.778%)  route 1.126ns (83.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 1.905 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.904ns (routing 0.828ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.887ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.904    -1.011    encode_G/clk_out_74_25MHz
    SLICE_X64Y488        FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y488        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    -0.932 r  encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.077     0.145    encode_G/TMDS_reg[0]_0
    SLICE_X63Y490        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.293 r  encode_G/TMDS_shift_green[0][0]_i_1/O
                         net (fo=1, routed)           0.049     0.342    encode_G_n_13
    SLICE_X63Y490        FDRE                                         r  TMDS_shift_green_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.801     1.905    pix_clk_5x
    SLICE_X63Y490        FDRE                                         r  TMDS_shift_green_reg[0][0]/C
                         clock pessimism             -0.355     1.550    
                         clock uncertainty           -0.185     1.365    
    SLICE_X63Y490        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.390    TMDS_shift_green_reg[0][0]
  -------------------------------------------------------------------
                         required time                          1.390    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.130ns (9.651%)  route 1.217ns (90.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.914 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.912ns (routing 0.828ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.887ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.912    -1.003    encode_B/CLK
    SLICE_X57Y496        FDRE                                         r  encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y496        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    -0.923 r  encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.167     0.244    encode_B/TMDS_reg_n_0_[4]
    SLICE_X57Y497        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     0.294 r  encode_B/TMDS_shift_blue[0][4]_i_1/O
                         net (fo=1, routed)           0.050     0.344    encode_B_n_10
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.810     1.914    pix_clk_5x
    SLICE_X57Y497        FDRE                                         r  TMDS_shift_blue_reg[0][4]/C
                         clock pessimism             -0.355     1.559    
                         clock uncertainty           -0.185     1.374    
    SLICE_X57Y497        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.399    TMDS_shift_blue_reg[0][4]
  -------------------------------------------------------------------
                         required time                          1.399    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.168ns (12.641%)  route 1.161ns (87.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 1.908 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.904ns (routing 0.828ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.887ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.904    -1.011    encode_R/clk_out_74_25MHz
    SLICE_X64Y488        FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y488        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -0.933 r  encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.110     0.177    encode_R/TMDS_reg[0]_0[0]
    SLICE_X63Y487        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.267 r  encode_R/TMDS_shift_red[0][0]_i_1/O
                         net (fo=1, routed)           0.051     0.318    encode_R_n_16
    SLICE_X63Y487        FDRE                                         r  TMDS_shift_red_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.804     1.908    pix_clk_5x
    SLICE_X63Y487        FDRE                                         r  TMDS_shift_red_reg[0][0]/C
                         clock pessimism             -0.355     1.553    
                         clock uncertainty           -0.185     1.368    
    SLICE_X63Y487        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.393    TMDS_shift_red_reg[0][0]
  -------------------------------------------------------------------
                         required time                          1.393    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.226ns (17.147%)  route 1.092ns (82.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 1.906 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.896ns (routing 0.828ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.887ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.896    -1.019    encode_B/CLK
    SLICE_X63Y491        FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y491        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    -0.940 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.046     0.106    encode_B/TMDS_reg_n_0_[1]
    SLICE_X63Y491        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.253 r  encode_B/TMDS_shift_blue[0][1]_i_1/O
                         net (fo=1, routed)           0.046     0.299    encode_B_n_13
    SLICE_X63Y491        FDRE                                         r  TMDS_shift_blue_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.802     1.906    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_shift_blue_reg[0][1]/C
                         clock pessimism             -0.355     1.551    
                         clock uncertainty           -0.185     1.366    
    SLICE_X63Y491        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     1.391    TMDS_shift_blue_reg[0][1]
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.171ns (13.412%)  route 1.104ns (86.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 1.870 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.903ns (routing 0.828ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.887ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.903    -1.012    encode_R/clk_out_74_25MHz
    SLICE_X61Y493        FDSE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y493        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.931 r  encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           1.046     0.115    encode_R/TMDS[8]
    SLICE_X60Y477        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.205 r  encode_R/TMDS_shift_green[0][8]_i_1/O
                         net (fo=1, routed)           0.058     0.263    encode_R_n_17
    SLICE_X60Y477        FDRE                                         r  TMDS_shift_green_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.766     1.870    pix_clk_5x
    SLICE_X60Y477        FDRE                                         r  TMDS_shift_green_reg[0][8]/C
                         clock pessimism             -0.355     1.515    
                         clock uncertainty           -0.185     1.330    
    SLICE_X60Y477        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.355    TMDS_shift_green_reg[0][8]
  -------------------------------------------------------------------
                         required time                          1.355    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.171ns (13.339%)  route 1.111ns (86.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 1.915 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.912ns (routing 0.828ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.887ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.912    -1.003    encode_B/CLK
    SLICE_X57Y496        FDRE                                         r  encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y496        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    -0.922 r  encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.062     0.140    encode_B/TMDS_reg_n_0_[7]
    SLICE_X57Y496        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     0.230 r  encode_B/TMDS_shift_blue[0][7]_i_1/O
                         net (fo=1, routed)           0.049     0.279    encode_B_n_7
    SLICE_X57Y496        FDRE                                         r  TMDS_shift_blue_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.811     1.915    pix_clk_5x
    SLICE_X57Y496        FDRE                                         r  TMDS_shift_blue_reg[0][7]/C
                         clock pessimism             -0.355     1.560    
                         clock uncertainty           -0.185     1.375    
    SLICE_X57Y496        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.400    TMDS_shift_blue_reg[0][7]
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.202ns (15.881%)  route 1.070ns (84.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 1.855 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.861ns (routing 0.828ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.887ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.861    -1.054    encode_G/clk_out_74_25MHz
    SLICE_X63Y469        FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y469        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.975 r  encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.020     0.045    encode_G/TMDS_reg_n_0_[3]
    SLICE_X63Y467        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.168 r  encode_G/TMDS_shift_green[0][3]_i_1/O
                         net (fo=1, routed)           0.050     0.218    encode_G_n_10
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.751     1.855    pix_clk_5x
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][3]/C
                         clock pessimism             -0.355     1.500    
                         clock uncertainty           -0.185     1.315    
    SLICE_X63Y467        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.340    TMDS_shift_green_reg[0][3]
  -------------------------------------------------------------------
                         required time                          1.340    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.169ns (13.224%)  route 1.109ns (86.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 1.905 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.905ns (routing 0.828ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.887ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.905    -1.010    encode_G/clk_out_74_25MHz
    SLICE_X64Y485        FDRE                                         r  encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y485        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    -0.931 r  encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.061     0.130    encode_G/TMDS_reg_n_0_[1]
    SLICE_X63Y490        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     0.220 r  encode_G/TMDS_shift_green[0][1]_i_1/O
                         net (fo=1, routed)           0.048     0.268    encode_G_n_12
    SLICE_X63Y490        FDRE                                         r  TMDS_shift_green_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.801     1.905    pix_clk_5x
    SLICE_X63Y490        FDRE                                         r  TMDS_shift_green_reg[0][1]/C
                         clock pessimism             -0.355     1.550    
                         clock uncertainty           -0.185     1.365    
    SLICE_X63Y490        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.390    TMDS_shift_green_reg[0][1]
  -------------------------------------------------------------------
                         required time                          1.390    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.052ns (9.302%)  route 0.507ns (90.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.029ns (routing 0.455ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.593ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.029    -0.662    encode_G/clk_out_74_25MHz
    SLICE_X62Y474        FDRE                                         r  encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y474        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.624 r  encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.490    -0.134    encode_G/TMDS_reg_n_0_[5]
    SLICE_X63Y468        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014    -0.120 r  encode_G/TMDS_shift_green[0][5]_i_1/O
                         net (fo=1, routed)           0.017    -0.103    encode_G_n_8
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_green_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.222    -0.672    pix_clk_5x
    SLICE_X63Y468        FDRE                                         r  TMDS_shift_green_reg[0][5]/C
                         clock pessimism              0.229    -0.443    
                         clock uncertainty            0.185    -0.258    
    SLICE_X63Y468        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.212    TMDS_shift_green_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.087ns (15.104%)  route 0.489ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.053ns (routing 0.455ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.593ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.053    -0.638    encode_B/CLK
    SLICE_X57Y496        FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y496        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.599 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.483    -0.116    encode_B/TMDS_reg_n_0_[8]
    SLICE_X57Y496        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048    -0.068 r  encode_B/TMDS_shift_blue[0][8]_i_1/O
                         net (fo=1, routed)           0.006    -0.062    encode_B_n_6
    SLICE_X57Y496        FDRE                                         r  TMDS_shift_blue_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.260    -0.634    pix_clk_5x
    SLICE_X57Y496        FDRE                                         r  TMDS_shift_blue_reg[0][8]/C
                         clock pessimism              0.229    -0.405    
                         clock uncertainty            0.185    -0.220    
    SLICE_X57Y496        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047    -0.173    TMDS_shift_blue_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.061ns (10.554%)  route 0.517ns (89.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.048ns (routing 0.455ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.593ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.048    -0.643    encode_R/clk_out_74_25MHz
    SLICE_X61Y493        FDSE                                         r  encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y493        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    -0.604 r  encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.496    -0.108    encode_R/TMDS[9]
    SLICE_X60Y494        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022    -0.086 r  encode_R/TMDS_shift_red[0][9]_i_1/O
                         net (fo=1, routed)           0.021    -0.065    encode_R_n_7
    SLICE_X60Y494        FDRE                                         r  TMDS_shift_red_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.257    -0.637    pix_clk_5x
    SLICE_X60Y494        FDRE                                         r  TMDS_shift_red_reg[0][9]/C
                         clock pessimism              0.229    -0.408    
                         clock uncertainty            0.185    -0.223    
    SLICE_X60Y494        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046    -0.177    TMDS_shift_red_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_green_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.039ns (6.713%)  route 0.542ns (93.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.048ns (routing 0.455ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.593ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.048    -0.643    encode_G/clk_out_74_25MHz
    SLICE_X64Y488        FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y488        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    -0.604 r  encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.542    -0.062    encode_G_n_14
    SLICE_X63Y491        FDRE                                         r  TMDS_green_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.257    -0.637    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_green_next_reg[0]/C
                         clock pessimism              0.229    -0.408    
                         clock uncertainty            0.185    -0.223    
    SLICE_X63Y491        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046    -0.177    TMDS_green_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.076ns (13.036%)  route 0.507ns (86.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.455ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.593ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.050    -0.641    encode_R/clk_out_74_25MHz
    SLICE_X64Y483        FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y483        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041    -0.600 r  encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.486    -0.114    encode_R/TMDS[2]
    SLICE_X64Y484        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035    -0.079 r  encode_R/TMDS_shift_red[0][2]_i_1/O
                         net (fo=1, routed)           0.021    -0.058    encode_R_n_14
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_red_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.256    -0.638    pix_clk_5x
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_red_reg[0][2]/C
                         clock pessimism              0.229    -0.409    
                         clock uncertainty            0.185    -0.224    
    SLICE_X64Y484        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046    -0.178    TMDS_shift_red_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_blue_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.039ns (6.599%)  route 0.552ns (93.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.045ns (routing 0.455ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.593ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.045    -0.646    encode_B/CLK
    SLICE_X63Y491        FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y491        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.607 r  encode_B/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.552    -0.055    encode_B_n_15
    SLICE_X63Y491        FDRE                                         r  TMDS_blue_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.257    -0.637    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_blue_next_reg[0]/C
                         clock pessimism              0.229    -0.408    
                         clock uncertainty            0.185    -0.223    
    SLICE_X63Y491        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047    -0.176    TMDS_blue_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.100ns (17.094%)  route 0.485ns (82.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.023ns (routing 0.455ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.593ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.023    -0.668    encode_G/clk_out_74_25MHz
    SLICE_X61Y476        FDRE                                         r  encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y476        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039    -0.629 r  encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.464    -0.165    encode_G/TMDS_reg_n_0_[7]
    SLICE_X60Y474        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061    -0.104 r  encode_G/TMDS_shift_green[0][7]_i_1/O
                         net (fo=1, routed)           0.021    -0.083    encode_G_n_6
    SLICE_X60Y474        FDRE                                         r  TMDS_shift_green_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.229    -0.665    pix_clk_5x
    SLICE_X60Y474        FDRE                                         r  TMDS_shift_green_reg[0][7]/C
                         clock pessimism              0.229    -0.436    
                         clock uncertainty            0.185    -0.251    
    SLICE_X60Y474        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.205    TMDS_shift_green_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.080ns (13.722%)  route 0.503ns (86.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.023ns (routing 0.455ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.593ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.023    -0.668    encode_R/clk_out_74_25MHz
    SLICE_X61Y476        FDSE                                         r  encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y476        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    -0.629 r  encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.488    -0.141    encode_R/TMDS[6]
    SLICE_X61Y476        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041    -0.100 r  encode_R/TMDS_shift_red[0][6]_i_1/O
                         net (fo=1, routed)           0.015    -0.085    encode_R_n_10
    SLICE_X61Y476        FDRE                                         r  TMDS_shift_red_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.226    -0.668    pix_clk_5x
    SLICE_X61Y476        FDRE                                         r  TMDS_shift_red_reg[0][6]/C
                         clock pessimism              0.229    -0.439    
                         clock uncertainty            0.185    -0.254    
    SLICE_X61Y476        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.208    TMDS_shift_red_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.074ns (13.357%)  route 0.480ns (86.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.050ns (routing 0.455ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.593ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.050    -0.641    encode_G/clk_out_74_25MHz
    SLICE_X64Y483        FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y483        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    -0.602 r  encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.464    -0.138    encode_G/TMDS_reg_n_0_[2]
    SLICE_X63Y467        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035    -0.103 r  encode_G/TMDS_shift_green[0][2]_i_1/O
                         net (fo=1, routed)           0.016    -0.087    encode_G_n_11
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.222    -0.672    pix_clk_5x
    SLICE_X63Y467        FDRE                                         r  TMDS_shift_green_reg[0][2]/C
                         clock pessimism              0.229    -0.443    
                         clock uncertainty            0.185    -0.258    
    SLICE_X63Y467        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.212    TMDS_shift_green_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.061ns (10.252%)  route 0.534ns (89.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.048ns (routing 0.455ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.593ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.048    -0.643    encode_R/clk_out_74_25MHz
    SLICE_X63Y490        FDSE                                         r  encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y490        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.604 r  encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.513    -0.091    encode_R/TMDS[4]
    SLICE_X59Y491        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022    -0.069 r  encode_R/TMDS_shift_red[0][4]_i_1/O
                         net (fo=1, routed)           0.021    -0.048    encode_R_n_12
    SLICE_X59Y491        FDRE                                         r  TMDS_shift_red_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.260    -0.634    pix_clk_5x
    SLICE_X59Y491        FDRE                                         r  TMDS_shift_red_reg[0][4]/C
                         clock pessimism              0.229    -0.405    
                         clock uncertainty            0.185    -0.220    
    SLICE_X59Y491        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046    -0.174    TMDS_shift_red_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.126    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_100MHz_clk_wiz_720p
  To Clock:  clk_out_100MHz_clk_wiz_720p

Max Delay           315 Endpoints
Min Delay           315 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 0.948ns (13.025%)  route 6.330ns (86.975%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.727ns (routing 0.646ns, distribution 1.081ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.252 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.278    raymarcher/debounce_BTNL_n_51
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.727    -0.865    raymarcher/clk_out_100MHz
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[63]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.277ns  (logic 0.948ns (13.027%)  route 6.329ns (86.973%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.727ns (routing 0.646ns, distribution 1.081ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     7.252 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     7.277    raymarcher/debounce_BTNL_n_53
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.727    -0.865    raymarcher/clk_out_100MHz
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[61]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.265ns  (logic 0.935ns (12.869%)  route 6.330ns (87.131%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.727ns (routing 0.646ns, distribution 1.081ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     7.239 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     7.265    raymarcher/debounce_BTNL_n_52
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.727    -0.865    raymarcher/clk_out_100MHz
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[62]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 0.903ns (12.441%)  route 6.355ns (87.559%))
  Logic Levels:           11  (CARRY8=8 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.724ns (routing 0.646ns, distribution 1.078ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.151 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.177    raymarcher/debounce_BTNL/camera_x_reg[56]_i_1_n_0
    SLICE_X58Y506        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.233 r  raymarcher/debounce_BTNL/camera_x_reg[64]_i_1/O[0]
                         net (fo=1, routed)           0.025     7.258    raymarcher/debounce_BTNL_n_59
    SLICE_X58Y506        FDRE                                         r  raymarcher/camera_x_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.724    -0.868    raymarcher/clk_out_100MHz
    SLICE_X58Y506        FDRE                                         r  raymarcher/camera_x_reg[64]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.247ns  (logic 0.918ns (12.667%)  route 6.329ns (87.333%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.727ns (routing 0.646ns, distribution 1.081ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     7.222 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     7.247    raymarcher/debounce_BTNL_n_54
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.727    -0.865    raymarcher/clk_out_100MHz
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[60]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 0.914ns (12.617%)  route 6.330ns (87.383%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.725ns (routing 0.646ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.218 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     7.244    raymarcher/debounce_BTNL_n_55
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.725    -0.867    raymarcher/clk_out_100MHz
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[59]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 0.933ns (12.891%)  route 6.304ns (87.109%))
  Logic Levels:           9  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.728ns (routing 0.646ns, distribution 1.082ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.211 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.237    raymarcher/debounce_BTNL_n_43
    SLICE_X58Y504        FDRE                                         r  raymarcher/camera_x_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.728    -0.864    raymarcher/clk_out_100MHz
    SLICE_X58Y504        FDRE                                         r  raymarcher/camera_x_reg[55]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 0.908ns (12.546%)  route 6.329ns (87.454%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.725ns (routing 0.646ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.212 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     7.237    raymarcher/debounce_BTNL_n_57
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.725    -0.867    raymarcher/clk_out_100MHz
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[57]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.236ns  (logic 0.933ns (12.893%)  route 6.303ns (87.107%))
  Logic Levels:           9  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.728ns (routing 0.646ns, distribution 1.082ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     7.211 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     7.236    raymarcher/debounce_BTNL_n_45
    SLICE_X58Y504        FDRE                                         r  raymarcher/camera_x_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.728    -0.864    raymarcher/clk_out_100MHz
    SLICE_X58Y504        FDRE                                         r  raymarcher/camera_x_reg[53]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.229ns  (logic 0.899ns (12.435%)  route 6.330ns (87.565%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.725ns (routing 0.646ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.630     6.214    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X63Y506        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.304 r  raymarcher/debounce_BTNR/camera_x[0]_i_8/O
                         net (fo=40, routed)          0.518     6.822    raymarcher/debounce_BTNL/camera_x_reg[15][0]
    SLICE_X58Y499        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.905 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.931    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y500        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.946 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.972    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y501        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.987 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.013    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y502        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.028 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.054    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y503        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.069 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.095    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y504        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.110 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.136    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y505        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     7.203 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     7.229    raymarcher/debounce_BTNL_n_56
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.725    -0.867    raymarcher/clk_out_100MHz
    SLICE_X58Y505        FDRE                                         r  raymarcher/camera_x_reg[58]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnr
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.217ns (12.401%)  route 1.535ns (87.599%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.439ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BE23                                              0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr_IBUF_inst/I
    BE23                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.217     0.217 r  btnr_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.217    btnr_IBUF_inst/OUT
    BE23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.217 r  btnr_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.535     1.752    raymarcher/debounce_BTNR/btnr_IBUF
    SLICE_X72Y492        FDRE                                         r  raymarcher/debounce_BTNR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.244    -0.653    raymarcher/debounce_BTNR/clk_out_100MHz
    SLICE_X72Y492        FDRE                                         r  raymarcher/debounce_BTNR/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNC/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.209ns (11.751%)  route 1.573ns (88.249%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.439ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BD23                                              0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc_IBUF_inst/I
    BD23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.209     0.209 r  btnc_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    btnc_IBUF_inst/OUT
    BD23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.209 r  btnc_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.573     1.782    raymarcher/debounce_BTNC/btnc_IBUF
    SLICE_X72Y492        FDRE                                         r  raymarcher/debounce_BTNC/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.244    -0.653    raymarcher/debounce_BTNC/clk_out_100MHz
    SLICE_X72Y492        FDRE                                         r  raymarcher/debounce_BTNC/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnu
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNU/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.825ns  (logic 0.204ns (11.179%)  route 1.621ns (88.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.220ns (routing 0.439ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB24                                              0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu_IBUF_inst/I
    BB24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.204     0.204 r  btnu_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.204    btnu_IBUF_inst/OUT
    BB24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.204 r  btnu_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.621     1.825    raymarcher/debounce_BTNU/btnu_IBUF
    SLICE_X63Y492        FDRE                                         r  raymarcher/debounce_BTNU/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.220    -0.677    raymarcher/debounce_BTNU/clk_out_100MHz
    SLICE_X63Y492        FDRE                                         r  raymarcher/debounce_BTNU/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnd
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTND/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.215ns (11.691%)  route 1.622ns (88.309%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.233ns (routing 0.439ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BE22                                              0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd_IBUF_inst/I
    BE22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.215     0.215 r  btnd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.215    btnd_IBUF_inst/OUT
    BE22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.215 r  btnd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.622     1.837    raymarcher/debounce_BTND/btnd_IBUF
    SLICE_X67Y517        FDRE                                         r  raymarcher/debounce_BTND/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.233    -0.664    raymarcher/debounce_BTND/clk_out_100MHz
    SLICE_X67Y517        FDRE                                         r  raymarcher/debounce_BTND/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnl
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.215ns (11.692%)  route 1.624ns (88.308%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.439ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BF22                                              0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl_IBUF_inst/I
    BF22                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.215     0.215 r  btnl_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.215    btnl_IBUF_inst/OUT
    BF22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.215 r  btnl_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.624     1.839    raymarcher/debounce_BTNL/btnl_IBUF
    SLICE_X72Y492        FDRE                                         r  raymarcher/debounce_BTNL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.244    -0.653    raymarcher/debounce_BTNL/clk_out_100MHz
    SLICE_X72Y492        FDRE                                         r  raymarcher/debounce_BTNL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.167ns (7.061%)  route 2.201ns (92.939%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.239ns (routing 0.439ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.185     2.338    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X77Y570        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.352 r  raymarcher/msg[epsilon][45]_i_1/O
                         net (fo=1, routed)           0.016     2.368    raymarcher/msg[epsilon][45]_i_1_n_0
    SLICE_X77Y570        FDRE                                         r  raymarcher/msg_reg[epsilon][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.239    -0.658    raymarcher/clk_out_100MHz
    SLICE_X77Y570        FDRE                                         r  raymarcher/msg_reg[epsilon][45]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.167ns (7.014%)  route 2.217ns (92.986%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.240ns (routing 0.439ns, distribution 0.801ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.201     2.354    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X79Y570        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.368 r  raymarcher/msg[epsilon][53]_i_1/O
                         net (fo=1, routed)           0.016     2.384    raymarcher/msg[epsilon][53]_i_1_n_0
    SLICE_X79Y570        FDRE                                         r  raymarcher/msg_reg[epsilon][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.240    -0.657    raymarcher/clk_out_100MHz
    SLICE_X79Y570        FDRE                                         r  raymarcher/msg_reg[epsilon][53]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.423ns  (logic 0.168ns (6.942%)  route 2.255ns (93.058%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.249ns (routing 0.439ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.238     2.391    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X77Y572        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.406 r  raymarcher/msg[epsilon][49]_i_1/O
                         net (fo=1, routed)           0.017     2.423    raymarcher/msg[epsilon][49]_i_1_n_0
    SLICE_X77Y572        FDRE                                         r  raymarcher/msg_reg[epsilon][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.249    -0.648    raymarcher/clk_out_100MHz
    SLICE_X77Y572        FDRE                                         r  raymarcher/msg_reg[epsilon][49]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.194ns (7.901%)  route 2.264ns (92.099%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.239ns (routing 0.439ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.248     2.401    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X79Y568        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     2.442 r  raymarcher/msg[epsilon][33]_i_1/O
                         net (fo=1, routed)           0.016     2.458    raymarcher/msg[epsilon][33]_i_1_n_0
    SLICE_X79Y568        FDRE                                         r  raymarcher/msg_reg[epsilon][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.239    -0.658    raymarcher/clk_out_100MHz
    SLICE_X79Y568        FDRE                                         r  raymarcher/msg_reg[epsilon][33]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.188ns (7.657%)  route 2.270ns (92.343%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.245ns (routing 0.439ns, distribution 0.806ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.254     2.407    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X77Y572        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     2.442 r  raymarcher/msg[epsilon][44]_i_1/O
                         net (fo=1, routed)           0.016     2.458    raymarcher/msg[epsilon][44]_i_1_n_0
    SLICE_X77Y572        FDRE                                         r  raymarcher/msg_reg[epsilon][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.245    -0.652    raymarcher/clk_out_100MHz
    SLICE_X77Y572        FDRE                                         r  raymarcher/msg_reg[epsilon][44]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_371_25MHz_clk_wiz_720p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TMDS_shift_green_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.273ns  (logic 0.973ns (29.719%)  route 2.300ns (70.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.015ns (routing 0.973ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.015     0.453    pix_clk_5x
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_green_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y493        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.532 r  TMDS_shift_green_reg[1][0]/Q
                         net (fo=1, routed)           2.300     2.832    TMDS_shift_green1_OBUF
    AU16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     3.725 r  TMDS_shift_green1_OBUF_inst/O
                         net (fo=0)                   0.000     3.725    TMDS_shift_green1
    AU16                                                              r  TMDS_shift_green1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.206ns  (logic 0.980ns (30.563%)  route 2.226ns (69.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.015ns (routing 0.973ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.015     0.453    pix_clk_5x
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_blue_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y493        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.534 r  TMDS_shift_blue_reg[1][0]/Q
                         net (fo=1, routed)           2.226     2.760    TMDS_shift_blue1_OBUF
    AT16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.899     3.658 r  TMDS_shift_blue1_OBUF_inst/O
                         net (fo=0)                   0.000     3.658    TMDS_shift_blue1
    AT16                                                              r  TMDS_shift_blue1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.142ns  (logic 0.992ns (31.573%)  route 2.150ns (68.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.020ns (routing 0.973ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.020     0.458    pix_clk_5x
    SLICE_X64Y488        FDRE                                         r  TMDS_shift_red_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y488        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.536 r  TMDS_shift_red_reg[1][0]/Q
                         net (fo=1, routed)           2.150     2.686    TMDS_shift_red1_OBUF
    AV15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.914     3.600 r  TMDS_shift_red1_OBUF_inst/O
                         net (fo=0)                   0.000     3.600    TMDS_shift_red1
    AV15                                                              r  TMDS_shift_red1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 0.998ns (29.608%)  route 2.372ns (70.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.023ns (routing 0.973ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.023    -0.886    pix_clk_5x
    SLICE_X63Y487        FDRE                                         r  TMDS_shift_red_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y487        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.807 r  TMDS_shift_red_reg[0][0]/Q
                         net (fo=1, routed)           2.372     1.565    TMDS_shift_red0_OBUF
    AW15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.919     2.484 r  TMDS_shift_red0_OBUF_inst/O
                         net (fo=0)                   0.000     2.484    TMDS_shift_red0
    AW15                                                              r  TMDS_shift_red0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.280ns  (logic 0.972ns (29.630%)  route 2.308ns (70.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.016ns (routing 0.973ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.016    -0.893    pix_clk_5x
    SLICE_X63Y490        FDRE                                         r  TMDS_shift_green_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y490        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.814 r  TMDS_shift_green_reg[0][0]/Q
                         net (fo=1, routed)           2.308     1.494    TMDS_shift_green0_OBUF
    AV16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.893     2.387 r  TMDS_shift_green0_OBUF_inst/O
                         net (fo=0)                   0.000     2.387    TMDS_shift_green0
    AV16                                                              r  TMDS_shift_green0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.980ns (30.296%)  route 2.255ns (69.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.021ns (routing 0.973ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.021    -0.888    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_shift_blue_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y491        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    -0.808 r  TMDS_shift_blue_reg[0][0]/Q
                         net (fo=1, routed)           2.255     1.447    TMDS_shift_blue0_OBUF
    AT15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.900     2.347 r  TMDS_shift_blue0_OBUF_inst/O
                         net (fo=0)                   0.000     2.347    TMDS_shift_blue0
    AT15                                                              r  TMDS_shift_blue0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out_371_25MHz_clk_wiz_720p'  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            o_pix_clk_5x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 0.938ns (23.298%)  route 3.089ns (76.702%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
                         net (fo=45, routed)          2.838     1.276    pix_clk_5x
    AY15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.910     2.186 f  hdmi_serial_clk/O
                         net (fo=0)                   0.000     2.186    o_pix_clk_5x
    AY15                                                              f  o_pix_clk_5x (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out_371_25MHz_clk_wiz_720p'  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            o_pix_clk_5x
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 0.487ns (23.411%)  route 1.594ns (76.589%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
                         net (fo=45, routed)          1.445    -0.243    pix_clk_5x
    AY15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.470     0.227 r  hdmi_serial_clk/O
                         net (fo=0)                   0.000     0.227    o_pix_clk_5x
    AY15                                                              r  o_pix_clk_5x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.570ns  (logic 0.499ns (31.791%)  route 1.071ns (68.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115    -0.573    pix_clk_5x
    SLICE_X63Y491        FDRE                                         r  TMDS_shift_blue_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y491        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    -0.534 r  TMDS_shift_blue_reg[0][0]/Q
                         net (fo=1, routed)           1.071     0.537    TMDS_shift_blue0_OBUF
    AT15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.460     0.997 r  TMDS_shift_blue0_OBUF_inst/O
                         net (fo=0)                   0.000     0.997    TMDS_shift_blue0
    AT15                                                              r  TMDS_shift_blue0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 0.492ns (30.730%)  route 1.109ns (69.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.112ns (routing 0.533ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.112    -0.576    pix_clk_5x
    SLICE_X63Y490        FDRE                                         r  TMDS_shift_green_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y490        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.537 r  TMDS_shift_green_reg[0][0]/Q
                         net (fo=1, routed)           1.109     0.572    TMDS_shift_green0_OBUF
    AV16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.453     1.025 r  TMDS_shift_green0_OBUF_inst/O
                         net (fo=0)                   0.000     1.025    TMDS_shift_green0
    AV16                                                              r  TMDS_shift_green0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 0.518ns (31.338%)  route 1.134ns (68.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.116ns (routing 0.533ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.116    -0.572    pix_clk_5x
    SLICE_X63Y487        FDRE                                         r  TMDS_shift_red_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y487        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.533 r  TMDS_shift_red_reg[0][0]/Q
                         net (fo=1, routed)           1.134     0.601    TMDS_shift_red0_OBUF
    AW15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.479     1.080 r  TMDS_shift_red0_OBUF_inst/O
                         net (fo=0)                   0.000     1.080    TMDS_shift_red0
    AW15                                                              r  TMDS_shift_red0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.511ns  (logic 0.513ns (33.950%)  route 0.998ns (66.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.114ns (routing 0.533ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.114     0.773    pix_clk_5x
    SLICE_X64Y488        FDRE                                         r  TMDS_shift_red_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y488        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.812 r  TMDS_shift_red_reg[1][0]/Q
                         net (fo=1, routed)           0.998     1.810    TMDS_shift_red1_OBUF
    AV15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.474     2.284 r  TMDS_shift_red1_OBUF_inst/O
                         net (fo=0)                   0.000     2.284    TMDS_shift_red1
    AV15                                                              r  TMDS_shift_red1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 0.500ns (31.620%)  route 1.081ns (68.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.111ns (routing 0.533ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.111     0.770    pix_clk_5x
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_blue_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y493        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.811 r  TMDS_shift_blue_reg[1][0]/Q
                         net (fo=1, routed)           1.081     1.892    TMDS_shift_blue1_OBUF
    AT16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.459     2.351 r  TMDS_shift_blue1_OBUF_inst/O
                         net (fo=0)                   0.000     2.351    TMDS_shift_blue1
    AT16                                                              r  TMDS_shift_blue1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.600ns  (logic 0.493ns (30.800%)  route 1.107ns (69.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.111ns (routing 0.533ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.111     0.770    pix_clk_5x
    SLICE_X63Y493        FDRE                                         r  TMDS_shift_green_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y493        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.809 r  TMDS_shift_green_reg[1][0]/Q
                         net (fo=1, routed)           1.107     1.916    TMDS_shift_green1_OBUF
    AU16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.454     2.369 r  TMDS_shift_green1_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    TMDS_shift_green1
    AU16                                                              r  TMDS_shift_green1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            o_pix_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.215ns  (logic 0.938ns (22.263%)  route 3.277ns (77.737%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p fall edge)
                                                      6.733     6.733 f  
    G31                  IBUFCTRL                     0.000     6.733 f  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     7.117    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572     3.545 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245     3.790    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.818 f  serial_and_pix_clks/inst/clkout1_buf/O
                         net (fo=262, routed)         3.032     6.850    pix_clk
    AY14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.910     7.761 f  hdmi_pix_clk/O
                         net (fo=0)                   0.000     7.761    o_pix_clk
    AY14                                                              f  o_pix_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            o_pix_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 0.487ns (22.366%)  route 1.692ns (77.634%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
                         net (fo=262, routed)         1.546    -0.145    pix_clk
    AY14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.470     0.325 r  hdmi_pix_clk/O
                         net (fo=0)                   0.000     0.325    o_pix_clk
    AY14                                                              r  o_pix_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_74_25MHz_clk_wiz_720p

Max Delay          2500 Endpoints
Min Delay          2500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.007ns  (logic 1.573ns (26.186%)  route 4.434ns (73.814%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.835ns (routing 0.752ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.251     6.007    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y100        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.835    -0.759    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X7Y100        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 1.573ns (26.602%)  route 4.340ns (73.398%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.828ns (routing 0.752ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.157     5.913    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y101        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.828    -0.766    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X7Y101        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.901ns  (logic 1.573ns (26.657%)  route 4.328ns (73.343%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.844ns (routing 0.752ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.145     5.901    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.844    -0.750    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X7Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.858ns  (logic 1.573ns (26.852%)  route 4.285ns (73.148%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.801ns (routing 0.752ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.102     5.858    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.801    -0.793    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X7Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.573ns (27.060%)  route 4.240ns (72.940%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.660ns (routing 0.752ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.057     5.813    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y91         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.660    -0.934    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clkb
    RAMB36_X5Y91         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.573ns (27.130%)  route 4.225ns (72.870%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.840ns (routing 0.752ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.042     5.798    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.840    -0.754    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X7Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.767ns  (logic 1.573ns (27.276%)  route 4.194ns (72.724%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.666ns (routing 0.752ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         4.011     5.767    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y92         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.666    -0.928    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y92         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 1.573ns (27.357%)  route 4.177ns (72.643%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.848ns (routing 0.752ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         3.994     5.750    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.848    -0.746    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X7Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.704ns  (logic 1.573ns (27.577%)  route 4.131ns (72.423%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.846ns (routing 0.752ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         3.948     5.704    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    RAMB36_X7Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.846    -0.748    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X7Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.573ns (27.640%)  route 4.118ns (72.360%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.654ns (routing 0.752ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[14])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.183     1.591    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     1.756 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         3.935     5.691    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y90         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.654    -0.940    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clkb
    RAMB36_X5Y90         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.308ns (63.115%)  route 0.180ns (36.885%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.267ns (routing 0.509ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.072     0.322    bth/addrb0_n_91
    SLICE_X58Y496        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.058     0.380 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         0.108     0.488    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[14]
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.267    -0.631    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.285ns (58.163%)  route 0.205ns (41.837%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.267ns (routing 0.509ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<7>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<7>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.089     0.339    bth/addrb0_n_98
    SLICE_X59Y493        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     0.374 r  bth/framebuffer_i_13/O
                         net (fo=155, routed)         0.116     0.490    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.267    -0.631    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.298ns (60.202%)  route 0.197ns (39.798%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.267ns (routing 0.509ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<6>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<6>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.089     0.339    bth/addrb0_n_99
    SLICE_X59Y493        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.048     0.387 r  bth/framebuffer_i_14/O
                         net (fo=155, routed)         0.108     0.495    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.267    -0.631    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.272ns (54.949%)  route 0.223ns (45.051%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.269ns (routing 0.509ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<1>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<1>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.134     0.384    bth/addrb0_n_104
    SLICE_X58Y495        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.406 r  bth/framebuffer_i_19/O
                         net (fo=155, routed)         0.089     0.495    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.269    -0.629    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.299ns (60.161%)  route 0.198ns (39.839%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.269ns (routing 0.509ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<0>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<0>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.070     0.320    bth/addrb0_n_105
    SLICE_X58Y495        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.049     0.369 r  bth/framebuffer_i_20/O
                         net (fo=155, routed)         0.128     0.497    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.269    -0.629    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.288ns (57.256%)  route 0.215ns (42.744%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.267ns (routing 0.509ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[2])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<2>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<2>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.067     0.317    bth/addrb0_n_103
    SLICE_X58Y495        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     0.355 r  bth/framebuffer_i_18/O
                         net (fo=155, routed)         0.148     0.503    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.267    -0.631    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.285ns (56.660%)  route 0.218ns (43.340%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.269ns (routing 0.509ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<7>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<7>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.089     0.339    bth/addrb0_n_98
    SLICE_X59Y493        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     0.374 r  bth/framebuffer_i_13/O
                         net (fo=155, routed)         0.129     0.503    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.269    -0.629    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.288ns (56.805%)  route 0.219ns (43.195%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.269ns (routing 0.509ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[2])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<2>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<2>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.067     0.317    bth/addrb0_n_103
    SLICE_X58Y495        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     0.355 r  bth/framebuffer_i_18/O
                         net (fo=155, routed)         0.152     0.507    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.269    -0.629    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.273ns (52.703%)  route 0.245ns (47.297%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.269ns (routing 0.509ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<5>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<5>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.092     0.342    bth/addrb0_n_100
    SLICE_X60Y494        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.365 r  bth/framebuffer_i_15/O
                         net (fo=155, routed)         0.153     0.518    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.269    -0.629    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y99         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.273ns (52.500%)  route 0.247ns (47.500%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.267ns (routing 0.509ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y199       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y199       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y199       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<5>
    DSP48E2_X8Y199       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<5>
    DSP48E2_X8Y199       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X8Y199       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.092     0.342    bth/addrb0_n_100
    SLICE_X60Y494        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.365 r  bth/framebuffer_i_15/O
                         net (fo=155, routed)         0.155     0.520    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  diff_to_singleEnded_clk_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.267    -0.631    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y98         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK





