<profile>

<section name = "Vitis HLS Report for 'ReadB'" level="0">
<item name = "Date">Mon Nov 11 16:40:32 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MatrixMultiplication</item>
<item name = "Solution">xcu250-figd2104-2L-e (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122">ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 1225, 1202, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 98, -</column>
<column name="Register">-, -, 258, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122">ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1, 0, 3, 1225, 1140, 0</column>
<column name="mul_24ns_37ns_60_1_1_U110">mul_24ns_37ns_60_1_1, 0, 3, 0, 25, 0</column>
<column name="mul_24ns_60ns_83_1_1_U111">mul_24ns_60ns_83_1_1, 0, 4, 0, 37, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln111_fu_148_p2">+, 0, 0, 40, 33, 9</column>
<column name="add_ln116_fu_168_p2">+, 0, 0, 40, 33, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bMemory_write">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem1_RREADY">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="size_k_c7_blk_n">9, 2, 1, 2</column>
<column name="size_m_c12_blk_n">9, 2, 1, 2</column>
<column name="size_n_c4_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound18_reg_255">83, 0, 83, 0</column>
<column name="bound4_reg_250">60, 0, 60, 0</column>
<column name="div_i_i_reg_235">28, 0, 28, 0</column>
<column name="grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_reg_245">32, 0, 37, 5</column>
<column name="trunc_ln4_reg_230">24, 0, 24, 0</column>
<column name="trunc_ln_reg_225">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, ReadB, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="memory">in, 64, ap_none, memory, scalar</column>
<column name="bMemory_din">out, 512, ap_fifo, bMemory, pointer</column>
<column name="bMemory_num_data_valid">in, 7, ap_fifo, bMemory, pointer</column>
<column name="bMemory_fifo_cap">in, 7, ap_fifo, bMemory, pointer</column>
<column name="bMemory_full_n">in, 1, ap_fifo, bMemory, pointer</column>
<column name="bMemory_write">out, 1, ap_fifo, bMemory, pointer</column>
<column name="size_n">in, 32, ap_none, size_n, scalar</column>
<column name="size_k">in, 32, ap_none, size_k, scalar</column>
<column name="size_m">in, 32, ap_none, size_m, scalar</column>
<column name="size_n_c4_din">out, 32, ap_fifo, size_n_c4, pointer</column>
<column name="size_n_c4_num_data_valid">in, 3, ap_fifo, size_n_c4, pointer</column>
<column name="size_n_c4_fifo_cap">in, 3, ap_fifo, size_n_c4, pointer</column>
<column name="size_n_c4_full_n">in, 1, ap_fifo, size_n_c4, pointer</column>
<column name="size_n_c4_write">out, 1, ap_fifo, size_n_c4, pointer</column>
<column name="size_k_c7_din">out, 32, ap_fifo, size_k_c7, pointer</column>
<column name="size_k_c7_num_data_valid">in, 3, ap_fifo, size_k_c7, pointer</column>
<column name="size_k_c7_fifo_cap">in, 3, ap_fifo, size_k_c7, pointer</column>
<column name="size_k_c7_full_n">in, 1, ap_fifo, size_k_c7, pointer</column>
<column name="size_k_c7_write">out, 1, ap_fifo, size_k_c7, pointer</column>
<column name="size_m_c12_din">out, 32, ap_fifo, size_m_c12, pointer</column>
<column name="size_m_c12_num_data_valid">in, 3, ap_fifo, size_m_c12, pointer</column>
<column name="size_m_c12_fifo_cap">in, 3, ap_fifo, size_m_c12, pointer</column>
<column name="size_m_c12_full_n">in, 1, ap_fifo, size_m_c12, pointer</column>
<column name="size_m_c12_write">out, 1, ap_fifo, size_m_c12, pointer</column>
</table>
</item>
</section>
</profile>
