# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs clk_TMR_1 clk_TMR_0 sw_TMR_0[0] sw_TMR_0[1] sw_TMR_0[2] sw_TMR_0[3] sw_TMR_1[0] sw_TMR_1[1] sw_TMR_1[2] sw_TMR_1[3] sw_TMR_2[0] sw_TMR_2[1] sw_TMR_2[2] sw_TMR_2[3] clk_TMR_2 btn_TMR_0[0] btn_TMR_0[1] btn_TMR_0[2] btn_TMR_0[3] btn_TMR_1[0] btn_TMR_1[1] btn_TMR_1[2] btn_TMR_1[3] btn_TMR_2[0] btn_TMR_2[1] btn_TMR_2[2] btn_TMR_2[3]
.outputs pulse_red_TMR_1 pulse_red_TMR_2 pulse_red_TMR_0 pulse_blue_TMR_1 pulse_blue_TMR_0 pulse_green_TMR_0 pulse_green_TMR_1 pulse_green_TMR_2 pulse_blue_TMR_2
.names $false
.names $true
1
.names $undef
.subckt BUFG I=\$auto$clkbufmap.cc:262:execute$2440_TMR_0 O=\$iopadmap$clk_TMR_0
.cname $auto$clkbufmap.cc:261:execute$2439_TMR_0
.subckt BUFG I=\$auto$clkbufmap.cc:262:execute$2440_TMR_1 O=\$iopadmap$clk_TMR_1
.cname $auto$clkbufmap.cc:261:execute$2439_TMR_1
.subckt BUFG I=\$auto$clkbufmap.cc:262:execute$2440_TMR_2 O=\$iopadmap$clk_TMR_2
.cname $auto$clkbufmap.cc:261:execute$2439_TMR_2
.subckt IBUF I=btn_TMR_0[1] O=pulse_wideB_TMR_0[12]
.cname $iopadmap$top.btn_1_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_1[1] O=pulse_wideB_TMR_1[12]
.cname $iopadmap$top.btn_1_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_2[1] O=pulse_wideB_TMR_2[12]
.cname $iopadmap$top.btn_1_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_0[2] O=pulse_wideG_TMR_0[10]
.cname $iopadmap$top.btn_2_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_1[2] O=pulse_wideG_TMR_1[10]
.cname $iopadmap$top.btn_2_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_2[2] O=pulse_wideG_TMR_2[10]
.cname $iopadmap$top.btn_2_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_0[3] O=pulse_wideG_TMR_0[11]
.cname $iopadmap$top.btn_3_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_1[3] O=pulse_wideG_TMR_1[11]
.cname $iopadmap$top.btn_3_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_2[3] O=pulse_wideG_TMR_2[11]
.cname $iopadmap$top.btn_3_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_0[0] O=pulse_wideB_TMR_0[11]
.cname $iopadmap$top.btn_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_1[0] O=pulse_wideB_TMR_1[11]
.cname $iopadmap$top.btn_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn_TMR_2[0] O=pulse_wideB_TMR_2[11]
.cname $iopadmap$top.btn_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=clk_TMR_0 O=\$auto$clkbufmap.cc:262:execute$2440_TMR_0
.cname $iopadmap$top.clk_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=clk_TMR_1 O=\$auto$clkbufmap.cc:262:execute$2440_TMR_1
.cname $iopadmap$top.clk_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=clk_TMR_2 O=\$auto$clkbufmap.cc:262:execute$2440_TMR_2
.cname $iopadmap$top.clk_TMR_2
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_blue_TMR_0 O=pulse_blue_TMR_0
.cname $iopadmap$top.pulse_blue_TMR_0
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_blue_TMR_1 O=pulse_blue_TMR_1
.cname $iopadmap$top.pulse_blue_TMR_1
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_blue_TMR_2 O=pulse_blue_TMR_2
.cname $iopadmap$top.pulse_blue_TMR_2
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_green_TMR_0 O=pulse_green_TMR_0
.cname $iopadmap$top.pulse_green_TMR_0
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_green_TMR_1 O=pulse_green_TMR_1
.cname $iopadmap$top.pulse_green_TMR_1
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_green_TMR_2 O=pulse_green_TMR_2
.cname $iopadmap$top.pulse_green_TMR_2
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_red_TMR_0 O=pulse_red_TMR_0
.cname $iopadmap$top.pulse_red_TMR_0
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_red_TMR_1 O=pulse_red_TMR_1
.cname $iopadmap$top.pulse_red_TMR_1
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$pulse_red_TMR_2 O=pulse_red_TMR_2
.cname $iopadmap$top.pulse_red_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_0[1] O=pulse_wideR_TMR_0[10]
.cname $iopadmap$top.sw_1_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_1[1] O=pulse_wideR_TMR_1[10]
.cname $iopadmap$top.sw_1_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_2[1] O=pulse_wideR_TMR_2[10]
.cname $iopadmap$top.sw_1_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_0[2] O=pulse_wideR_TMR_0[11]
.cname $iopadmap$top.sw_2_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_1[2] O=pulse_wideR_TMR_1[11]
.cname $iopadmap$top.sw_2_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_2[2] O=pulse_wideR_TMR_2[11]
.cname $iopadmap$top.sw_2_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_0[3] O=pulse_wideR_TMR_0[12]
.cname $iopadmap$top.sw_3_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_1[3] O=pulse_wideR_TMR_1[12]
.cname $iopadmap$top.sw_3_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_2[3] O=pulse_wideR_TMR_2[12]
.cname $iopadmap$top.sw_3_TMR_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_0[0] O=pulse_wideG_TMR_0[12]
.cname $iopadmap$top.sw_TMR_0
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_1[0] O=pulse_wideG_TMR_1[12]
.cname $iopadmap$top.sw_TMR_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw_TMR_2[0] O=pulse_wideG_TMR_2[12]
.cname $iopadmap$top.sw_TMR_2
.attr keep 00000000000000000000000000000001
.subckt PWM clk=\$iopadmap$clk_TMR_0 pulse=\$iopadmap$pulse_green_TMR_0 width_TMR_0[0]=$false width_TMR_0[1]=$false width_TMR_0[2]=$false width_TMR_0[3]=$false width_TMR_0[4]=$false width_TMR_0[5]=$false width_TMR_0[6]=$false width_TMR_0[7]=$false width_TMR_0[8]=$false width_TMR_0[9]=$false width_TMR_0[10]=$false width_TMR_0[11]=pulse_wideB_TMR_0[11] width_TMR_0[12]=pulse_wideB_TMR_0[12] width_TMR_0[13]=$false width_TMR_1[0]=$false width_TMR_1[1]=$false width_TMR_1[2]=$false width_TMR_1[3]=$false width_TMR_1[4]=$false width_TMR_1[5]=$false width_TMR_1[6]=$false width_TMR_1[7]=$false width_TMR_1[8]=$false width_TMR_1[9]=$false width_TMR_1[10]=$false width_TMR_1[11]=pulse_wideB_TMR_1[11] width_TMR_1[12]=pulse_wideB_TMR_1[12] width_TMR_1[13]=$false width_TMR_2[0]=$false width_TMR_2[1]=$false width_TMR_2[2]=$false width_TMR_2[3]=$false width_TMR_2[4]=$false width_TMR_2[5]=$false width_TMR_2[6]=$false width_TMR_2[7]=$false width_TMR_2[8]=$false width_TMR_2[9]=$false width_TMR_2[10]=$false width_TMR_2[11]=pulse_wideB_TMR_2[11] width_TMR_2[12]=pulse_wideB_TMR_2[12] width_TMR_2[13]=$false
.cname B0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:20.7-24.4"
.subckt PWM clk=\$iopadmap$clk_TMR_0 pulse=\$iopadmap$pulse_blue_TMR_0 width_TMR_0[0]=$false width_TMR_0[1]=$false width_TMR_0[2]=$false width_TMR_0[3]=$false width_TMR_0[4]=$false width_TMR_0[5]=$false width_TMR_0[6]=$false width_TMR_0[7]=$false width_TMR_0[8]=$false width_TMR_0[9]=$false width_TMR_0[10]=pulse_wideG_TMR_0[10] width_TMR_0[11]=pulse_wideG_TMR_0[11] width_TMR_0[12]=pulse_wideG_TMR_0[12] width_TMR_0[13]=$false width_TMR_1[0]=$false width_TMR_1[1]=$false width_TMR_1[2]=$false width_TMR_1[3]=$false width_TMR_1[4]=$false width_TMR_1[5]=$false width_TMR_1[6]=$false width_TMR_1[7]=$false width_TMR_1[8]=$false width_TMR_1[9]=$false width_TMR_1[10]=pulse_wideG_TMR_1[10] width_TMR_1[11]=pulse_wideG_TMR_1[11] width_TMR_1[12]=pulse_wideG_TMR_1[12] width_TMR_1[13]=$false width_TMR_2[0]=$false width_TMR_2[1]=$false width_TMR_2[2]=$false width_TMR_2[3]=$false width_TMR_2[4]=$false width_TMR_2[5]=$false width_TMR_2[6]=$false width_TMR_2[7]=$false width_TMR_2[8]=$false width_TMR_2[9]=$false width_TMR_2[10]=pulse_wideG_TMR_2[10] width_TMR_2[11]=pulse_wideG_TMR_2[11] width_TMR_2[12]=pulse_wideG_TMR_2[12] width_TMR_2[13]=$false
.cname G0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:25.7-29.4"
.subckt PWM clk=\$iopadmap$clk_TMR_0 pulse=\$iopadmap$pulse_red_TMR_0 width_TMR_0[0]=$false width_TMR_0[1]=$false width_TMR_0[2]=$false width_TMR_0[3]=$false width_TMR_0[4]=$false width_TMR_0[5]=$false width_TMR_0[6]=$false width_TMR_0[7]=$false width_TMR_0[8]=$false width_TMR_0[9]=$false width_TMR_0[10]=pulse_wideR_TMR_0[10] width_TMR_0[11]=pulse_wideR_TMR_0[11] width_TMR_0[12]=pulse_wideR_TMR_0[12] width_TMR_0[13]=$false width_TMR_1[0]=$false width_TMR_1[1]=$false width_TMR_1[2]=$false width_TMR_1[3]=$false width_TMR_1[4]=$false width_TMR_1[5]=$false width_TMR_1[6]=$false width_TMR_1[7]=$false width_TMR_1[8]=$false width_TMR_1[9]=$false width_TMR_1[10]=pulse_wideR_TMR_1[10] width_TMR_1[11]=pulse_wideR_TMR_1[11] width_TMR_1[12]=pulse_wideR_TMR_1[12] width_TMR_1[13]=$false width_TMR_2[0]=$false width_TMR_2[1]=$false width_TMR_2[2]=$false width_TMR_2[3]=$false width_TMR_2[4]=$false width_TMR_2[5]=$false width_TMR_2[6]=$false width_TMR_2[7]=$false width_TMR_2[8]=$false width_TMR_2[9]=$false width_TMR_2[10]=pulse_wideR_TMR_2[10] width_TMR_2[11]=pulse_wideR_TMR_2[11] width_TMR_2[12]=pulse_wideR_TMR_2[12] width_TMR_2[13]=$false
.cname R0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:15.7-19.4"
.conn $false pulse_wideB_TMR_0[0]
.conn $false pulse_wideB_TMR_1[0]
.conn $false pulse_wideB_TMR_2[0]
.conn $false pulse_wideB_TMR_0[1]
.conn $false pulse_wideB_TMR_1[1]
.conn $false pulse_wideB_TMR_2[1]
.conn $false pulse_wideB_TMR_0[2]
.conn $false pulse_wideB_TMR_1[2]
.conn $false pulse_wideB_TMR_2[2]
.conn $false pulse_wideB_TMR_0[3]
.conn $false pulse_wideB_TMR_1[3]
.conn $false pulse_wideB_TMR_2[3]
.conn $false pulse_wideB_TMR_0[4]
.conn $false pulse_wideB_TMR_1[4]
.conn $false pulse_wideB_TMR_2[4]
.conn $false pulse_wideB_TMR_0[5]
.conn $false pulse_wideB_TMR_1[5]
.conn $false pulse_wideB_TMR_2[5]
.conn $false pulse_wideB_TMR_0[6]
.conn $false pulse_wideB_TMR_1[6]
.conn $false pulse_wideB_TMR_2[6]
.conn $false pulse_wideB_TMR_0[7]
.conn $false pulse_wideB_TMR_1[7]
.conn $false pulse_wideB_TMR_2[7]
.conn $false pulse_wideB_TMR_0[8]
.conn $false pulse_wideB_TMR_1[8]
.conn $false pulse_wideB_TMR_2[8]
.conn $false pulse_wideB_TMR_0[9]
.conn $false pulse_wideB_TMR_1[9]
.conn $false pulse_wideB_TMR_2[9]
.conn $false pulse_wideB_TMR_0[10]
.conn $false pulse_wideB_TMR_1[10]
.conn $false pulse_wideB_TMR_2[10]
.conn $false pulse_wideG_TMR_0[0]
.conn $false pulse_wideG_TMR_1[0]
.conn $false pulse_wideG_TMR_2[0]
.conn $false pulse_wideG_TMR_0[1]
.conn $false pulse_wideG_TMR_1[1]
.conn $false pulse_wideG_TMR_2[1]
.conn $false pulse_wideG_TMR_0[2]
.conn $false pulse_wideG_TMR_1[2]
.conn $false pulse_wideG_TMR_2[2]
.conn $false pulse_wideG_TMR_0[3]
.conn $false pulse_wideG_TMR_1[3]
.conn $false pulse_wideG_TMR_2[3]
.conn $false pulse_wideG_TMR_0[4]
.conn $false pulse_wideG_TMR_1[4]
.conn $false pulse_wideG_TMR_2[4]
.conn $false pulse_wideG_TMR_0[5]
.conn $false pulse_wideG_TMR_1[5]
.conn $false pulse_wideG_TMR_2[5]
.conn $false pulse_wideG_TMR_0[6]
.conn $false pulse_wideG_TMR_1[6]
.conn $false pulse_wideG_TMR_2[6]
.conn $false pulse_wideG_TMR_0[7]
.conn $false pulse_wideG_TMR_1[7]
.conn $false pulse_wideG_TMR_2[7]
.conn $false pulse_wideG_TMR_0[8]
.conn $false pulse_wideG_TMR_1[8]
.conn $false pulse_wideG_TMR_2[8]
.conn $false pulse_wideG_TMR_0[9]
.conn $false pulse_wideG_TMR_1[9]
.conn $false pulse_wideG_TMR_2[9]
.conn $false pulse_wideR_TMR_0[0]
.conn $false pulse_wideR_TMR_1[0]
.conn $false pulse_wideR_TMR_2[0]
.conn $false pulse_wideR_TMR_0[1]
.conn $false pulse_wideR_TMR_1[1]
.conn $false pulse_wideR_TMR_2[1]
.conn $false pulse_wideR_TMR_0[2]
.conn $false pulse_wideR_TMR_1[2]
.conn $false pulse_wideR_TMR_2[2]
.conn $false pulse_wideR_TMR_0[3]
.conn $false pulse_wideR_TMR_1[3]
.conn $false pulse_wideR_TMR_2[3]
.conn $false pulse_wideR_TMR_0[4]
.conn $false pulse_wideR_TMR_1[4]
.conn $false pulse_wideR_TMR_2[4]
.conn $false pulse_wideR_TMR_0[5]
.conn $false pulse_wideR_TMR_1[5]
.conn $false pulse_wideR_TMR_2[5]
.conn $false pulse_wideR_TMR_0[6]
.conn $false pulse_wideR_TMR_1[6]
.conn $false pulse_wideR_TMR_2[6]
.conn $false pulse_wideR_TMR_0[7]
.conn $false pulse_wideR_TMR_1[7]
.conn $false pulse_wideR_TMR_2[7]
.conn $false pulse_wideR_TMR_0[8]
.conn $false pulse_wideR_TMR_1[8]
.conn $false pulse_wideR_TMR_2[8]
.conn $false pulse_wideR_TMR_0[9]
.conn $false pulse_wideR_TMR_1[9]
.conn $false pulse_wideR_TMR_2[9]
.end

.model PWM
.inputs clk width_TMR_1[0] width_TMR_1[1] width_TMR_1[2] width_TMR_1[3] width_TMR_1[4] width_TMR_1[5] width_TMR_1[6] width_TMR_1[7] width_TMR_1[8] width_TMR_1[9] width_TMR_1[10] width_TMR_1[11] width_TMR_1[12] width_TMR_1[13] width_TMR_2[0] width_TMR_2[1] width_TMR_2[2] width_TMR_2[3] width_TMR_2[4] width_TMR_2[5] width_TMR_2[6] width_TMR_2[7] width_TMR_2[8] width_TMR_2[9] width_TMR_2[10] width_TMR_2[11] width_TMR_2[12] width_TMR_2[13] width_TMR_0[0] width_TMR_0[1] width_TMR_0[2] width_TMR_0[3] width_TMR_0[4] width_TMR_0[5] width_TMR_0[6] width_TMR_0[7] width_TMR_0[8] width_TMR_0[9] width_TMR_0[10] width_TMR_0[11] width_TMR_0[12] width_TMR_0[13]
.outputs pulse
.names $false
.names $true
1
.names $undef
.subckt LUT4 I0=counter[1] I1=counter[0] I2=width_TMR_0[1] I3=width_TMR_0[0] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0111000101010000
.subckt LUT4 I0=counter[1] I1=counter[0] I2=width_TMR_1[1] I3=width_TMR_1[0] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0111000101010000
.subckt LUT4 I0=counter[1] I1=counter[0] I2=width_TMR_2[1] I3=width_TMR_2[0] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0111000101010000
.subckt LUT6 I0=counter[3] I1=counter[4] I2=counter[2] I3=width_TMR_0[4] I4=width_TMR_0[3] I5=width_TMR_0[2] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[3] I1=counter[4] I2=counter[2] I3=width_TMR_1[4] I4=width_TMR_1[3] I5=width_TMR_1[2] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[3] I1=counter[4] I2=counter[2] I3=width_TMR_2[4] I4=width_TMR_2[3] I5=width_TMR_2[2] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[6] I1=counter[7] I2=counter[5] I3=width_TMR_0[7] I4=width_TMR_0[6] I5=width_TMR_0[5] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[6] I1=counter[7] I2=counter[5] I3=width_TMR_1[7] I4=width_TMR_1[6] I5=width_TMR_1[5] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[6] I1=counter[7] I2=counter[5] I3=width_TMR_2[7] I4=width_TMR_2[6] I5=width_TMR_2[5] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[9] I1=counter[10] I2=counter[8] I3=width_TMR_0[10] I4=width_TMR_0[9] I5=width_TMR_0[8] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[9] I1=counter[10] I2=counter[8] I3=width_TMR_1[10] I4=width_TMR_1[9] I5=width_TMR_1[8] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[9] I1=counter[10] I2=counter[8] I3=width_TMR_2[10] I4=width_TMR_2[9] I5=width_TMR_2[8] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[12] I1=counter[13] I2=counter[11] I3=width_TMR_0[13] I4=width_TMR_0[12] I5=width_TMR_0[11] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[12] I1=counter[13] I2=counter[11] I3=width_TMR_1[13] I4=width_TMR_1[12] I5=width_TMR_1[11] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[12] I1=counter[13] I2=counter[11] I3=width_TMR_2[13] I4=width_TMR_2[12] I5=width_TMR_2[11] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT4 I0=counter[0] I1=width_TMR_0[0] I2=width_TMR_0[1] I3=counter[1] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1001000000001001
.subckt LUT4 I0=counter[0] I1=width_TMR_1[0] I2=width_TMR_1[1] I3=counter[1] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1001000000001001
.subckt LUT4 I0=counter[0] I1=width_TMR_2[0] I2=width_TMR_2[1] I3=counter[1] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1001000000001001
.subckt LUT6 I0=counter[2] I1=width_TMR_0[2] I2=counter[3] I3=width_TMR_0[3] I4=counter[4] I5=width_TMR_0[4] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[2] I1=width_TMR_1[2] I2=counter[3] I3=width_TMR_1[3] I4=counter[4] I5=width_TMR_1[4] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[2] I1=width_TMR_2[2] I2=counter[3] I3=width_TMR_2[3] I4=counter[4] I5=width_TMR_2[4] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[5] I1=width_TMR_0[5] I2=counter[6] I3=width_TMR_0[6] I4=counter[7] I5=width_TMR_0[7] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[5] I1=width_TMR_1[5] I2=counter[6] I3=width_TMR_1[6] I4=counter[7] I5=width_TMR_1[7] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[5] I1=width_TMR_2[5] I2=counter[6] I3=width_TMR_2[6] I4=counter[7] I5=width_TMR_2[7] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[8] I1=width_TMR_0[8] I2=counter[9] I3=width_TMR_0[9] I4=counter[10] I5=width_TMR_0[10] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[8] I1=width_TMR_1[8] I2=counter[9] I3=width_TMR_1[9] I4=counter[10] I5=width_TMR_1[10] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[8] I1=width_TMR_2[8] I2=counter[9] I3=width_TMR_2[9] I4=counter[10] I5=width_TMR_2[10] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[11] I1=width_TMR_0[11] I2=counter[12] I3=width_TMR_0[12] I4=counter[13] I5=width_TMR_0[13] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[11] I1=width_TMR_1[11] I2=counter[12] I3=width_TMR_1[12] I4=counter[13] I5=width_TMR_1[13] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[11] I1=width_TMR_2[11] I2=counter[12] I3=width_TMR_2[12] I4=counter[13] I5=width_TMR_2[13] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt INV I=counter[0] O=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=counter[0] O=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=counter[0] O=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[0] S[1]=counter[1] S[2]=counter[2] S[3]=counter[3]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[0] S[1]=counter[1] S[2]=counter[2] S[3]=counter[3]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[0] S[1]=counter[1] S[2]=counter[2] S[3]=counter[3]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[4] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[5] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[6] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[7] S[0]=counter[4] S[1]=counter[5] S[2]=counter[6] S[3]=counter[7]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[4] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[5] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[6] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[7] S[0]=counter[4] S[1]=counter[5] S[2]=counter[6] S[3]=counter[7]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[4] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[5] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[6] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[7] S[0]=counter[4] S[1]=counter[5] S[2]=counter[6] S[3]=counter[7]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[8] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[9] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[10] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[11] S[0]=counter[8] S[1]=counter[9] S[2]=counter[10] S[3]=counter[11]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[8] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[9] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[10] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[11] S[0]=counter[8] S[1]=counter[9] S[2]=counter[10] S[3]=counter[11]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[8] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[9] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[10] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[11] S[0]=counter[8] S[1]=counter[9] S[2]=counter[10] S[3]=counter[11]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[12] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[13] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[14] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[15] S[0]=counter[12] S[1]=counter[13]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[12] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[13] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[14] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[15] S[0]=counter[12] S[1]=counter[13]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[12] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[13] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[14] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[15] S[0]=counter[12] S[1]=counter[13]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt FDRE C=clk CE=$true D=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[4] Q=pulse R=$false
.cname $auto$ff.cc:262:slice$2149
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[0] Q=counter[0] R=$false
.cname $auto$ff.cc:262:slice$2150
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[1] Q=counter[1] R=$false
.cname $auto$ff.cc:262:slice$2151
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[2] Q=counter[2] R=$false
.cname $auto$ff.cc:262:slice$2152
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[3] Q=counter[3] R=$false
.cname $auto$ff.cc:262:slice$2153
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[4] Q=counter[4] R=$false
.cname $auto$ff.cc:262:slice$2154
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[5] Q=counter[5] R=$false
.cname $auto$ff.cc:262:slice$2155
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[6] Q=counter[6] R=$false
.cname $auto$ff.cc:262:slice$2156
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[7] Q=counter[7] R=$false
.cname $auto$ff.cc:262:slice$2157
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[8] Q=counter[8] R=$false
.cname $auto$ff.cc:262:slice$2158
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[9] Q=counter[9] R=$false
.cname $auto$ff.cc:262:slice$2159
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[10] Q=counter[10] R=$false
.cname $auto$ff.cc:262:slice$2160
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[11] Q=counter[11] R=$false
.cname $auto$ff.cc:262:slice$2161
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[12] Q=counter[12] R=$false
.cname $auto$ff.cc:262:slice$2162
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[13] Q=counter[13] R=$false
.cname $auto$ff.cc:262:slice$2163
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt CARRY4 CI=$false CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[0] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[1] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[2] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[3] CYINIT=$false DI[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[0] DI[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[1] DI[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[2] DI[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[3] S[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[0] S[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[1] S[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[2] S[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[3]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:70.11-77.5"
.subckt CARRY4 CI=$false CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[0] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[1] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[2] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[3] CYINIT=$false DI[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[0] DI[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[1] DI[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[2] DI[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[3] S[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[0] S[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[1] S[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[2] S[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[3]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:70.11-77.5"
.subckt CARRY4 CI=$false CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[0] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[1] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[2] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[3] CYINIT=$false DI[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[0] DI[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[1] DI[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[2] DI[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[3] S[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[0] S[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[1] S[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[2] S[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[3]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:70.11-77.5"
.subckt CARRY4 CI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[3] CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[4] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[5] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[6] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[7] CYINIT=$false DI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[4] S=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[4]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:79.11-86.5"
.subckt CARRY4 CI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[3] CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[4] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[5] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[6] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[7] CYINIT=$false DI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[4] S=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[4]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:79.11-86.5"
.subckt CARRY4 CI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[3] CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[4] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[5] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[6] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[7] CYINIT=$false DI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[4] S=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[4]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobb00/yosys/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:79.11-86.5"
.conn counter[1] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[1]
.conn counter[1] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[1]
.conn counter[1] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[1]
.conn counter[2] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[2]
.conn counter[2] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[2]
.conn counter[2] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[2]
.conn counter[3] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[3]
.conn counter[3] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[3]
.conn counter[3] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[3]
.conn counter[4] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[4]
.conn counter[4] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[4]
.conn counter[4] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[4]
.conn counter[5] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[5]
.conn counter[5] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[5]
.conn counter[5] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[5]
.conn counter[6] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[6]
.conn counter[6] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[6]
.conn counter[6] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[6]
.conn counter[7] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[7]
.conn counter[7] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[7]
.conn counter[7] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[7]
.conn counter[8] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[8]
.conn counter[8] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[8]
.conn counter[8] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[8]
.conn counter[9] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[9]
.conn counter[9] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[9]
.conn counter[9] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[9]
.conn counter[10] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[10]
.conn counter[10] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[10]
.conn counter[10] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[10]
.conn counter[11] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[11]
.conn counter[11] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[11]
.conn counter[11] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[11]
.conn counter[12] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[12]
.conn counter[12] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[12]
.conn counter[12] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[12]
.conn counter[13] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[13]
.conn counter[13] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[13]
.conn counter[13] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[13]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[0] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[0]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[0] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[0]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[0] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[0]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[1] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[1]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[1] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[1]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[1] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[1]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[2] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[2]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[2] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[2]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[2] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[2]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[3] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[3]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[3] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[3]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[3] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[3]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[4] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[4]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[4] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[4]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[4] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[4]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[5]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[5]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[5]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[6]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[6]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[6]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[7]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[7]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[7]
.end
