INFO-FLOW: Workspace /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3 opened at Thu Dec 31 11:11:14 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.21 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.72 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Command       add_library done; 0.14 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.09 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.38 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling vhls_src/fft.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted vhls_src/fft.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "vhls_src/fft.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E vhls_src/fft.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp
Command       clang done; 5.04 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 9.84 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp"  -o "/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/useless.bc
Command       clang done; 8.6 sec.
INFO-FLOW: Done: GCC PP time: 23.5 seconds per iteration
Execute       source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp std=gnu++98 -directive=/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/.systemc_flag -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp std=gnu++98 -directive=/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/all.directive.json -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.71 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.diag.yml /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.out.log 2> /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.err.log 
Command       ap_eval done; 8.5 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       ap_source done; 0.11 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:127:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:128:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:129:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:130:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:131:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:132:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:134:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:135:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:136:16
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:138:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:151:2
Execute       send_msg_by_id WARNING @200-471@%s%s 11 vhls_src/fft.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file vhls_src/fft.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/tidy-3.1.fft.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/tidy-3.1.fft.pp.0.cpp.out.log 2> /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/tidy-3.1.fft.pp.0.cpp.err.log 
Command         ap_eval done; 16.51 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/xilinx-legacy-rewriter.fft.pp.0.cpp.out.log 2> /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/xilinx-legacy-rewriter.fft.pp.0.cpp.err.log 
Command         ap_eval done; 7.14 sec.
Command       tidy_31 done; 24.85 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 41.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 12.29 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.bc
Command       clang done; 6.52 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/fft.g.bc -hls-opt -except-internalize FFT -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g 
Command       llvm-ld done; 4.31 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 690 ; free virtual = 5020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 690 ; free virtual = 5020
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.pp.bc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.99 sec.
Execute         llvm-ld /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.0 
Command         llvm-ld done; 3.29 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FFT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.0.bc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 543 ; free virtual = 4899
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.1.bc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:109) automatically.
Command         transform done; 0.76 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.2.prechk.bc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 513 ; free virtual = 4871
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.g.1.bc to /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.o.1.bc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:138) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:151) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:151) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:61) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:61) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:24) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:32) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:40) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:47) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0118' (vhls_src/fft.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0118' (vhls_src/fft.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0118' (vhls_src/fft.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0119' (vhls_src/fft.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0119' (vhls_src/fft.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0119' (vhls_src/fft.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0120' (vhls_src/fft.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0120' (vhls_src/fft.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0120' (vhls_src/fft.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0121' (vhls_src/fft.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0121' (vhls_src/fft.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0121' (vhls_src/fft.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0122' (vhls_src/fft.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0122' (vhls_src/fft.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0122' (vhls_src/fft.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:109) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT0118', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT0118', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT0119', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT0119', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT0120', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT0120', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT0121', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT0121', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_real'  should be updated in process function 'FFT0122', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_imag'  should be updated in process function 'FFT0122', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 9 process function(s): 
	 'Block_codeRepl116_proc131'
	 'mult_window'
	 'bitreverse'
	 'FFT0118'
	 'FFT0119'
	 'FFT0120'
	 'FFT0121'
	 'FFT0122'
	 'Block_codeRepl11624_proc'.
Command         transform done; 1.64 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.o.1.tmp.bc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:71:46) to (vhls_src/fft.cpp:71:40) in function 'FFT0122'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:71:46) to (vhls_src/fft.cpp:71:40) in function 'FFT0121'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:71:46) to (vhls_src/fft.cpp:71:40) in function 'FFT0120'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:71:46) to (vhls_src/fft.cpp:71:40) in function 'FFT0119'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:71:46) to (vhls_src/fft.cpp:71:40) in function 'FFT0118'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'Block_codeRepl11624_proc' (vhls_src/fft.cpp:149) automatically.
Command         transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 433 ; free virtual = 4797
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.o.2.bc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl116_proc131' to 'Block_codeRepl116_pr' (vhls_src/fft.cpp:115:1)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11624_proc' to 'Block_codeRepl11624_' (vhls_src/fft.cpp:9:23)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:28:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real' (vhls_src/fft.cpp:56:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real' (vhls_src/fft.cpp:77:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real' (vhls_src/fft.cpp:78:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:109:19)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:140:2)
Command         transform done; 2.2 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 328 ; free virtual = 4693
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.48 sec.
Command     elaborate done; 107.23 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
Execute       ap_set_top_model FFT 
WARNING: [SYN 201-103] Legalizing function name 'FFT.entry3' to 'FFT_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11624_' to 'Block_codeRepl11624_s'.
Execute       get_model_list FFT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FFT 
Execute       preproc_iomode -model Block_codeRepl11624_ 
Execute       preproc_iomode -model FFT0122 
Execute       preproc_iomode -model FFT0121 
Execute       preproc_iomode -model FFT0120 
Execute       preproc_iomode -model FFT0119 
Execute       preproc_iomode -model FFT0118 
Execute       preproc_iomode -model bitreverse 
Execute       preproc_iomode -model mult_window 
Execute       preproc_iomode -model Block_codeRepl116_pr 
Execute       preproc_iomode -model FFT.entry3 
Execute       get_model_list FFT -filter all-wo-channel 
INFO-FLOW: Model list for configure: FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT
INFO-FLOW: Configuring Module : FFT.entry3 ...
Execute       set_default_model FFT.entry3 
Execute       apply_spec_resource_limit FFT.entry3 
INFO-FLOW: Configuring Module : Block_codeRepl116_pr ...
Execute       set_default_model Block_codeRepl116_pr 
Execute       apply_spec_resource_limit Block_codeRepl116_pr 
INFO-FLOW: Configuring Module : mult_window ...
Execute       set_default_model mult_window 
Execute       apply_spec_resource_limit mult_window 
INFO-FLOW: Configuring Module : bitreverse ...
Execute       set_default_model bitreverse 
Execute       apply_spec_resource_limit bitreverse 
INFO-FLOW: Configuring Module : FFT0118 ...
Execute       set_default_model FFT0118 
Execute       apply_spec_resource_limit FFT0118 
INFO-FLOW: Configuring Module : FFT0119 ...
Execute       set_default_model FFT0119 
Execute       apply_spec_resource_limit FFT0119 
INFO-FLOW: Configuring Module : FFT0120 ...
Execute       set_default_model FFT0120 
Execute       apply_spec_resource_limit FFT0120 
INFO-FLOW: Configuring Module : FFT0121 ...
Execute       set_default_model FFT0121 
Execute       apply_spec_resource_limit FFT0121 
INFO-FLOW: Configuring Module : FFT0122 ...
Execute       set_default_model FFT0122 
Execute       apply_spec_resource_limit FFT0122 
INFO-FLOW: Configuring Module : Block_codeRepl11624_ ...
Execute       set_default_model Block_codeRepl11624_ 
Execute       apply_spec_resource_limit Block_codeRepl11624_ 
INFO-FLOW: Configuring Module : FFT ...
Execute       set_default_model FFT 
Execute       apply_spec_resource_limit FFT 
INFO-FLOW: Model list for preprocess: FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT
INFO-FLOW: Preprocessing Module: FFT.entry3 ...
Execute       set_default_model FFT.entry3 
Execute       cdfg_preprocess -model FFT.entry3 
Execute       rtl_gen_preprocess FFT.entry3 
INFO-FLOW: Preprocessing Module: Block_codeRepl116_pr ...
Execute       set_default_model Block_codeRepl116_pr 
Execute       cdfg_preprocess -model Block_codeRepl116_pr 
Execute       rtl_gen_preprocess Block_codeRepl116_pr 
INFO-FLOW: Preprocessing Module: mult_window ...
Execute       set_default_model mult_window 
Execute       cdfg_preprocess -model mult_window 
Execute       rtl_gen_preprocess mult_window 
INFO-FLOW: Preprocessing Module: bitreverse ...
Execute       set_default_model bitreverse 
Execute       cdfg_preprocess -model bitreverse 
Execute       rtl_gen_preprocess bitreverse 
INFO-FLOW: Preprocessing Module: FFT0118 ...
Execute       set_default_model FFT0118 
Execute       cdfg_preprocess -model FFT0118 
Execute       rtl_gen_preprocess FFT0118 
INFO-FLOW: Preprocessing Module: FFT0119 ...
Execute       set_default_model FFT0119 
Execute       cdfg_preprocess -model FFT0119 
Execute       rtl_gen_preprocess FFT0119 
INFO-FLOW: Preprocessing Module: FFT0120 ...
Execute       set_default_model FFT0120 
Execute       cdfg_preprocess -model FFT0120 
Execute       rtl_gen_preprocess FFT0120 
INFO-FLOW: Preprocessing Module: FFT0121 ...
Execute       set_default_model FFT0121 
Execute       cdfg_preprocess -model FFT0121 
Execute       rtl_gen_preprocess FFT0121 
INFO-FLOW: Preprocessing Module: FFT0122 ...
Execute       set_default_model FFT0122 
Execute       cdfg_preprocess -model FFT0122 
Execute       rtl_gen_preprocess FFT0122 
INFO-FLOW: Preprocessing Module: Block_codeRepl11624_ ...
Execute       set_default_model Block_codeRepl11624_ 
Execute       cdfg_preprocess -model Block_codeRepl11624_ 
Execute       rtl_gen_preprocess Block_codeRepl11624_ 
INFO-FLOW: Preprocessing Module: FFT ...
Execute       set_default_model FFT 
Execute       cdfg_preprocess -model FFT 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Model list for synthesis: FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT.entry3 
Execute       schedule -model FFT.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 110.61 seconds; current allocated memory: 443.802 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.verbose.sched.rpt 
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.entry3.
Execute       set_default_model FFT.entry3 
Execute       bind -model FFT.entry3 
BIND OPTION: model=FFT.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 443.854 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.verbose.bind.rpt 
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.bind.adb -f 
INFO-FLOW: Finish binding FFT.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl116_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_codeRepl116_pr 
Execute       schedule -model Block_codeRepl116_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 444.398 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.verbose.sched.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.sched.adb -f 
INFO-FLOW: Finish scheduling Block_codeRepl116_pr.
Execute       set_default_model Block_codeRepl116_pr 
Execute       bind -model Block_codeRepl116_pr 
BIND OPTION: model=Block_codeRepl116_pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 444.943 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.bind.adb -f 
INFO-FLOW: Finish binding Block_codeRepl116_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mult_window 
Execute       schedule -model mult_window 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 445.426 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.verbose.sched.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.sched.adb -f 
INFO-FLOW: Finish scheduling mult_window.
Execute       set_default_model mult_window 
Execute       bind -model mult_window 
BIND OPTION: model=mult_window
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 447.137 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.verbose.bind.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.bind.adb -f 
INFO-FLOW: Finish binding mult_window.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bitreverse 
Execute       schedule -model bitreverse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 447.705 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.verbose.sched.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.sched.adb -f 
INFO-FLOW: Finish scheduling bitreverse.
Execute       set_default_model bitreverse 
Execute       bind -model bitreverse 
BIND OPTION: model=bitreverse
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 448.390 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.verbose.bind.rpt 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.bind.adb -f 
INFO-FLOW: Finish binding bitreverse.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0118 
Execute       schedule -model FFT0118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 448.665 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.verbose.sched.rpt 
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.sched.adb -f 
INFO-FLOW: Finish scheduling FFT0118.
Execute       set_default_model FFT0118 
Execute       bind -model FFT0118 
BIND OPTION: model=FFT0118
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 449.049 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.verbose.bind.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.bind.adb -f 
INFO-FLOW: Finish binding FFT0118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0119 
Execute       schedule -model FFT0119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 449.370 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.verbose.sched.rpt 
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.sched.adb -f 
INFO-FLOW: Finish scheduling FFT0119.
Execute       set_default_model FFT0119 
Execute       bind -model FFT0119 
BIND OPTION: model=FFT0119
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 449.753 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.verbose.bind.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.bind.adb -f 
INFO-FLOW: Finish binding FFT0119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0120 
Execute       schedule -model FFT0120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 450.094 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.verbose.sched.rpt 
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.sched.adb -f 
INFO-FLOW: Finish scheduling FFT0120.
Execute       set_default_model FFT0120 
Execute       bind -model FFT0120 
BIND OPTION: model=FFT0120
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 450.477 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.verbose.bind.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.bind.adb -f 
INFO-FLOW: Finish binding FFT0120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0121 
Execute       schedule -model FFT0121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 450.793 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.verbose.sched.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.sched.adb -f 
INFO-FLOW: Finish scheduling FFT0121.
Execute       set_default_model FFT0121 
Execute       bind -model FFT0121 
BIND OPTION: model=FFT0121
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 451.215 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.verbose.bind.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.bind.adb -f 
INFO-FLOW: Finish binding FFT0121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0122 
Execute       schedule -model FFT0122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 451.537 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.verbose.sched.rpt 
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.sched.adb -f 
INFO-FLOW: Finish scheduling FFT0122.
Execute       set_default_model FFT0122 
Execute       bind -model FFT0122 
BIND OPTION: model=FFT0122
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 451.919 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.verbose.bind.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.bind.adb -f 
INFO-FLOW: Finish binding FFT0122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl11624_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_codeRepl11624_ 
Execute       schedule -model Block_codeRepl11624_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 452.985 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.verbose.sched.rpt 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.sched.adb -f 
INFO-FLOW: Finish scheduling Block_codeRepl11624_.
Execute       set_default_model Block_codeRepl11624_ 
Execute       bind -model Block_codeRepl11624_ 
BIND OPTION: model=Block_codeRepl11624_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 454.198 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.verbose.bind.rpt 
Command       syn_report done; 0.48 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.bind.adb -f 
INFO-FLOW: Finish binding Block_codeRepl11624_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT 
Execute       schedule -model FFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 454.382 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.verbose.sched.rpt 
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.
Execute       set_default_model FFT 
Execute       bind -model FFT 
BIND OPTION: model=FFT
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 454.967 MB.
Execute       syn_report -verbosereport -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.verbose.bind.rpt 
Command       syn_report done; 0.67 sec.
Execute       db_write -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.bind.adb -f 
INFO-FLOW: Finish binding FFT.
Execute       get_model_list FFT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FFT.entry3 
Execute       rtl_gen_preprocess Block_codeRepl116_pr 
Execute       rtl_gen_preprocess mult_window 
Execute       rtl_gen_preprocess bitreverse 
Execute       rtl_gen_preprocess FFT0118 
Execute       rtl_gen_preprocess FFT0119 
Execute       rtl_gen_preprocess FFT0120 
Execute       rtl_gen_preprocess FFT0121 
Execute       rtl_gen_preprocess FFT0122 
Execute       rtl_gen_preprocess Block_codeRepl11624_ 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Model list for RTL generation: FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT.entry3 -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 455.257 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/FFT_entry3 -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl FFT.entry3 -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/FFT_entry3 
Execute       gen_rtl FFT.entry3 -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/FFT_entry3 
Execute       syn_report -csynth -model FFT.entry3 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT_entry3_csynth.rpt 
Execute       syn_report -rtlxml -model FFT.entry3 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT_entry3_csynth.xml 
Execute       syn_report -verbosereport -model FFT.entry3 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.verbose.rpt 
Execute       db_write -model FFT.entry3 -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.adb 
Execute       gen_tb_info FFT.entry3 -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl116_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_codeRepl116_pr -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl116_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 456.377 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_codeRepl116_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/Block_codeRepl116_pr -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl Block_codeRepl116_pr -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/Block_codeRepl116_pr 
Execute       gen_rtl Block_codeRepl116_pr -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/Block_codeRepl116_pr 
Execute       syn_report -csynth -model Block_codeRepl116_pr -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/Block_codeRepl116_pr_csynth.rpt 
Execute       syn_report -rtlxml -model Block_codeRepl116_pr -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/Block_codeRepl116_pr_csynth.xml 
Execute       syn_report -verbosereport -model Block_codeRepl116_pr -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model Block_codeRepl116_pr -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.adb 
Execute       gen_tb_info Block_codeRepl116_pr -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mult_window -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 459.859 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl mult_window -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/mult_window -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl mult_window -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/mult_window 
Execute       gen_rtl mult_window -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/mult_window 
Execute       syn_report -csynth -model mult_window -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/mult_window_csynth.rpt 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model mult_window -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/mult_window_csynth.xml 
Execute       syn_report -verbosereport -model mult_window -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.verbose.rpt 
Command       syn_report done; 0.33 sec.
Execute       db_write -model mult_window -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info mult_window -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bitreverse -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 462.631 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl bitreverse -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/bitreverse -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl bitreverse -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/bitreverse 
Execute       gen_rtl bitreverse -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/bitreverse 
Execute       syn_report -csynth -model bitreverse -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/bitreverse_csynth.rpt 
Execute       syn_report -rtlxml -model bitreverse -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/bitreverse_csynth.xml 
Execute       syn_report -verbosereport -model bitreverse -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.verbose.rpt 
Command       syn_report done; 0.31 sec.
Execute       db_write -model bitreverse -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.adb 
Execute       gen_tb_info bitreverse -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT0118 -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0118'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 466.039 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0118 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/FFT0118 -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl FFT0118 -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/FFT0118 
Execute       gen_rtl FFT0118 -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/FFT0118 
Execute       syn_report -csynth -model FFT0118 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0118_csynth.rpt 
Execute       syn_report -rtlxml -model FFT0118 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0118_csynth.xml 
Execute       syn_report -verbosereport -model FFT0118 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model FFT0118 -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.adb 
Execute       gen_tb_info FFT0118 -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT0119 -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0119'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 468.100 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0119 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/FFT0119 -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl FFT0119 -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/FFT0119 
Execute       gen_rtl FFT0119 -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/FFT0119 
Execute       syn_report -csynth -model FFT0119 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0119_csynth.rpt 
Execute       syn_report -rtlxml -model FFT0119 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0119_csynth.xml 
Execute       syn_report -verbosereport -model FFT0119 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model FFT0119 -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.adb 
Execute       gen_tb_info FFT0119 -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT0120 -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0120'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 470.154 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0120 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/FFT0120 -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl FFT0120 -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/FFT0120 
Execute       gen_rtl FFT0120 -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/FFT0120 
Execute       syn_report -csynth -model FFT0120 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0120_csynth.rpt 
Execute       syn_report -rtlxml -model FFT0120 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0120_csynth.xml 
Execute       syn_report -verbosereport -model FFT0120 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model FFT0120 -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.adb 
Execute       gen_tb_info FFT0120 -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT0121 -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0121'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 472.201 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0121 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/FFT0121 -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl FFT0121 -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/FFT0121 
Execute       gen_rtl FFT0121 -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/FFT0121 
Execute       syn_report -csynth -model FFT0121 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0121_csynth.rpt 
Execute       syn_report -rtlxml -model FFT0121 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0121_csynth.xml 
Execute       syn_report -verbosereport -model FFT0121 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.verbose.rpt 
Command       syn_report done; 0.23 sec.
Execute       db_write -model FFT0121 -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.adb 
Execute       gen_tb_info FFT0121 -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT0122 -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0122'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 474.290 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0122 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/FFT0122 -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl FFT0122 -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/FFT0122 
Execute       gen_rtl FFT0122 -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/FFT0122 
Execute       syn_report -csynth -model FFT0122 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0122_csynth.rpt 
Execute       syn_report -rtlxml -model FFT0122 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT0122_csynth.xml 
Execute       syn_report -verbosereport -model FFT0122 -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model FFT0122 -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info FFT0122 -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl11624_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_codeRepl11624_ -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Block_codeRepl11624_s_xout_mag' to 'Block_codeRepl116fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_flog_32ns_32ns_32_13_full_dsp_1' to 'FFT_flog_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_flog_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl11624_s'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 477.434 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_codeRepl11624_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/Block_codeRepl11624_s -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl Block_codeRepl11624_ -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/Block_codeRepl11624_s 
Execute       gen_rtl Block_codeRepl11624_ -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/Block_codeRepl11624_s 
Execute       syn_report -csynth -model Block_codeRepl11624_ -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/Block_codeRepl11624_s_csynth.rpt 
Execute       syn_report -rtlxml -model Block_codeRepl11624_ -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/Block_codeRepl11624_s_csynth.xml 
Execute       syn_report -verbosereport -model Block_codeRepl11624_ -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.verbose.rpt 
Command       syn_report done; 0.5 sec.
Execute       db_write -model Block_codeRepl11624_ -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info Block_codeRepl11624_ -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT -vendor xilinx -mg_file /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'win_mode' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag' to 'FFT_data_OUT4_M_ipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real' to 'FFT_data_OUT4_M_rqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real' to 'FFT_data_OUTfft_MrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag' to 'FFT_data_OUTfft_Msc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 484.251 MB.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/systemc/FFT -synmodules FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT 
Execute       gen_rtl FFT -istop -style xilinx -f -lang vhdl -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/vhdl/FFT 
Command       gen_rtl done; 0.18 sec.
Execute       gen_rtl FFT -istop -style xilinx -f -lang vlog -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/verilog/FFT 
Execute       syn_report -csynth -model FFT -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT_csynth.rpt 
Execute       syn_report -rtlxml -model FFT -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/syn/report/FFT_csynth.xml 
Execute       syn_report -verbosereport -model FFT -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.verbose.rpt 
Command       syn_report done; 0.77 sec.
Execute       db_write -model FFT -f -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.adb 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info FFT -p /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT 
Execute       export_constraint_db -f -tool general -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.constraint.tcl 
Execute       syn_report -designview -model FFT -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.design.xml 
Command       syn_report done; 0.76 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model FFT -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FFT -o /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.protoinst 
Command       syn_report done; 0.11 sec.
Execute       get_config_debug -directory 
Execute       sc_get_clocks FFT 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain FFT 
INFO-FLOW: Model list for RTL component generation: FFT.entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_ FFT
INFO-FLOW: Handling components in module [FFT_entry3] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [Block_codeRepl116_pr] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [mult_window] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
INFO-FLOW: Found component FFT_fsub_32ns_32ncud.
INFO-FLOW: Append model FFT_fsub_32ns_32ncud
INFO-FLOW: Found component FFT_fadd_32ns_32ndEe.
INFO-FLOW: Append model FFT_fadd_32ns_32ndEe
INFO-FLOW: Found component FFT_fmul_32ns_32neOg.
INFO-FLOW: Append model FFT_fmul_32ns_32neOg
INFO-FLOW: Found component mult_window_Blackbkb.
INFO-FLOW: Append model mult_window_Blackbkb
INFO-FLOW: Found component mult_window_Hamm32.
INFO-FLOW: Append model mult_window_Hamm32
INFO-FLOW: Found component mult_window_Hann32.
INFO-FLOW: Append model mult_window_Hann32
INFO-FLOW: Found component mult_window_window.
INFO-FLOW: Append model mult_window_window
INFO-FLOW: Handling components in module [bitreverse] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
INFO-FLOW: Handling components in module [FFT0118] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
INFO-FLOW: Found component FFT0118_W_M_real130.
INFO-FLOW: Append model FFT0118_W_M_real130
INFO-FLOW: Found component FFT0118_W_M_imag126.
INFO-FLOW: Append model FFT0118_W_M_imag126
INFO-FLOW: Handling components in module [FFT0119] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
INFO-FLOW: Handling components in module [FFT0120] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
INFO-FLOW: Handling components in module [FFT0121] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
INFO-FLOW: Handling components in module [FFT0122] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
INFO-FLOW: Handling components in module [Block_codeRepl11624_s] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
INFO-FLOW: Found component FFT_flog_32ns_32ng8j.
INFO-FLOW: Append model FFT_flog_32ns_32ng8j
INFO-FLOW: Found component Block_codeRepl116fYi.
INFO-FLOW: Append model Block_codeRepl116fYi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [FFT] ... 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component FFT_AXILiteS_s_axi.
INFO-FLOW: Append model FFT_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model FFT_entry3
INFO-FLOW: Append model Block_codeRepl116_pr
INFO-FLOW: Append model mult_window
INFO-FLOW: Append model bitreverse
INFO-FLOW: Append model FFT0118
INFO-FLOW: Append model FFT0119
INFO-FLOW: Append model FFT0120
INFO-FLOW: Append model FFT0121
INFO-FLOW: Append model FFT0122
INFO-FLOW: Append model Block_codeRepl11624_s
INFO-FLOW: Append model FFT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core FFT_fsub_32ns_32ncud FFT_fadd_32ns_32ndEe FFT_fmul_32ns_32neOg mult_window_Blackbkb mult_window_Hamm32 mult_window_Hann32 mult_window_window FFT0118_W_M_real130 FFT0118_W_M_imag126 FFT_flog_32ns_32ng8j Block_codeRepl116fYi regslice_core fifo_w8_d2_A fifo_w8_d2_A FFT_AXILiteS_s_axi regslice_core FFT_entry3 Block_codeRepl116_pr mult_window bitreverse FFT0118 FFT0119 FFT0120 FFT0121 FFT0122 Block_codeRepl11624_s FFT
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model FFT_fsub_32ns_32ncud
INFO-FLOW: To file: write model FFT_fadd_32ns_32ndEe
INFO-FLOW: To file: write model FFT_fmul_32ns_32neOg
INFO-FLOW: To file: write model mult_window_Blackbkb
INFO-FLOW: To file: write model mult_window_Hamm32
INFO-FLOW: To file: write model mult_window_Hann32
INFO-FLOW: To file: write model mult_window_window
INFO-FLOW: To file: write model FFT0118_W_M_real130
INFO-FLOW: To file: write model FFT0118_W_M_imag126
INFO-FLOW: To file: write model FFT_flog_32ns_32ng8j
INFO-FLOW: To file: write model Block_codeRepl116fYi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model FFT_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model FFT_entry3
INFO-FLOW: To file: write model Block_codeRepl116_pr
INFO-FLOW: To file: write model mult_window
INFO-FLOW: To file: write model bitreverse
INFO-FLOW: To file: write model FFT0118
INFO-FLOW: To file: write model FFT0119
INFO-FLOW: To file: write model FFT0120
INFO-FLOW: To file: write model FFT0121
INFO-FLOW: To file: write model FFT0122
INFO-FLOW: To file: write model Block_codeRepl11624_s
INFO-FLOW: To file: write model FFT
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model FFT -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.65 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mult_window_Blackbkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hamm32_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hann32_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mult_window_window_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.35 sec.
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'FFT0118_W_M_real130_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'FFT0118_W_M_imag126_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Block_codeRepl116fYi_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
Execute         send_msg_by_id INFO @200-740@%s FFT_xin_M_imag_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_xin_M_imag_memcore_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s FFT_prod_IN_M_real_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_real_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_prod_IN_M_real_memcore_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s FFT_data_OUTfft_MrcU_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUTfft_MrcU_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_data_OUTfft_MrcU_memcore_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'win_mode_c1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'win_mode_c_U(fifo_w8_d2_A)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=FFT xml_exists=0
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
Execute         send_msg_by_id INFO @200-740@%s FFT_xin_M_imag_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s FFT_prod_IN_M_real_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_real_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s FFT_data_OUTfft_MrcU_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUTfft_MrcU_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
Execute         send_msg_by_id INFO @200-740@%s FFT_xin_M_imag_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s FFT_prod_IN_M_real_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_real_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s FFT_data_OUTfft_MrcU_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUTfft_MrcU_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.constraint.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=28 #gSsdmPorts=12
Execute       source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.constraint.tcl 
Execute       sc_get_clocks FFT 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_flog_11_full_dsp_32_ip.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_fsub_3_full_dsp_32_ip.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.tbgen.tcl 
Execute       source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 252 ; free virtual = 4644
INFO: [VHDL 208-304] Generating VHDL RTL for FFT.
INFO: [VLOG 209-307] Generating Verilog RTL for FFT.
Command     autosyn done; 21.22 sec.
Command   csynth_design done; 128.45 sec.
Command ap_source done; 131.01 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3 opened at Thu Dec 31 11:14:09 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.23 sec.
Command     ap_source done; 0.23 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.76 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.93 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.27 sec.
Execute   cosim_design 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.21 sec.
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     is_encrypted /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/test_data/out_hann.txt 
Execute     is_encrypted /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/test_data/out_hamm.txt 
Execute     is_encrypted /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/test_data/out_black.txt 
Execute     is_encrypted /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/test_data/inp.txt 
Execute     is_encrypted /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_src/fft_tb.cpp 
Execute     is_encrypted /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_src/fft.cpp 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_src/fft_tb.cpp /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.7 sec.
Execute     tidy_31 xilinx-tb31-process /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.87 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_src/fft.cpp /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 10.55 sec.
Execute     tidy_31 xilinx-tb31-process /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/fft.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 10.52 sec.
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.69 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 83.18 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 190.75 sec.
Command ap_source done; 193.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3 opened at Thu Dec 31 11:24:04 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.18 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.28 sec.
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.33 sec.
Command     ap_source done; 0.34 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 3 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.17 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 3.9 sec.
Execute   export_design -rtl verilog -format ip_catalog -description FFT32 peripheral: Computes radix 2 FFT of floating point complex inputs with 32 bins. Input is multiplied by a time domain window (hamm32, hann32, blackman32) and its FFT is computed. Returns complex valued float output in Freq Domain along with its magnitude in dB scale. Optimisations: Pipelining, Dataflow, Loop Unrolling -version 3.0 -display_name FFT32v3 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -description=FFT32 peripheral: Computes radix 2 FFT of floating point complex inputs with 32 bins. Input is multiplied by a time domain window (hamm32, hann32, blackman32) and its FFT is computed. Returns complex valued float output in Freq Domain along with its magnitude in dB scale. Optimisations: Pipelining, Dataflow, Loop Unrolling -display_name=FFT32v3 -format=ip_catalog -rtl=verilog -version=3.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 3.0 -description {FFT32 peripheral: Computes radix 2 FFT of floating point complex inputs with 32 bins. Input is multiplied by a time domain window (hamm32, hann32, blackman32) and its FFT is computed. Returns complex valued float output in Freq Domain along with its magnitude in dB scale. Optimisations: Pipelining, Dataflow, Loop Unrolling} -display_name FFT32v3
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.21 sec.
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.2 sec.
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=FFT xml_exists=1
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.11 sec.
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
Execute       send_msg_by_id INFO @200-740@%s FFT_xin_M_imag_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s FFT_prod_IN_M_real_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_real_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s FFT_data_OUTfft_MrcU_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUTfft_MrcU_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.compgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.tcl 
Execute       send_msg_by_id INFO @200-740@%s FFT_xin_M_imag_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s FFT_prod_IN_M_real_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_real_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s FFT_data_OUTfft_MrcU_memcore 
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUTfft_MrcU_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.constraint.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=28 #gSsdmPorts=12
Execute     source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.constraint.tcl 
Execute     sc_get_clocks FFT 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_fadd_3_full_dsp_32_ip.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_flog_11_full_dsp_32_ip.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_fmul_2_max_dsp_32_ip.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/misc/FFT_ap_fsub_3_full_dsp_32_ip.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT_entry3.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl116_pr.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/mult_window.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/bitreverse.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0118.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0119.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0120.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0121.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT0122.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/Block_codeRepl11624_s.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 3_0 /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=FFT
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=FFT
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.constraint.tcl 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/vhls_v3/solnv3/impl/ip/pack.sh
Command   export_design done; 48.17 sec.
Command ap_source done; 52.11 sec.
Execute cleanup_all 
