#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::RCR3 {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = r" Value of the field"]
pub struct WDFLR {
    bits: u8,
}
impl WDFLR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = "Possible values of the field `RCE0`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum RCE0R {
    #[doc = "Receive data channel N is disabled."]
    _0,
    #[doc = "Receive data channel N is enabled."]
    _1,
}
impl RCE0R {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            RCE0R::_0 => false,
            RCE0R::_1 => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> RCE0R {
        match value {
            false => RCE0R::_0,
            true => RCE0R::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline]
    pub fn is_0(&self) -> bool {
        *self == RCE0R::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline]
    pub fn is_1(&self) -> bool {
        *self == RCE0R::_1
    }
}
#[doc = "Possible values of the field `RCE1`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum RCE1R {
    #[doc = "Receive data channel N is disabled."]
    _0,
    #[doc = "Receive data channel N is enabled."]
    _1,
}
impl RCE1R {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            RCE1R::_0 => false,
            RCE1R::_1 => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> RCE1R {
        match value {
            false => RCE1R::_0,
            true => RCE1R::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline]
    pub fn is_0(&self) -> bool {
        *self == RCE1R::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline]
    pub fn is_1(&self) -> bool {
        *self == RCE1R::_1
    }
}
#[doc = r" Proxy"]
pub struct _WDFLW<'a> {
    w: &'a mut W,
}
impl<'a> _WDFLW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 31;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `RCE0`"]
pub enum RCE0W {
    #[doc = "Receive data channel N is disabled."]
    _0,
    #[doc = "Receive data channel N is enabled."]
    _1,
}
impl RCE0W {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            RCE0W::_0 => false,
            RCE0W::_1 => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _RCE0W<'a> {
    w: &'a mut W,
}
impl<'a> _RCE0W<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: RCE0W) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Receive data channel N is disabled."]
    #[inline]
    pub fn _0(self) -> &'a mut W {
        self.variant(RCE0W::_0)
    }
    #[doc = "Receive data channel N is enabled."]
    #[inline]
    pub fn _1(self) -> &'a mut W {
        self.variant(RCE0W::_1)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 16;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `RCE1`"]
pub enum RCE1W {
    #[doc = "Receive data channel N is disabled."]
    _0,
    #[doc = "Receive data channel N is enabled."]
    _1,
}
impl RCE1W {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            RCE1W::_0 => false,
            RCE1W::_1 => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _RCE1W<'a> {
    w: &'a mut W,
}
impl<'a> _RCE1W<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: RCE1W) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Receive data channel N is disabled."]
    #[inline]
    pub fn _0(self) -> &'a mut W {
        self.variant(RCE1W::_0)
    }
    #[doc = "Receive data channel N is enabled."]
    #[inline]
    pub fn _1(self) -> &'a mut W {
        self.variant(RCE1W::_1)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 17;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:4 - Word Flag Configuration"]
    #[inline]
    pub fn wdfl(&self) -> WDFLR {
        let bits = {
            const MASK: u8 = 31;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        WDFLR { bits }
    }
    #[doc = "Bit 16 - Receive Channel Enable"]
    #[inline]
    pub fn rce0(&self) -> RCE0R {
        RCE0R::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 16;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 17 - Receive Channel Enable"]
    #[inline]
    pub fn rce1(&self) -> RCE1R {
        RCE1R::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 17;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:4 - Word Flag Configuration"]
    #[inline]
    pub fn wdfl(&mut self) -> _WDFLW {
        _WDFLW { w: self }
    }
    #[doc = "Bit 16 - Receive Channel Enable"]
    #[inline]
    pub fn rce0(&mut self) -> _RCE0W {
        _RCE0W { w: self }
    }
    #[doc = "Bit 17 - Receive Channel Enable"]
    #[inline]
    pub fn rce1(&mut self) -> _RCE1W {
        _RCE1W { w: self }
    }
}
