# do Hexadecimalto7Seg.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:04 on Nov 09,2024
# vlog -work work Hexadecimalto7Seg.vo 
# -- Compiling module Hexadecimalto7Seg
# 
# Top level modules:
# 	Hexadecimalto7Seg
# End time: 19:52:04 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:04 on Nov 09,2024
# vlog -work work Hexadecimalto7Seg.vwf.vt 
# -- Compiling module Hexadecimalto7Seg_vlg_vec_tst
# 
# Top level modules:
# 	Hexadecimalto7Seg_vlg_vec_tst
# End time: 19:52:04 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Hexadecimalto7Seg_vlg_vec_tst 
# Start time: 19:52:05 on Nov 09,2024
# Loading work.Hexadecimalto7Seg_vlg_vec_tst
# Loading work.Hexadecimalto7Seg
# after#23
# ** Note: $finish    : Hexadecimalto7Seg.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /Hexadecimalto7Seg_vlg_vec_tst
# End time: 19:52:05 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
