
---------- Begin Simulation Statistics ----------
final_tick                               2541824170500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   203042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.68                       # Real time elapsed on the host
host_tick_rate                              571350708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198478                       # Number of instructions simulated
sim_ops                                       4198478                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011814                       # Number of seconds simulated
sim_ticks                                 11814325500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.691674                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  327425                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               557873                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2702                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70674                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            898553                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161716                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           121419                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1082001                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65349                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26768                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198478                       # Number of instructions committed
system.cpu.committedOps                       4198478                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.624623                       # CPI: cycles per instruction
system.cpu.discardedOps                        224359                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   611993                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1459798                       # DTB hits
system.cpu.dtb.data_misses                       7913                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   410041                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       856389                       # DTB read hits
system.cpu.dtb.read_misses                       7085                       # DTB read misses
system.cpu.dtb.write_accesses                  201952                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603409                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18146                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3492298                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1063855                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665522                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16825260                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177790                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  906487                       # ITB accesses
system.cpu.itb.fetch_acv                          395                       # ITB acv
system.cpu.itb.fetch_hits                      901151                       # ITB hits
system.cpu.itb.fetch_misses                      5336                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10888926000     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9660500      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16862000      0.14%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               903217500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11818666000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8014182000     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3804484000     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23614858                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85458      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542863     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839946     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593030     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198478                       # Class of committed instruction
system.cpu.quiesceCycles                        13793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6789598                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313687                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22887454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22887454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22887454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22887454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117371.558974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117371.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117371.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117371.558974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13125487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13125487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13125487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13125487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67310.189744                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67310.189744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67310.189744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67310.189744                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22537957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22537957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117385.192708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117385.192708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12925990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12925990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67322.864583                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67322.864583                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.260774                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415352000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.260774                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203798                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203798                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128577                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34846                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86913                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34260                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28988                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40968                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11158080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11158080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17865521                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157875                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002800                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052838                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157433     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157875                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823543036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376304250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          463912000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5595648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10072512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5595648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5595648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473632456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378935217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852567673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473632456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473632456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188766087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188766087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188766087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473632456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378935217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041333760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000146004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407718                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112056                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157383                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121538                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157383                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10465                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011185250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4765897750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13689.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32439.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80480                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157383                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.415495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.122981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.635963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34813     42.58%     42.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24036     29.40%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10145     12.41%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4568      5.59%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2415      2.95%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.82%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      1.14%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      0.74%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2750      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81753                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.985172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.373535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.759008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1350     18.36%     18.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5532     75.26%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           272      3.70%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6588     89.62%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.24%     90.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              460      6.26%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              147      2.00%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7351                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9402752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7637504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10072512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7778432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       795.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11814320500                       # Total gap between requests
system.mem_ctrls.avgGap                      42357.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4957888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7637504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419650533.583148658276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376226641.123100936413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646461281.264004468918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2521651000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244246750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290627450750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28841.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32083.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2391247.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315873600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167875620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561553860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310772700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5165978970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186403200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640866830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.745921                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    432623750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10987281750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267907080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142377015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487440660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312161220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5109868740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233653920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7485817515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.622082                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    556498250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10863407250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11807125500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1563683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1563683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1563683                       # number of overall hits
system.cpu.icache.overall_hits::total         1563683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87504                       # number of overall misses
system.cpu.icache.overall_misses::total         87504                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5384885000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5384885000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5384885000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5384885000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1651187                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1651187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1651187                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1651187                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052995                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61538.729658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61538.729658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61538.729658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61538.729658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86913                       # number of writebacks
system.cpu.icache.writebacks::total             86913                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87504                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87504                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87504                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87504                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5297382000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5297382000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5297382000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5297382000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052995                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052995                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052995                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052995                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60538.741086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60538.741086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60538.741086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60538.741086                       # average overall mshr miss latency
system.cpu.icache.replacements                  86913                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1563683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1563683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87504                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5384885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5384885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1651187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1651187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61538.729658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61538.729658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5297382000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5297382000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60538.741086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60538.741086                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.792353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1587100                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86991                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.244416                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.792353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3389877                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3389877                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1319338                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1319338                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1319338                       # number of overall hits
system.cpu.dcache.overall_hits::total         1319338                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105751                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105751                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105751                       # number of overall misses
system.cpu.dcache.overall_misses::total        105751                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773706500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773706500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773706500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773706500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1425089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1425089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1425089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1425089                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074207                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074207                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074207                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074207                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64053.356469                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64053.356469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64053.356469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64053.356469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34670                       # number of writebacks
system.cpu.dcache.writebacks::total             34670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36675                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394369000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394369000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048471                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048471                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048471                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048471                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63616.436968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63616.436968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63616.436968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63616.436968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68927                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       787994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          787994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       837287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       837287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66846.114053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66846.114053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66658.747785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66658.747785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478661000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478661000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61615.023557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61615.023557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723153000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723153000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59412.922801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59412.922801                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64154000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64154000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079950                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079950                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71760.626398                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71760.626398                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63260000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63260000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079950                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079950                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70760.626398                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70760.626398                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541824170500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.300370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1381025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.036053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.300370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2964725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2964725                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2624346523500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 286493                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   286492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   205.89                       # Real time elapsed on the host
host_tick_rate                              389872410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58985395                       # Number of instructions simulated
sim_ops                                      58985395                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080270                       # Number of seconds simulated
sim_ticks                                 80270111000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.305739                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5510805                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7838343                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1151                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            340911                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7787179                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             190603                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          491079                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           300476                       # Number of indirect misses.
system.cpu.branchPred.lookups                 9915156                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392438                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27727                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54045553                       # Number of instructions committed
system.cpu.committedOps                      54045553                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.968364                       # CPI: cycles per instruction
system.cpu.discardedOps                        662130                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 14978827                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15497527                       # DTB hits
system.cpu.dtb.data_misses                       8978                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10512057                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10819914                       # DTB read hits
system.cpu.dtb.read_misses                       8729                       # DTB read misses
system.cpu.dtb.write_accesses                 4466770                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4677613                       # DTB write hits
system.cpu.dtb.write_misses                       249                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123563                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37443763                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11157419                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4826843                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89190430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.336886                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                17441885                       # ITB accesses
system.cpu.itb.fetch_acv                           98                       # ITB acv
system.cpu.itb.fetch_hits                    17440757                       # ITB hits
system.cpu.itb.fetch_misses                      1128                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4925      9.66%      9.94% # number of callpals executed
system.cpu.kern.callpal::rdps                     296      0.58%     10.52% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.52% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.52% # number of callpals executed
system.cpu.kern.callpal::rti                      391      0.77%     11.29% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.51% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50971                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52614                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1907     35.09%     35.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      82      1.51%     37.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3409     62.72%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5435                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1905     48.49%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       82      2.09%     51.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1905     48.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3929                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              77567482000     96.63%     96.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63582000      0.08%     96.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                89014500      0.11%     96.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2552395000      3.18%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          80272473500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998951                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558815                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722907                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               522                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.672414                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.804124                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6476421000      8.07%      8.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          73796052500     91.93%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        160426886                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897352      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37600706     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28358      0.05%     71.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605075     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549114      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103091      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84702      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54045553                       # Class of committed instruction
system.cpu.quiesceCycles                       113336                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        71236456                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1297829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2595583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1837200902                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1837200902                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1837200902                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1837200902                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117814.601898                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117814.601898                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117814.601898                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117814.601898                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            62                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1056613093                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1056613093                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1056613093                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1056613093                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67757.669168                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67757.669168                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67757.669168                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67757.669168                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4861475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4861475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115749.404762                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115749.404762                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2761475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2761475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65749.404762                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65749.404762                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1832339427                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1832339427                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117820.179205                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117820.179205                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1053851618                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1053851618                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67763.092721                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67763.092721                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1270913                       # Transaction distribution
system.membus.trans_dist::WriteReq                734                       # Transaction distribution
system.membus.trans_dist::WriteResp               734                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31474                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1251244                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15033                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12081                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12081                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1251245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18907                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3753734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3753734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3880729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3019                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2999552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3002571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164157195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1299292                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010672                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1299144     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1299292                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2569000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7878634210                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168812750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6394161750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80079680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1980544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82060224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80079680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80079680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2014336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2014336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1251245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1282191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         997627623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24673493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1022301115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    997627623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        997627623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25094471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25094471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25094471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        997627623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24673493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1047395587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    973770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    465297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000084744250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        55978                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        55978                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2208497                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             921040                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1282191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1282679                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1282191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1282679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 786564                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                308909                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            134875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            158400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            275791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            389251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4514                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6178705750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2478135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15471712000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12466.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31216.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   392366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  871511                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1282191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1282679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  486730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  55737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  55929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    123                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.569468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.999677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.875235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32436     15.78%     15.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38009     18.49%     34.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25621     12.47%     46.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21546     10.48%     57.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20831     10.14%     67.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18710      9.10%     76.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11940      5.81%     82.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5887      2.86%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30547     14.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.854014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.212574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           23814     42.54%     42.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          26700     47.70%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          5075      9.07%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           226      0.40%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            75      0.13%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            37      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            10      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.395655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.326823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.575403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28382     50.70%     50.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1148      2.05%     52.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9957     17.79%     70.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10100     18.04%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5832     10.42%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              306      0.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               86      0.15%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.13%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               42      0.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55978                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31720128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50340096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62321536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82060224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82091456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       395.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       776.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1022.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1022.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80270111000                       # Total gap between requests
system.mem_ctrls.avgGap                      31295.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29779008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1941120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62321536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 370985010.846689820290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24182351.012321382761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 776397780.239770650864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1251245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1282679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14449982250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1021729750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1957157946250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11548.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33016.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1525836.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            244195140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            129773820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           391636140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276080580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6336323760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6466188870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25380172320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39224370630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.654745                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65920388500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2680340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11673708750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1223596080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            650333970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3147576180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4807364220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6336323760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35919086370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        577732320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52662012900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.060048                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1207644750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2680340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76386452500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16286                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16286                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3019                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               351000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2256000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81182902                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1159000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              917000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               96500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     82462353000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16718267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16718267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16718267                       # number of overall hits
system.cpu.icache.overall_hits::total        16718267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1251245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1251245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1251245                       # number of overall misses
system.cpu.icache.overall_misses::total       1251245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48689904500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48689904500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48689904500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48689904500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17969512                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17969512                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17969512                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17969512                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.069632                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069632                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.069632                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069632                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38913.166087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38913.166087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38913.166087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38913.166087                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1251244                       # number of writebacks
system.cpu.icache.writebacks::total           1251244                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1251245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1251245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1251245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1251245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47438659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47438659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47438659500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47438659500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.069632                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.069632                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.069632                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.069632                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37913.166087                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37913.166087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37913.166087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37913.166087                       # average overall mshr miss latency
system.cpu.icache.replacements                1251244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16718267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16718267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1251245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1251245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48689904500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48689904500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17969512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17969512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.069632                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069632                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38913.166087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38913.166087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1251245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1251245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47438659500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47438659500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.069632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.069632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37913.166087                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37913.166087                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17974393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1251244                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.365218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37190269                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37190269                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15363434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15363434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15363434                       # number of overall hits
system.cpu.dcache.overall_hits::total        15363434                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41764                       # number of overall misses
system.cpu.dcache.overall_misses::total         41764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2702517500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2702517500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2702517500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2702517500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15405198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15405198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15405198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15405198                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64709.259171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64709.259171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64709.259171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64709.259171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15922                       # number of writebacks
system.cpu.dcache.writebacks::total             15922                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11188                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1495                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1495                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1969975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1969975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1969975000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1969975000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149783000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149783000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001985                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64428.800366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64428.800366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64428.800366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64428.800366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100189.297659                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100189.297659                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30913                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10749041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10749041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1386571500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1386571500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10769270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10769270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68543.749073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68543.749073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1252187500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1252187500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149783000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149783000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67744.400563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67744.400563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196823.915900                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196823.915900                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1315946000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1315946000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4635928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4635928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004645                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004645                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61107.313675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61107.313675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          734                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          734                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    717787500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    717787500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59360.527622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59360.527622                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13864                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13864                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          384                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          384                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29905000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29905000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77877.604167                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77877.604167                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          382                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          382                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29256000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29256000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026811                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026811                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76586.387435                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76586.387435                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14092                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14092                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14092                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14092                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82522353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.938048                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15410238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            497.971887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.938048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30898022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30898022                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2957767514500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256251                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747844                       # Number of bytes of host memory used
host_op_rate                                   256251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1567.34                       # Real time elapsed on the host
host_tick_rate                              212730487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   401631818                       # Number of instructions simulated
sim_ops                                     401631818                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.333421                       # Number of seconds simulated
sim_ticks                                333420991000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             28.624109                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15885426                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             55496665                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2719038                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3788044                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          81980433                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7790872                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        30093258                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         22302386                       # Number of indirect misses.
system.cpu.branchPred.lookups               102268595                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7488151                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       647644                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   342646423                       # Number of instructions committed
system.cpu.committedOps                     342646423                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.946152                       # CPI: cycles per instruction
system.cpu.discardedOps                      26737938                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34683272                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    113397215                       # DTB hits
system.cpu.dtb.data_misses                     160000                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24890820                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     68356167                       # DTB read hits
system.cpu.dtb.read_misses                     159989                       # DTB read misses
system.cpu.dtb.write_accesses                 9792452                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    45041048                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            54156847                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          273102929                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          78527992                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         65033184                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46337838                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.513835                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               116314776                       # ITB accesses
system.cpu.itb.fetch_acv                       693346                       # ITB acv
system.cpu.itb.fetch_hits                   116311131                       # ITB hits
system.cpu.itb.fetch_misses                      3645                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                964284     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     686      0.02%     32.50% # number of callpals executed
system.cpu.kern.callpal::rti                   959226     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               958880     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               85637      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2968721                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2969153                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   960272     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     341      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  963238     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1923851                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    960272     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      341      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   960272     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1920885                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             273287570500     81.96%     81.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               215379500      0.06%     82.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             59918233000     17.97%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         333421183000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996921                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998458                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              959117                      
system.cpu.kern.mode_good::user                959117                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            959234                       # number of protection mode switches
system.cpu.kern.mode_switch::user              959117                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999878                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999939                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       149593839000     44.87%     44.87% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         183827344000     55.13%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        666841982                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15454224      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               150256013     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3130      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28858038      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3696882      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4124174      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11087053      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                754847      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               161708      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47386432     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38584460     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17488614      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6457215      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18333633      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                342646423                       # Class of committed instruction
system.cpu.tickCycles                       620504144                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       620817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1241636                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             605768                       # Transaction distribution
system.membus.trans_dist::WriteReq                341                       # Transaction distribution
system.membus.trans_dist::WriteResp               341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17192                       # Transaction distribution
system.membus.trans_dist::WritebackClean       509408                       # Transaction distribution
system.membus.trans_dist::CleanEvict            94218                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15050                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15050                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         509408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96360                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1528224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1528224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       334230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       334912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1863136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8230528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8233256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73437480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            621159                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001794                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  621157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              621159                       # Request fanout histogram
system.membus.reqLayer0.occupancy              852500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3467424000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          602243250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2555344250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32602112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7130240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39732352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32602112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32602112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1100288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1100288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          509408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          111410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              620818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17192                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          97780622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21385096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             119165719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     97780622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97780622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3299996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3299996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3299996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         97780622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21385096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122465715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     22723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    107284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001960726500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2804                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2804                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              868489                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44002                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      620818                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     526599                       # Number of write requests accepted
system.mem_ctrls.readBursts                    620818                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   526599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 490811                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                479834                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1421                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2121633500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  650035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4559264750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16319.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35069.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33027                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                620818                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526599                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.990226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.576035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.360537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78490     74.92%     74.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15181     14.49%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7921      7.56%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1610      1.54%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          797      0.76%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          316      0.30%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          158      0.15%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          111      0.11%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          184      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104768                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.349857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.857364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.849791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              14      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            782     27.89%     28.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           827     29.49%     57.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            91      3.25%     61.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            83      2.96%     64.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            80      2.85%     66.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            81      2.89%     69.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            93      3.32%     73.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            94      3.35%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            94      3.35%     79.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            86      3.07%     82.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            61      2.18%     85.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           49      1.75%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           36      1.28%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           40      1.43%     89.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           35      1.25%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           39      1.39%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           36      1.28%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           36      1.28%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           27      0.96%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           25      0.89%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           23      0.82%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183           13      0.46%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191           14      0.50%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            7      0.25%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207           11      0.39%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            9      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223           10      0.36%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            5      0.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2804                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.674750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.642960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1931     68.87%     68.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      1.64%     70.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              672     23.97%     94.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              118      4.21%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      1.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2804                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8320448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31411904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2992384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39732352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33702336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    119.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  333420586000                       # Total gap between requests
system.mem_ctrls.avgGap                     290583.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1454272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6866176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2992384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4361668.998818373308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20593112.567408811301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8974791.872057029977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       509408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       111410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       526599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    765299750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3793965000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8264611532250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1502.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34054.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15694316.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            473481960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            251680605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           532101360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          158688000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26320114080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51486435600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      84676662240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       163899163845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.568222                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 219570120500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11133720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102717150500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274483020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145913955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           396148620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           85378320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26320114080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36801449220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      97042966560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       161066453775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.072326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 251915020750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11133720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70372250250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 341                       # Transaction distribution
system.iobus.trans_dist::WriteResp                341                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               852500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              341000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    333420991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146980696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146980696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146980696                       # number of overall hits
system.cpu.icache.overall_hits::total       146980696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       509407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         509407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       509407                       # number of overall misses
system.cpu.icache.overall_misses::total        509407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12361348500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12361348500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12361348500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12361348500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    147490103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    147490103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    147490103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    147490103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003454                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003454                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003454                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003454                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24266.153586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24266.153586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24266.153586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24266.153586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       509408                       # number of writebacks
system.cpu.icache.writebacks::total            509408                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       509407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       509407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       509407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       509407                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11851940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11851940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11851940500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11851940500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003454                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003454                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003454                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003454                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23266.151623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23266.151623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23266.151623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23266.151623                       # average overall mshr miss latency
system.cpu.icache.replacements                 509408                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146980696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146980696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       509407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        509407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12361348500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12361348500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    147490103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    147490103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24266.153586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24266.153586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       509407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       509407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11851940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11851940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003454                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003454                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23266.151623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23266.151623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           147513833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            509920                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            289.288188                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         295489614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        295489614                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111121201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111121201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111121201                       # number of overall hits
system.cpu.dcache.overall_hits::total       111121201                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       115356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115356                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       115356                       # number of overall misses
system.cpu.dcache.overall_misses::total        115356                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7545269500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7545269500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7545269500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7545269500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111236557                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111236557                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111236557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111236557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65408.556989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65408.556989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65408.556989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65408.556989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17192                       # number of writebacks
system.cpu.dcache.writebacks::total             17192                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       111199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       111199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       111199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          341                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          341                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7303730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7303730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7303730500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7303730500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65681.620338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65681.620338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65681.620338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65681.620338                       # average overall mshr miss latency
system.cpu.dcache.replacements                 111410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67061153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67061153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        96193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         96193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6556020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6556020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     67157346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67157346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68154.855343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68154.855343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        96149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        96149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6456369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6456369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67149.627141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67149.627141                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44060048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44060048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    989249500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    989249500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44079211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44079211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51622.893075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51622.893075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          341                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          341                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    847361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    847361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56303.056478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56303.056478                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          211                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16281500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16281500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.095996                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095996                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77163.507109                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77163.507109                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          211                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          211                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095996                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095996                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76163.507109                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76163.507109                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 333420991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111277889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            112434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.717425                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         222593316                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        222593316                       # Number of data accesses

---------- End Simulation Statistics   ----------
