Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:42:23 -0000
Received: from icoremail.net (unknown [209.85.214.179])
	by mail-app2 (Coremail) with SMTP id by_KCgD3_2O5jfRb1rPCAQ--.55416S3;
	Wed, 21 Nov 2018 06:42:02 +0800 (CST)
Received: from mail-pl1-f179.google.com (unknown [209.85.214.179])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBnSUW4jfRbzixgAA--.5117S3;
	Wed, 21 Nov 2018 06:42:00 +0800 (CST)
Received: by mail-pl1-f179.google.com with SMTP id s5-v6so2397081plq.11
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 14:42:00 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :references:in-reply-to:from:date:message-id:subject:to:cc:sender
         :precedence:list-id;
        bh=OVKwFw+/QT8NXXSuuH7kx54OQEHdc3bkJ9kbi+uCh3Y=;
        b=fIV37e1B5cVzZZLyXduBXyT9yvxr8uWQDX8zu/XSDn6F1+a3LBxdM3nUetL3zhtHT9
         sNSIug8pJmEkhuDymIyA6w6IINn6bj/x/eXG4+bJZeB8KT+pmRjeotaSjjyIuG3xx59A
         TKFXxmO1n3Wf3vtJwknQVub8aIlzobWRf+gbLaDDEwy0fNK7XVfO/HnZwOAeNZa85cFF
         BNXp3vsF6a7HNthZ27BJ+57CS1JsjyEB8qVK3x2dQlxLkv3fwsp20+mbpFBH6Ghmu8Xw
         3Gt2TlwXYz8KeySTvL48YuodOkX+h6ytQWhUtO1RVoBpdOympZtOx6UOgazCbywBI3B+
         CaAQ==
X-Gm-Message-State: AGRZ1gIQqvNPaacco6IAxl7OgMnoqEyvgGDFMseT0KB4o2sVS/ByVMx+
	B+6g9R3mPkEys0ivf+hTY/X8E81YWH14QHjQiXD2loo7si0WV38=
X-Received: by 2002:a62:3687:: with SMTP id d129-v6mr4179996pfa.56.1542753720016;
        Tue, 20 Nov 2018 14:42:00 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1207712pju;
        Tue, 20 Nov 2018 14:41:58 -0800 (PST)
X-Google-Smtp-Source: AJdET5d37Fsv+p/KhlxuCBDCMdDze1x1IGcXkXwgPej/1Wl+D+iFbl/VQRtrEKfNQrfFtWVgHHuE
X-Received: by 2002:a62:d885:: with SMTP id e127mr4084238pfg.197.1542753718779;
        Tue, 20 Nov 2018 14:41:58 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542753718; cv=none;
        d=google.com; s=arc-20160816;
        b=ogtzTB8pARffZ4qJ9z8VKZ9tmFEGoR7loPXUio+rkvvtJ8XI3BKkDC73CoelCo4rY+
         qnTP/2KnUf+Mr1y4WaUdpU0AVBsdKsmMAAHaQm0nIXbPFboc8eAuNdFb5Ji/TVQe54Yy
         Aiyf6X5warRmIYDyK/4hCY2YUVhuzwrYIsU1R/UXTTSzjtICGA3JEJIctB8Gs1j/HF8X
         5owvFEu2cIpI77y5ESiO+prQIcEaLpnGoulsd+y+Ey1HY6rogVht9ClwKF5wRjby/+M0
         afcO5IhYBjdfHdOEE2b3/xlAIew/3Ah+/wZEBmYwGy3wB+wKMEft2ssgFtNrgAfo7vew
         Z5wg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=OVKwFw+/QT8NXXSuuH7kx54OQEHdc3bkJ9kbi+uCh3Y=;
        b=FAF/FIkXz8+64PjnFhCLcW6lZ/hfsYtbEHg7gVIP4UXIfe5symwHkzAmSVisnfoQP7
         uXVd/ynXg4WVgdwjd33p21q9HfJSS83WQxP2NXq4L2InaIFZurB2dfFKbihx1EmhKbK5
         nxXOgwq30wBQ6NSpVsxvOfHc5xGvDbz6ZqHsP8qjNYe0YcbYAxuS6/4l5BKYDCPchT/O
         aEcZhapouWxuChLFrAqEoLX7hIX/hFmuOYloA7uFkaOx075RaI/yfuYDGHeiqlhaj3pr
         mDFcDaXK/bHd+RsPzy8tizxmSfIubdvDL7Ecj422FSZmD9k44izXb6C08ziBsDUCyNTK
         fOaA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@chromium.org header.s=google header.b=oWmPWDJY;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id v6si4832800pfv.181.2018.11.20.14.41.43;
        Tue, 20 Nov 2018 14:41:58 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726400AbeKUJMt (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Wed, 21 Nov 2018 04:12:49 -0500
Received: from mail-vk1-f195.google.com ([209.85.221.195]:39572 "EHLO
        mail-vk1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725999AbeKUJMs (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 04:12:48 -0500
Received: by mail-vk1-f195.google.com with SMTP id q80so801694vka.6
        for <linux-kernel@vger.kernel.org>; Tue, 20 Nov 2018 14:41:18 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=OVKwFw+/QT8NXXSuuH7kx54OQEHdc3bkJ9kbi+uCh3Y=;
        b=oWmPWDJYxjZGbwztviUoGebXDUyWoaQa4irwkIGc4baiK2YM8Jcw/XolUQmZAmK03H
         44vlp1HIR9Pc90KrssjwO1i2unbh64YDv2x/x1Bov5X2wpNiEgQvquC6MbQK41uNvLVF
         3dzPqlzRC1V5Al4YMQLQL7VdK8uQAJv/nPaC8=
X-Received: by 2002:a1f:bd2:: with SMTP id 201mr1717692vkl.42.1542753677943;
        Tue, 20 Nov 2018 14:41:17 -0800 (PST)
Received: from mail-ua1-f49.google.com (mail-ua1-f49.google.com. [209.85.222.49])
        by smtp.gmail.com with ESMTPSA id l13sm19422351vka.16.2018.11.20.14.41.15
        for <linux-kernel@vger.kernel.org>
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Tue, 20 Nov 2018 14:41:16 -0800 (PST)
Received: by mail-ua1-f49.google.com with SMTP id d2so1268041ual.2
        for <linux-kernel@vger.kernel.org>; Tue, 20 Nov 2018 14:41:15 -0800 (PST)
X-Received: by 2002:a9f:2b44:: with SMTP id q4mr1693875uaj.126.1542753674870;
 Tue, 20 Nov 2018 14:41:14 -0800 (PST)
MIME-Version: 1.0
References: <20181102214534.184593-1-mka@chromium.org> <20181102214534.184593-2-mka@chromium.org>
 <CAD=FV=Vyv5sRhJNgpP6Gnn3+6zRjGsT8RozCY6xx51Tr_hRoeg@mail.gmail.com> <20181114235630.GO22824@google.com>
In-Reply-To: <20181114235630.GO22824@google.com>
From: Doug Anderson <dianders@chromium.org>
Date: Tue, 20 Nov 2018 14:41:03 -0800
X-Gmail-Original-Message-ID: <CAD=FV=XD7g8gZsTNTLGCN3ZC7zOuFX1LxMWVnE+=1k68tuQVpg@mail.gmail.com>
Message-ID: <CAD=FV=XD7g8gZsTNTLGCN3ZC7zOuFX1LxMWVnE+=1k68tuQVpg@mail.gmail.com>
Subject: Re: [PATCH 2/2] drm/msm/dsi: Get PHY ref clock from the DT
To: Matthias Kaehlcke <mka@chromium.org>
Cc: Rob Clark <robdclark@gmail.com>, David Airlie <airlied@linux.ie>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Archit Taneja <architt@codeaurora.org>,
        Sean Paul <seanpaul@chromium.org>,
        Rajesh Yadav <ryadav@codeaurora.org>,
        Stephen Boyd <swboyd@chromium.org>,
        linux-arm-msm <linux-arm-msm@vger.kernel.org>,
        dri-devel <dri-devel@lists.freedesktop.org>,
        freedreno <freedreno@lists.freedesktop.org>,
        devicetree@vger.kernel.org, LKML <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBnSUW4jfRbzixgAA--.5117S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxuF4fAF1kCFWUGw1DKw1kAFb_yoW5KF18pF
	WUJFyYyw4Dtr9xZwnFy3Z8XF1Sk3W0q3WSgrWUC3WIkr1UXFyFqF40yF98WFy8ZrZ7Cw40
	qFs0v34xGF10vrJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkIecxE
	wVCI4VW3MxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIxAIcV
	C0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVW8Jr0_Cr1UMxvI42IY
	6I8E87Iv6xkF7I0E14v26r4UJVWxJr1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUvcSsGvfC2KfnxnUUI43ZEXa7IU5DR
	65UUUUU==

Hi,

On Wed, Nov 14, 2018 at 3:56 PM Matthias Kaehlcke <mka@chromium.org> wrote:
>
> On Thu, Nov 08, 2018 at 02:04:31PM -0800, Doug Anderson wrote:
> > Hi,
> >
> > On Fri, Nov 2, 2018 at 2:45 PM Matthias Kaehlcke <mka@chromium.org> wrote:
> > >
> > > Get the PHY ref clock from the device tree instead of hardcoding
> > > its name and rate.
> > >
> > > Signed-off-by: Matthias Kaehlcke <mka@chromium.org>
> > > ---
> > >  drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c | 11 ++++++++++-
> > >  1 file changed, 10 insertions(+), 1 deletion(-)
> > >
> > > diff --git a/drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c b/drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c
> > > index 4c03f0b7343ed..1016eb50df8f5 100644
> > > --- a/drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c
> > > +++ b/drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c
> > > @@ -91,6 +91,8 @@ struct dsi_pll_10nm {
> > >         void __iomem *phy_cmn_mmio;
> > >         void __iomem *mmio;
> > >
> > > +       struct clk *vco_ref_clk;
> > > +
> > >         u64 vco_ref_clk_rate;
> > >         u64 vco_current_rate;
> > >
> > > @@ -630,7 +632,8 @@ static int pll_10nm_register(struct dsi_pll_10nm *pll_10nm)
> > >         char clk_name[32], parent[32], vco_name[32];
> > >         char parent2[32], parent3[32], parent4[32];
> > >         struct clk_init_data vco_init = {
> > > -               .parent_names = (const char *[]){ "xo" },
> > > +               .parent_names = (const char *[]){
> > > +                       __clk_get_name(pll_10nm->vco_ref_clk) },
> > >                 .num_parents = 1,
> > >                 .name = vco_name,
> > >                 .flags = CLK_IGNORE_UNUSED,
> > > @@ -786,6 +789,12 @@ struct msm_dsi_pll *msm_dsi_pll_10nm_init(struct platform_device *pdev, int id)
> > >         pll_10nm->id = id;
> > >         pll_10nm_list[id] = pll_10nm;
> > >
> > > +       pll_10nm->vco_ref_clk = devm_clk_get(&pdev->dev, "ref");
> > > +       if (IS_ERR(pll_10nm->vco_ref_clk)) {
> > > +               dev_err(&pdev->dev, "couldn't get 'ref' clock\n");
> > > +               return (void *)pll_10nm->vco_ref_clk;
> > > +       }
> >
> > So, ummmm.  Can you follow the same pattern for all the other clocks
> > in this file too?  All parents should get their name based on
> > references in the device tree.
> >
> > It turns out that right now we have a mismatch because
> > "drivers/clk/qcom/dispcc-sdm845.c" calls "dsi0pllbyte"
> > "dsi0_phy_pll_out_byteclk" and calls "dsi0pll"
> > "dsi0_phy_pll_out_dsiclk".  We might want to change the names in
> > dispcc-sdm845.c, but it wouldn't matter if we simply didn't hardcode
> > them here.
>
> Hm, I understand the problem, but not quite what you mean with 'follow
> the same pattern'. The VCO ref clock is an 'external'/existing clock,
> hence it can be specificed in the DT and obtained with
> _clk_get(). However the clocks you mention above are 'created' by the
> PHY driver, so we could only specify their names in the DT, not sure
> if that's what you are suggesting. I guess 'clock-output-names' could
> be used, though it isn't really useful to describe the names in a
> clock tree. If you still think this should be done please share how
> you envision the DT entries to look.

Ah.  Right.  This is me being dumb.  As you said the
"dsi0_phy_pll_out_byteclk" and "dsi0_phy_pll_out_dsiclk" clocks are
backwards of the one you're dealing with here.  No no change needed in
your patch for this.

In theory we could do a follow-up patch where the dispcc-sdm845
bindings take phandle references to the PHY clock for the clocks it
consumes.  That would future proof the bindings but I believe it
wouldn't really be possible to use them right now in code since the
clock framework doesn't really handle cases where two drivers mutually
produce / consume clocks from each other.


-Doug
